library (uart) {
  comment                        : "";
  delay_model                    : table_lookup;
  simulation                     : false;
  capacitive_load_unit (1,pF);
  leakage_power_unit             : 1pW;
  current_unit                   : "1A";
  pulling_resistance_unit        : "1kohm";
  time_unit                      : "1ns";
  voltage_unit                   : "1v";
  library_features(report_delay_calculation);

  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  slew_lower_threshold_pct_rise : 20;
  slew_lower_threshold_pct_fall : 20;
  slew_upper_threshold_pct_rise : 80;
  slew_upper_threshold_pct_fall : 80;
  slew_derate_from_library : 1.0;


  nom_process                    : 1.0;
  nom_temperature                : 25.0;
  nom_voltage                    : 1.80;

  lu_table_template(template_1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.00050,  0.00126,  0.00319,  0.00806,  0.02037,  0.05146,  0.13002");
  }
  type ("DATA_IN_Tx") {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0;
  }
  type ("DATA_OUT_Rx") {
    base_type : array;
    data_type : bit;
    bit_width : 10;
    bit_from : 9;
    bit_to : 0;
  }
  type ("bitrate") {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0;
  }

  cell ("uart") {
    area : 3469.574 
    is_macro_cell : true;
    pin("DATA_IN_Rx") {
      direction : input;
      capacitance : 0.0029;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.20461");
	}
	fall_constraint(scalar) {
          values("-0.20958");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("0.35477");
	}
	fall_constraint(scalar) {
          values("0.69999");
	}
      }
    }
    pin("DATA_OUT_Tx") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("EN") {
      direction : input;
      capacitance : 0.0030;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.29753");
	}
	fall_constraint(scalar) {
          values("-0.24504");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.07418");
	}
	fall_constraint(scalar) {
          values("0.94880");
	}
      }
    }
    pin("IRQ_Rx") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.68838,0.69518,0.71114,0.75010,0.84816,1.09383,1.71182");
	}
	rise_transition(template_1) {
          values("0.02088,0.02914,0.05042,0.10544,0.24715,0.60477,1.50188");
	}
	cell_fall(template_1) {
          values("0.72384,0.72891,0.73961,0.76213,0.81409,0.94376,1.27105");
	}
	fall_transition(template_1) {
          values("0.01505,0.01947,0.02974,0.05523,0.12149,0.29503,0.72652");
	}
      }
    }
    pin("IRQ_Tx") {
      direction : output;
      capacitance : 0.0007;
    }
    pin("RST") {
      direction : input;
      capacitance : 0.0102;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("0.42433");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("-0.18394");
	}
      }
    }
    pin("UART_AVAIL") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.76344,0.77014,0.78597,0.82479,0.92216,1.16747,1.78846");
	}
	rise_transition(template_1) {
          values("0.02010,0.02847,0.05005,0.10545,0.24677,0.60293,1.50256");
	}
	cell_fall(template_1) {
          values("0.79824,0.80328,0.81390,0.83648,0.88847,1.01817,1.34449");
	}
	fall_transition(template_1) {
          values("0.01497,0.01930,0.02966,0.05503,0.12164,0.29416,0.72940");
	}
      }
    }
    pin("UART_BITS") {
      direction : input;
      capacitance : 0.0033;
    }
    pin("UART_PARITY") {
      direction : input;
      capacitance : 0.0034;
    }
    pin("UART_WRITE") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("clk_CPU") {
      direction : input;
      clock : true;
      capacitance : 0.0175;
      timing() {
        timing_sense : positive_unate;
        timing_type : min_clock_tree_path;
	cell_rise(scalar) {
          values("0.24369");
	}
	cell_fall(scalar) {
          values("0.27544");
	}
      }
      timing() {
        timing_sense : positive_unate;
        timing_type : max_clock_tree_path;
	cell_rise(scalar) {
          values("0.25519");
	}
	cell_fall(scalar) {
          values("0.28440");
	}
      }
    }
    pin("uart_clock") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.85413,0.86122,0.87740,0.91656,1.01441,1.26002,1.87657");
	}
	rise_transition(template_1) {
          values("0.02276,0.03063,0.05133,0.10585,0.24691,0.60346,1.49614");
	}
	cell_fall(template_1) {
          values("0.91331,0.91847,0.92932,0.95207,1.00410,1.13360,1.46183");
	}
	fall_transition(template_1) {
          values("0.01604,0.02030,0.03034,0.05538,0.12134,0.29313,0.72997");
	}
      }
    }
    bus("DATA_IN_Tx") {
      bus_type : DATA_IN_Tx;
      direction : input;
      capacitance : 0.0000;
    pin("DATA_IN_Tx[7]") {
      direction : input;
      capacitance : 0.0031;
    }
    pin("DATA_IN_Tx[6]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[5]") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("DATA_IN_Tx[4]") {
      direction : input;
      capacitance : 0.0027;
    }
    pin("DATA_IN_Tx[3]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[2]") {
      direction : input;
      capacitance : 0.0034;
    }
    pin("DATA_IN_Tx[1]") {
      direction : input;
      capacitance : 0.0029;
    }
    pin("DATA_IN_Tx[0]") {
      direction : input;
      capacitance : 0.0030;
    }
    }
    bus("DATA_OUT_Rx") {
      bus_type : DATA_OUT_Rx;
      direction : output;
      capacitance : 0.0000;
    pin("DATA_OUT_Rx[9]") {
      direction : output;
      capacitance : 0.0014;
    }
    pin("DATA_OUT_Rx[8]") {
      direction : output;
      capacitance : 0.0006;
    }
    pin("DATA_OUT_Rx[7]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.70914,0.71601,0.73209,0.77107,0.86917,1.11477,1.73173");
	}
	rise_transition(template_1) {
          values("0.02127,0.02947,0.05062,0.10547,0.24728,0.60478,1.49967");
	}
	cell_fall(template_1) {
          values("0.74130,0.74639,0.75711,0.77967,0.83164,0.96128,1.28873");
	}
	fall_transition(template_1) {
          values("0.01522,0.01961,0.02984,0.05525,0.12147,0.29471,0.72710");
	}
      }
    }
    pin("DATA_OUT_Rx[6]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.70439,0.71124,0.72729,0.76626,0.86435,1.10997,1.72719");
	}
	rise_transition(template_1) {
          values("0.02117,0.02939,0.05057,0.10546,0.24725,0.60478,1.50023");
	}
	cell_fall(template_1) {
          values("0.73789,0.74298,0.75369,0.77624,0.82821,0.95786,1.28527");
	}
	fall_transition(template_1) {
          values("0.01517,0.01957,0.02982,0.05525,0.12147,0.29479,0.72695");
	}
      }
    }
    pin("DATA_OUT_Rx[5]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.67808,0.68485,0.70076,0.73970,0.83775,1.08345,1.70194");
	}
	rise_transition(template_1) {
          values("0.02069,0.02898,0.05032,0.10543,0.24709,0.60476,1.50296");
	}
	cell_fall(template_1) {
          values("0.71709,0.72216,0.73284,0.75535,0.80731,0.93699,1.26421");
	}
	fall_transition(template_1) {
          values("0.01498,0.01941,0.02970,0.05522,0.12150,0.29517,0.72626");
	}
      }
    }
    pin("DATA_OUT_Rx[4]") {
      direction : output;
      capacitance : 0.0006;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.67046,0.67721,0.69307,0.73201,0.83004,1.07576,1.69462");
	}
	rise_transition(template_1) {
          values("0.02056,0.02886,0.05025,0.10542,0.24704,0.60476,1.50374");
	}
	cell_fall(template_1) {
          values("0.71053,0.71560,0.72626,0.74876,0.80071,0.93040,1.25755");
	}
	fall_transition(template_1) {
          values("0.01491,0.01935,0.02965,0.05521,0.12151,0.29531,0.72602");
	}
      }
    }
    pin("DATA_OUT_Rx[3]") {
      direction : output;
      capacitance : 0.0016;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.67636,0.68312,0.69902,0.73796,0.83600,1.08171,1.70027");
	}
	rise_transition(template_1) {
          values("0.02067,0.02896,0.05031,0.10543,0.24708,0.60476,1.50312");
	}
	cell_fall(template_1) {
          values("0.71555,0.72062,0.73130,0.75381,0.80576,0.93544,1.26265");
	}
	fall_transition(template_1) {
          values("0.01496,0.01939,0.02969,0.05521,0.12150,0.29520,0.72621");
	}
      }
    }
    pin("DATA_OUT_Rx[2]") {
      direction : output;
      capacitance : 0.0005;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.67448,0.68124,0.69712,0.73606,0.83410,1.07981,1.69847");
	}
	rise_transition(template_1) {
          values("0.02063,0.02893,0.05029,0.10542,0.24707,0.60476,1.50331");
	}
	cell_fall(template_1) {
          values("0.71394,0.71901,0.72968,0.75219,0.80414,0.93382,1.26101");
	}
	fall_transition(template_1) {
          values("0.01494,0.01938,0.02968,0.05521,0.12151,0.29523,0.72615");
	}
      }
    }
    pin("DATA_OUT_Rx[1]") {
      direction : output;
      capacitance : 0.0007;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.67808,0.68485,0.70076,0.73970,0.83775,1.08345,1.70193");
	}
	rise_transition(template_1) {
          values("0.02070,0.02898,0.05033,0.10543,0.24709,0.60476,1.50294");
	}
	cell_fall(template_1) {
          values("0.71625,0.72132,0.73199,0.75450,0.80645,0.93614,1.26335");
	}
	fall_transition(template_1) {
          values("0.01497,0.01940,0.02969,0.05521,0.12150,0.29519,0.72623");
	}
      }
    }
    pin("DATA_OUT_Rx[0]") {
      direction : output;
      capacitance : 0.0007;
      timing() {
        related_pin : "clk_CPU";
        timing_type : rising_edge;
	cell_rise(template_1) {
          values("0.86257,0.86936,0.88531,0.92427,1.02233,1.26800,1.88611");
	}
	rise_transition(template_1) {
          values("0.02084,0.02910,0.05040,0.10544,0.24714,0.60477,1.50213");
	}
	cell_fall(template_1) {
          values("0.70533,0.71039,0.72104,0.74355,0.79550,0.92520,1.25223");
	}
	fall_transition(template_1) {
          values("0.01490,0.01933,0.02965,0.05518,0.12153,0.29518,0.72640");
	}
      }
    }
    }
    bus("bitrate") {
      bus_type : bitrate;
      direction : input;
      capacitance : 0.0000;
    pin("bitrate[3]") {
      direction : input;
      capacitance : 0.0028;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.37854");
	}
	fall_constraint(scalar) {
          values("-0.43195");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.36897");
	}
	fall_constraint(scalar) {
          values("1.19559");
	}
      }
    }
    pin("bitrate[2]") {
      direction : input;
      capacitance : 0.0030;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.39031");
	}
	fall_constraint(scalar) {
          values("-0.47118");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.20345");
	}
	fall_constraint(scalar) {
          values("1.36428");
	}
      }
    }
    pin("bitrate[1]") {
      direction : input;
      capacitance : 0.0032;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.46689");
	}
	fall_constraint(scalar) {
          values("-0.44461");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.25945");
	}
	fall_constraint(scalar) {
          values("1.26345");
	}
      }
    }
    pin("bitrate[0]") {
      direction : input;
      capacitance : 0.0033;
      timing() {
        related_pin : "clk_CPU";
        timing_type : hold_rising;
	rise_constraint(scalar) {
          values("-0.45831");
	}
	fall_constraint(scalar) {
          values("-0.40512");
	}
      }
      timing() {
        related_pin : "clk_CPU";
        timing_type : setup_rising;
	rise_constraint(scalar) {
          values("1.23045");
	}
	fall_constraint(scalar) {
          values("1.32347");
	}
      }
    }
    }
  }

}
