# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 15:40:06 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv 
# -- Compiling module internal_register
# 
# Top level modules:
# 	internal_register
# End time: 15:40:06 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:40:06 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:40:06 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:07 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 15:40:07 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:08 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:40:08 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:08 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:40:08 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:08 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 15:40:08 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6 {C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:08 on Oct 05,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab6" C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:40:08 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:40:09 on Oct 05,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.sync
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.registerFile
# Loading work.internal_register
# Loading work.NZPlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
restart -f; run 2000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
add wave -position insertpoint sim:/testbench/tested/my_slc/d0/*
restart -f; run 2000ns
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[0] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[1] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[2] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[3] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[4] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[5] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[6] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Too few port connections. Expected 5, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tested/my_slc/d0/registers/registers[7] File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Clk'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Load'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Reset'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'D'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv(9): [TFMPC] - Missing connection for port 'Q'.
# GetModuleFileName: The specified module could not be found.
# 
# 
# WARNING: No extended dataflow license exists
# End time: 16:01:55 on Oct 05,2018, Elapsed time: 0:21:46
# Errors: 0, Warnings: 145
