
*** Running vivado
    with args -log top_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_top.tcl -notrace
Command: synth_design -top top_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 847.531 ; gain = 178.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_top' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/top_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_top' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/fft_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_1' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:2]
	Parameter input_length bound to: 13 - type: integer 
	Parameter output_length bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'butterfly_radix4' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4.v:2]
	Parameter output_length bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'butterfly_radix4' (1#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM_64' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_64.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ROM_64' (2#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_64.v:3]
INFO: [Synth 8-6157] synthesizing module 'Complex_multiplier_64pt' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_64pt.v:3]
	Parameter WL bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplier_15bits' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_15bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_15bits' (3#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_15bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Complex_multiplier_64pt' (4#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_64pt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_1' (5#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_2' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:3]
	Parameter input_length bound to: 15 - type: integer 
	Parameter output_length bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'butterfly_radix4_2' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4_2.v:2]
	Parameter output_length bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'butterfly_radix4_2' (6#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/butterfly_radix4_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM_16' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ROM_16' (7#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/ROM_16.v:3]
INFO: [Synth 8-6157] synthesizing module 'Complex_multiplier_16pt' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_16pt.v:3]
	Parameter WL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplier_17bits' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_17bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_17bits' (8#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/multiplier_17bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Complex_multiplier_16pt' (9#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Complex_multiplier_16pt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_2' (10#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_2to1_complex_19bits' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_2to1_complex_19bits.v:3]
	Parameter WL bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_2to1_complex_19bits' (11#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_2to1_complex_19bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_Regisiter_1' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Shift_Regisiter_1.v:3]
	Parameter WL bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shift_Regisiter_1' (12#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Shift_Regisiter_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_4to1_complex_19bits' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_4to1_complex_19bits.v:3]
	Parameter WL bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_4to1_complex_19bits' (13#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/MUX_4to1_complex_19bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'Butterfly_4pt' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Butterfly_4pt.v:3]
	Parameter WL bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly_4pt' (14#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/Butterfly_4pt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fft_top' (15#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/fft_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit_rev' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/bit_rev.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit_rev' (16#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/bit_rev.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_top' (17#1) [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/top_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 953.434 ; gain = 284.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 953.434 ; gain = 284.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 953.434 ; gain = 284.754
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/constrs_1/new/fft_timing_contian.xdc]
Finished Parsing XDC File [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/constrs_1/new/fft_timing_contian.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1087.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1087.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 4     
	   5 Input     19 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 5     
	   5 Input     17 Bit       Adders := 2     
	   4 Input     17 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 5     
	   5 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               19 Bit    Registers := 272   
	               17 Bit    Registers := 26    
	               15 Bit    Registers := 128   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 14    
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 8     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 8     
	   4 Input     15 Bit        Muxes := 2     
	  16 Input     12 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  64 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module butterfly_radix4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 4     
	   5 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 4     
Module Complex_multiplier_64pt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
Module stage_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 98    
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 8     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module butterfly_radix4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 4     
	   5 Input     17 Bit       Adders := 2     
	   4 Input     17 Bit       Adders := 4     
Module ROM_16 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     12 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
Module Complex_multiplier_16pt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module stage_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 26    
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 8     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MUX_2to1_complex_19bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
Module Shift_Regisiter_1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
Module MUX_4to1_complex_19bits 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     19 Bit        Muxes := 2     
Module Butterfly_4pt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 4     
	   5 Input     19 Bit       Adders := 2     
	   4 Input     19 Bit       Adders := 4     
Module fft_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 8     
	               15 Bit    Registers := 30    
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module bit_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 258   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP M1/M2/Z0, operation Mode is: A*B.
DSP Report: operator M1/M2/Z0 is absorbed into DSP M1/M2/Z0.
DSP Report: Generating DSP M1/M1/Z0, operation Mode is: A*B.
DSP Report: operator M1/M1/Z0 is absorbed into DSP M1/M1/Z0.
DSP Report: Generating DSP M1/M4/Z0, operation Mode is: A*B.
DSP Report: operator M1/M4/Z0 is absorbed into DSP M1/M4/Z0.
DSP Report: Generating DSP M1/M3/Z0, operation Mode is: A*B.
DSP Report: operator M1/M3/Z0 is absorbed into DSP M1/M3/Z0.
DSP Report: Generating DSP M1/M2/Z0, operation Mode is: A*B.
DSP Report: operator M1/M2/Z0 is absorbed into DSP M1/M2/Z0.
DSP Report: Generating DSP M1/M1/Z0, operation Mode is: A*B.
DSP Report: operator M1/M1/Z0 is absorbed into DSP M1/M1/Z0.
DSP Report: Generating DSP M1/M4/Z0, operation Mode is: A*B.
DSP Report: operator M1/M4/Z0 is absorbed into DSP M1/M4/Z0.
DSP Report: Generating DSP M1/M3/Z0, operation Mode is: A*B.
DSP Report: operator M1/M3/Z0 is absorbed into DSP M1/M3/Z0.
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[1][16]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[1][17]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[1][16]' (FDC) to 'three_stage/multed_16_real_DFF_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[1][17]' (FDC) to 'three_stage/multed_16_real_DFF_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[2][16]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[2][17]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[2][16]' (FDC) to 'three_stage/multed_16_real_DFF_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[2][17]' (FDC) to 'three_stage/multed_16_real_DFF_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[3][16]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[3][17]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[3][16]' (FDC) to 'three_stage/multed_16_real_DFF_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[3][17]' (FDC) to 'three_stage/multed_16_real_DFF_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[4][16]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_imag_DFF_reg[4][17]' (FDC) to 'three_stage/multed_16_imag_DFF_reg[4][18]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[4][16]' (FDC) to 'three_stage/multed_16_real_DFF_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'three_stage/multed_16_real_DFF_reg[4][17]' (FDC) to 'three_stage/multed_16_real_DFF_reg[4][18]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|ROM_64      | TF_real     | 64x12         | LUT            | 
|ROM_64      | TF_imag     | 64x11         | LUT            | 
|stage_1     | rom/TF_imag | 64x11         | LUT            | 
|stage_1     | rom/TF_real | 64x12         | LUT            | 
+------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_15bits | A*B         | 15     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_15bits | A*B         | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_15bits | A*B         | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_15bits | A*B         | 15     | 11     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_17bits | A*B         | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_17bits | A*B         | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_17bits | A*B         | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_17bits | A*B         | 17     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1087.645 ; gain = 418.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1106.895 ; gain = 438.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_1.v:47]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sources_1/new/stage_2.v:48]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1232.984 ; gain = 564.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_top     | three_stage/stage1/real_reg1_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/stage1/imag_reg1_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/stage1/real_reg3_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/stage1/imag_reg3_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/stage1/real_reg2_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/stage1/imag_reg2_reg[15][14]  | 16     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/one_two_real_reg[14][14]      | 15     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/one_two_imag_reg[14][14]      | 15     | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top_top     | three_stage/multed_16_real_DFF_reg[4][18] | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/multed_16_imag_DFF_reg[4][18] | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/real_reg1_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/imag_reg1_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/real_reg3_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/imag_reg3_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/real_reg2_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|top_top     | three_stage/stage2/imag_reg2_reg[3][16]   | 4      | 17    | YES          | NO                 | YES               | 17     | 0       | 
+------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   186|
|3     |DSP48E1 |     8|
|4     |LUT1    |    13|
|5     |LUT2    |   529|
|6     |LUT3    |   530|
|7     |LUT4    |   499|
|8     |LUT5    |   309|
|9     |LUT6    |  1850|
|10    |MUXF7   |   608|
|11    |MUXF8   |   304|
|12    |SRL16E  |   256|
|13    |FDCE    |  5449|
|14    |FDPE    |    18|
|15    |FDRE    |   256|
|16    |IBUF    |    28|
|17    |OBUF    |    38|
+------+--------+------+

Report Instance Areas: 
+------+--------------+------------------------+------+
|      |Instance      |Module                  |Cells |
+------+--------------+------------------------+------+
|1     |top           |                        | 10882|
|2     |  final       |bit_rev                 |  7364|
|3     |  three_stage |fft_top                 |  3451|
|4     |    SR1_1     |Shift_Regisiter_1       |    44|
|5     |    SR1_2     |Shift_Regisiter_1_0     |   702|
|6     |    SR1_3     |Shift_Regisiter_1_1     |    96|
|7     |    stage1    |stage_1                 |  1115|
|8     |      B1      |butterfly_radix4        |   593|
|9     |      M1      |Complex_multiplier_64pt |    65|
|10    |        M1    |multiplier_15bits       |    16|
|11    |        M2    |multiplier_15bits_5     |     1|
|12    |        M3    |multiplier_15bits_6     |    12|
|13    |        M4    |multiplier_15bits_7     |    13|
|14    |    stage2    |stage_2                 |  1211|
|15    |      B1      |butterfly_radix4_2      |   650|
|16    |      M1      |Complex_multiplier_16pt |    49|
|17    |        M1    |multiplier_17bits       |    19|
|18    |        M2    |multiplier_17bits_2     |     1|
|19    |        M3    |multiplier_17bits_3     |     1|
|20    |        M4    |multiplier_17bits_4     |     1|
|21    |      rom     |ROM_16                  |    17|
+------+--------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 1237.996 ; gain = 435.105
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1237.996 ; gain = 569.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1237.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1237.996 ; gain = 884.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1237.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.runs/synth_1/top_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_top_utilization_synth.rpt -pb top_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 22:19:27 2023...
