{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1602790011836 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1602790011836 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1602790011836 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1602790011874 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1602790011878 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "Shell" 0 0 1602790011878 ""}
{ "Info" "0" "" "Parsing: registradorGenerico.vhd" {  } {  } 0 0 "Parsing: registradorGenerico.vhd" 0 0 "Shell" 0 0 1602790012220 ""}
{ "Info" "0" "" "Parsing: memoriaROM.vhd" {  } {  } 0 0 "Parsing: memoriaROM.vhd" 0 0 "Shell" 0 0 1602790012222 ""}
{ "Info" "0" "" "Parsing: somaConstante.vhd" {  } {  } 0 0 "Parsing: somaConstante.vhd" 0 0 "Shell" 0 0 1602790012224 ""}
{ "Info" "0" "" "Parsing: muxGenerico2x1.vhd" {  } {  } 0 0 "Parsing: muxGenerico2x1.vhd" 0 0 "Shell" 0 0 1602790012225 ""}
{ "Info" "0" "" "Parsing: bancoRegistradoresArqRegMem.vhd" {  } {  } 0 0 "Parsing: bancoRegistradoresArqRegMem.vhd" 0 0 "Shell" 0 0 1602790012228 ""}
{ "Info" "0" "" "Parsing: processador.vhd" {  } {  } 0 0 "Parsing: processador.vhd" 0 0 "Shell" 0 0 1602790012230 ""}
{ "Info" "0" "" "Parsing: ULA.vhd" {  } {  } 0 0 "Parsing: ULA.vhd" 0 0 "Shell" 0 0 1602790012232 ""}
{ "Info" "0" "" "Parsing: flipflopGenerico.vhd" {  } {  } 0 0 "Parsing: flipflopGenerico.vhd" 0 0 "Shell" 0 0 1602790012234 ""}
{ "Info" "0" "" "Parsing: UnidadeControle.vhd" {  } {  } 0 0 "Parsing: UnidadeControle.vhd" 0 0 "Shell" 0 0 1602790012236 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1602790012242 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/ " "Using common directory C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1602790012279 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1602790012293 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1602790012293 ""}
{ "Info" "0" "" "Generated archive 'C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.qar'" {  } {  } 0 0 "Generated archive 'C:/intelFPGA_lite/17.1/ProjetoDescomp/projeto_relogio/projeto_relogio.qar'" 0 0 "Shell" 0 0 1602790012293 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1602790012293 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1602790012293 ""}
{ "Info" "0" "" "Generated report 'projeto_relogio.archive.rpt'" {  } {  } 0 0 "Generated report 'projeto_relogio.archive.rpt'" 0 0 "Shell" 0 0 1602790012295 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1602790012306 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 8 s 11 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 8 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602790012306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 16:26:52 2020 " "Processing ended: Thu Oct 15 16:26:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602790012306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602790012306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602790012306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1602790012306 ""}
