{
    "schema_version": {
        "major": "2",
        "minor": "0",
        "patch": "0"
    },
    "mem_topology": {
        "m_count": "3",
        "m_mem_data": {
            "mem_data": {
                "m_type": "MEM_DDR4",
                "m_used": "1",
                "m_sizeKB": "0x200000",
                "m_base_address": "0x0",
                "m_tag": "DDR",
                "m_spTag": "DDR"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "1",
                "m_sizeKB": "0x600000",
                "m_base_address": "0x800000000",
                "m_tag": "DDR",
                "m_spTag": "DDR"
            },
            "mem_data": {
                "m_type": "MEM_DRAM",
                "m_used": "0",
                "m_sizeKB": "0x800000",
                "m_base_address": "0x50000000000",
                "m_tag": "LPDDR",
                "m_spTag": "LPDDR"
            }
        }
    },
    "ip_layout": {
        "m_count": "1",
        "m_ip_data": {
            "ip_data": {
                "m_type": "IP_KERNEL",
                "properties": "0x1",
                "m_int_enable": "1",
                "m_interrupt_id": "1",
                "m_ip_control": "AP_CTRL_CHAIN",
                "m_base_address": "0xa4050000",
                "m_address_range": "0x10000",
                "m_name": "mac:mac_1",
                "m_clocks": [
                    {
                        "ap_clk": {
                            "refClockId": "2"
                        }
                    }
                ]
            }
        }
    },
    "connectivity": {
        "m_count": "6",
        "m_connection": {
            "connection": {
                "arg_index": "0",
                "arg_name": "a",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "0"
            },
            "connection": {
                "arg_index": "0",
                "arg_name": "a",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "1"
            },
            "connection": {
                "arg_index": "1",
                "arg_name": "b",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "0"
            },
            "connection": {
                "arg_index": "1",
                "arg_name": "b",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "1"
            },
            "connection": {
                "arg_index": "2",
                "arg_name": "c",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "0"
            },
            "connection": {
                "arg_index": "2",
                "arg_name": "c",
                "mode": "Master",
                "m_ip_layout_index": "0",
                "mem_data_index": "1"
            }
        }
    }
}
