$date
	Tue Dec  9 15:03:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_tb_step $end
$var wire 4 ! debug_ram_out [3:0] $end
$var wire 1 " debug_cout $end
$var wire 4 # debug_alu_res [3:0] $end
$var reg 4 $ acc_val [3:0] $end
$var reg 1 % carry_val $end
$var reg 1 & clk $end
$var reg 11 ' instruction [10:0] $end
$var reg 24 ( op_str [23:0] $end
$var reg 1 ) reset_n $end
$var reg 4 * tmp_ram [3:0] $end
$var integer 32 + i [31:0] $end
$var integer 32 , pc [31:0] $end
$var integer 32 - r [31:0] $end
$var integer 32 . sf [31:0] $end
$scope module u_cpu $end
$var wire 1 & clk $end
$var wire 4 / debug_alu_res [3:0] $end
$var wire 1 " debug_cout $end
$var wire 4 0 debug_ram_out [3:0] $end
$var wire 11 1 instruction [10:0] $end
$var wire 1 ) reset_n $end
$var wire 4 2 ram_wdata [3:0] $end
$var wire 1 3 ram_rwn $end
$var wire 4 4 ram_rdata [3:0] $end
$var wire 1 5 ram_csn $end
$var wire 4 6 ram_addr [3:0] $end
$var wire 4 7 alu_sel [3:0] $end
$var wire 4 8 alu_f [3:0] $end
$var wire 1 9 alu_en $end
$var wire 1 : alu_cout $end
$var wire 4 ; alu_b [3:0] $end
$var wire 4 < alu_a [3:0] $end
$scope module u_alu $end
$var wire 1 & clk $end
$var wire 1 ) reset_n $end
$var wire 4 = xor_res [3:0] $end
$var wire 4 > sum_out [3:0] $end
$var wire 1 ? s2 $end
$var wire 1 @ s1 $end
$var wire 1 A s0 $end
$var wire 4 B next_f [3:0] $end
$var wire 1 C next_cout $end
$var wire 1 D cout_arith $end
$var wire 1 E cin_in $end
$var wire 4 F b [3:0] $end
$var wire 4 G alu_sel [3:0] $end
$var wire 1 9 alu_en $end
$var wire 4 H a [3:0] $end
$var reg 4 I adder_b [3:0] $end
$var reg 1 : cout $end
$var reg 4 J f [3:0] $end
$var reg 4 K logic_res [3:0] $end
$scope module u_adder $end
$var wire 4 L b [3:0] $end
$var wire 1 E cin $end
$var wire 4 M sum [3:0] $end
$var wire 1 D cout $end
$var wire 1 N c3 $end
$var wire 1 O c2 $end
$var wire 1 P c1 $end
$var wire 4 Q a [3:0] $end
$scope module fa0 $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 T c1 $end
$var wire 1 U c2 $end
$var wire 1 E cin $end
$var wire 1 P cout $end
$var wire 1 V sum $end
$var wire 1 W s_ab $end
$scope module u_xor_ab $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 W c $end
$upscope $end
$scope module u_xor_sum $end
$var wire 1 W a $end
$var wire 1 E b $end
$var wire 1 V c $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 X a $end
$var wire 1 Y b $end
$var wire 1 Z c1 $end
$var wire 1 [ c2 $end
$var wire 1 P cin $end
$var wire 1 O cout $end
$var wire 1 \ sum $end
$var wire 1 ] s_ab $end
$scope module u_xor_ab $end
$var wire 1 X a $end
$var wire 1 Y b $end
$var wire 1 ] c $end
$upscope $end
$scope module u_xor_sum $end
$var wire 1 ] a $end
$var wire 1 P b $end
$var wire 1 \ c $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 ^ a $end
$var wire 1 _ b $end
$var wire 1 ` c1 $end
$var wire 1 a c2 $end
$var wire 1 O cin $end
$var wire 1 N cout $end
$var wire 1 b sum $end
$var wire 1 c s_ab $end
$scope module u_xor_ab $end
$var wire 1 ^ a $end
$var wire 1 _ b $end
$var wire 1 c c $end
$upscope $end
$scope module u_xor_sum $end
$var wire 1 c a $end
$var wire 1 O b $end
$var wire 1 b c $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 f c1 $end
$var wire 1 g c2 $end
$var wire 1 N cin $end
$var wire 1 D cout $end
$var wire 1 h sum $end
$var wire 1 i s_ab $end
$scope module u_xor_ab $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 i c $end
$upscope $end
$scope module u_xor_sum $end
$var wire 1 i a $end
$var wire 1 N b $end
$var wire 1 h c $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_xor0 $end
$var wire 1 j a $end
$var wire 1 k b $end
$var wire 1 l c $end
$upscope $end
$scope module u_xor1 $end
$var wire 1 m a $end
$var wire 1 n b $end
$var wire 1 o c $end
$upscope $end
$scope module u_xor2 $end
$var wire 1 p a $end
$var wire 1 q b $end
$var wire 1 r c $end
$upscope $end
$scope module u_xor3 $end
$var wire 1 s a $end
$var wire 1 t b $end
$var wire 1 u c $end
$upscope $end
$upscope $end
$scope module u_decoder $end
$var wire 4 v alu_result [3:0] $end
$var wire 1 & clk $end
$var wire 11 w instruction [10:0] $end
$var wire 1 ) reset_n $end
$var wire 4 x ram_data_out [3:0] $end
$var wire 3 y opcode [2:0] $end
$var wire 4 z op2 [3:0] $end
$var wire 4 { op1 [3:0] $end
$var reg 4 | alu_a [3:0] $end
$var reg 4 } alu_b [3:0] $end
$var reg 1 9 alu_en $end
$var reg 4 ~ alu_sel [3:0] $end
$var reg 2 !" current_state [1:0] $end
$var reg 2 "" next_state [1:0] $end
$var reg 4 #" ram_addr [3:0] $end
$var reg 1 5 ram_csn $end
$var reg 4 $" ram_data_in [3:0] $end
$var reg 1 3 ram_rwn $end
$upscope $end
$scope module u_ram $end
$var wire 4 %" addr [3:0] $end
$var wire 1 & clk $end
$var wire 1 5 csn $end
$var wire 4 &" data_in [3:0] $end
$var wire 1 ) rst_n $end
$var wire 1 3 rwn $end
$var reg 4 '" data_out [3:0] $end
$var integer 32 (" i [31:0] $end
$upscope $end
$upscope $end
$scope task run_cycle $end
$var reg 4 )" dest [3:0] $end
$var reg 4 *" ram_val [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *"
bx )"
b10000 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b1 ""
b0 !"
b0 ~
b0 }
b0 |
bx {
bx z
bx y
b0 x
bx w
b0 v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
b0 Q
0P
0O
0N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
0E
0D
0C
b0 B
0A
0@
0?
b0 >
b0 =
b0 <
b0 ;
0:
09
b0 8
b0 7
b0 6
15
b0 4
13
b0 2
bx 1
b0 0
b0 /
bx .
bx -
b0 ,
b10000 +
bx *
0)
bx (
bx '
0&
0%
b0 $
b0 #
0"
b0 !
$end
#5000
b10000 ("
1&
#10000
0&
#15000
bx 6
bx #"
bx %"
05
b10 ""
b1 !"
1)
1&
#20000
b1 y
b111 {
b111 z
b111 6
b111 #"
b111 %"
05
b111 )"
b10000010100010001000100 (
b101110111 '
b101110111 1
b101110111 w
b10 #
b10 /
b10 8
b10 J
b10 v
b0 *
b10000 +
b10 $
b1 -
b1 ,
b10000000000000000000000000000011 .
0&
#25000
0\
1O
1h
1[
b1100 B
1P
1]
1N
1b
b1100 >
b1100 M
0V
1T
1`
1S
1Y
1_
0c
0W
0r
1o
b10 =
0l
b111 I
b111 L
1A
1^
1R
1p
1j
1q
1n
1k
b10 7
b10 G
b10 ~
b101 <
b101 H
b101 Q
b101 |
b111 ;
b111 F
b111 }
19
b111 6
b111 #"
b111 %"
05
b11 ""
b101 !
b101 0
b101 4
b101 x
b101 '"
b10 !"
1&
#30000
0&
#35000
0b
b0 B
b0 >
b0 M
0h
0O
0]
0[
b0 =
0o
0N
0P
0S
0Y
0_
0`
0T
0q
0n
0k
b0 I
b0 L
0^
0R
0p
0j
0A
b1 ""
b1100 2
b1100 $"
b1100 &"
03
b0 ;
b0 F
b0 }
b0 <
b0 H
b0 Q
b0 |
b0 7
b0 G
b0 ~
09
b111 6
b111 #"
b111 %"
05
b11 !"
b1100 #
b1100 /
b1100 8
b1100 J
b1100 v
1&
#40000
0&
#45000
b0 2
b0 $"
b0 &"
b111 6
b111 #"
b111 %"
13
05
b10 ""
b0 !
b0 0
b0 4
b0 x
b0 '"
b1 !"
1&
#46000
b1100 *"
#50000
b10000 +
b10 ,
b1100 $
0&
