INOUT D[7] 	 location (11, 0, 1) 	 47 	 
INPUT  RESETn 	 location (21, 0, 0) 	 62 	 
INPUT  OVL 	 location (25, 6, 0) 	 83 	 
OUTPUT CONFIGENn 	 location (18, 0, 0) 	 56 	 
INPUT  A[20] 	 location (0, 12, 1) 	 17 	 
OUTPUT PPIO 	 location (25, 8, 1) 	 87 	 
INPUT  A[31] 	 location (0, 17, 0) 	 10 	 
INPUT  A[1] 	 location (2, 21, 1) 	 144 	 
INPUT  TT[1] 	 location (5, 21, 0) 	 139 	 
OUTPUT PORTSIZE 	 location (7, 21, 0) 	 135 	 
INPUT  A[17] 	 location (0, 1, 1) 	 33 	 
OUTPUT TICK60 	 location (22, 0, 0) 	 63 	 
INPUT  ROM_DELAY[0] 	 location (25, 19, 1) 	 106 	 
OUTPUT PCS1 	 location (25, 2, 1) 	 76 	 
OUTPUT CIACS0n 	 location (25, 4, 1) 	 80 	 
INPUT  A[25] 	 location (0, 15, 0) 	 12 	 
OUTPUT SCS0 	 location (25, 3, 1) 	 78 	 
INPUT  CPUCONFn 	 location (9, 21, 1) 	 130 	 
INPUT  CLK6 	 location (13, 0, 0) 	 52 	 
INPUT  A[6] 	 location (0, 11, 0) 	 20 	 
INPUT  A[15] 	 location (0, 2, 1) 	 31 	 
OUTPUT AGNUS_CLK 	 location (25, 14, 0) 	 97 	 
OUTPUT CLK_CIA 	 location (15, 21, 1) 	 122 	 
OUTPUT BUFENn 	 location (18, 21, 0) 	 121 	 
INPUT  A[23] 	 location (0, 13, 0) 	 16 	 
INPUT  A[12] 	 location (0, 6, 0) 	 26 	 
INPUT  AUTOBOOT 	 location (24, 21, 1) 	 110 	 
INPUT  RnW 	 location (3, 21, 1) 	 142 	 
INOUT D[6] 	 location (8, 0, 1) 	 45 	 
INPUT  A[4] 	 location (0, 12, 0) 	 18 	 
INPUT  XCLK 	 location (25, 10, 1) 	 93 	 
OUTPUT CIACS1n 	 location (25, 5, 0) 	 81 	 
INPUT  A[21] 	 location (0, 13, 1) 	 15 	 
INOUT D[4] 	 location (7, 0, 1) 	 43 	 
INPUT  A[30] 	 location (0, 17, 1) 	 9 	 
INPUT  A[28] 	 location (0, 20, 0) 	 2 	 
INPUT  A[2] 	 location (3, 21, 0) 	 143 	 
INPUT  A[19] 	 location (2, 0, 0) 	 37 	 
INPUT  TT[0] 	 location (5, 21, 1) 	 138 	 
INPUT  PPIO_J 	 location (24, 21, 0) 	 112 	 
INPUT  A[16] 	 location (0, 2, 0) 	 32 	 
OUTPUT TICK50 	 location (22, 0, 1) 	 64 	 
OUTPUT TCIn 	 location (21, 21, 1) 	 117 	 
OUTPUT TBIn 	 location (20, 21, 0) 	 118 	 
OUTPUT RAMSPACEn 	 location (12, 0, 0) 	 48 	 
INPUT  A[26] 	 location (0, 19, 0) 	 4 	 
INPUT  A[7] 	 location (0, 10, 1) 	 21 	 
INPUT  A[14] 	 location (0, 3, 0) 	 29 	 
INPUT  ROM_DELAY[1] 	 location (25, 20, 0) 	 107 	 
OUTPUT PCS0 	 location (25, 2, 0) 	 75 	 
INPUT  CLK40_IN 	 location (12, 21, 1) 	 129 	 
INPUT  CLK28_IN 	 location (25, 11, 0) 	 94 	 
INPUT  A[24] 	 location (0, 18, 0) 	 8 	 
INPUT  XCLK_ENn 	 location (25, 17, 0) 	 102 	 
OUTPUT SCS1 	 location (25, 4, 0) 	 79 	 
OUTPUT REGSPACEn 	 location (19, 21, 0) 	 120 	 
OUTPUT F_ENn 	 location (25, 12, 1) 	 95 	 
INPUT  A[5] 	 location (0, 11, 1) 	 19 	 
INPUT  TSn 	 location (7, 21, 1) 	 134 	 
INPUT  SPIO_J 	 location (23, 21, 1) 	 113 	 
OUTPUT SPIO 	 location (25, 9, 0) 	 88 	 
OUTPUT RTC_ENn 	 location (25, 5, 1) 	 82 	 
INPUT  A[22] 	 location (0, 19, 1) 	 3 	 
INPUT  A[13] 	 location (0, 3, 1) 	 28 	 
INPUT  A[3] 	 location (0, 20, 1) 	 1 	 
INPUT  A[29] 	 location (0, 18, 1) 	 7 	 
INPUT  A[18] 	 location (0, 1, 0) 	 34 	 
OUTPUT ATA_ENn 	 location (25, 9, 1) 	 90 	 
INOUT TACKn 	 location (19, 21, 1) 	 119 	 
INOUT D[5] 	 location (8, 0, 0) 	 44 	 
INPUT  A[27] 	 location (0, 15, 1) 	 11 	 
OUTPUT ROMENn 	 location (15, 21, 0) 	 124 	 
