
LCD_Test_f303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002620  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080027a8  080027a8  000127a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027e0  080027e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027e0  080027e0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027e0  080027e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080027e0  080027e0  000127e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027e8  080027e8  000127e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  080027f8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080027f8  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c60  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000152a  00000000  00000000  00026c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000670  00000000  00000000  000281c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005b8  00000000  00000000  00028838  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001822d  00000000  00000000  00028df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000061cb  00000000  00000000  0004101d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e716  00000000  00000000  000471e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c58fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000188c  00000000  00000000  000c597c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002790 	.word	0x08002790

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002790 	.word	0x08002790

080001c8 <_ZN3LCDC1Ev>:
 */

#include "LCD.h"
#include "main.h"

LCD::LCD() {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	// TODO Auto-generated constructor stub
}
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	4618      	mov	r0, r3
 80001d4:	370c      	adds	r7, #12
 80001d6:	46bd      	mov	sp, r7
 80001d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001dc:	4770      	bx	lr

080001de <_ZN3LCD7initLCDEv>:

void LCD::initLCD(){
 80001de:	b580      	push	{r7, lr}
 80001e0:	b082      	sub	sp, #8
 80001e2:	af00      	add	r7, sp, #0
 80001e4:	6078      	str	r0, [r7, #4]
	LCD_ENABLE_OFF;						//Enable Pin off
 80001e6:	2200      	movs	r2, #0
 80001e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001f0:	f000 fe1a 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80001f4:	2064      	movs	r0, #100	; 0x64
 80001f6:	f000 fb9d 	bl	8000934 <HAL_Delay>
	LCDWrite(0x30,ADDR);
 80001fa:	2200      	movs	r2, #0
 80001fc:	2130      	movs	r1, #48	; 0x30
 80001fe:	6878      	ldr	r0, [r7, #4]
 8000200:	f000 f85a 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	HAL_Delay(30);
 8000204:	201e      	movs	r0, #30
 8000206:	f000 fb95 	bl	8000934 <HAL_Delay>
	LCDWrite(0x30,ADDR);
 800020a:	2200      	movs	r2, #0
 800020c:	2130      	movs	r1, #48	; 0x30
 800020e:	6878      	ldr	r0, [r7, #4]
 8000210:	f000 f852 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	HAL_Delay(30);
 8000214:	201e      	movs	r0, #30
 8000216:	f000 fb8d 	bl	8000934 <HAL_Delay>
	LCDWrite(0x30,ADDR);
 800021a:	2200      	movs	r2, #0
 800021c:	2130      	movs	r1, #48	; 0x30
 800021e:	6878      	ldr	r0, [r7, #4]
 8000220:	f000 f84a 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	HAL_Delay(30);
 8000224:	201e      	movs	r0, #30
 8000226:	f000 fb85 	bl	8000934 <HAL_Delay>
	LCDWrite(0x3C,ADDR);	//Function Set
 800022a:	2200      	movs	r2, #0
 800022c:	213c      	movs	r1, #60	; 0x3c
 800022e:	6878      	ldr	r0, [r7, #4]
 8000230:	f000 f842 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(0x10,ADDR);	//Cursor Display shift
 8000234:	2200      	movs	r2, #0
 8000236:	2110      	movs	r1, #16
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f000 f83d 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(0x0F,ADDR);	//Display ON/OFF Control
 800023e:	2200      	movs	r2, #0
 8000240:	210f      	movs	r1, #15
 8000242:	6878      	ldr	r0, [r7, #4]
 8000244:	f000 f838 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(0x06,ADDR);	//Entry mode set
 8000248:	2200      	movs	r2, #0
 800024a:	2106      	movs	r1, #6
 800024c:	6878      	ldr	r0, [r7, #4]
 800024e:	f000 f833 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(0x02,ADDR);	//Entry mode set
 8000252:	2200      	movs	r2, #0
 8000254:	2102      	movs	r1, #2
 8000256:	6878      	ldr	r0, [r7, #4]
 8000258:	f000 f82e 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(0x01,ADDR);	//Entry mode set
 800025c:	2200      	movs	r2, #0
 800025e:	2101      	movs	r1, #1
 8000260:	6878      	ldr	r0, [r7, #4]
 8000262:	f000 f829 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	LCDWrite(DISPLAY_ON | CURSOR_ON | CURSOR_BLINKING_OFF, ADDR);	//Display On, Cursor On, Blinking off
	HAL_Delay(1);
	LCDWrite(ENTRY_MODE_SET, ADDR);		//Entry mode set
	HAL_Delay(1);
*/
}
 8000266:	bf00      	nop
 8000268:	3708      	adds	r7, #8
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}

0800026e <_ZN3LCD12LCDWriteDataEPch>:
 * @param data: data to LCD
 * @param size: size of char array
 *
 * @return: sucess state
 */
bool LCD::LCDWriteData(char* data, uint8_t size){
 800026e:	b580      	push	{r7, lr}
 8000270:	b086      	sub	sp, #24
 8000272:	af00      	add	r7, sp, #0
 8000274:	60f8      	str	r0, [r7, #12]
 8000276:	60b9      	str	r1, [r7, #8]
 8000278:	4613      	mov	r3, r2
 800027a:	71fb      	strb	r3, [r7, #7]
	if(size > 8){
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	2b08      	cmp	r3, #8
 8000280:	d901      	bls.n	8000286 <_ZN3LCD12LCDWriteDataEPch+0x18>
		return false;
 8000282:	2300      	movs	r3, #0
 8000284:	e013      	b.n	80002ae <_ZN3LCD12LCDWriteDataEPch+0x40>
	}

	for(uint8_t i = 0; i < size; i++){
 8000286:	2300      	movs	r3, #0
 8000288:	75fb      	strb	r3, [r7, #23]
 800028a:	7dfa      	ldrb	r2, [r7, #23]
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	429a      	cmp	r2, r3
 8000290:	d20c      	bcs.n	80002ac <_ZN3LCD12LCDWriteDataEPch+0x3e>
		LCDWrite(data[i], DATA);
 8000292:	7dfb      	ldrb	r3, [r7, #23]
 8000294:	68ba      	ldr	r2, [r7, #8]
 8000296:	4413      	add	r3, r2
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	2201      	movs	r2, #1
 800029c:	4619      	mov	r1, r3
 800029e:	68f8      	ldr	r0, [r7, #12]
 80002a0:	f000 f80a 	bl	80002b8 <_ZN3LCD8LCDWriteEhb>
	for(uint8_t i = 0; i < size; i++){
 80002a4:	7dfb      	ldrb	r3, [r7, #23]
 80002a6:	3301      	adds	r3, #1
 80002a8:	75fb      	strb	r3, [r7, #23]
 80002aa:	e7ee      	b.n	800028a <_ZN3LCD12LCDWriteDataEPch+0x1c>
	}
	return true;
 80002ac:	2301      	movs	r3, #1
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	3718      	adds	r7, #24
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
	...

080002b8 <_ZN3LCD8LCDWriteEhb>:


void LCD::LCDWrite(uint8_t data, bool data_addr){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
 80002c0:	460b      	mov	r3, r1
 80002c2:	70fb      	strb	r3, [r7, #3]
 80002c4:	4613      	mov	r3, r2
 80002c6:	70bb      	strb	r3, [r7, #2]
	WritePort(data);
 80002c8:	78fb      	ldrb	r3, [r7, #3]
 80002ca:	4619      	mov	r1, r3
 80002cc:	6878      	ldr	r0, [r7, #4]
 80002ce:	f000 f81f 	bl	8000310 <_ZN3LCD9WritePortEh>

	if(data_addr == ADDR){
 80002d2:	78bb      	ldrb	r3, [r7, #2]
 80002d4:	f083 0301 	eor.w	r3, r3, #1
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d005      	beq.n	80002ea <_ZN3LCD8LCDWriteEhb+0x32>
		LCD_SEND_ADDR;
 80002de:	2200      	movs	r2, #0
 80002e0:	2110      	movs	r1, #16
 80002e2:	480a      	ldr	r0, [pc, #40]	; (800030c <_ZN3LCD8LCDWriteEhb+0x54>)
 80002e4:	f000 fda0 	bl	8000e28 <HAL_GPIO_WritePin>
 80002e8:	e004      	b.n	80002f4 <_ZN3LCD8LCDWriteEhb+0x3c>
	}else{
		LCD_SEND_DATA;
 80002ea:	2201      	movs	r2, #1
 80002ec:	2110      	movs	r1, #16
 80002ee:	4807      	ldr	r0, [pc, #28]	; (800030c <_ZN3LCD8LCDWriteEhb+0x54>)
 80002f0:	f000 fd9a 	bl	8000e28 <HAL_GPIO_WritePin>
	}

	LCD_WRITE;
 80002f4:	2200      	movs	r2, #0
 80002f6:	2120      	movs	r1, #32
 80002f8:	4804      	ldr	r0, [pc, #16]	; (800030c <_ZN3LCD8LCDWriteEhb+0x54>)
 80002fa:	f000 fd95 	bl	8000e28 <HAL_GPIO_WritePin>
	ToggleEnable();
 80002fe:	6878      	ldr	r0, [r7, #4]
 8000300:	f000 f870 	bl	80003e4 <_ZN3LCD12ToggleEnableEv>
}
 8000304:	bf00      	nop
 8000306:	3708      	adds	r7, #8
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}
 800030c:	48000400 	.word	0x48000400

08000310 <_ZN3LCD9WritePortEh>:

void LCD::WritePort(uint8_t data){
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	460b      	mov	r3, r1
 800031a:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PinState(data & 0x01));
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	f003 0301 	and.w	r3, r3, #1
 8000322:	b2db      	uxtb	r3, r3
 8000324:	461a      	mov	r2, r3
 8000326:	2101      	movs	r1, #1
 8000328:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800032c:	f000 fd7c 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PinState((data>>1) & 0x01));
 8000330:	78fb      	ldrb	r3, [r7, #3]
 8000332:	105b      	asrs	r3, r3, #1
 8000334:	b2db      	uxtb	r3, r3
 8000336:	f003 0301 	and.w	r3, r3, #1
 800033a:	b2db      	uxtb	r3, r3
 800033c:	461a      	mov	r2, r3
 800033e:	2102      	movs	r1, #2
 8000340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000344:	f000 fd70 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PinState((data>>2) & 0x01));
 8000348:	78fb      	ldrb	r3, [r7, #3]
 800034a:	109b      	asrs	r3, r3, #2
 800034c:	b2db      	uxtb	r3, r3
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	b2db      	uxtb	r3, r3
 8000354:	461a      	mov	r2, r3
 8000356:	2108      	movs	r1, #8
 8000358:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800035c:	f000 fd64 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB3_GPIO_Port, DB3_Pin, GPIO_PinState((data>>3) & 0x01));
 8000360:	78fb      	ldrb	r3, [r7, #3]
 8000362:	10db      	asrs	r3, r3, #3
 8000364:	b2db      	uxtb	r3, r3
 8000366:	f003 0301 	and.w	r3, r3, #1
 800036a:	b2db      	uxtb	r3, r3
 800036c:	461a      	mov	r2, r3
 800036e:	2110      	movs	r1, #16
 8000370:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000374:	f000 fd58 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB4_GPIO_Port, DB4_Pin, GPIO_PinState((data>>4) & 0x01));
 8000378:	78fb      	ldrb	r3, [r7, #3]
 800037a:	111b      	asrs	r3, r3, #4
 800037c:	b2db      	uxtb	r3, r3
 800037e:	f003 0301 	and.w	r3, r3, #1
 8000382:	b2db      	uxtb	r3, r3
 8000384:	461a      	mov	r2, r3
 8000386:	f44f 7180 	mov.w	r1, #256	; 0x100
 800038a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800038e:	f000 fd4b 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB5_GPIO_Port, DB5_Pin, GPIO_PinState((data>>5) & 0x01));
 8000392:	78fb      	ldrb	r3, [r7, #3]
 8000394:	115b      	asrs	r3, r3, #5
 8000396:	b2db      	uxtb	r3, r3
 8000398:	f003 0301 	and.w	r3, r3, #1
 800039c:	b2db      	uxtb	r3, r3
 800039e:	461a      	mov	r2, r3
 80003a0:	2102      	movs	r1, #2
 80003a2:	480e      	ldr	r0, [pc, #56]	; (80003dc <_ZN3LCD9WritePortEh+0xcc>)
 80003a4:	f000 fd40 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB6_GPIO_Port, DB6_Pin, GPIO_PinState((data>>6) & 0x01));
 80003a8:	78fb      	ldrb	r3, [r7, #3]
 80003aa:	119b      	asrs	r3, r3, #6
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	461a      	mov	r2, r3
 80003b6:	2102      	movs	r1, #2
 80003b8:	4809      	ldr	r0, [pc, #36]	; (80003e0 <_ZN3LCD9WritePortEh+0xd0>)
 80003ba:	f000 fd35 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB7_GPIO_Port, DB7_Pin, GPIO_PinState((data>>7) & 0x01));
 80003be:	78fb      	ldrb	r3, [r7, #3]
 80003c0:	11db      	asrs	r3, r3, #7
 80003c2:	b2db      	uxtb	r3, r3
 80003c4:	f003 0301 	and.w	r3, r3, #1
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	461a      	mov	r2, r3
 80003cc:	2140      	movs	r1, #64	; 0x40
 80003ce:	4804      	ldr	r0, [pc, #16]	; (80003e0 <_ZN3LCD9WritePortEh+0xd0>)
 80003d0:	f000 fd2a 	bl	8000e28 <HAL_GPIO_WritePin>
}
 80003d4:	bf00      	nop
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	48001400 	.word	0x48001400
 80003e0:	48000400 	.word	0x48000400

080003e4 <_ZN3LCD12ToggleEnableEv>:

void LCD::ToggleEnable(){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
	LCD_ENABLE_ON;
 80003ec:	2201      	movs	r2, #1
 80003ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f6:	f000 fd17 	bl	8000e28 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80003fa:	2001      	movs	r0, #1
 80003fc:	f000 fa9a 	bl	8000934 <HAL_Delay>
	LCD_ENABLE_OFF;
 8000400:	2200      	movs	r2, #0
 8000402:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800040a:	f000 fd0d 	bl	8000e28 <HAL_GPIO_WritePin>
}
 800040e:	bf00      	nop
 8000410:	3708      	adds	r7, #8
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}

08000416 <_ZN4MainC1Ev>:

#include "appMain.h"



Main::Main() {
 8000416:	b580      	push	{r7, lr}
 8000418:	b082      	sub	sp, #8
 800041a:	af00      	add	r7, sp, #0
 800041c:	6078      	str	r0, [r7, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4618      	mov	r0, r3
 8000422:	f7ff fed1 	bl	80001c8 <_ZN3LCDC1Ev>
	// TODO Auto-generated constructor stub
}
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4618      	mov	r0, r3
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}

08000430 <_ZN4Main7appMainEv>:



void Main::appMain(){
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]

	char data[8];
	data[0]= '0';
 8000438:	2330      	movs	r3, #48	; 0x30
 800043a:	723b      	strb	r3, [r7, #8]
	data[1]= '.';
 800043c:	232e      	movs	r3, #46	; 0x2e
 800043e:	727b      	strb	r3, [r7, #9]
	data[2]= '1';
 8000440:	2331      	movs	r3, #49	; 0x31
 8000442:	72bb      	strb	r3, [r7, #10]
	data[3]= '6';
 8000444:	2336      	movs	r3, #54	; 0x36
 8000446:	72fb      	strb	r3, [r7, #11]
	data[4]= 'u';
 8000448:	2375      	movs	r3, #117	; 0x75
 800044a:	733b      	strb	r3, [r7, #12]
	data[5]= 'S';
 800044c:	2353      	movs	r3, #83	; 0x53
 800044e:	737b      	strb	r3, [r7, #13]
	data[6]= '/';
 8000450:	232f      	movs	r3, #47	; 0x2f
 8000452:	73bb      	strb	r3, [r7, #14]
	data[7]= 'h';
 8000454:	2368      	movs	r3, #104	; 0x68
 8000456:	73fb      	strb	r3, [r7, #15]

	lcd.initLCD();
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4618      	mov	r0, r3
 800045c:	f7ff febf 	bl	80001de <_ZN3LCD7initLCDEv>
	lcd.LCDWriteData(data,8);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f107 0108 	add.w	r1, r7, #8
 8000466:	2208      	movs	r2, #8
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff ff00 	bl	800026e <_ZN3LCD12LCDWriteDataEPch>

	while(1){
 800046e:	e7fe      	b.n	800046e <_ZN4Main7appMainEv+0x3e>

08000470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000474:	f000 f9f8 	bl	8000868 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000478:	f000 f80a 	bl	8000490 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800047c:	f000 f882 	bl	8000584 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8000480:	f000 f84c 	bl	800051c <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  appMain.appMain();
 8000484:	4801      	ldr	r0, [pc, #4]	; (800048c <main+0x1c>)
 8000486:	f7ff ffd3 	bl	8000430 <_ZN4Main7appMainEv>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800048a:	e7fe      	b.n	800048a <main+0x1a>
 800048c:	20000028 	.word	0x20000028

08000490 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b090      	sub	sp, #64	; 0x40
 8000494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000496:	f107 0318 	add.w	r3, r7, #24
 800049a:	2228      	movs	r2, #40	; 0x28
 800049c:	2100      	movs	r1, #0
 800049e:	4618      	mov	r0, r3
 80004a0:	f002 f96e 	bl	8002780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a4:	1d3b      	adds	r3, r7, #4
 80004a6:	2200      	movs	r2, #0
 80004a8:	601a      	str	r2, [r3, #0]
 80004aa:	605a      	str	r2, [r3, #4]
 80004ac:	609a      	str	r2, [r3, #8]
 80004ae:	60da      	str	r2, [r3, #12]
 80004b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b2:	2302      	movs	r3, #2
 80004b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b6:	2301      	movs	r3, #1
 80004b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004ba:	2310      	movs	r3, #16
 80004bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004be:	2300      	movs	r3, #0
 80004c0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c2:	f107 0318 	add.w	r3, r7, #24
 80004c6:	4618      	mov	r0, r3
 80004c8:	f000 fcc6 	bl	8000e58 <HAL_RCC_OscConfig>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	bf14      	ite	ne
 80004d2:	2301      	movne	r3, #1
 80004d4:	2300      	moveq	r3, #0
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 80004dc:	f000 f8c8 	bl	8000670 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e0:	230f      	movs	r3, #15
 80004e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e8:	2300      	movs	r3, #0
 80004ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004ec:	2300      	movs	r3, #0
 80004ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004f0:	2300      	movs	r3, #0
 80004f2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004f4:	1d3b      	adds	r3, r7, #4
 80004f6:	2100      	movs	r1, #0
 80004f8:	4618      	mov	r0, r3
 80004fa:	f001 fbb5 	bl	8001c68 <HAL_RCC_ClockConfig>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	bf14      	ite	ne
 8000504:	2301      	movne	r3, #1
 8000506:	2300      	moveq	r3, #0
 8000508:	b2db      	uxtb	r3, r3
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 800050e:	f000 f8af 	bl	8000670 <Error_Handler>
  }
}
 8000512:	bf00      	nop
 8000514:	3740      	adds	r7, #64	; 0x40
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000520:	4b16      	ldr	r3, [pc, #88]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000522:	4a17      	ldr	r2, [pc, #92]	; (8000580 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000526:	4b15      	ldr	r3, [pc, #84]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000528:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800052c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052e:	4b13      	ldr	r3, [pc, #76]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800053a:	4b10      	ldr	r3, [pc, #64]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 800053c:	2200      	movs	r2, #0
 800053e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000540:	4b0e      	ldr	r3, [pc, #56]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000542:	220c      	movs	r2, #12
 8000544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000546:	4b0d      	ldr	r3, [pc, #52]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800054c:	4b0b      	ldr	r3, [pc, #44]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000552:	4b0a      	ldr	r3, [pc, #40]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000554:	2200      	movs	r2, #0
 8000556:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000558:	4b08      	ldr	r3, [pc, #32]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 800055a:	2200      	movs	r2, #0
 800055c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800055e:	4807      	ldr	r0, [pc, #28]	; (800057c <_ZL19MX_USART2_UART_Initv+0x60>)
 8000560:	f001 fdb8 	bl	80020d4 <HAL_UART_Init>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	bf14      	ite	ne
 800056a:	2301      	movne	r3, #1
 800056c:	2300      	moveq	r3, #0
 800056e:	b2db      	uxtb	r3, r3
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8000574:	f000 f87c 	bl	8000670 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	2000002c 	.word	0x2000002c
 8000580:	40004400 	.word	0x40004400

08000584 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b088      	sub	sp, #32
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800059a:	4b32      	ldr	r3, [pc, #200]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a31      	ldr	r2, [pc, #196]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005a4:	6153      	str	r3, [r2, #20]
 80005a6:	4b2f      	ldr	r3, [pc, #188]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b2c      	ldr	r3, [pc, #176]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a2b      	ldr	r2, [pc, #172]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b29      	ldr	r3, [pc, #164]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ca:	4b26      	ldr	r3, [pc, #152]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	4a25      	ldr	r2, [pc, #148]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005d4:	6153      	str	r3, [r2, #20]
 80005d6:	4b23      	ldr	r3, [pc, #140]	; (8000664 <_ZL12MX_GPIO_Initv+0xe0>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB5_GPIO_Port, DB5_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2102      	movs	r1, #2
 80005e6:	4820      	ldr	r0, [pc, #128]	; (8000668 <_ZL12MX_GPIO_Initv+0xe4>)
 80005e8:	f000 fc1e 	bl	8000e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin
 80005ec:	2200      	movs	r2, #0
 80005ee:	f641 111b 	movw	r1, #6427	; 0x191b
 80005f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f6:	f000 fc17 	bl	8000e28 <HAL_GPIO_WritePin>
                          |DB4_Pin|E_Pin|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB6_Pin|RS_Pin|R_W_Pin|DB7_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2172      	movs	r1, #114	; 0x72
 80005fe:	481b      	ldr	r0, [pc, #108]	; (800066c <_ZL12MX_GPIO_Initv+0xe8>)
 8000600:	f000 fc12 	bl	8000e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DB5_Pin */
  GPIO_InitStruct.Pin = DB5_Pin;
 8000604:	2302      	movs	r3, #2
 8000606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000608:	2301      	movs	r3, #1
 800060a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000610:	2300      	movs	r3, #0
 8000612:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DB5_GPIO_Port, &GPIO_InitStruct);
 8000614:	f107 030c 	add.w	r3, r7, #12
 8000618:	4619      	mov	r1, r3
 800061a:	4813      	ldr	r0, [pc, #76]	; (8000668 <_ZL12MX_GPIO_Initv+0xe4>)
 800061c:	f000 fa92 	bl	8000b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB0_Pin DB1_Pin DB2_Pin DB3_Pin
                           DB4_Pin E_Pin PA12 */
  GPIO_InitStruct.Pin = DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin
 8000620:	f641 131b 	movw	r3, #6427	; 0x191b
 8000624:	60fb      	str	r3, [r7, #12]
                          |DB4_Pin|E_Pin|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	2300      	movs	r3, #0
 8000630:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	4619      	mov	r1, r3
 8000638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063c:	f000 fa82 	bl	8000b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB6_Pin RS_Pin R_W_Pin DB7_Pin */
  GPIO_InitStruct.Pin = DB6_Pin|RS_Pin|R_W_Pin|DB7_Pin;
 8000640:	2372      	movs	r3, #114	; 0x72
 8000642:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000644:	2301      	movs	r3, #1
 8000646:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	2300      	movs	r3, #0
 800064e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	4619      	mov	r1, r3
 8000656:	4805      	ldr	r0, [pc, #20]	; (800066c <_ZL12MX_GPIO_Initv+0xe8>)
 8000658:	f000 fa74 	bl	8000b44 <HAL_GPIO_Init>

}
 800065c:	bf00      	nop
 800065e:	3720      	adds	r7, #32
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40021000 	.word	0x40021000
 8000668:	48001400 	.word	0x48001400
 800066c:	48000400 	.word	0x48000400

08000670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
	...

08000680 <_Z41__static_initialization_and_destruction_0ii>:
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d107      	bne.n	80006a0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000696:	4293      	cmp	r3, r2
 8000698:	d102      	bne.n	80006a0 <_Z41__static_initialization_and_destruction_0ii+0x20>
static Main appMain;
 800069a:	4803      	ldr	r0, [pc, #12]	; (80006a8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800069c:	f7ff febb 	bl	8000416 <_ZN4MainC1Ev>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000028 	.word	0x20000028

080006ac <_GLOBAL__sub_I_huart2>:
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80006b4:	2001      	movs	r0, #1
 80006b6:	f7ff ffe3 	bl	8000680 <_Z41__static_initialization_and_destruction_0ii>
 80006ba:	bd80      	pop	{r7, pc}

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c2:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <HAL_MspInit+0x44>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a0e      	ldr	r2, [pc, #56]	; (8000700 <HAL_MspInit+0x44>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <HAL_MspInit+0x44>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b09      	ldr	r3, [pc, #36]	; (8000700 <HAL_MspInit+0x44>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a08      	ldr	r2, [pc, #32]	; (8000700 <HAL_MspInit+0x44>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_MspInit+0x44>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000

08000704 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	; 0x28
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a18      	ldr	r2, [pc, #96]	; (8000784 <HAL_UART_MspInit+0x80>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d129      	bne.n	800077a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000726:	4b18      	ldr	r3, [pc, #96]	; (8000788 <HAL_UART_MspInit+0x84>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	4a17      	ldr	r2, [pc, #92]	; (8000788 <HAL_UART_MspInit+0x84>)
 800072c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000730:	61d3      	str	r3, [r2, #28]
 8000732:	4b15      	ldr	r3, [pc, #84]	; (8000788 <HAL_UART_MspInit+0x84>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800073a:	613b      	str	r3, [r7, #16]
 800073c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	4b12      	ldr	r3, [pc, #72]	; (8000788 <HAL_UART_MspInit+0x84>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	4a11      	ldr	r2, [pc, #68]	; (8000788 <HAL_UART_MspInit+0x84>)
 8000744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000748:	6153      	str	r3, [r2, #20]
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <HAL_UART_MspInit+0x84>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000756:	f248 0304 	movw	r3, #32772	; 0x8004
 800075a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075c:	2302      	movs	r3, #2
 800075e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000764:	2303      	movs	r3, #3
 8000766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000768:	2307      	movs	r3, #7
 800076a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	4619      	mov	r1, r3
 8000772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000776:	f000 f9e5 	bl	8000b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800077a:	bf00      	nop
 800077c:	3728      	adds	r7, #40	; 0x28
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40004400 	.word	0x40004400
 8000788:	40021000 	.word	0x40021000

0800078c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr

0800079a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800079e:	e7fe      	b.n	800079e <HardFault_Handler+0x4>

080007a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a4:	e7fe      	b.n	80007a4 <MemManage_Handler+0x4>

080007a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007a6:	b480      	push	{r7}
 80007a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007aa:	e7fe      	b.n	80007aa <BusFault_Handler+0x4>

080007ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b0:	e7fe      	b.n	80007b0 <UsageFault_Handler+0x4>

080007b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007b2:	b480      	push	{r7}
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr

080007ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007d2:	bf00      	nop
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e0:	f000 f888 	bl	80008f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007ec:	4b08      	ldr	r3, [pc, #32]	; (8000810 <SystemInit+0x28>)
 80007ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007f2:	4a07      	ldr	r2, [pc, #28]	; (8000810 <SystemInit+0x28>)
 80007f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <SystemInit+0x28>)
 80007fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000802:	609a      	str	r2, [r3, #8]
#endif
}
 8000804:	bf00      	nop
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	e000ed00 	.word	0xe000ed00

08000814 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000814:	f8df d034 	ldr.w	sp, [pc, #52]	; 800084c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000818:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800081a:	e003      	b.n	8000824 <LoopCopyDataInit>

0800081c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800081e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000820:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000822:	3104      	adds	r1, #4

08000824 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000824:	480b      	ldr	r0, [pc, #44]	; (8000854 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000828:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800082a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800082c:	d3f6      	bcc.n	800081c <CopyDataInit>
	ldr	r2, =_sbss
 800082e:	4a0b      	ldr	r2, [pc, #44]	; (800085c <LoopForever+0x12>)
	b	LoopFillZerobss
 8000830:	e002      	b.n	8000838 <LoopFillZerobss>

08000832 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000832:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000834:	f842 3b04 	str.w	r3, [r2], #4

08000838 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <LoopForever+0x16>)
	cmp	r2, r3
 800083a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800083c:	d3f9      	bcc.n	8000832 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800083e:	f7ff ffd3 	bl	80007e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000842:	f001 ff79 	bl	8002738 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000846:	f7ff fe13 	bl	8000470 <main>

0800084a <LoopForever>:

LoopForever:
    b LoopForever
 800084a:	e7fe      	b.n	800084a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800084c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8000850:	080027ec 	.word	0x080027ec
	ldr	r0, =_sdata
 8000854:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000858:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800085c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000860:	200000b0 	.word	0x200000b0

08000864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000864:	e7fe      	b.n	8000864 <ADC1_2_IRQHandler>
	...

08000868 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <HAL_Init+0x28>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a07      	ldr	r2, [pc, #28]	; (8000890 <HAL_Init+0x28>)
 8000872:	f043 0310 	orr.w	r3, r3, #16
 8000876:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f92f 	bl	8000adc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800087e:	2000      	movs	r0, #0
 8000880:	f000 f808 	bl	8000894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000884:	f7ff ff1a 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40022000 	.word	0x40022000

08000894 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800089c:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <HAL_InitTick+0x54>)
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <HAL_InitTick+0x58>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	4619      	mov	r1, r3
 80008a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f939 	bl	8000b2a <HAL_SYSTICK_Config>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	e00e      	b.n	80008e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b0f      	cmp	r3, #15
 80008c6:	d80a      	bhi.n	80008de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008c8:	2200      	movs	r2, #0
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295
 80008d0:	f000 f90f 	bl	8000af2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d4:	4a06      	ldr	r2, [pc, #24]	; (80008f0 <HAL_InitTick+0x5c>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80008da:	2300      	movs	r3, #0
 80008dc:	e000      	b.n	80008e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008de:	2301      	movs	r3, #1
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20000008 	.word	0x20000008
 80008f0:	20000004 	.word	0x20000004

080008f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_IncTick+0x20>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <HAL_IncTick+0x24>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4413      	add	r3, r2
 8000904:	4a04      	ldr	r2, [pc, #16]	; (8000918 <HAL_IncTick+0x24>)
 8000906:	6013      	str	r3, [r2, #0]
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000008 	.word	0x20000008
 8000918:	200000ac 	.word	0x200000ac

0800091c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000920:	4b03      	ldr	r3, [pc, #12]	; (8000930 <HAL_GetTick+0x14>)
 8000922:	681b      	ldr	r3, [r3, #0]
}
 8000924:	4618      	mov	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	200000ac 	.word	0x200000ac

08000934 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800093c:	f7ff ffee 	bl	800091c <HAL_GetTick>
 8000940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800094c:	d005      	beq.n	800095a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800094e:	4b09      	ldr	r3, [pc, #36]	; (8000974 <HAL_Delay+0x40>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800095a:	bf00      	nop
 800095c:	f7ff ffde 	bl	800091c <HAL_GetTick>
 8000960:	4602      	mov	r2, r0
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	429a      	cmp	r2, r3
 800096a:	d8f7      	bhi.n	800095c <HAL_Delay+0x28>
  {
  }
}
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000008 	.word	0x20000008

08000978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f003 0307 	and.w	r3, r3, #7
 8000986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <__NVIC_SetPriorityGrouping+0x44>)
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800098e:	68ba      	ldr	r2, [r7, #8]
 8000990:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000994:	4013      	ands	r3, r2
 8000996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800099c:	68bb      	ldr	r3, [r7, #8]
 800099e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009aa:	4a04      	ldr	r2, [pc, #16]	; (80009bc <__NVIC_SetPriorityGrouping+0x44>)
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	60d3      	str	r3, [r2, #12]
}
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009c4:	4b04      	ldr	r3, [pc, #16]	; (80009d8 <__NVIC_GetPriorityGrouping+0x18>)
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	0a1b      	lsrs	r3, r3, #8
 80009ca:	f003 0307 	and.w	r3, r3, #7
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	e000ed00 	.word	0xe000ed00

080009dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	db0a      	blt.n	8000a06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	490c      	ldr	r1, [pc, #48]	; (8000a28 <__NVIC_SetPriority+0x4c>)
 80009f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fa:	0112      	lsls	r2, r2, #4
 80009fc:	b2d2      	uxtb	r2, r2
 80009fe:	440b      	add	r3, r1
 8000a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a04:	e00a      	b.n	8000a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4908      	ldr	r1, [pc, #32]	; (8000a2c <__NVIC_SetPriority+0x50>)
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	f003 030f 	and.w	r3, r3, #15
 8000a12:	3b04      	subs	r3, #4
 8000a14:	0112      	lsls	r2, r2, #4
 8000a16:	b2d2      	uxtb	r2, r2
 8000a18:	440b      	add	r3, r1
 8000a1a:	761a      	strb	r2, [r3, #24]
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	e000e100 	.word	0xe000e100
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b089      	sub	sp, #36	; 0x24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a44:	69fb      	ldr	r3, [r7, #28]
 8000a46:	f1c3 0307 	rsb	r3, r3, #7
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	bf28      	it	cs
 8000a4e:	2304      	movcs	r3, #4
 8000a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	3304      	adds	r3, #4
 8000a56:	2b06      	cmp	r3, #6
 8000a58:	d902      	bls.n	8000a60 <NVIC_EncodePriority+0x30>
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	3b03      	subs	r3, #3
 8000a5e:	e000      	b.n	8000a62 <NVIC_EncodePriority+0x32>
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a64:	f04f 32ff 	mov.w	r2, #4294967295
 8000a68:	69bb      	ldr	r3, [r7, #24]
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	43da      	mvns	r2, r3
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	401a      	ands	r2, r3
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a78:	f04f 31ff 	mov.w	r1, #4294967295
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a82:	43d9      	mvns	r1, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	4313      	orrs	r3, r2
         );
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3724      	adds	r7, #36	; 0x24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aa8:	d301      	bcc.n	8000aae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e00f      	b.n	8000ace <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aae:	4a0a      	ldr	r2, [pc, #40]	; (8000ad8 <SysTick_Config+0x40>)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ab6:	210f      	movs	r1, #15
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	f7ff ff8e 	bl	80009dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac0:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <SysTick_Config+0x40>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac6:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <SysTick_Config+0x40>)
 8000ac8:	2207      	movs	r2, #7
 8000aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	e000e010 	.word	0xe000e010

08000adc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff ff47 	bl	8000978 <__NVIC_SetPriorityGrouping>
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b086      	sub	sp, #24
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	4603      	mov	r3, r0
 8000afa:	60b9      	str	r1, [r7, #8]
 8000afc:	607a      	str	r2, [r7, #4]
 8000afe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b04:	f7ff ff5c 	bl	80009c0 <__NVIC_GetPriorityGrouping>
 8000b08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	68b9      	ldr	r1, [r7, #8]
 8000b0e:	6978      	ldr	r0, [r7, #20]
 8000b10:	f7ff ff8e 	bl	8000a30 <NVIC_EncodePriority>
 8000b14:	4602      	mov	r2, r0
 8000b16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b1a:	4611      	mov	r1, r2
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff ff5d 	bl	80009dc <__NVIC_SetPriority>
}
 8000b22:	bf00      	nop
 8000b24:	3718      	adds	r7, #24
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff ffb0 	bl	8000a98 <SysTick_Config>
 8000b38:	4603      	mov	r3, r0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b087      	sub	sp, #28
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b52:	e14e      	b.n	8000df2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	2101      	movs	r1, #1
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b60:	4013      	ands	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f000 8140 	beq.w	8000dec <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d003      	beq.n	8000b7c <HAL_GPIO_Init+0x38>
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2b12      	cmp	r3, #18
 8000b7a:	d123      	bne.n	8000bc4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	08da      	lsrs	r2, r3, #3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	3208      	adds	r2, #8
 8000b84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b88:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	f003 0307 	and.w	r3, r3, #7
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	220f      	movs	r2, #15
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	691a      	ldr	r2, [r3, #16]
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb0:	693a      	ldr	r2, [r7, #16]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	08da      	lsrs	r2, r3, #3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	3208      	adds	r2, #8
 8000bbe:	6939      	ldr	r1, [r7, #16]
 8000bc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	2203      	movs	r2, #3
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f003 0203 	and.w	r2, r3, #3
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d00b      	beq.n	8000c18 <HAL_GPIO_Init+0xd4>
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d007      	beq.n	8000c18 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c0c:	2b11      	cmp	r3, #17
 8000c0e:	d003      	beq.n	8000c18 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2b12      	cmp	r3, #18
 8000c16:	d130      	bne.n	8000c7a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	2203      	movs	r2, #3
 8000c24:	fa02 f303 	lsl.w	r3, r2, r3
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	68da      	ldr	r2, [r3, #12]
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c4e:	2201      	movs	r2, #1
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43db      	mvns	r3, r3
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	091b      	lsrs	r3, r3, #4
 8000c64:	f003 0201 	and.w	r2, r3, #1
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	2203      	movs	r2, #3
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f000 809a 	beq.w	8000dec <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb8:	4b55      	ldr	r3, [pc, #340]	; (8000e10 <HAL_GPIO_Init+0x2cc>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	4a54      	ldr	r2, [pc, #336]	; (8000e10 <HAL_GPIO_Init+0x2cc>)
 8000cbe:	f043 0301 	orr.w	r3, r3, #1
 8000cc2:	6193      	str	r3, [r2, #24]
 8000cc4:	4b52      	ldr	r3, [pc, #328]	; (8000e10 <HAL_GPIO_Init+0x2cc>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cd0:	4a50      	ldr	r2, [pc, #320]	; (8000e14 <HAL_GPIO_Init+0x2d0>)
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	089b      	lsrs	r3, r3, #2
 8000cd6:	3302      	adds	r3, #2
 8000cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	f003 0303 	and.w	r3, r3, #3
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	220f      	movs	r2, #15
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	43db      	mvns	r3, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cfa:	d013      	beq.n	8000d24 <HAL_GPIO_Init+0x1e0>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a46      	ldr	r2, [pc, #280]	; (8000e18 <HAL_GPIO_Init+0x2d4>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d00d      	beq.n	8000d20 <HAL_GPIO_Init+0x1dc>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4a45      	ldr	r2, [pc, #276]	; (8000e1c <HAL_GPIO_Init+0x2d8>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d007      	beq.n	8000d1c <HAL_GPIO_Init+0x1d8>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4a44      	ldr	r2, [pc, #272]	; (8000e20 <HAL_GPIO_Init+0x2dc>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d101      	bne.n	8000d18 <HAL_GPIO_Init+0x1d4>
 8000d14:	2303      	movs	r3, #3
 8000d16:	e006      	b.n	8000d26 <HAL_GPIO_Init+0x1e2>
 8000d18:	2305      	movs	r3, #5
 8000d1a:	e004      	b.n	8000d26 <HAL_GPIO_Init+0x1e2>
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	e002      	b.n	8000d26 <HAL_GPIO_Init+0x1e2>
 8000d20:	2301      	movs	r3, #1
 8000d22:	e000      	b.n	8000d26 <HAL_GPIO_Init+0x1e2>
 8000d24:	2300      	movs	r3, #0
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	f002 0203 	and.w	r2, r2, #3
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	4093      	lsls	r3, r2
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d36:	4937      	ldr	r1, [pc, #220]	; (8000e14 <HAL_GPIO_Init+0x2d0>)
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d44:	4b37      	ldr	r3, [pc, #220]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d003      	beq.n	8000d68 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d68:	4a2e      	ldr	r2, [pc, #184]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000d6e:	4b2d      	ldr	r3, [pc, #180]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	43db      	mvns	r3, r3
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d92:	4a24      	ldr	r2, [pc, #144]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d98:	4b22      	ldr	r3, [pc, #136]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d003      	beq.n	8000dbc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dbc:	4a19      	ldr	r2, [pc, #100]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d003      	beq.n	8000de6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000de6:	4a0f      	ldr	r2, [pc, #60]	; (8000e24 <HAL_GPIO_Init+0x2e0>)
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	3301      	adds	r3, #1
 8000df0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f47f aea9 	bne.w	8000b54 <HAL_GPIO_Init+0x10>
  }
}
 8000e02:	bf00      	nop
 8000e04:	371c      	adds	r7, #28
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000
 8000e14:	40010000 	.word	0x40010000
 8000e18:	48000400 	.word	0x48000400
 8000e1c:	48000800 	.word	0x48000800
 8000e20:	48000c00 	.word	0x48000c00
 8000e24:	40010400 	.word	0x40010400

08000e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	807b      	strh	r3, [r7, #2]
 8000e34:	4613      	mov	r3, r2
 8000e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e38:	787b      	ldrb	r3, [r7, #1]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d003      	beq.n	8000e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e3e:	887a      	ldrh	r2, [r7, #2]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e44:	e002      	b.n	8000e4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e46:	887a      	ldrh	r2, [r7, #2]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d102      	bne.n	8000e72 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	f000 bef4 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e72:	1d3b      	adds	r3, r7, #4
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f003 0301 	and.w	r3, r3, #1
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 816a 	beq.w	8001156 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e82:	4bb3      	ldr	r3, [pc, #716]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 030c 	and.w	r3, r3, #12
 8000e8a:	2b04      	cmp	r3, #4
 8000e8c:	d00c      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e8e:	4bb0      	ldr	r3, [pc, #704]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 030c 	and.w	r3, r3, #12
 8000e96:	2b08      	cmp	r3, #8
 8000e98:	d159      	bne.n	8000f4e <HAL_RCC_OscConfig+0xf6>
 8000e9a:	4bad      	ldr	r3, [pc, #692]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea6:	d152      	bne.n	8000f4e <HAL_RCC_OscConfig+0xf6>
 8000ea8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eac:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000eb4:	fa93 f3a3 	rbit	r3, r3
 8000eb8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ebc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ec0:	fab3 f383 	clz	r3, r3
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	095b      	lsrs	r3, r3, #5
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d102      	bne.n	8000eda <HAL_RCC_OscConfig+0x82>
 8000ed4:	4b9e      	ldr	r3, [pc, #632]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	e015      	b.n	8000f06 <HAL_RCC_OscConfig+0xae>
 8000eda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ede:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000ef6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000efa:	fa93 f3a3 	rbit	r3, r3
 8000efe:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000f02:	4b93      	ldr	r3, [pc, #588]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f0a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000f0e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000f12:	fa92 f2a2 	rbit	r2, r2
 8000f16:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000f1a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000f1e:	fab2 f282 	clz	r2, r2
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	f042 0220 	orr.w	r2, r2, #32
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	f002 021f 	and.w	r2, r2, #31
 8000f2e:	2101      	movs	r1, #1
 8000f30:	fa01 f202 	lsl.w	r2, r1, r2
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	f000 810c 	beq.w	8001154 <HAL_RCC_OscConfig+0x2fc>
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f040 8106 	bne.w	8001154 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	f000 be86 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f58:	d106      	bne.n	8000f68 <HAL_RCC_OscConfig+0x110>
 8000f5a:	4b7d      	ldr	r3, [pc, #500]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a7c      	ldr	r2, [pc, #496]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	e030      	b.n	8000fca <HAL_RCC_OscConfig+0x172>
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d10c      	bne.n	8000f8c <HAL_RCC_OscConfig+0x134>
 8000f72:	4b77      	ldr	r3, [pc, #476]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a76      	ldr	r2, [pc, #472]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f7c:	6013      	str	r3, [r2, #0]
 8000f7e:	4b74      	ldr	r3, [pc, #464]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a73      	ldr	r2, [pc, #460]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	e01e      	b.n	8000fca <HAL_RCC_OscConfig+0x172>
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f96:	d10c      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x15a>
 8000f98:	4b6d      	ldr	r3, [pc, #436]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a6c      	ldr	r2, [pc, #432]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000f9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fa2:	6013      	str	r3, [r2, #0]
 8000fa4:	4b6a      	ldr	r3, [pc, #424]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a69      	ldr	r2, [pc, #420]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	e00b      	b.n	8000fca <HAL_RCC_OscConfig+0x172>
 8000fb2:	4b67      	ldr	r3, [pc, #412]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a66      	ldr	r2, [pc, #408]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	4b64      	ldr	r3, [pc, #400]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a63      	ldr	r2, [pc, #396]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fc8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fca:	4b61      	ldr	r3, [pc, #388]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fce:	f023 020f 	bic.w	r2, r3, #15
 8000fd2:	1d3b      	adds	r3, r7, #4
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	495d      	ldr	r1, [pc, #372]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d059      	beq.n	800109c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fc98 	bl	800091c <HAL_GetTick>
 8000fec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff0:	e00a      	b.n	8001008 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff2:	f7ff fc93 	bl	800091c <HAL_GetTick>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b64      	cmp	r3, #100	; 0x64
 8001000:	d902      	bls.n	8001008 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	f000 be29 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800100c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001010:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800101c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001020:	fab3 f383 	clz	r3, r3
 8001024:	b2db      	uxtb	r3, r3
 8001026:	095b      	lsrs	r3, r3, #5
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b01      	cmp	r3, #1
 8001032:	d102      	bne.n	800103a <HAL_RCC_OscConfig+0x1e2>
 8001034:	4b46      	ldr	r3, [pc, #280]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	e015      	b.n	8001066 <HAL_RCC_OscConfig+0x20e>
 800103a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800103e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001042:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800104e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001052:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001056:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800105a:	fa93 f3a3 	rbit	r3, r3
 800105e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001062:	4b3b      	ldr	r3, [pc, #236]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800106a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800106e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001072:	fa92 f2a2 	rbit	r2, r2
 8001076:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800107a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800107e:	fab2 f282 	clz	r2, r2
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	f042 0220 	orr.w	r2, r2, #32
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	f002 021f 	and.w	r2, r2, #31
 800108e:	2101      	movs	r1, #1
 8001090:	fa01 f202 	lsl.w	r2, r1, r2
 8001094:	4013      	ands	r3, r2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d0ab      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x19a>
 800109a:	e05c      	b.n	8001156 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109c:	f7ff fc3e 	bl	800091c <HAL_GetTick>
 80010a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a4:	e00a      	b.n	80010bc <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a6:	f7ff fc39 	bl	800091c <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b64      	cmp	r3, #100	; 0x64
 80010b4:	d902      	bls.n	80010bc <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	f000 bdcf 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
 80010bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010c0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80010c8:	fa93 f3a3 	rbit	r3, r3
 80010cc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80010d0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010d4:	fab3 f383 	clz	r3, r3
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	095b      	lsrs	r3, r3, #5
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d102      	bne.n	80010ee <HAL_RCC_OscConfig+0x296>
 80010e8:	4b19      	ldr	r3, [pc, #100]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	e015      	b.n	800111a <HAL_RCC_OscConfig+0x2c2>
 80010ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010f2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80010fa:	fa93 f3a3 	rbit	r3, r3
 80010fe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001102:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001106:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800110a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800110e:	fa93 f3a3 	rbit	r3, r3
 8001112:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <HAL_RCC_OscConfig+0x2f8>)
 8001118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800111e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001122:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001126:	fa92 f2a2 	rbit	r2, r2
 800112a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800112e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001132:	fab2 f282 	clz	r2, r2
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	f042 0220 	orr.w	r2, r2, #32
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	f002 021f 	and.w	r2, r2, #31
 8001142:	2101      	movs	r1, #1
 8001144:	fa01 f202 	lsl.w	r2, r1, r2
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d1ab      	bne.n	80010a6 <HAL_RCC_OscConfig+0x24e>
 800114e:	e002      	b.n	8001156 <HAL_RCC_OscConfig+0x2fe>
 8001150:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 816f 	beq.w	8001444 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001166:	4bd0      	ldr	r3, [pc, #832]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 030c 	and.w	r3, r3, #12
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00b      	beq.n	800118a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001172:	4bcd      	ldr	r3, [pc, #820]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 030c 	and.w	r3, r3, #12
 800117a:	2b08      	cmp	r3, #8
 800117c:	d16c      	bne.n	8001258 <HAL_RCC_OscConfig+0x400>
 800117e:	4bca      	ldr	r3, [pc, #808]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d166      	bne.n	8001258 <HAL_RCC_OscConfig+0x400>
 800118a:	2302      	movs	r3, #2
 800118c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001190:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001194:	fa93 f3a3 	rbit	r3, r3
 8001198:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800119c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a0:	fab3 f383 	clz	r3, r3
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	095b      	lsrs	r3, r3, #5
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d102      	bne.n	80011ba <HAL_RCC_OscConfig+0x362>
 80011b4:	4bbc      	ldr	r3, [pc, #752]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	e013      	b.n	80011e2 <HAL_RCC_OscConfig+0x38a>
 80011ba:	2302      	movs	r3, #2
 80011bc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80011c4:	fa93 f3a3 	rbit	r3, r3
 80011c8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80011cc:	2302      	movs	r3, #2
 80011ce:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80011d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80011d6:	fa93 f3a3 	rbit	r3, r3
 80011da:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80011de:	4bb2      	ldr	r3, [pc, #712]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 80011e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e2:	2202      	movs	r2, #2
 80011e4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80011e8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80011ec:	fa92 f2a2 	rbit	r2, r2
 80011f0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80011f4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80011f8:	fab2 f282 	clz	r2, r2
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	f042 0220 	orr.w	r2, r2, #32
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	f002 021f 	and.w	r2, r2, #31
 8001208:	2101      	movs	r1, #1
 800120a:	fa01 f202 	lsl.w	r2, r1, r2
 800120e:	4013      	ands	r3, r2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d007      	beq.n	8001224 <HAL_RCC_OscConfig+0x3cc>
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	691b      	ldr	r3, [r3, #16]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d002      	beq.n	8001224 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	f000 bd1b 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001224:	4ba0      	ldr	r3, [pc, #640]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	21f8      	movs	r1, #248	; 0xf8
 8001234:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001238:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800123c:	fa91 f1a1 	rbit	r1, r1
 8001240:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001244:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001248:	fab1 f181 	clz	r1, r1
 800124c:	b2c9      	uxtb	r1, r1
 800124e:	408b      	lsls	r3, r1
 8001250:	4995      	ldr	r1, [pc, #596]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001256:	e0f5      	b.n	8001444 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 8085 	beq.w	800136e <HAL_RCC_OscConfig+0x516>
 8001264:	2301      	movs	r3, #1
 8001266:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800126e:	fa93 f3a3 	rbit	r3, r3
 8001272:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001276:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800127a:	fab3 f383 	clz	r3, r3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001284:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	461a      	mov	r2, r3
 800128c:	2301      	movs	r3, #1
 800128e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fb44 	bl	800091c <HAL_GetTick>
 8001294:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001298:	e00a      	b.n	80012b0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800129a:	f7ff fb3f 	bl	800091c <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d902      	bls.n	80012b0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	f000 bcd5 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
 80012b0:	2302      	movs	r3, #2
 80012b2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80012ba:	fa93 f3a3 	rbit	r3, r3
 80012be:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80012c2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c6:	fab3 f383 	clz	r3, r3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	095b      	lsrs	r3, r3, #5
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d102      	bne.n	80012e0 <HAL_RCC_OscConfig+0x488>
 80012da:	4b73      	ldr	r3, [pc, #460]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	e013      	b.n	8001308 <HAL_RCC_OscConfig+0x4b0>
 80012e0:	2302      	movs	r3, #2
 80012e2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80012ea:	fa93 f3a3 	rbit	r3, r3
 80012ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80012f2:	2302      	movs	r3, #2
 80012f4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80012f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80012fc:	fa93 f3a3 	rbit	r3, r3
 8001300:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001304:	4b68      	ldr	r3, [pc, #416]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001308:	2202      	movs	r2, #2
 800130a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800130e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001312:	fa92 f2a2 	rbit	r2, r2
 8001316:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800131a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800131e:	fab2 f282 	clz	r2, r2
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	f042 0220 	orr.w	r2, r2, #32
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	f002 021f 	and.w	r2, r2, #31
 800132e:	2101      	movs	r1, #1
 8001330:	fa01 f202 	lsl.w	r2, r1, r2
 8001334:	4013      	ands	r3, r2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0af      	beq.n	800129a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133a:	4b5b      	ldr	r3, [pc, #364]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	21f8      	movs	r1, #248	; 0xf8
 800134a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800134e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001352:	fa91 f1a1 	rbit	r1, r1
 8001356:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800135a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800135e:	fab1 f181 	clz	r1, r1
 8001362:	b2c9      	uxtb	r1, r1
 8001364:	408b      	lsls	r3, r1
 8001366:	4950      	ldr	r1, [pc, #320]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
 800136c:	e06a      	b.n	8001444 <HAL_RCC_OscConfig+0x5ec>
 800136e:	2301      	movs	r3, #1
 8001370:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001374:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001378:	fa93 f3a3 	rbit	r3, r3
 800137c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001380:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001384:	fab3 f383 	clz	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800138e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	461a      	mov	r2, r3
 8001396:	2300      	movs	r3, #0
 8001398:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139a:	f7ff fabf 	bl	800091c <HAL_GetTick>
 800139e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a2:	e00a      	b.n	80013ba <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013a4:	f7ff faba 	bl	800091c <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d902      	bls.n	80013ba <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	f000 bc50 	b.w	8001c5a <HAL_RCC_OscConfig+0xe02>
 80013ba:	2302      	movs	r3, #2
 80013bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80013c4:	fa93 f3a3 	rbit	r3, r3
 80013c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80013cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d0:	fab3 f383 	clz	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	095b      	lsrs	r3, r3, #5
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d102      	bne.n	80013ea <HAL_RCC_OscConfig+0x592>
 80013e4:	4b30      	ldr	r3, [pc, #192]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	e013      	b.n	8001412 <HAL_RCC_OscConfig+0x5ba>
 80013ea:	2302      	movs	r3, #2
 80013ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80013f4:	fa93 f3a3 	rbit	r3, r3
 80013f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80013fc:	2302      	movs	r3, #2
 80013fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001402:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800140e:	4b26      	ldr	r3, [pc, #152]	; (80014a8 <HAL_RCC_OscConfig+0x650>)
 8001410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001412:	2202      	movs	r2, #2
 8001414:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001418:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800141c:	fa92 f2a2 	rbit	r2, r2
 8001420:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001424:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001428:	fab2 f282 	clz	r2, r2
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	f042 0220 	orr.w	r2, r2, #32
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	f002 021f 	and.w	r2, r2, #31
 8001438:	2101      	movs	r1, #1
 800143a:	fa01 f202 	lsl.w	r2, r1, r2
 800143e:	4013      	ands	r3, r2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1af      	bne.n	80013a4 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	f000 80da 	beq.w	8001608 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d069      	beq.n	8001532 <HAL_RCC_OscConfig+0x6da>
 800145e:	2301      	movs	r3, #1
 8001460:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001464:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001468:	fa93 f3a3 	rbit	r3, r3
 800146c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001470:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001474:	fab3 f383 	clz	r3, r3
 8001478:	b2db      	uxtb	r3, r3
 800147a:	461a      	mov	r2, r3
 800147c:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <HAL_RCC_OscConfig+0x654>)
 800147e:	4413      	add	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	461a      	mov	r2, r3
 8001484:	2301      	movs	r3, #1
 8001486:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001488:	f7ff fa48 	bl	800091c <HAL_GetTick>
 800148c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001490:	e00e      	b.n	80014b0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001492:	f7ff fa43 	bl	800091c <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d906      	bls.n	80014b0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e3d9      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000
 80014ac:	10908120 	.word	0x10908120
 80014b0:	2302      	movs	r3, #2
 80014b2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80014ba:	fa93 f3a3 	rbit	r3, r3
 80014be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014c2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80014c6:	2202      	movs	r2, #2
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	fa93 f2a3 	rbit	r2, r3
 80014d4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014de:	2202      	movs	r2, #2
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	fa93 f2a3 	rbit	r2, r3
 80014ec:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80014f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014f2:	4ba5      	ldr	r3, [pc, #660]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80014f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014f6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80014fa:	2102      	movs	r1, #2
 80014fc:	6019      	str	r1, [r3, #0]
 80014fe:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	fa93 f1a3 	rbit	r1, r3
 8001508:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800150c:	6019      	str	r1, [r3, #0]
  return result;
 800150e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	fab3 f383 	clz	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800151e:	b2db      	uxtb	r3, r3
 8001520:	f003 031f 	and.w	r3, r3, #31
 8001524:	2101      	movs	r1, #1
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	4013      	ands	r3, r2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0b0      	beq.n	8001492 <HAL_RCC_OscConfig+0x63a>
 8001530:	e06a      	b.n	8001608 <HAL_RCC_OscConfig+0x7b0>
 8001532:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001536:	2201      	movs	r2, #1
 8001538:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	fa93 f2a3 	rbit	r2, r3
 8001544:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001548:	601a      	str	r2, [r3, #0]
  return result;
 800154a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800154e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001550:	fab3 f383 	clz	r3, r3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	461a      	mov	r2, r3
 8001558:	4b8c      	ldr	r3, [pc, #560]	; (800178c <HAL_RCC_OscConfig+0x934>)
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	461a      	mov	r2, r3
 8001560:	2300      	movs	r3, #0
 8001562:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001564:	f7ff f9da 	bl	800091c <HAL_GetTick>
 8001568:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800156c:	e009      	b.n	8001582 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800156e:	f7ff f9d5 	bl	800091c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e36b      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001582:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001586:	2202      	movs	r2, #2
 8001588:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	fa93 f2a3 	rbit	r2, r3
 8001594:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800159e:	2202      	movs	r2, #2
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	fa93 f2a3 	rbit	r2, r3
 80015ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80015b6:	2202      	movs	r2, #2
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	fa93 f2a3 	rbit	r2, r3
 80015c4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80015c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ca:	4b6f      	ldr	r3, [pc, #444]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80015cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80015d2:	2102      	movs	r1, #2
 80015d4:	6019      	str	r1, [r3, #0]
 80015d6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	fa93 f1a3 	rbit	r1, r3
 80015e0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015e4:	6019      	str	r1, [r3, #0]
  return result;
 80015e6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	fab3 f383 	clz	r3, r3
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	f003 031f 	and.w	r3, r3, #31
 80015fc:	2101      	movs	r1, #1
 80015fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001602:	4013      	ands	r3, r2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1b2      	bne.n	800156e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8158 	beq.w	80018c8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800161e:	4b5a      	ldr	r3, [pc, #360]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d112      	bne.n	8001650 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800162a:	4b57      	ldr	r3, [pc, #348]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a56      	ldr	r2, [pc, #344]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b54      	ldr	r3, [pc, #336]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800164a:	2301      	movs	r3, #1
 800164c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001650:	4b4f      	ldr	r3, [pc, #316]	; (8001790 <HAL_RCC_OscConfig+0x938>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800165c:	4b4c      	ldr	r3, [pc, #304]	; (8001790 <HAL_RCC_OscConfig+0x938>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a4b      	ldr	r2, [pc, #300]	; (8001790 <HAL_RCC_OscConfig+0x938>)
 8001662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001666:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001668:	f7ff f958 	bl	800091c <HAL_GetTick>
 800166c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001670:	e009      	b.n	8001686 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001672:	f7ff f953 	bl	800091c <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b64      	cmp	r3, #100	; 0x64
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e2e9      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001686:	4b42      	ldr	r3, [pc, #264]	; (8001790 <HAL_RCC_OscConfig+0x938>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0ef      	beq.n	8001672 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d106      	bne.n	80016aa <HAL_RCC_OscConfig+0x852>
 800169c:	4b3a      	ldr	r3, [pc, #232]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	4a39      	ldr	r2, [pc, #228]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6213      	str	r3, [r2, #32]
 80016a8:	e02f      	b.n	800170a <HAL_RCC_OscConfig+0x8b2>
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10c      	bne.n	80016ce <HAL_RCC_OscConfig+0x876>
 80016b4:	4b34      	ldr	r3, [pc, #208]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	4a33      	ldr	r2, [pc, #204]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016ba:	f023 0301 	bic.w	r3, r3, #1
 80016be:	6213      	str	r3, [r2, #32]
 80016c0:	4b31      	ldr	r3, [pc, #196]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	4a30      	ldr	r2, [pc, #192]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016c6:	f023 0304 	bic.w	r3, r3, #4
 80016ca:	6213      	str	r3, [r2, #32]
 80016cc:	e01d      	b.n	800170a <HAL_RCC_OscConfig+0x8b2>
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	2b05      	cmp	r3, #5
 80016d6:	d10c      	bne.n	80016f2 <HAL_RCC_OscConfig+0x89a>
 80016d8:	4b2b      	ldr	r3, [pc, #172]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4a2a      	ldr	r2, [pc, #168]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016de:	f043 0304 	orr.w	r3, r3, #4
 80016e2:	6213      	str	r3, [r2, #32]
 80016e4:	4b28      	ldr	r3, [pc, #160]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4a27      	ldr	r2, [pc, #156]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	6213      	str	r3, [r2, #32]
 80016f0:	e00b      	b.n	800170a <HAL_RCC_OscConfig+0x8b2>
 80016f2:	4b25      	ldr	r3, [pc, #148]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016f4:	6a1b      	ldr	r3, [r3, #32]
 80016f6:	4a24      	ldr	r2, [pc, #144]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 80016f8:	f023 0301 	bic.w	r3, r3, #1
 80016fc:	6213      	str	r3, [r2, #32]
 80016fe:	4b22      	ldr	r3, [pc, #136]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	4a21      	ldr	r2, [pc, #132]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001704:	f023 0304 	bic.w	r3, r3, #4
 8001708:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d06b      	beq.n	80017ec <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001714:	f7ff f902 	bl	800091c <HAL_GetTick>
 8001718:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171c:	e00b      	b.n	8001736 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800171e:	f7ff f8fd 	bl	800091c <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	f241 3288 	movw	r2, #5000	; 0x1388
 800172e:	4293      	cmp	r3, r2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e291      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001736:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800173a:	2202      	movs	r2, #2
 800173c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800173e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	fa93 f2a3 	rbit	r2, r3
 8001748:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001752:	2202      	movs	r2, #2
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	fa93 f2a3 	rbit	r2, r3
 8001760:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001764:	601a      	str	r2, [r3, #0]
  return result;
 8001766:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800176a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176c:	fab3 f383 	clz	r3, r3
 8001770:	b2db      	uxtb	r3, r3
 8001772:	095b      	lsrs	r3, r3, #5
 8001774:	b2db      	uxtb	r3, r3
 8001776:	f043 0302 	orr.w	r3, r3, #2
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d109      	bne.n	8001794 <HAL_RCC_OscConfig+0x93c>
 8001780:	4b01      	ldr	r3, [pc, #4]	; (8001788 <HAL_RCC_OscConfig+0x930>)
 8001782:	6a1b      	ldr	r3, [r3, #32]
 8001784:	e014      	b.n	80017b0 <HAL_RCC_OscConfig+0x958>
 8001786:	bf00      	nop
 8001788:	40021000 	.word	0x40021000
 800178c:	10908120 	.word	0x10908120
 8001790:	40007000 	.word	0x40007000
 8001794:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001798:	2202      	movs	r2, #2
 800179a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	fa93 f2a3 	rbit	r2, r3
 80017a6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	4bbb      	ldr	r3, [pc, #748]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80017ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80017b4:	2102      	movs	r1, #2
 80017b6:	6011      	str	r1, [r2, #0]
 80017b8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80017bc:	6812      	ldr	r2, [r2, #0]
 80017be:	fa92 f1a2 	rbit	r1, r2
 80017c2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80017c6:	6011      	str	r1, [r2, #0]
  return result;
 80017c8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	fab2 f282 	clz	r2, r2
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017d8:	b2d2      	uxtb	r2, r2
 80017da:	f002 021f 	and.w	r2, r2, #31
 80017de:	2101      	movs	r1, #1
 80017e0:	fa01 f202 	lsl.w	r2, r1, r2
 80017e4:	4013      	ands	r3, r2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d099      	beq.n	800171e <HAL_RCC_OscConfig+0x8c6>
 80017ea:	e063      	b.n	80018b4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ec:	f7ff f896 	bl	800091c <HAL_GetTick>
 80017f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f4:	e00b      	b.n	800180e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff f891 	bl	800091c <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	; 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e225      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 800180e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001812:	2202      	movs	r2, #2
 8001814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001816:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	fa93 f2a3 	rbit	r2, r3
 8001820:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800182a:	2202      	movs	r2, #2
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	fa93 f2a3 	rbit	r2, r3
 8001838:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800183c:	601a      	str	r2, [r3, #0]
  return result;
 800183e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001842:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001844:	fab3 f383 	clz	r3, r3
 8001848:	b2db      	uxtb	r3, r3
 800184a:	095b      	lsrs	r3, r3, #5
 800184c:	b2db      	uxtb	r3, r3
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d102      	bne.n	800185e <HAL_RCC_OscConfig+0xa06>
 8001858:	4b90      	ldr	r3, [pc, #576]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 800185a:	6a1b      	ldr	r3, [r3, #32]
 800185c:	e00d      	b.n	800187a <HAL_RCC_OscConfig+0xa22>
 800185e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001862:	2202      	movs	r2, #2
 8001864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	4b89      	ldr	r3, [pc, #548]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800187e:	2102      	movs	r1, #2
 8001880:	6011      	str	r1, [r2, #0]
 8001882:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	fa92 f1a2 	rbit	r1, r2
 800188c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001890:	6011      	str	r1, [r2, #0]
  return result;
 8001892:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001896:	6812      	ldr	r2, [r2, #0]
 8001898:	fab2 f282 	clz	r2, r2
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	f002 021f 	and.w	r2, r2, #31
 80018a8:	2101      	movs	r1, #1
 80018aa:	fa01 f202 	lsl.w	r2, r1, r2
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1a0      	bne.n	80017f6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018b4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d105      	bne.n	80018c8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018bc:	4b77      	ldr	r3, [pc, #476]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80018be:	69db      	ldr	r3, [r3, #28]
 80018c0:	4a76      	ldr	r2, [pc, #472]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80018c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018c6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 81c2 	beq.w	8001c58 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d4:	4b71      	ldr	r3, [pc, #452]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 030c 	and.w	r3, r3, #12
 80018dc:	2b08      	cmp	r3, #8
 80018de:	f000 819c 	beq.w	8001c1a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	f040 8114 	bne.w	8001b16 <HAL_RCC_OscConfig+0xcbe>
 80018ee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	fa93 f2a3 	rbit	r2, r3
 8001902:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001906:	601a      	str	r2, [r3, #0]
  return result;
 8001908:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800190c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190e:	fab3 f383 	clz	r3, r3
 8001912:	b2db      	uxtb	r3, r3
 8001914:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001918:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	461a      	mov	r2, r3
 8001920:	2300      	movs	r3, #0
 8001922:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001924:	f7fe fffa 	bl	800091c <HAL_GetTick>
 8001928:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800192c:	e009      	b.n	8001942 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192e:	f7fe fff5 	bl	800091c <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e18b      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001942:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001946:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800194a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	fa93 f2a3 	rbit	r2, r3
 8001956:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800195a:	601a      	str	r2, [r3, #0]
  return result;
 800195c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001960:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001962:	fab3 f383 	clz	r3, r3
 8001966:	b2db      	uxtb	r3, r3
 8001968:	095b      	lsrs	r3, r3, #5
 800196a:	b2db      	uxtb	r3, r3
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b01      	cmp	r3, #1
 8001974:	d102      	bne.n	800197c <HAL_RCC_OscConfig+0xb24>
 8001976:	4b49      	ldr	r3, [pc, #292]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	e01b      	b.n	80019b4 <HAL_RCC_OscConfig+0xb5c>
 800197c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001980:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001986:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	fa93 f2a3 	rbit	r2, r3
 8001990:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800199a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	fa93 f2a3 	rbit	r2, r3
 80019aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	4b3a      	ldr	r3, [pc, #232]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019bc:	6011      	str	r1, [r2, #0]
 80019be:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	fa92 f1a2 	rbit	r1, r2
 80019c8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80019cc:	6011      	str	r1, [r2, #0]
  return result;
 80019ce:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80019d2:	6812      	ldr	r2, [r2, #0]
 80019d4:	fab2 f282 	clz	r2, r2
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	f042 0220 	orr.w	r2, r2, #32
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	f002 021f 	and.w	r2, r2, #31
 80019e4:	2101      	movs	r1, #1
 80019e6:	fa01 f202 	lsl.w	r2, r1, r2
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d19e      	bne.n	800192e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f0:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	430b      	orrs	r3, r1
 8001a06:	4925      	ldr	r1, [pc, #148]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	604b      	str	r3, [r1, #4]
 8001a0c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	fa93 f2a3 	rbit	r2, r3
 8001a20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a24:	601a      	str	r2, [r3, #0]
  return result;
 8001a26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a2a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a2c:	fab3 f383 	clz	r3, r3
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a36:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	2301      	movs	r3, #1
 8001a40:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a42:	f7fe ff6b 	bl	800091c <HAL_GetTick>
 8001a46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a4a:	e009      	b.n	8001a60 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a4c:	f7fe ff66 	bl	800091c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e0fc      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001a60:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	fa93 f2a3 	rbit	r2, r3
 8001a74:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a78:	601a      	str	r2, [r3, #0]
  return result;
 8001a7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a7e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a80:	fab3 f383 	clz	r3, r3
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f043 0301 	orr.w	r3, r3, #1
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d105      	bne.n	8001aa0 <HAL_RCC_OscConfig+0xc48>
 8001a94:	4b01      	ldr	r3, [pc, #4]	; (8001a9c <HAL_RCC_OscConfig+0xc44>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	e01e      	b.n	8001ad8 <HAL_RCC_OscConfig+0xc80>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001aa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	fa93 f2a3 	rbit	r2, r3
 8001ab4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001abe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	4b63      	ldr	r3, [pc, #396]	; (8001c64 <HAL_RCC_OscConfig+0xe0c>)
 8001ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001adc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ae0:	6011      	str	r1, [r2, #0]
 8001ae2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ae6:	6812      	ldr	r2, [r2, #0]
 8001ae8:	fa92 f1a2 	rbit	r1, r2
 8001aec:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001af0:	6011      	str	r1, [r2, #0]
  return result;
 8001af2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	fab2 f282 	clz	r2, r2
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	f042 0220 	orr.w	r2, r2, #32
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	f002 021f 	and.w	r2, r2, #31
 8001b08:	2101      	movs	r1, #1
 8001b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d09b      	beq.n	8001a4c <HAL_RCC_OscConfig+0xbf4>
 8001b14:	e0a0      	b.n	8001c58 <HAL_RCC_OscConfig+0xe00>
 8001b16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	fa93 f2a3 	rbit	r2, r3
 8001b2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b2e:	601a      	str	r2, [r3, #0]
  return result;
 8001b30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b34:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b36:	fab3 f383 	clz	r3, r3
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	461a      	mov	r2, r3
 8001b48:	2300      	movs	r3, #0
 8001b4a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4c:	f7fe fee6 	bl	800091c <HAL_GetTick>
 8001b50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b54:	e009      	b.n	8001b6a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b56:	f7fe fee1 	bl	800091c <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e077      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
 8001b6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	fa93 f2a3 	rbit	r2, r3
 8001b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b82:	601a      	str	r2, [r3, #0]
  return result;
 8001b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8a:	fab3 f383 	clz	r3, r3
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	095b      	lsrs	r3, r3, #5
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d102      	bne.n	8001ba4 <HAL_RCC_OscConfig+0xd4c>
 8001b9e:	4b31      	ldr	r3, [pc, #196]	; (8001c64 <HAL_RCC_OscConfig+0xe0c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	e01b      	b.n	8001bdc <HAL_RCC_OscConfig+0xd84>
 8001ba4:	f107 0320 	add.w	r3, r7, #32
 8001ba8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	fa93 f2a3 	rbit	r2, r3
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	f107 0318 	add.w	r3, r7, #24
 8001bc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	f107 0318 	add.w	r3, r7, #24
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	fa93 f2a3 	rbit	r2, r3
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_OscConfig+0xe0c>)
 8001bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bdc:	f107 0210 	add.w	r2, r7, #16
 8001be0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001be4:	6011      	str	r1, [r2, #0]
 8001be6:	f107 0210 	add.w	r2, r7, #16
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	fa92 f1a2 	rbit	r1, r2
 8001bf0:	f107 020c 	add.w	r2, r7, #12
 8001bf4:	6011      	str	r1, [r2, #0]
  return result;
 8001bf6:	f107 020c 	add.w	r2, r7, #12
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	fab2 f282 	clz	r2, r2
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	f042 0220 	orr.w	r2, r2, #32
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	f002 021f 	and.w	r2, r2, #31
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d19e      	bne.n	8001b56 <HAL_RCC_OscConfig+0xcfe>
 8001c18:	e01e      	b.n	8001c58 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e018      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c28:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <HAL_RCC_OscConfig+0xe0c>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c30:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c38:	1d3b      	adds	r3, r7, #4
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d108      	bne.n	8001c54 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d001      	beq.n	8001c58 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40021000 	.word	0x40021000

08001c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b09e      	sub	sp, #120	; 0x78
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e162      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c80:	4b90      	ldr	r3, [pc, #576]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	683a      	ldr	r2, [r7, #0]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d910      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c8e:	4b8d      	ldr	r3, [pc, #564]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f023 0207 	bic.w	r2, r3, #7
 8001c96:	498b      	ldr	r1, [pc, #556]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9e:	4b89      	ldr	r3, [pc, #548]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0307 	and.w	r3, r3, #7
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d001      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e14a      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d008      	beq.n	8001cce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cbc:	4b82      	ldr	r3, [pc, #520]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	497f      	ldr	r1, [pc, #508]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80dc 	beq.w	8001e94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d13c      	bne.n	8001d5e <HAL_RCC_ClockConfig+0xf6>
 8001ce4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ce8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cec:	fa93 f3a3 	rbit	r3, r3
 8001cf0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	095b      	lsrs	r3, r3, #5
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d102      	bne.n	8001d0e <HAL_RCC_ClockConfig+0xa6>
 8001d08:	4b6f      	ldr	r3, [pc, #444]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	e00f      	b.n	8001d2e <HAL_RCC_ClockConfig+0xc6>
 8001d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	667b      	str	r3, [r7, #100]	; 0x64
 8001d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d20:	663b      	str	r3, [r7, #96]	; 0x60
 8001d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d2a:	4b67      	ldr	r3, [pc, #412]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d32:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d36:	fa92 f2a2 	rbit	r2, r2
 8001d3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001d3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d3e:	fab2 f282 	clz	r2, r2
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	f042 0220 	orr.w	r2, r2, #32
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	f002 021f 	and.w	r2, r2, #31
 8001d4e:	2101      	movs	r1, #1
 8001d50:	fa01 f202 	lsl.w	r2, r1, r2
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d17b      	bne.n	8001e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0f3      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d13c      	bne.n	8001de0 <HAL_RCC_ClockConfig+0x178>
 8001d66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d76:	fab3 f383 	clz	r3, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	095b      	lsrs	r3, r3, #5
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d102      	bne.n	8001d90 <HAL_RCC_ClockConfig+0x128>
 8001d8a:	4b4f      	ldr	r3, [pc, #316]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	e00f      	b.n	8001db0 <HAL_RCC_ClockConfig+0x148>
 8001d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d98:	fa93 f3a3 	rbit	r3, r3
 8001d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8001d9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001da2:	643b      	str	r3, [r7, #64]	; 0x40
 8001da4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001da6:	fa93 f3a3 	rbit	r3, r3
 8001daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dac:	4b46      	ldr	r3, [pc, #280]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001db4:	63ba      	str	r2, [r7, #56]	; 0x38
 8001db6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001db8:	fa92 f2a2 	rbit	r2, r2
 8001dbc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001dbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dc0:	fab2 f282 	clz	r2, r2
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	f042 0220 	orr.w	r2, r2, #32
 8001dca:	b2d2      	uxtb	r2, r2
 8001dcc:	f002 021f 	and.w	r2, r2, #31
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d13a      	bne.n	8001e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0b2      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
 8001de0:	2302      	movs	r3, #2
 8001de2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de6:	fa93 f3a3 	rbit	r3, r3
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	095b      	lsrs	r3, r3, #5
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d102      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x1a0>
 8001e02:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	e00d      	b.n	8001e24 <HAL_RCC_ClockConfig+0x1bc>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
 8001e14:	2302      	movs	r3, #2
 8001e16:	623b      	str	r3, [r7, #32]
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	fa93 f3a3 	rbit	r3, r3
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	4b29      	ldr	r3, [pc, #164]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e24:	2202      	movs	r2, #2
 8001e26:	61ba      	str	r2, [r7, #24]
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	fa92 f2a2 	rbit	r2, r2
 8001e2e:	617a      	str	r2, [r7, #20]
  return result;
 8001e30:	697a      	ldr	r2, [r7, #20]
 8001e32:	fab2 f282 	clz	r2, r2
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	f042 0220 	orr.w	r2, r2, #32
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	f002 021f 	and.w	r2, r2, #31
 8001e42:	2101      	movs	r1, #1
 8001e44:	fa01 f202 	lsl.w	r2, r1, r2
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e079      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e52:	4b1d      	ldr	r3, [pc, #116]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f023 0203 	bic.w	r2, r3, #3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	491a      	ldr	r1, [pc, #104]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e64:	f7fe fd5a 	bl	800091c <HAL_GetTick>
 8001e68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	e00a      	b.n	8001e82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e6c:	f7fe fd56 	bl	800091c <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e061      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e82:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_RCC_ClockConfig+0x260>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f003 020c 	and.w	r2, r3, #12
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d1eb      	bne.n	8001e6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e94:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d214      	bcs.n	8001ecc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea2:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 0207 	bic.w	r2, r3, #7
 8001eaa:	4906      	ldr	r1, [pc, #24]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb2:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <HAL_RCC_ClockConfig+0x25c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d005      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e040      	b.n	8001f46 <HAL_RCC_ClockConfig+0x2de>
 8001ec4:	40022000 	.word	0x40022000
 8001ec8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed8:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <HAL_RCC_ClockConfig+0x2e8>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	491a      	ldr	r1, [pc, #104]	; (8001f50 <HAL_RCC_ClockConfig+0x2e8>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d009      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ef6:	4b16      	ldr	r3, [pc, #88]	; (8001f50 <HAL_RCC_ClockConfig+0x2e8>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	4912      	ldr	r1, [pc, #72]	; (8001f50 <HAL_RCC_ClockConfig+0x2e8>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f0a:	f000 f829 	bl	8001f60 <HAL_RCC_GetSysClockFreq>
 8001f0e:	4601      	mov	r1, r0
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <HAL_RCC_ClockConfig+0x2e8>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f18:	22f0      	movs	r2, #240	; 0xf0
 8001f1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	693a      	ldr	r2, [r7, #16]
 8001f1e:	fa92 f2a2 	rbit	r2, r2
 8001f22:	60fa      	str	r2, [r7, #12]
  return result;
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	fab2 f282 	clz	r2, r2
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	40d3      	lsrs	r3, r2
 8001f2e:	4a09      	ldr	r2, [pc, #36]	; (8001f54 <HAL_RCC_ClockConfig+0x2ec>)
 8001f30:	5cd3      	ldrb	r3, [r2, r3]
 8001f32:	fa21 f303 	lsr.w	r3, r1, r3
 8001f36:	4a08      	ldr	r2, [pc, #32]	; (8001f58 <HAL_RCC_ClockConfig+0x2f0>)
 8001f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <HAL_RCC_ClockConfig+0x2f4>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe fca8 	bl	8000894 <HAL_InitTick>
  
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3778      	adds	r7, #120	; 0x78
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	080027a8 	.word	0x080027a8
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	20000004 	.word	0x20000004

08001f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b08b      	sub	sp, #44	; 0x2c
 8001f64:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61bb      	str	r3, [r7, #24]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001f7a:	4b29      	ldr	r3, [pc, #164]	; (8002020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d002      	beq.n	8001f90 <HAL_RCC_GetSysClockFreq+0x30>
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0x36>
 8001f8e:	e03c      	b.n	800200a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f90:	4b24      	ldr	r3, [pc, #144]	; (8002024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f92:	623b      	str	r3, [r7, #32]
      break;
 8001f94:	e03c      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f9c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001fa0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	fa92 f2a2 	rbit	r2, r2
 8001fa8:	607a      	str	r2, [r7, #4]
  return result;
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	fab2 f282 	clz	r2, r2
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	40d3      	lsrs	r3, r2
 8001fb4:	4a1c      	ldr	r2, [pc, #112]	; (8002028 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001fb6:	5cd3      	ldrb	r3, [r2, r3]
 8001fb8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001fba:	4b19      	ldr	r3, [pc, #100]	; (8002020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbe:	f003 030f 	and.w	r3, r3, #15
 8001fc2:	220f      	movs	r2, #15
 8001fc4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	fa92 f2a2 	rbit	r2, r2
 8001fcc:	60fa      	str	r2, [r7, #12]
  return result;
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	fab2 f282 	clz	r2, r2
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	40d3      	lsrs	r3, r2
 8001fd8:	4a14      	ldr	r2, [pc, #80]	; (800202c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001fda:	5cd3      	ldrb	r3, [r2, r3]
 8001fdc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d008      	beq.n	8001ffa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fe8:	4a0e      	ldr	r2, [pc, #56]	; (8002024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fb02 f303 	mul.w	r3, r2, r3
 8001ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff8:	e004      	b.n	8002004 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	4a0c      	ldr	r2, [pc, #48]	; (8002030 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001ffe:	fb02 f303 	mul.w	r3, r2, r3
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	623b      	str	r3, [r7, #32]
      break;
 8002008:	e002      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800200a:	4b06      	ldr	r3, [pc, #24]	; (8002024 <HAL_RCC_GetSysClockFreq+0xc4>)
 800200c:	623b      	str	r3, [r7, #32]
      break;
 800200e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002010:	6a3b      	ldr	r3, [r7, #32]
}
 8002012:	4618      	mov	r0, r3
 8002014:	372c      	adds	r7, #44	; 0x2c
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000
 8002024:	007a1200 	.word	0x007a1200
 8002028:	080027c0 	.word	0x080027c0
 800202c:	080027d0 	.word	0x080027d0
 8002030:	003d0900 	.word	0x003d0900

08002034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002038:	4b03      	ldr	r3, [pc, #12]	; (8002048 <HAL_RCC_GetHCLKFreq+0x14>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000000 	.word	0x20000000

0800204c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002052:	f7ff ffef 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 8002056:	4601      	mov	r1, r0
 8002058:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002060:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002064:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	fa92 f2a2 	rbit	r2, r2
 800206c:	603a      	str	r2, [r7, #0]
  return result;
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	fab2 f282 	clz	r2, r2
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	40d3      	lsrs	r3, r2
 8002078:	4a04      	ldr	r2, [pc, #16]	; (800208c <HAL_RCC_GetPCLK1Freq+0x40>)
 800207a:	5cd3      	ldrb	r3, [r2, r3]
 800207c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40021000 	.word	0x40021000
 800208c:	080027b8 	.word	0x080027b8

08002090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002096:	f7ff ffcd 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 800209a:	4601      	mov	r1, r0
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80020a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80020a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	fa92 f2a2 	rbit	r2, r2
 80020b0:	603a      	str	r2, [r7, #0]
  return result;
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	fab2 f282 	clz	r2, r2
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	40d3      	lsrs	r3, r2
 80020bc:	4a04      	ldr	r2, [pc, #16]	; (80020d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80020be:	5cd3      	ldrb	r3, [r2, r3]
 80020c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80020c4:	4618      	mov	r0, r3
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40021000 	.word	0x40021000
 80020d0:	080027b8 	.word	0x080027b8

080020d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e040      	b.n	8002168 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d106      	bne.n	80020fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe fb04 	bl	8000704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2224      	movs	r2, #36	; 0x24
 8002100:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 0201 	bic.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f82c 	bl	8002170 <UART_SetConfig>
 8002118:	4603      	mov	r3, r0
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e022      	b.n	8002168 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	2b00      	cmp	r3, #0
 8002128:	d002      	beq.n	8002130 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f000 f9a2 	bl	8002474 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800213e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	689a      	ldr	r2, [r3, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800214e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0201 	orr.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 fa29 	bl	80025b8 <UART_CheckIdleState>
 8002166:	4603      	mov	r3, r0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b088      	sub	sp, #32
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	431a      	orrs	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	431a      	orrs	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	4ba2      	ldr	r3, [pc, #648]	; (8002428 <UART_SetConfig+0x2b8>)
 80021a0:	4013      	ands	r3, r2
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	6939      	ldr	r1, [r7, #16]
 80021a8:	430b      	orrs	r3, r1
 80021aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a90      	ldr	r2, [pc, #576]	; (800242c <UART_SetConfig+0x2bc>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d121      	bne.n	8002234 <UART_SetConfig+0xc4>
 80021f0:	4b8f      	ldr	r3, [pc, #572]	; (8002430 <UART_SetConfig+0x2c0>)
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	d817      	bhi.n	800222c <UART_SetConfig+0xbc>
 80021fc:	a201      	add	r2, pc, #4	; (adr r2, 8002204 <UART_SetConfig+0x94>)
 80021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002202:	bf00      	nop
 8002204:	08002215 	.word	0x08002215
 8002208:	08002221 	.word	0x08002221
 800220c:	08002227 	.word	0x08002227
 8002210:	0800221b 	.word	0x0800221b
 8002214:	2300      	movs	r3, #0
 8002216:	77fb      	strb	r3, [r7, #31]
 8002218:	e01e      	b.n	8002258 <UART_SetConfig+0xe8>
 800221a:	2302      	movs	r3, #2
 800221c:	77fb      	strb	r3, [r7, #31]
 800221e:	e01b      	b.n	8002258 <UART_SetConfig+0xe8>
 8002220:	2304      	movs	r3, #4
 8002222:	77fb      	strb	r3, [r7, #31]
 8002224:	e018      	b.n	8002258 <UART_SetConfig+0xe8>
 8002226:	2308      	movs	r3, #8
 8002228:	77fb      	strb	r3, [r7, #31]
 800222a:	e015      	b.n	8002258 <UART_SetConfig+0xe8>
 800222c:	2310      	movs	r3, #16
 800222e:	77fb      	strb	r3, [r7, #31]
 8002230:	bf00      	nop
 8002232:	e011      	b.n	8002258 <UART_SetConfig+0xe8>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a7e      	ldr	r2, [pc, #504]	; (8002434 <UART_SetConfig+0x2c4>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d102      	bne.n	8002244 <UART_SetConfig+0xd4>
 800223e:	2300      	movs	r3, #0
 8002240:	77fb      	strb	r3, [r7, #31]
 8002242:	e009      	b.n	8002258 <UART_SetConfig+0xe8>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a7b      	ldr	r2, [pc, #492]	; (8002438 <UART_SetConfig+0x2c8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d102      	bne.n	8002254 <UART_SetConfig+0xe4>
 800224e:	2300      	movs	r3, #0
 8002250:	77fb      	strb	r3, [r7, #31]
 8002252:	e001      	b.n	8002258 <UART_SetConfig+0xe8>
 8002254:	2310      	movs	r3, #16
 8002256:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002260:	f040 8082 	bne.w	8002368 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002264:	7ffb      	ldrb	r3, [r7, #31]
 8002266:	2b08      	cmp	r3, #8
 8002268:	d85e      	bhi.n	8002328 <UART_SetConfig+0x1b8>
 800226a:	a201      	add	r2, pc, #4	; (adr r2, 8002270 <UART_SetConfig+0x100>)
 800226c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002270:	08002295 	.word	0x08002295
 8002274:	080022b5 	.word	0x080022b5
 8002278:	080022d5 	.word	0x080022d5
 800227c:	08002329 	.word	0x08002329
 8002280:	080022f1 	.word	0x080022f1
 8002284:	08002329 	.word	0x08002329
 8002288:	08002329 	.word	0x08002329
 800228c:	08002329 	.word	0x08002329
 8002290:	08002311 	.word	0x08002311
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002294:	f7ff feda 	bl	800204c <HAL_RCC_GetPCLK1Freq>
 8002298:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	005a      	lsls	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	085b      	lsrs	r3, r3, #1
 80022a4:	441a      	add	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	61bb      	str	r3, [r7, #24]
        break;
 80022b2:	e03c      	b.n	800232e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80022b4:	f7ff feec 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 80022b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	005a      	lsls	r2, r3, #1
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	085b      	lsrs	r3, r3, #1
 80022c4:	441a      	add	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	61bb      	str	r3, [r7, #24]
        break;
 80022d2:	e02c      	b.n	800232e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	085b      	lsrs	r3, r3, #1
 80022da:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80022de:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6852      	ldr	r2, [r2, #4]
 80022e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	61bb      	str	r3, [r7, #24]
        break;
 80022ee:	e01e      	b.n	800232e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022f0:	f7ff fe36 	bl	8001f60 <HAL_RCC_GetSysClockFreq>
 80022f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	005a      	lsls	r2, r3, #1
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	085b      	lsrs	r3, r3, #1
 8002300:	441a      	add	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	b29b      	uxth	r3, r3
 800230c:	61bb      	str	r3, [r7, #24]
        break;
 800230e:	e00e      	b.n	800232e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	085b      	lsrs	r3, r3, #1
 8002316:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002322:	b29b      	uxth	r3, r3
 8002324:	61bb      	str	r3, [r7, #24]
        break;
 8002326:	e002      	b.n	800232e <UART_SetConfig+0x1be>
      default:
        ret = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	75fb      	strb	r3, [r7, #23]
        break;
 800232c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	2b0f      	cmp	r3, #15
 8002332:	d916      	bls.n	8002362 <UART_SetConfig+0x1f2>
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800233a:	d212      	bcs.n	8002362 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	b29b      	uxth	r3, r3
 8002340:	f023 030f 	bic.w	r3, r3, #15
 8002344:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	b29b      	uxth	r3, r3
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	b29a      	uxth	r2, r3
 8002352:	897b      	ldrh	r3, [r7, #10]
 8002354:	4313      	orrs	r3, r2
 8002356:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	897a      	ldrh	r2, [r7, #10]
 800235e:	60da      	str	r2, [r3, #12]
 8002360:	e07d      	b.n	800245e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	75fb      	strb	r3, [r7, #23]
 8002366:	e07a      	b.n	800245e <UART_SetConfig+0x2ee>
    }
  }
  else
  {
    switch (clocksource)
 8002368:	7ffb      	ldrb	r3, [r7, #31]
 800236a:	2b08      	cmp	r3, #8
 800236c:	d866      	bhi.n	800243c <UART_SetConfig+0x2cc>
 800236e:	a201      	add	r2, pc, #4	; (adr r2, 8002374 <UART_SetConfig+0x204>)
 8002370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002374:	08002399 	.word	0x08002399
 8002378:	080023b7 	.word	0x080023b7
 800237c:	080023d5 	.word	0x080023d5
 8002380:	0800243d 	.word	0x0800243d
 8002384:	080023f1 	.word	0x080023f1
 8002388:	0800243d 	.word	0x0800243d
 800238c:	0800243d 	.word	0x0800243d
 8002390:	0800243d 	.word	0x0800243d
 8002394:	0800240f 	.word	0x0800240f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002398:	f7ff fe58 	bl	800204c <HAL_RCC_GetPCLK1Freq>
 800239c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	085a      	lsrs	r2, r3, #1
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	441a      	add	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	61bb      	str	r3, [r7, #24]
        break;
 80023b4:	e045      	b.n	8002442 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80023b6:	f7ff fe6b 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 80023ba:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	085a      	lsrs	r2, r3, #1
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	441a      	add	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	61bb      	str	r3, [r7, #24]
        break;
 80023d2:	e036      	b.n	8002442 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	085b      	lsrs	r3, r3, #1
 80023da:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80023de:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6852      	ldr	r2, [r2, #4]
 80023e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	61bb      	str	r3, [r7, #24]
        break;
 80023ee:	e028      	b.n	8002442 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023f0:	f7ff fdb6 	bl	8001f60 <HAL_RCC_GetSysClockFreq>
 80023f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	085a      	lsrs	r2, r3, #1
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	441a      	add	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	b29b      	uxth	r3, r3
 800240a:	61bb      	str	r3, [r7, #24]
        break;
 800240c:	e019      	b.n	8002442 <UART_SetConfig+0x2d2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	085b      	lsrs	r3, r3, #1
 8002414:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002420:	b29b      	uxth	r3, r3
 8002422:	61bb      	str	r3, [r7, #24]
        break;
 8002424:	e00d      	b.n	8002442 <UART_SetConfig+0x2d2>
 8002426:	bf00      	nop
 8002428:	efff69f3 	.word	0xefff69f3
 800242c:	40013800 	.word	0x40013800
 8002430:	40021000 	.word	0x40021000
 8002434:	40004400 	.word	0x40004400
 8002438:	40004800 	.word	0x40004800
      default:
        ret = HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	75fb      	strb	r3, [r7, #23]
        break;
 8002440:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	2b0f      	cmp	r3, #15
 8002446:	d908      	bls.n	800245a <UART_SetConfig+0x2ea>
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800244e:	d204      	bcs.n	800245a <UART_SetConfig+0x2ea>
    {
      huart->Instance->BRR = usartdiv;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	60da      	str	r2, [r3, #12]
 8002458:	e001      	b.n	800245e <UART_SetConfig+0x2ee>
    }
    else
    {
      ret = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800246a:	7dfb      	ldrb	r3, [r7, #23]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3720      	adds	r7, #32
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00a      	beq.n	80024c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00a      	beq.n	80024e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e6:	f003 0308 	and.w	r3, r3, #8
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00a      	beq.n	8002504 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00a      	beq.n	8002526 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00a      	beq.n	8002548 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01a      	beq.n	800258a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002572:	d10a      	bne.n	800258a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00a      	beq.n	80025ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]
  }
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af02      	add	r7, sp, #8
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80025c6:	f7fe f9a9 	bl	800091c <HAL_GetTick>
 80025ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0308 	and.w	r3, r3, #8
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d10e      	bne.n	80025f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 f82a 	bl	8002642 <UART_WaitOnFlagUntilTimeout>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e020      	b.n	800263a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b04      	cmp	r3, #4
 8002604:	d10e      	bne.n	8002624 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002606:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f814 	bl	8002642 <UART_WaitOnFlagUntilTimeout>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e00a      	b.n	800263a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2220      	movs	r2, #32
 8002628:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2220      	movs	r2, #32
 800262e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b084      	sub	sp, #16
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	603b      	str	r3, [r7, #0]
 800264e:	4613      	mov	r3, r2
 8002650:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002652:	e05d      	b.n	8002710 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265a:	d059      	beq.n	8002710 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800265c:	f7fe f95e 	bl	800091c <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	429a      	cmp	r2, r3
 800266a:	d302      	bcc.n	8002672 <UART_WaitOnFlagUntilTimeout+0x30>
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d11b      	bne.n	80026aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002680:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0201 	bic.w	r2, r2, #1
 8002690:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2220      	movs	r2, #32
 8002696:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2220      	movs	r2, #32
 800269c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e042      	b.n	8002730 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d02b      	beq.n	8002710 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026c6:	d123      	bne.n	8002710 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80026d0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 0201 	bic.w	r2, r2, #1
 80026f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2220      	movs	r2, #32
 80026f6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2220      	movs	r2, #32
 80026fc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2220      	movs	r2, #32
 8002702:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e00f      	b.n	8002730 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69da      	ldr	r2, [r3, #28]
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	4013      	ands	r3, r2
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	429a      	cmp	r2, r3
 800271e:	bf0c      	ite	eq
 8002720:	2301      	moveq	r3, #1
 8002722:	2300      	movne	r3, #0
 8002724:	b2db      	uxtb	r3, r3
 8002726:	461a      	mov	r2, r3
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	429a      	cmp	r2, r3
 800272c:	d092      	beq.n	8002654 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <__libc_init_array>:
 8002738:	b570      	push	{r4, r5, r6, lr}
 800273a:	4e0d      	ldr	r6, [pc, #52]	; (8002770 <__libc_init_array+0x38>)
 800273c:	4c0d      	ldr	r4, [pc, #52]	; (8002774 <__libc_init_array+0x3c>)
 800273e:	1ba4      	subs	r4, r4, r6
 8002740:	10a4      	asrs	r4, r4, #2
 8002742:	2500      	movs	r5, #0
 8002744:	42a5      	cmp	r5, r4
 8002746:	d109      	bne.n	800275c <__libc_init_array+0x24>
 8002748:	4e0b      	ldr	r6, [pc, #44]	; (8002778 <__libc_init_array+0x40>)
 800274a:	4c0c      	ldr	r4, [pc, #48]	; (800277c <__libc_init_array+0x44>)
 800274c:	f000 f820 	bl	8002790 <_init>
 8002750:	1ba4      	subs	r4, r4, r6
 8002752:	10a4      	asrs	r4, r4, #2
 8002754:	2500      	movs	r5, #0
 8002756:	42a5      	cmp	r5, r4
 8002758:	d105      	bne.n	8002766 <__libc_init_array+0x2e>
 800275a:	bd70      	pop	{r4, r5, r6, pc}
 800275c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002760:	4798      	blx	r3
 8002762:	3501      	adds	r5, #1
 8002764:	e7ee      	b.n	8002744 <__libc_init_array+0xc>
 8002766:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800276a:	4798      	blx	r3
 800276c:	3501      	adds	r5, #1
 800276e:	e7f2      	b.n	8002756 <__libc_init_array+0x1e>
 8002770:	080027e0 	.word	0x080027e0
 8002774:	080027e0 	.word	0x080027e0
 8002778:	080027e0 	.word	0x080027e0
 800277c:	080027e8 	.word	0x080027e8

08002780 <memset>:
 8002780:	4402      	add	r2, r0
 8002782:	4603      	mov	r3, r0
 8002784:	4293      	cmp	r3, r2
 8002786:	d100      	bne.n	800278a <memset+0xa>
 8002788:	4770      	bx	lr
 800278a:	f803 1b01 	strb.w	r1, [r3], #1
 800278e:	e7f9      	b.n	8002784 <memset+0x4>

08002790 <_init>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr

0800279c <_fini>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr
