--
-- registro entrada-salida paralelo
----
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity reg_paralelo is
port (rst, clk_100MHz, load: in std_logic;
EP: in std_logic_vector(3 downto 0);
SP: out std_logic_vector(3 downto 0));
end reg_paralelo;
architecture circuito of reg_paralelo is
-- Añadir las señales intermedias necesarias
signal clk_1Hz: std_logic;
-- Descomentar para implementación
-- component divisor is
-- port (rst, clk_entrada: in STD_LOGIC;
-- clk_salida: out STD_LOGIC);
-- end component;
begin
-- Descomentar para implementación
-- Nuevo_reloj: divisor port map (rst, clk_100MHz, clk_1Hz);
-- Comentar para la implementacion
clk_1Hz <= clk_100MHz;
--Añadimos el resto del codigo del registro paralelo
process(rst,clk_1Hz)
begin
if rst='1' then
SP<="0000";
elsif clk_1Hz'event and clk_1Hz='1' then
if load='1' then
SP<=EP;
end if;
end if;
end process;
end circuito;
