FiveStagePipeline
=================

A MIPS 5-Stage Pipeline CPU design from ground up.

## Prefix

- CS_ : Control Signal
- PR_ : Pipeline Register
- OP_ : MIPS Instruction
- ALU_ : ALU Operation
- FUNC_ : R-type Instruction func field
- INST_TYPE_ : Just for display on LCD
