module top(
	input clk,
	output reg speaker
	);




	

always @(posedge clk)
begin

end

assign speaker <= spk;