//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_512x24m4s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/07/10, 18:33:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_23_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 24 ;
        bit_from : 23 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_512x24m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 24 ;
    }
    functional_peak_current : 46536.100000;
    area : 2372.812560 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3248428, 0.3248522, 0.3248617, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3248428, 0.3248522, 0.3248617, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001697 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3248428, 0.3248522, 0.3248617, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3248428, 0.3248522, 0.3248617, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.025774" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.028776" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_23_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[23:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0077670, 0.0077670, 0.0077670, 0.0077670, 0.0077670" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1929369, 0.2027724, 0.2133129, 0.2337121, 0.2744754",\
              "0.1972617, 0.2070972, 0.2176377, 0.2380369, 0.2788002",\
              "0.1994708, 0.2093063, 0.2198468, 0.2402460, 0.2810093",\
              "0.2005948, 0.2104303, 0.2209708, 0.2413700, 0.2821333",\
              "0.1960259, 0.2058614, 0.2164019, 0.2368011, 0.2775644"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1929369, 0.2027724, 0.2133129, 0.2337121, 0.2744754",\
              "0.1972617, 0.2070972, 0.2176377, 0.2380369, 0.2788002",\
              "0.1994708, 0.2093063, 0.2198468, 0.2402460, 0.2810093",\
              "0.2005948, 0.2104303, 0.2209708, 0.2413700, 0.2821333",\
              "0.1960259, 0.2058614, 0.2164019, 0.2368011, 0.2775644"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680",\
              "0.0061580, 0.0236820, 0.0451340, 0.0889710, 0.1766680"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2359246, 0.2460844, 0.2571630, 0.2800771, 0.3247126",\
              "0.2409562, 0.2511160, 0.2621946, 0.2851087, 0.3297442",\
              "0.2437419, 0.2539017, 0.2649802, 0.2878944, 0.3325299",\
              "0.2445756, 0.2547354, 0.2658139, 0.2887281, 0.3333636",\
              "0.2445861, 0.2547459, 0.2658244, 0.2887386, 0.3333741"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2359246, 0.2460844, 0.2571630, 0.2800771, 0.3247126",\
              "0.2409562, 0.2511160, 0.2621946, 0.2851087, 0.3297442",\
              "0.2437419, 0.2539017, 0.2649802, 0.2878944, 0.3325299",\
              "0.2445756, 0.2547354, 0.2658139, 0.2887281, 0.3333636",\
              "0.2445861, 0.2547459, 0.2658244, 0.2887386, 0.3333741"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790",\
              "0.0066460, 0.0267150, 0.0519950, 0.1036840, 0.2069790"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.033737 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458018, 0.0618658, 0.0795308, 0.1119178, 0.1723338" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458018, 0.0618658, 0.0795308, 0.1119178, 0.1723338" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0458018, 0.0618658, 0.0795308, 0.1119178, 0.1723338" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0458018, 0.0618658, 0.0795308, 0.1119178, 0.1723338" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0746152, 0.0798231, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1244499, 0.1314124, 0.1360009, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3609364, 0.3609469, 0.3609574, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.129770" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109524" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.171360" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111611" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.820740" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111837" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.996050" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.111724" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.066523" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001910 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.035381" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036912" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923846, 0.0979871, 0.1032620, 0.1103382, 0.1210065",\
              "0.0923555, 0.0979580, 0.1032329, 0.1103090, 0.1209774",\
              "0.0922484, 0.0978509, 0.1031258, 0.1102019, 0.1208702",\
              "0.0918886, 0.0974910, 0.1027659, 0.1098421, 0.1205104",\
              "0.0915225, 0.0971250, 0.1023998, 0.1094760, 0.1201443"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0923846, 0.0979871, 0.1032620, 0.1103382, 0.1210065",\
              "0.0923555, 0.0979580, 0.1032329, 0.1103090, 0.1209774",\
              "0.0922484, 0.0978509, 0.1031258, 0.1102019, 0.1208702",\
              "0.0918886, 0.0974910, 0.1027659, 0.1098421, 0.1205104",\
              "0.0915225, 0.0971250, 0.1023998, 0.1094760, 0.1201443"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605384, 0.0565844, 0.0533554, 0.0496504, 0.0441994",\
              "0.0669374, 0.0629834, 0.0597544, 0.0560494, 0.0505984",\
              "0.0712184, 0.0672644, 0.0640354, 0.0603304, 0.0548794",\
              "0.0766244, 0.0726704, 0.0694414, 0.0657364, 0.0602854",\
              "0.0825454, 0.0785914, 0.0753624, 0.0716574, 0.0662064"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0605384, 0.0565844, 0.0533554, 0.0496504, 0.0441994",\
              "0.0669374, 0.0629834, 0.0597544, 0.0560494, 0.0505984",\
              "0.0712184, 0.0672644, 0.0640354, 0.0603304, 0.0548794",\
              "0.0766244, 0.0726704, 0.0694414, 0.0657364, 0.0602854",\
              "0.0825454, 0.0785914, 0.0753624, 0.0716574, 0.0662064"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001704 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.025774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028776" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0816527, 0.0881974, 0.0947047, 0.1045025, 0.1185248",\
              "0.0816870, 0.0882317, 0.0947390, 0.1045368, 0.1185592",\
              "0.0815404, 0.0880851, 0.0945924, 0.1043902, 0.1184125",\
              "0.0809694, 0.0875141, 0.0940214, 0.1038192, 0.1178416",\
              "0.0800656, 0.0866104, 0.0931176, 0.1029155, 0.1169378"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0816527, 0.0881974, 0.0947047, 0.1045025, 0.1185248",\
              "0.0816870, 0.0882317, 0.0947390, 0.1045368, 0.1185592",\
              "0.0815404, 0.0880851, 0.0945924, 0.1043902, 0.1184125",\
              "0.0809694, 0.0875141, 0.0940214, 0.1038192, 0.1178416",\
              "0.0800656, 0.0866104, 0.0931176, 0.1029155, 0.1169378"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0661274, 0.0625214, 0.0605943, 0.0577794, 0.0559494",\
              "0.0725964, 0.0689904, 0.0670633, 0.0642483, 0.0624183",\
              "0.0763394, 0.0727334, 0.0708064, 0.0679914, 0.0661613",\
              "0.0785843, 0.0749783, 0.0730514, 0.0702364, 0.0684064",\
              "0.0740684, 0.0704624, 0.0685353, 0.0657203, 0.0638903"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0661274, 0.0625214, 0.0605943, 0.0577794, 0.0559494",\
              "0.0725964, 0.0689904, 0.0670633, 0.0642483, 0.0624183",\
              "0.0763394, 0.0727334, 0.0708064, 0.0679914, 0.0661613",\
              "0.0785843, 0.0749783, 0.0730514, 0.0702364, 0.0684064",\
              "0.0740684, 0.0704624, 0.0685353, 0.0657203, 0.0638903"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001697 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010936" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010844" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675602, 0.0723421, 0.0761641, 0.0831165, 0.0938868",\
              "0.0675914, 0.0723734, 0.0761953, 0.0831478, 0.0939180",\
              "0.0673969, 0.0721789, 0.0760009, 0.0829533, 0.0937235",\
              "0.0668842, 0.0716661, 0.0754882, 0.0824406, 0.0932108",\
              "0.0659742, 0.0707562, 0.0745781, 0.0815305, 0.0923008"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0675602, 0.0723421, 0.0761641, 0.0831165, 0.0938868",\
              "0.0675914, 0.0723734, 0.0761953, 0.0831478, 0.0939180",\
              "0.0673969, 0.0721789, 0.0760009, 0.0829533, 0.0937235",\
              "0.0668842, 0.0716661, 0.0754882, 0.0824406, 0.0932108",\
              "0.0659742, 0.0707562, 0.0745781, 0.0815305, 0.0923008"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0750030, 0.0719460, 0.0700320, 0.0666910, 0.0638760",\
              "0.0812800, 0.0782230, 0.0763090, 0.0729680, 0.0701530",\
              "0.0851100, 0.0820530, 0.0801390, 0.0767980, 0.0739830",\
              "0.0873930, 0.0843360, 0.0824220, 0.0790810, 0.0762660",\
              "0.0830200, 0.0799630, 0.0780490, 0.0747080, 0.0718930"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0750030, 0.0719460, 0.0700320, 0.0666910, 0.0638760",\
              "0.0812800, 0.0782230, 0.0763090, 0.0729680, 0.0701530",\
              "0.0851100, 0.0820530, 0.0801390, 0.0767980, 0.0739830",\
              "0.0873930, 0.0843360, 0.0824220, 0.0790810, 0.0762660",\
              "0.0830200, 0.0799630, 0.0780490, 0.0747080, 0.0718930"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_23_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001028 ;
        pin ( BWEB[23:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004827" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005536" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0479688, 0.0541339, 0.0600848, 0.0698566, 0.0852559",\
              "0.0431255, 0.0492906, 0.0552415, 0.0650133, 0.0804126",\
              "0.0417756, 0.0479407, 0.0538916, 0.0636634, 0.0790627",\
              "0.0458908, 0.0520560, 0.0580068, 0.0677787, 0.0831780",\
              "0.0685774, 0.0747425, 0.0806934, 0.0904652, 0.1058645"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0479688, 0.0541339, 0.0600848, 0.0698566, 0.0852559",\
              "0.0431255, 0.0492906, 0.0552415, 0.0650133, 0.0804126",\
              "0.0417756, 0.0479407, 0.0538916, 0.0636634, 0.0790627",\
              "0.0458908, 0.0520560, 0.0580068, 0.0677787, 0.0831780",\
              "0.0685774, 0.0747425, 0.0806934, 0.0904652, 0.1058645"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0713764, 0.0772284, 0.0860984, 0.1067424, 0.1518754",\
              "0.0877154, 0.0935674, 0.1024374, 0.1230814, 0.1682144",\
              "0.1043084, 0.1101604, 0.1190304, 0.1396744, 0.1848074",\
              "0.1299374, 0.1357894, 0.1446594, 0.1653034, 0.2104364",\
              "0.1653704, 0.1712224, 0.1800924, 0.2007364, 0.2458694"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0713764, 0.0772284, 0.0860984, 0.1067424, 0.1518754",\
              "0.0877154, 0.0935674, 0.1024374, 0.1230814, 0.1682144",\
              "0.1043084, 0.1101604, 0.1190304, 0.1396744, 0.1848074",\
              "0.1299374, 0.1357894, 0.1446594, 0.1653034, 0.2104364",\
              "0.1653704, 0.1712224, 0.1800924, 0.2007364, 0.2458694"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_23_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001019 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[23:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005142" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006323" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0479688, 0.0541339, 0.0600848, 0.0698566, 0.0852559",\
              "0.0431255, 0.0492906, 0.0552415, 0.0650133, 0.0804126",\
              "0.0417756, 0.0479407, 0.0538916, 0.0636634, 0.0790627",\
              "0.0458908, 0.0520560, 0.0580068, 0.0677787, 0.0831780",\
              "0.0685774, 0.0747425, 0.0806934, 0.0904652, 0.1058645"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0479688, 0.0541339, 0.0600848, 0.0698566, 0.0852559",\
              "0.0431255, 0.0492906, 0.0552415, 0.0650133, 0.0804126",\
              "0.0417756, 0.0479407, 0.0538916, 0.0636634, 0.0790627",\
              "0.0458908, 0.0520560, 0.0580068, 0.0677787, 0.0831780",\
              "0.0685774, 0.0747425, 0.0806934, 0.0904652, 0.1058645"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0712916, 0.0771436, 0.0860136, 0.1066576, 0.1517906",\
              "0.0876306, 0.0934826, 0.1023526, 0.1229966, 0.1681296",\
              "0.1042236, 0.1100756, 0.1189456, 0.1395896, 0.1847226",\
              "0.1298526, 0.1357046, 0.1445746, 0.1652186, 0.2103516",\
              "0.1652856, 0.1711376, 0.1800076, 0.2006516, 0.2457846"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0712916, 0.0771436, 0.0860136, 0.1066576, 0.1517906",\
              "0.0876306, 0.0934826, 0.1023526, 0.1229966, 0.1681296",\
              "0.1042236, 0.1100756, 0.1189456, 0.1395896, 0.1847226",\
              "0.1298526, 0.1357046, 0.1445746, 0.1652186, 0.2103516",\
              "0.1652856, 0.1711376, 0.1800076, 0.2006516, 0.2457846"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 4.787720 ;
    }
}
}
