// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VSCR1_TOP_TB_AHB_H_
#define _VSCR1_TOP_TB_AHB_H_  // guard

#include "verilated_heavy.h"

//==========

class Vscr1_top_tb_ahb__Syms;
class Vscr1_top_tb_ahb_VerilatedVcd;


//----------

VL_MODULE(Vscr1_top_tb_ahb) {
  public:
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk,0,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__rst_n;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__rtc_clk;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__tck;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__reset_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__pwrup_rst_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_rst_n;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__dm_rst_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__hdu_rst_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_dm_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_hdu_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__trst_n;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__tms;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__tdi;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__imem_hprot;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__imem_htrans;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__imem_hready;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__imem_hresp;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__dmem_hprot;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__dmem_htrans;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__dmem_hready;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__dmem_hresp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__test_running;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__rst_cnt;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__rst_init;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__test_pass;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk5__DOT__test_pass;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__core_imem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__core_dmem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__core_dmem_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__core_dmem_width;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_imem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_dmem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_dmem_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_dmem_width;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_imem_req;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_imem_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_width;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_irq;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_pwrup_rstn_reset_sync__DOT__rst_n_dff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_rstn_reset_sync__DOT__rst_n_dff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_cpu_rstn_reset_sync__DOT__rst_n_dff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_reset_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_reset_buf_cell__DOT__reset_n_status_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__core_rst_n_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__rst_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__cpu_rst_n_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_sel;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_id;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_capture;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_shift;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_update;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_tdi;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_sel_tapout;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_id_tapout;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dmi_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dmi_wr;
        CData/*6:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dmi_addr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_scu_ch_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_scu_ch_sel_tapout;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__hdu_rst_n_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd_req;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd_resp_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd_rcode;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_cmd_rcode_qlfy;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_hart_status;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_hart_status_qlfy;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_pbuf_addr_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_dreg_req_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_dreg_wr_qlfy;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__shift_reg;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__shadow_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__dr_update;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__cmd_data;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__reg_data;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__control_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__control_reg_wr;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__mode_reg;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__mode_reg_r;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__mode_reg_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__mode_reg_wr_r;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__status_reg_data;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__status_reg_data_dly;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__status_reg_data_posedge;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__sticky_sts_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__sticky_sts_reg_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_front_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_victim_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_qualifier_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_status_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_dm_rstn_buf_cell__DOT__reset_n_status_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_front_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_victim_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_qualifier_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_status_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_hdu_rstn_buf_cell__DOT__reset_n_status_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__new_pc_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__stop_fetch;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__instret;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ext_irq;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__brkpt_hw;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ifu2idu_vd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ifu2idu_imem_err;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ifu2idu_err_rvi_hi;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__idu2exu_use_rs1;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__idu2exu_use_rs2;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__idu2exu_use_rd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__idu2exu_use_imm;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2idu_rdy;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2mprf_rs1_addr;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2mprf_rs2_addr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2mprf_w_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_r_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_w_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2exu_rw_exc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_take_irq;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_take_exc;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_mret_instr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2exu_ip_ie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2exu_mstatus_mie_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2ipic_r_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2ipic_w_req;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2ipic_addr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2tdu_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2csr_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2tdu_req_qlfy;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2tdu_cmd_qlfy;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2tdu_addr_qlfy;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2exu_i_match;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2exu_i_x_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2lsu_i_x_req;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2tdu_bp_retire;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2tdu_bp_retire_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2hdu_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2hdu_req_qlfy;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2hdu_cmd_qlfy;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2hdu_addr_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2hdu_dmode_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu_no_commit;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__dbg_halted;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__dbg_run2halt;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__dbg_halt2run;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__dbg_run_start;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__hdu2ifu_pbuf_vd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__hdu2ifu_pbuf_err;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ifu2hdu_pbuf_rdy_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu_busy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu_init_pc_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu_exc_req_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__brkpt_qlfy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__fsm;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__num_txns_pending;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__num_txns_pending_new;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__discard_resp_cnt;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__discard_resp_cnt_new;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__discard_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__imem_resp_vd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__new_pc_unaligned;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_empty;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_flush;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_rptr;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_rptr_next;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_wptr;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_wptr_next;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_ocpd_h;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_re;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_we;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_err_head;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_err_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__rdata_curr;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__rdata_ident;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__instr_bypass;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_idu__DOT__rvi_illegal;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_idu__DOT__funct3;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_idu__DOT__rvc_illegal;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__exu_queue_vd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__queue_barrier;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__exu_rdy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_rdy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_vd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_cmp;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__lsu_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__lsu_exc;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__lsu_exc_code;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__csr_access;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__exc_req;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__exc_code;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__wfi_halted;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__wfi_halt_cond;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__wfi_run_start;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__init_pc_v;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__init_pc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__exu_exc_req_r;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__curr_state;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__next_state;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__iter_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__iter_rdy;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mdu_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mul_cmd;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__div_cmd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__corr_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum1_sub;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum1_flags;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum2_sub;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__shft_op2;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__shft_cmd;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__cnt_res_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_1_c;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_1_c_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk1__DOT__sgn;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk1__DOT__inv;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk2__DOT__sgn;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk2__DOT__inv;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk3__DOT__quo;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_lsu__DOT__fsm;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_lsu__DOT__lsu_cmd_r;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_lsu__DOT__l_misalign;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_lsu__DOT__s_misalign;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_lsu__DOT__lsu_hwbrk;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mstatus_mie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mstatus_mpie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mie_mtie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mie_meie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mie_msie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcause_i;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcause_ec;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mtvec_mode;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_lo;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_lo_new;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_lo;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_lo_new;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcounten_cy;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcounten_ir;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_r_exc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mstatus_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mie_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mscratch_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mepc_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcause_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mtval_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mtvec_up;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_up;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_inc_hi;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_inc_lo;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_inc_hi;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcounten_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_w_exc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__e_exc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__e_irq;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__e_mret;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_hdu_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_brkm_req;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__cisv_m;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__idxr_m;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__soi_wr_m;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__eoi_wr_m;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__cicsr_m;
        CData/*5:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irr_priority_m;
        CData/*5:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__isvr_priority_eoi_m;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__unnamedblk8__DOT__cisv_found;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__tselect_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_addr_tselect_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_addr_mcontrol_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_addr_tdata2_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_wr_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__clk_en_mcontrol_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_dmode_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_execution_hit_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_ldst_hit_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_action_ff;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_match_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_hit_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_m_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_execution_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_load_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_store_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__mcontrol_write_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_addr_icount_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__clk_en_icount_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_decrement_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_hit_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_skip_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_dmode_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_action_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_hit_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_m_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_write_en;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dbg_state;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dbg_state_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_trans;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_trans_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_update;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_update_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_event;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_event_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_csr_update;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_cmd_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_pbuf_start_fetch;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_rctl_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dfsm_rctl_clr;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_haltstatus;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_halt_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_resume_req;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_cmd_rcode;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_cmd_rctl;
        CData/*5:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__hart_runctrl;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dmode_cause_sstep;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dmode_cause_except;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dmode_cause_ebreak;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dmode_cause_tmreq;
        CData/*5:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__dbgc_timeout_cnt;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__pbuf_state;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__pbuf_state_next;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__pbuf_addr;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__pbuf_addr_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__pbuf_instr_wait_latching;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_ebreakm;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_stepie;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_step;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_cause;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dpc_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dscratch0_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dscratch0_wr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__trace_update_r;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__mprf_up;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__mprf_addr;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__tracelog_full;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__trst_n_int;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_ir_reg;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_ir_next;
        CData/*4:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_ir_shift_reg;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_state_reg;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_state_next;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_out;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_bypass_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_idcode_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_bld_id_sel;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_fsm_ir_shift;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_fsm_dr_capture;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_fsm_dr_shift;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_fsm_dr_update;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tdo_mux_out;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tdo_mux_out_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tdo_mux_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tdo_mux_en_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__i_bypass_reg__DOT__shift_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divpos;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divneg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_rise_load;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_rise_reset;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divpos_sync;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divneg_sync;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__dmi_ch_capture_sync;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__dmi_ch_shift_sync;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__dmi_ch_tdi_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__dtmcs_dmihardreset_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__dtmcs_dmireset_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmcontrol_haltreq_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmcontrol_resumereq_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmcontrol_ackhavereset_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmcontrol_ndmreset_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmcontrol_dmactive_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmstatus_allany_havereset_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__havereset_skip_pwrup_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmstatus_allany_resumeack_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmstatus_allany_running;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmstatus_allany_halted_ff;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abstractcs_cmderr_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abstractcs_ro_en;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abstractauto_execdata0_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_dmcontrol_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_abstractauto_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_command_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_rpt_command_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_data0_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_data1_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf0_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf1_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf2_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf3_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf4_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmi_req_progbuf5_cmb;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_fsm_cmb;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_fsm_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_exec_req_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_exec_req_ff;
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_csr_ro_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regacs_cmb;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regtype_cmb;
        CData/*6:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regfile_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regwr_cmb;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regsize_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regvalid_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_execprogbuf_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_memvalid_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_memwr_cmb;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_memsize_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_wr_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_wr_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_postexec_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_postexec_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_size_ff;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_size_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_err_exception_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_err_exception_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_err_acc_busy_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_err_acc_busy_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_abstractauto_execdata0_cmb;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmderr_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__clk_en_dm_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__clk_en_dm_ff;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dhi_fsm_cmb;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dhi_fsm_ff;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dhi_req_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dhi_resp_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dhi_resp_exception_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__hart_pbuf_ebreak_ff;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__hart_pbuf_ebreak_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__hart_cmd_req_cmb;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__hart_cmd_cmb;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__imem_req_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_req_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_rd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_wr;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_byteen;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_rdata_shift_reg;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__timer_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__timer_clksrc_rtc;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__control_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__divider_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimelo_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimehi_up;
    };
    struct {
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimecmplo_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimecmphi_up;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__dmem_req_valid;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__rtc_sync;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__timeclk_cnt_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__time_posedge;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__time_cmp_flag;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__fsm;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__port_sel_r;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__sel_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__sel_req_ack;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__fsm;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__port_sel;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__port_sel_r;
        CData/*1:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__sel_resp;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__sel_req_ack;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__fsm;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__req_fifo_rd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__req_fifo_empty;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__req_fifo_full;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__fsm;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo_rd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo_empty;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo_full;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage_en;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage_rangeen;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__test_file_init;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_ahb_state;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_req_ack_rnd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_req_ack;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_req_ack_nc;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_be;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_wr_hazard;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_req_ack_rnd;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_req_ack;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_req_ack_nc;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_be;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_state;
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_wr;
        CData/*2:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_size;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_be;
        CData/*3:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_wr_hazard;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_data_head;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irq_lines_i;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irq_edge_det;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irq_lvl;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__invr;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__invr_new;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irq_vect;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__imr;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__imr_new;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__ipr;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__ipr_new;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__ipr_clr;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__ier;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__isvr_m;
        SData/*8:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__icsr_m;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__isvr_eoi_m;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__irq_lines_sync0;
        SData/*13:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__icount_count_ff;
        SData/*11:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regno_cmb;
        SData/*11:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_cmd_regno_ff;
        SData/*9:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__timer_div;
        SData/*9:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__timeclk_cnt;
    };
    struct {
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__irq_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__fuse_mhartid;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__imem_req_ack_stall;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__dmem_req_ack_stall;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__imem_hrdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__dmem_hrdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__f_results;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__f_info;
        WData/*255:0*/ scr1_top_tb_ahb__DOT__test_file[8];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__tests_passed;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__tests_total;
        WData/*255:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__full_filename[8];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__tmpv;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__start;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__stop;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__ref_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__test_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__fd;
        WData/*2047:0*/ scr1_top_tb_ahb__DOT__unnamedblk3__DOT__unnamedblk4__DOT__tmpstr[64];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__core_imem_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_imem_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_dmem_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__ahb_dmem_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_imem_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__tcm_dmem_wdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_wdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__timer_dmem_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dmi_wdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dmi_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_pbuf_instr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__dm_dreg_wdata_qlfy;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__curr_pc;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__new_pc;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ifu2idu_instr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__mprf2exu_rs1_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__mprf2exu_rs2_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2mprf_rd_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2csr_w_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2exu_new_pc;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2ipic_wdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__ipic2csr_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2csr_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2tdu_wdata_qlfy;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__csr2hdu_wdata_qlfy;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__hdu2ifu_pbuf_instr;
        IData/*29:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__imem_addr_r;
        IData/*29:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__imem_addr_r_new;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_op1;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_op2;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__ialu_res;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__inc_pc;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum1_op1;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum1_op2;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__shft_op1;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__shft_res;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_1;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_1_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_2;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_2_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_3;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__res32_3_reg;
    };
    struct {
        IData/*30:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__unnamedblk3__DOT__prev_low;
        WData/*991:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_mprf__DOT__mprf_int[31];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mstatus;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mie;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mip;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mscratch;
        IData/*30:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mepc;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mtval;
        IData/*25:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mtvec_base;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_mcounten;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_r_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_w_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__unnamedblk8__DOT__unnamedblk9__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__unnamedblk10__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__unnamedblk13__DOT__i;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__tdata2;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__csr_wr_data_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__unnamedblk2__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_tdu__DOT__unnamedblk3__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_wr_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_rd_data;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dcsr_out;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_hdu__DOT__csr_dpc_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__time_cnt;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__curr_pc_log;
        WData/*991:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__mprf_int_log[31];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__trace_fhandler;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__trace_fhandler_diff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__time_cnt2;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__temp_fhandler;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__trace_csr_fhandler;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__i_tap_idcode_reg__DOT__shift_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__i_tap_dr_bld_id_reg__DOT__shift_reg;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__dmi_rdata_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__data0_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__data1_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__command_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf0_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf1_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf2_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf3_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf4_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__progbuf5_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_exec_instr_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_exec_instr_ff;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_data0_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_data1_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_command_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf0_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf1_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf2_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf3_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf4_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__abs_progbuf5_cmb;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_writedata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__dmem_rdata_local;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__i_dp_memory__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__sel_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_router__DOT__sel_rdata;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__req_fifo_r;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__req_fifo;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mem_err_ptr;
        WData/*255:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__test_file[8];
    };
    struct {
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_ahb_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_req_ack_stall;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_hrdata_l;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_req_ack_stall;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_addr;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_hrdata_l;
        WData/*74:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__idu2exu_cmd[3];
        QData/*33:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2tdu_i_mon;
        QData/*34:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__lsu2tdu_d_mon;
        QData/*33:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu2tdu_i_mon_qlfy;
        QData/*34:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__lsu2tdu_d_mon_qlfy;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum1_res;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum2_op1;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum2_op2;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__sum2_res;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mul_op1;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mul_op2;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mul_res;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret;
        QData/*55:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_hi;
        QData/*55:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_instret_hi_new;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle;
        QData/*55:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_hi;
        QData/*55:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_csr__DOT__csr_cycle_hi_new;
        WData/*223:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__csr_trace1[7];
        WData/*223:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__csr_trace2[7];
        QData/*40:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__tap_dr_shift_cmb;
        QData/*40:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__tap_dr_rdata_cmb;
        QData/*40:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dmi__DOT__tap_dr_ff;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtime_reg;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtime_new;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimecmp_reg;
        QData/*63:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__mtimecmp_new;
        QData/*32:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_ahb__DOT__resp_fifo;
        WData/*67:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo_new[3];
        WData/*67:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo_r[3];
        WData/*67:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__req_fifo[3];
        QData/*37:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__data_fifo;
        QData/*37:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__resp_fifo;
        SData/*15:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_data[4];
        CData/*0:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_err[4];
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_tcm__DOT__i_dp_memory__DOT__ram_block[16384];
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory[1048576];
        CData/*7:0*/ scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage[1048576];
    };
    std::string scr1_top_tb_ahb__DOT__s_results;
    std::string scr1_top_tb_ahb__DOT__s_info;
    std::string scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__hart;
    std::string scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT__test_name;
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*5:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__Vfuncout;
        CData/*7:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage1_vd;
        CData/*3:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage2_vd;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage3_vd;
        CData/*5:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__result;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__unnamedblk4__DOT__unnamedblk5__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__unnamedblk6__DOT__unnamedblk7__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__4__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__4__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__4__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__5__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__5__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__5__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__6__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__6__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__6__tmp;
        CData/*5:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__Vfuncout;
        CData/*7:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage1_vd;
        CData/*3:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage2_vd;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage3_vd;
        CData/*5:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__result;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__unnamedblk4__DOT__unnamedblk5__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__unnamedblk6__DOT__unnamedblk7__DOT__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__8__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__8__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__8__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__9__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__9__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__9__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__10__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__10__din;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_2__10__tmp;
        CData/*2:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_ahb2mem_rdata__14__hwidth;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_ahb2mem_rdata__14__haddr;
        CData/*2:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_width__15__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_width__15__dmem_width;
        CData/*2:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_width__15__tmp;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_wdata__16__dmem_addr;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_wdata__16__dmem_width;
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__24__Vfuncout;
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__24__tmp;
        CData/*3:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_be_form__26__Vfuncout;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_be_form__26__offset;
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_be_form__26__hsize;
        CData/*3:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_be_form__26__tmp;
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__33__Vfuncout;
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__33__tmp;
        CData/*7:0*/ __Vtableidx1;
        CData/*4:0*/ __Vtableidx2;
        CData/*7:0*/ __Vtableidx3;
        CData/*3:0*/ __Vtableidx4;
        CData/*4:0*/ __Vtableidx5;
        CData/*0:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divneg;
        CData/*2:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__dmi_ch_capture_sync;
        CData/*2:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__dmi_ch_shift_sync;
        CData/*0:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc_synchronizer__DOT__tck_divpos;
        CData/*3:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_timer__DOT__rtc_sync;
        CData/*0:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__fsm;
        CData/*0:0*/ __Vdly__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__dmem_ahb_state;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v0;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v0;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v1;
    };
    struct {
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v1;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v2;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v2;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v3;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v3;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v4;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v4;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v5;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v5;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v6;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v6;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__mirage__v7;
        CData/*0:0*/ __Vdlyvset__scr1_top_tb_ahb__DOT__i_memory_tb__DOT__memory__v7;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_rst_n;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__tck;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__dm_rst_n_sync;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__hdu_rst_n_sync;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__reset_n_sync;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__rst_n;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__pwrup_rst_n_sync;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_hdu_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_dm_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__tck;
        CData/*0:0*/ __Vclklast__TOP__clk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__dm_rst_n_sync;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__hdu_rst_n_sync;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__reset_n_sync;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__pwrup_rst_n_sync;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_hdu_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_dm_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __Vclklast__TOP__scr1_top_tb_ahb__DOT__rtc_clk;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__rst_n;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__tck;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__reset_n_sync;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__pwrup_rst_n_sync;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_rst_n;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__dm_rst_n_sync;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__hdu_rst_n_sync;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_sys_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_dm_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_in_mux;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_core_rstn_buf_qlfy_cell__DOT__reset_n_lucky_ff;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_scu__DOT__i_hdu_rstn_buf_cell__DOT__reset_n_ff;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2exu_i_x_req;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__tdu2lsu_i_x_req;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__exu_no_commit;
        CData/*0:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__hdu2ifu_pbuf_vd;
        CData/*1:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__mul_cmd;
        CData/*1:0*/ __Vchglast__TOP__scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__div_cmd;
        SData/*15:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__din;
        SData/*15:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__din;
        SData/*8:0*/ __Vtableidx6;
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_mprf__DOT____Vlvbound1;
    };
    struct {
        IData/*31:0*/ scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_tracelog__DOT____Vlvbound1;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_ahb2mem_rdata__14__Vfuncout;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_ahb2mem_rdata__14__hrdata;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_ahb2mem_rdata__14__tmp;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_wdata__16__Vfuncout;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_wdata__16__dmem_wdata;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_dmem_ahb__DOT__scr1_conv_mem2ahb_wdata__16__tmp;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__24__addr;
        IData/*31:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__scr1_check_err_addr__33__addr;
        QData/*63:0*/ __Vm_traceActivity;
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage1_idx[8];
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage2_idx[4];
        CData/*2:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__3__unnamedblk1__DOT__stage3_idx[2];
        CData/*0:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage1_idx[8];
        CData/*1:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage2_idx[4];
        CData/*2:0*/ __Vfunc_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ipic__DOT__scr1_search_one_16__7__unnamedblk1__DOT__stage3_idx[2];
        CData/*0:0*/ __Vtablechg7[128];
        CData/*1:0*/ __Vtablechg8[128];
        CData/*0:0*/ __Vtablechg9[32];
    };
    static CData/*1:0*/ __Vtable1_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_ifu__DOT__q_we[256];
    static CData/*1:0*/ __Vtable2_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__i_ialu__DOT__next_state[32];
    static CData/*3:0*/ __Vtable3_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_pipe_top__DOT__i_pipe_exu__DOT__lsu_exc_code[256];
    static CData/*0:0*/ __Vtable4_scr1_top_tb_ahb__DOT__i_top__DOT__core_dmem_cmd[16];
    static CData/*1:0*/ __Vtable4_scr1_top_tb_ahb__DOT__i_top__DOT__core_dmem_width[16];
    static CData/*3:0*/ __Vtable5_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__tap_state_next[32];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_out[512];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_bypass_sel[512];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_idcode_sel[512];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_tapc__DOT__dr_bld_id_sel[512];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_scu_ch_sel_tapout[512];
    static CData/*0:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_sel_tapout[512];
    static CData/*1:0*/ __Vtable6_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__tapc_dmi_ch_id_tapout[512];
    static CData/*0:0*/ __Vtable7_scr1_top_tb_ahb__DOT__i_top__DOT__i_core_top__DOT__i_dm__DOT__dmstatus_allany_halted_ff[128];
    static CData/*0:0*/ __Vtable8_scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__fsm[128];
    static CData/*0:0*/ __Vtable8_scr1_top_tb_ahb__DOT__i_top__DOT__i_imem_router__DOT__port_sel_r[128];
    static CData/*0:0*/ __Vtable9_scr1_top_tb_ahb__DOT__i_memory_tb__DOT__imem_ahb_state[32];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vscr1_top_tb_ahb__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vscr1_top_tb_ahb);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vscr1_top_tb_ahb(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vscr1_top_tb_ahb();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vscr1_top_tb_ahb__Syms* symsp, bool first);
  private:
    static QData _change_request(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__45(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _combo__TOP__54(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _combo__TOP__62(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _combo__TOP__65(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__4(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__26(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__27(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__34(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__39(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__44(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__47(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__50(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__51(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__55(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__58(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__59(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__60(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__61(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__63(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__64(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__16(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__17(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__19(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__2(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__21(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__22(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__23(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__24(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__25(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__28(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__29(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__3(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__30(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__31(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__32(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__33(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__35(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__36(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__37(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__38(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__40(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__41(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__42(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__43(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__46(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__48(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__49(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__52(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__53(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__56(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__57(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp);
    static void _settle__TOP__1(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__20(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void traceChgThis(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__10(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__11(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__12(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__13(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__14(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__15(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__16(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__17(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__18(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__19(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__2(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__20(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__21(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__22(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__23(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__24(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__25(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__26(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__27(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__28(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__29(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__3(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__30(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__31(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__32(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__33(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__34(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__35(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__36(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__37(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__38(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__39(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__4(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__40(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__41(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__42(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__43(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__44(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__45(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__46(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__47(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__48(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__49(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__5(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__50(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__51(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__52(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__53(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__54(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__55(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__56(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__57(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__58(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__59(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__6(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__60(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__61(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__62(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__63(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__64(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__65(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__66(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__67(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__68(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__69(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__7(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__70(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__71(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__72(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__73(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__74(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__75(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__76(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__77(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__78(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__79(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__8(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__80(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__81(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__82(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__83(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__84(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__85(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__86(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__87(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__88(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__89(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__9(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__90(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceFullThis(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceFullThis__1(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis__1(Vscr1_top_tb_ahb__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInit(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceFull(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceChg(VerilatedVcd* vcdp, void* userthis, uint32_t code);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
