 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep -lc "C:\Aldec\Active-HDL-10.4\vlib\library.cfg" -w altera_ver -b altera_ver  -u "C:/Aldec/Active-HDL-10.4\bin\systf.dll" -O2 -o "C:\Work_murmansk\Quartus\b072\project\verilog_libs\altera_ver" -p "C:\Work_murmansk\Quartus\b072\project\verilog_libs\altera_ver" -tmp "C:\Users\Lmx2315\AppData\Local\Temp\5620_14763544" "c:/intelfpga/17.0/quartus/eda/sim_lib/altera_primitives.v"  -l "stdout" -l "stdout"  -v20 -dbg -anc  