==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-3-e-es2'
INFO: [HLS 200-10] Analyzing design file 'astro.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 348.109 ; gain = 12.586 ; free physical = 2786 ; free virtual = 11172
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 348.109 ; gain = 12.586 ; free physical = 2785 ; free virtual = 11170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:56) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:58) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 710.297 ; gain = 374.773 ; free physical = 2419 ; free virtual = 10891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<long, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'kick' into 'janus_step' (astro.c:86) automatically.
INFO: [XFORM 203-602] Inlining function 'to_int' into 'astroSim' (astro.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'janus_step' into 'astroSim' (astro.c:158) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 891.484 ; gain = 555.961 ; free physical = 2266 ; free virtual = 10762
INFO: [XFORM 203-501] Unrolling loop 'LOOP_X' (astro.c:155) in function 'astroSim' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:46) in function 'kick' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:56) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:58) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:56) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:58) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:23) in function 'to_double' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:36) in function 'drift' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:12) in function 'to_int' partially with a factor of 3.
WARNING: [XFORM 203-561] Updating loop upper bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
WARNING: [XFORM 203-561] Updating loop lower bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
INFO: [XFORM 203-101] Partitioning array 'p.x' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.y' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.z' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vx' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vy' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vz' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ax' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ay' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.az' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.m' (astro.c:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.x' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.y' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.z' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vx' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vy' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vz' (astro.c:98) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<long, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (astro.c:12:32) in function 'to_int'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:23:37) to (astro.c:23:32) in function 'to_double'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:46:37) to (astro.c:46:32) in function 'kick'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:36:37) to (astro.c:36:32) in function 'drift'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'astroSim'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1099.484 ; gain = 763.961 ; free physical = 1909 ; free virtual = 10531
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48:56) into __hls_fptosi_double_.
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.x' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.y' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.z' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vx' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vy' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vz' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.ax' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.ay' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.az' (astro.c:160:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.m' (astro.c:160:5).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1227.484 ; gain = 891.961 ; free physical = 1678 ; free virtual = 10352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'astroSim' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.8 seconds; current allocated memory: 815.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 815.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 816.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 818.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 820.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 822.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 824.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 828.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.52 seconds; current allocated memory: 836.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.29 seconds; current allocated memory: 848.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'kick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 849.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 851.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'janus_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 852.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 855.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.result.m.p.x.addr'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 858.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 863.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 864.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_ddiv_64ns_64ns_64_17' to 'astroSim_ddiv_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_mux_164_64_1' to 'astroSim_mux_164_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'to_int' is 6913 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_976_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 54 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'to_int'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 876.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_dmul_64ns_64ns_64_4_max_dsp' to 'astroSim_dmul_64ndEe' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'astroSim_sitodp_64ns_64_3' to 'astroSim_sitodp_6eOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_sitodp_6eOg': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'drift'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 889.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_sitodp_6eOg' is changed to 'astroSim_sitodp_6eOg_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'astroSim_mux_164_1_1' to 'astroSim_mux_164_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'to_double' is 6972 from HDL expression: ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_fYi': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_sitodp_6eOg': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'to_double'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 908.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_dadddsub_64ns_64ns_64_4_full_dsp' to 'astroSim_dadddsubg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_dsub_64ns_64ns_64_4_full_dsp' to 'astroSim_dsub_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_dadd_64ns_64ns_64_4_full_dsp' to 'astroSim_dadd_64nibs' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'astroSim_dsqrt_64ns_64ns_64_14' to 'astroSim_dsqrt_64jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'gravity' is 9410 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'astroSim_dadd_64nibs': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dadddsubg8j': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dsqrt_64jbC': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dsub_64nhbi': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gravity'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 926.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kick'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 954.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'janus_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'janus_step' is 16129 from HDL expression: ((grp_to_double_fu_1079_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))
INFO: [RTGEN 206-100] Finished creating RTL model for 'janus_step'.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 1002.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_z' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vy' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vz' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_ax' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_ay' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_az' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_m' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'astroSim' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'astroSim' is 6925, found 2 HDL expressions with this fanout: ((grp_janus_step_fu_1548_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13)), ((1'b1 == ap_CS_fsm_state2) & (grp_to_int_fu_1768_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'astroSim'.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1547.484 ; gain = 1211.961 ; free physical = 1360 ; free virtual = 10111
INFO: [SYSC 207-301] Generating SystemC RTL for astroSim.
INFO: [VHDL 208-304] Generating VHDL RTL for astroSim.
INFO: [VLOG 209-307] Generating Verilog RTL for astroSim.
INFO: [HLS 200-112] Total elapsed time: 70.06 seconds; peak allocated memory: 1.015 GB.
