#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24c8080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2496320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x249d6b0 .functor NOT 1, L_0x24f4880, C4<0>, C4<0>, C4<0>;
L_0x24f4660 .functor XOR 2, L_0x24f4500, L_0x24f45c0, C4<00>, C4<00>;
L_0x24f4770 .functor XOR 2, L_0x24f4660, L_0x24f46d0, C4<00>, C4<00>;
v0x24f0c80_0 .net *"_ivl_10", 1 0, L_0x24f46d0;  1 drivers
v0x24f0d80_0 .net *"_ivl_12", 1 0, L_0x24f4770;  1 drivers
v0x24f0e60_0 .net *"_ivl_2", 1 0, L_0x24f4440;  1 drivers
v0x24f0f20_0 .net *"_ivl_4", 1 0, L_0x24f4500;  1 drivers
v0x24f1000_0 .net *"_ivl_6", 1 0, L_0x24f45c0;  1 drivers
v0x24f1130_0 .net *"_ivl_8", 1 0, L_0x24f4660;  1 drivers
v0x24f1210_0 .net "a", 0 0, v0x24ee8e0_0;  1 drivers
v0x24f12b0_0 .net "b", 0 0, v0x24ee980_0;  1 drivers
v0x24f1350_0 .net "c", 0 0, v0x24eea20_0;  1 drivers
v0x24f13f0_0 .var "clk", 0 0;
v0x24f1490_0 .net "d", 0 0, v0x24eeb60_0;  1 drivers
v0x24f1530_0 .net "out_pos_dut", 0 0, L_0x24f42b0;  1 drivers
v0x24f15d0_0 .net "out_pos_ref", 0 0, L_0x24f2c10;  1 drivers
v0x24f1670_0 .net "out_sop_dut", 0 0, L_0x24f3480;  1 drivers
v0x24f1710_0 .net "out_sop_ref", 0 0, L_0x24c9590;  1 drivers
v0x24f17b0_0 .var/2u "stats1", 223 0;
v0x24f1850_0 .var/2u "strobe", 0 0;
v0x24f1a00_0 .net "tb_match", 0 0, L_0x24f4880;  1 drivers
v0x24f1ad0_0 .net "tb_mismatch", 0 0, L_0x249d6b0;  1 drivers
v0x24f1b70_0 .net "wavedrom_enable", 0 0, v0x24eee30_0;  1 drivers
v0x24f1c40_0 .net "wavedrom_title", 511 0, v0x24eeed0_0;  1 drivers
L_0x24f4440 .concat [ 1 1 0 0], L_0x24f2c10, L_0x24c9590;
L_0x24f4500 .concat [ 1 1 0 0], L_0x24f2c10, L_0x24c9590;
L_0x24f45c0 .concat [ 1 1 0 0], L_0x24f42b0, L_0x24f3480;
L_0x24f46d0 .concat [ 1 1 0 0], L_0x24f2c10, L_0x24c9590;
L_0x24f4880 .cmp/eeq 2, L_0x24f4440, L_0x24f4770;
S_0x249a3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2496320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x249da90 .functor AND 1, v0x24eea20_0, v0x24eeb60_0, C4<1>, C4<1>;
L_0x249de70 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x249e250 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x249e4d0 .functor AND 1, L_0x249de70, L_0x249e250, C4<1>, C4<1>;
L_0x24b5450 .functor AND 1, L_0x249e4d0, v0x24eea20_0, C4<1>, C4<1>;
L_0x24c9590 .functor OR 1, L_0x249da90, L_0x24b5450, C4<0>, C4<0>;
L_0x24f2090 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x24f2100 .functor OR 1, L_0x24f2090, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f2210 .functor AND 1, v0x24eea20_0, L_0x24f2100, C4<1>, C4<1>;
L_0x24f22d0 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f23a0 .functor OR 1, L_0x24f22d0, v0x24ee980_0, C4<0>, C4<0>;
L_0x24f2410 .functor AND 1, L_0x24f2210, L_0x24f23a0, C4<1>, C4<1>;
L_0x24f2590 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x24f2600 .functor OR 1, L_0x24f2590, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f2520 .functor AND 1, v0x24eea20_0, L_0x24f2600, C4<1>, C4<1>;
L_0x24f2790 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f2890 .functor OR 1, L_0x24f2790, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f2950 .functor AND 1, L_0x24f2520, L_0x24f2890, C4<1>, C4<1>;
L_0x24f2b00 .functor XNOR 1, L_0x24f2410, L_0x24f2950, C4<0>, C4<0>;
v0x249cfe0_0 .net *"_ivl_0", 0 0, L_0x249da90;  1 drivers
v0x249d3e0_0 .net *"_ivl_12", 0 0, L_0x24f2090;  1 drivers
v0x249d7c0_0 .net *"_ivl_14", 0 0, L_0x24f2100;  1 drivers
v0x249dba0_0 .net *"_ivl_16", 0 0, L_0x24f2210;  1 drivers
v0x249df80_0 .net *"_ivl_18", 0 0, L_0x24f22d0;  1 drivers
v0x249e360_0 .net *"_ivl_2", 0 0, L_0x249de70;  1 drivers
v0x249e5e0_0 .net *"_ivl_20", 0 0, L_0x24f23a0;  1 drivers
v0x24ece50_0 .net *"_ivl_24", 0 0, L_0x24f2590;  1 drivers
v0x24ecf30_0 .net *"_ivl_26", 0 0, L_0x24f2600;  1 drivers
v0x24ed010_0 .net *"_ivl_28", 0 0, L_0x24f2520;  1 drivers
v0x24ed0f0_0 .net *"_ivl_30", 0 0, L_0x24f2790;  1 drivers
v0x24ed1d0_0 .net *"_ivl_32", 0 0, L_0x24f2890;  1 drivers
v0x24ed2b0_0 .net *"_ivl_36", 0 0, L_0x24f2b00;  1 drivers
L_0x7fd289ff9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24ed370_0 .net *"_ivl_38", 0 0, L_0x7fd289ff9018;  1 drivers
v0x24ed450_0 .net *"_ivl_4", 0 0, L_0x249e250;  1 drivers
v0x24ed530_0 .net *"_ivl_6", 0 0, L_0x249e4d0;  1 drivers
v0x24ed610_0 .net *"_ivl_8", 0 0, L_0x24b5450;  1 drivers
v0x24ed6f0_0 .net "a", 0 0, v0x24ee8e0_0;  alias, 1 drivers
v0x24ed7b0_0 .net "b", 0 0, v0x24ee980_0;  alias, 1 drivers
v0x24ed870_0 .net "c", 0 0, v0x24eea20_0;  alias, 1 drivers
v0x24ed930_0 .net "d", 0 0, v0x24eeb60_0;  alias, 1 drivers
v0x24ed9f0_0 .net "out_pos", 0 0, L_0x24f2c10;  alias, 1 drivers
v0x24edab0_0 .net "out_sop", 0 0, L_0x24c9590;  alias, 1 drivers
v0x24edb70_0 .net "pos0", 0 0, L_0x24f2410;  1 drivers
v0x24edc30_0 .net "pos1", 0 0, L_0x24f2950;  1 drivers
L_0x24f2c10 .functor MUXZ 1, L_0x7fd289ff9018, L_0x24f2410, L_0x24f2b00, C4<>;
S_0x24eddb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2496320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24ee8e0_0 .var "a", 0 0;
v0x24ee980_0 .var "b", 0 0;
v0x24eea20_0 .var "c", 0 0;
v0x24eeac0_0 .net "clk", 0 0, v0x24f13f0_0;  1 drivers
v0x24eeb60_0 .var "d", 0 0;
v0x24eec50_0 .var/2u "fail", 0 0;
v0x24eecf0_0 .var/2u "fail1", 0 0;
v0x24eed90_0 .net "tb_match", 0 0, L_0x24f4880;  alias, 1 drivers
v0x24eee30_0 .var "wavedrom_enable", 0 0;
v0x24eeed0_0 .var "wavedrom_title", 511 0;
E_0x24a8fd0/0 .event negedge, v0x24eeac0_0;
E_0x24a8fd0/1 .event posedge, v0x24eeac0_0;
E_0x24a8fd0 .event/or E_0x24a8fd0/0, E_0x24a8fd0/1;
S_0x24ee0e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24eddb0;
 .timescale -12 -12;
v0x24ee320_0 .var/2s "i", 31 0;
E_0x24a8e70 .event posedge, v0x24eeac0_0;
S_0x24ee420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24eddb0;
 .timescale -12 -12;
v0x24ee620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24ee700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24eddb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24ef0b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2496320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24f2dc0 .functor AND 1, v0x24eea20_0, v0x24eeb60_0, C4<1>, C4<1>;
L_0x24f3070 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f3100 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x24f3280 .functor AND 1, L_0x24f3070, L_0x24f3100, C4<1>, C4<1>;
L_0x24f33c0 .functor AND 1, L_0x24f3280, v0x24eea20_0, C4<1>, C4<1>;
L_0x24f3480 .functor OR 1, L_0x24f2dc0, L_0x24f33c0, C4<0>, C4<0>;
L_0x24f3620 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x24f3690 .functor OR 1, L_0x24f3620, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f37a0 .functor AND 1, v0x24eea20_0, L_0x24f3690, C4<1>, C4<1>;
L_0x24f3860 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f3a40 .functor OR 1, L_0x24f3860, v0x24ee980_0, C4<0>, C4<0>;
L_0x24f3ab0 .functor AND 1, L_0x24f37a0, L_0x24f3a40, C4<1>, C4<1>;
L_0x24f3c30 .functor NOT 1, v0x24ee980_0, C4<0>, C4<0>, C4<0>;
L_0x24f3ca0 .functor OR 1, L_0x24f3c30, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f3bc0 .functor AND 1, v0x24eea20_0, L_0x24f3ca0, C4<1>, C4<1>;
L_0x24f3e30 .functor NOT 1, v0x24ee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x24f3f30 .functor OR 1, L_0x24f3e30, v0x24eeb60_0, C4<0>, C4<0>;
L_0x24f3ff0 .functor AND 1, L_0x24f3bc0, L_0x24f3f30, C4<1>, C4<1>;
L_0x24f41a0 .functor XNOR 1, L_0x24f3ab0, L_0x24f3ff0, C4<0>, C4<0>;
v0x24ef270_0 .net *"_ivl_0", 0 0, L_0x24f2dc0;  1 drivers
v0x24ef350_0 .net *"_ivl_12", 0 0, L_0x24f3620;  1 drivers
v0x24ef430_0 .net *"_ivl_14", 0 0, L_0x24f3690;  1 drivers
v0x24ef520_0 .net *"_ivl_16", 0 0, L_0x24f37a0;  1 drivers
v0x24ef600_0 .net *"_ivl_18", 0 0, L_0x24f3860;  1 drivers
v0x24ef730_0 .net *"_ivl_2", 0 0, L_0x24f3070;  1 drivers
v0x24ef810_0 .net *"_ivl_20", 0 0, L_0x24f3a40;  1 drivers
v0x24ef8f0_0 .net *"_ivl_24", 0 0, L_0x24f3c30;  1 drivers
v0x24ef9d0_0 .net *"_ivl_26", 0 0, L_0x24f3ca0;  1 drivers
v0x24efb40_0 .net *"_ivl_28", 0 0, L_0x24f3bc0;  1 drivers
v0x24efc20_0 .net *"_ivl_30", 0 0, L_0x24f3e30;  1 drivers
v0x24efd00_0 .net *"_ivl_32", 0 0, L_0x24f3f30;  1 drivers
v0x24efde0_0 .net *"_ivl_36", 0 0, L_0x24f41a0;  1 drivers
L_0x7fd289ff9060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24efea0_0 .net *"_ivl_38", 0 0, L_0x7fd289ff9060;  1 drivers
v0x24eff80_0 .net *"_ivl_4", 0 0, L_0x24f3100;  1 drivers
v0x24f0060_0 .net *"_ivl_6", 0 0, L_0x24f3280;  1 drivers
v0x24f0140_0 .net *"_ivl_8", 0 0, L_0x24f33c0;  1 drivers
v0x24f0330_0 .net "a", 0 0, v0x24ee8e0_0;  alias, 1 drivers
v0x24f03d0_0 .net "b", 0 0, v0x24ee980_0;  alias, 1 drivers
v0x24f04c0_0 .net "c", 0 0, v0x24eea20_0;  alias, 1 drivers
v0x24f05b0_0 .net "d", 0 0, v0x24eeb60_0;  alias, 1 drivers
v0x24f06a0_0 .net "out_pos", 0 0, L_0x24f42b0;  alias, 1 drivers
v0x24f0760_0 .net "out_sop", 0 0, L_0x24f3480;  alias, 1 drivers
v0x24f0820_0 .net "pos0", 0 0, L_0x24f3ab0;  1 drivers
v0x24f08e0_0 .net "pos1", 0 0, L_0x24f3ff0;  1 drivers
L_0x24f42b0 .functor MUXZ 1, L_0x7fd289ff9060, L_0x24f3ab0, L_0x24f41a0, C4<>;
S_0x24f0a60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2496320;
 .timescale -12 -12;
E_0x24929f0 .event anyedge, v0x24f1850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24f1850_0;
    %nor/r;
    %assign/vec4 v0x24f1850_0, 0;
    %wait E_0x24929f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24eddb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24eec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24eecf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24eddb0;
T_4 ;
    %wait E_0x24a8fd0;
    %load/vec4 v0x24eed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24eec50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24eddb0;
T_5 ;
    %wait E_0x24a8e70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %wait E_0x24a8e70;
    %load/vec4 v0x24eec50_0;
    %store/vec4 v0x24eecf0_0, 0, 1;
    %fork t_1, S_0x24ee0e0;
    %jmp t_0;
    .scope S_0x24ee0e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24ee320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24ee320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24a8e70;
    %load/vec4 v0x24ee320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ee320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24ee320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24eddb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24a8fd0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24eeb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24eea20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ee980_0, 0;
    %assign/vec4 v0x24ee8e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24eec50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24eecf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2496320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f13f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f1850_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2496320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24f13f0_0;
    %inv;
    %store/vec4 v0x24f13f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2496320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24eeac0_0, v0x24f1ad0_0, v0x24f1210_0, v0x24f12b0_0, v0x24f1350_0, v0x24f1490_0, v0x24f1710_0, v0x24f1670_0, v0x24f15d0_0, v0x24f1530_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2496320;
T_9 ;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2496320;
T_10 ;
    %wait E_0x24a8fd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f17b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
    %load/vec4 v0x24f1a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24f17b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24f1710_0;
    %load/vec4 v0x24f1710_0;
    %load/vec4 v0x24f1670_0;
    %xor;
    %load/vec4 v0x24f1710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24f15d0_0;
    %load/vec4 v0x24f15d0_0;
    %load/vec4 v0x24f1530_0;
    %xor;
    %load/vec4 v0x24f15d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24f17b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f17b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
