#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri May 29 17:22:19 2015
# Process ID: 14416
# Log file: C:/Work/Vivado/15.1/Nexys4OLEDdemo/vivado.log
# Journal file: C:/Work/Vivado/15.1/Nexys4OLEDdemo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Work/Vivado/14.4/Nexys4OLEDdemo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v:1]
[Fri May 29 17:22:59 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v:1]
[Fri May 29 17:48:02 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'". [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v:95]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v:1]
[Fri May 29 17:48:45 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v" into library work [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v:1]
[Fri May 29 17:52:27 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
remove_files C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v
file delete -force C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v
file delete -force C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledEX.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v
file delete -force C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v
file delete -force C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v
file delete -force C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -norecurse {C:/Work/ISE/PmodOLED_Source/OledExample.vhd C:/Work/ISE/PmodOLED_Source/SpiCtrl.vhd C:/Work/ISE/PmodOLED_Source/PmodOLEDCtrl.vhd C:/Work/ISE/PmodOLED_Source/OledInit.vhd C:/Work/ISE/PmodOLED_Source/Delay.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri May 29 18:01:51 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
[Fri May 29 18:01:51 2015] Launched impl_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {11} CONFIG.Read_Width_A {11} CONFIG.Write_Width_B {11} CONFIG.Read_Width_B {11}] [get_ips charLib]
generate_target all [get_files  C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/ip/charLib/charLib.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'charLib'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'charLib' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'charLib'...
reset_run charLib_synth_1
launch_run -jobs 4 charLib_synth_1
[Fri May 29 18:02:44 2015] Launched charLib_synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd" into library xil_defaultlib [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd" into library xil_defaultlib [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd" into library xil_defaultlib [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd" into library xil_defaultlib [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd" into library xil_defaultlib [C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:1]
[Fri May 29 18:02:49 2015] Launched charLib_synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
[Fri May 29 18:02:49 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_ips charLib]
generate_target all [get_files  C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/ip/charLib/charLib.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'charLib'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'charLib' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'charLib'...
reset_run charLib_synth_1
launch_run -jobs 4 charLib_synth_1
[Fri May 29 18:04:43 2015] Launched charLib_synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri May 29 18:05:11 2015] Launched charLib_synth_1, synth_1...
Run output will be captured here:
charLib_synth_1: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
synth_1: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
[Fri May 29 18:05:11 2015] Launched impl_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips charLib]
generate_target all [get_files  C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.srcs/sources_1/ip/charLib/charLib.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'charLib'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'charLib' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'charLib'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'charLib'...
reset_run charLib_synth_1
launch_run -jobs 4 charLib_synth_1
[Fri May 29 18:06:44 2015] Launched charLib_synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri May 29 18:09:33 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
[Fri May 29 18:09:33 2015] Launched impl_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.1
  **** Build date : Apr 27 2015-19:25:29
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592365A
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [Vivado 12-3702] IP 'charLib.xci' is already generated and up-to-date, this IP will not be regenerated
reset_run charLib_synth_1
launch_run -jobs 4 charLib_synth_1
[Fri May 29 18:18:56 2015] Launched charLib_synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/charLib_synth_1/runme.log
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri May 29 18:22:02 2015] Launched synth_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/synth_1/runme.log
[Fri May 29 18:22:02 2015] Launched impl_1...
Run output will be captured here: C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/runme.log
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
ERROR: [Labtools 27-3175] Target jsn-Nexys4-210274592365A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.runs/impl_1/PmodOLEDCtrl.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-2271] Target localhost/xilinx_tcf/Digilent/210274592365A is no longer opened.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
close_hw
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Work/Vivado/15.1/Nexys4OLEDdemo/Nexys4OLEDdemo.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 29 18:25:34 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 29 18:25:34 2015...
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
