

================================================================
== Vitis HLS Report for 'fft32_Pipeline_output_loop'
================================================================
* Date:           Wed Jun 25 08:49:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.910 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- output_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [FFT32_check.cpp:157]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln157 = icmp_eq  i6 %i_1, i6 32" [FFT32_check.cpp:157]   --->   Operation 10 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln157 = add i6 %i_1, i6 1" [FFT32_check.cpp:157]   --->   Operation 11 'add' 'add_ln157' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc194.split, void %for.end196.exitStub" [FFT32_check.cpp:157]   --->   Operation 12 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i6 %i_1" [FFT32_check.cpp:157]   --->   Operation 13 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_1, i32 1, i32 4" [FFT32_check.cpp:157]   --->   Operation 14 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %lshr_ln1" [FFT32_check.cpp:157]   --->   Operation 15 'zext' 'zext_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln157" [FFT32_check.cpp:160]   --->   Operation 16 'getelementptr' 'stage2_real_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%stage2_real_1_addr = getelementptr i16 %stage2_real_1, i64 0, i64 %zext_ln157" [FFT32_check.cpp:160]   --->   Operation 17 'getelementptr' 'stage2_real_1_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln157" [FFT32_check.cpp:160]   --->   Operation 18 'getelementptr' 'stage2_imag_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr = getelementptr i16 %stage2_imag_1, i64 0, i64 %zext_ln157" [FFT32_check.cpp:160]   --->   Operation 19 'getelementptr' 'stage2_imag_1_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%stage2_real_load = load i4 %stage2_real_addr" [FFT32_check.cpp:160]   --->   Operation 20 'load' 'stage2_real_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%stage2_real_1_load = load i4 %stage2_real_1_addr" [FFT32_check.cpp:160]   --->   Operation 21 'load' 'stage2_real_1_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%stage2_imag_load = load i4 %stage2_imag_addr" [FFT32_check.cpp:160]   --->   Operation 22 'load' 'stage2_imag_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%stage2_imag_1_load = load i4 %stage2_imag_1_addr" [FFT32_check.cpp:160]   --->   Operation 23 'load' 'stage2_imag_1_load' <Predicate = (!icmp_ln157)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%icmp_ln161 = icmp_eq  i6 %i_1, i6 31" [FFT32_check.cpp:161]   --->   Operation 24 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln157)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln157 = store i6 %add_ln157, i6 %i" [FFT32_check.cpp:157]   --->   Operation 25 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [D:/Vivado/FFT_sol/FFT_sol_2/opt2/directives.tcl:25]   --->   Operation 26 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT32_check.cpp:157]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FFT32_check.cpp:157]   --->   Operation 28 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%stage2_real_load = load i4 %stage2_real_addr" [FFT32_check.cpp:160]   --->   Operation 29 'load' 'stage2_real_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%stage2_real_1_load = load i4 %stage2_real_1_addr" [FFT32_check.cpp:160]   --->   Operation 30 'load' 'stage2_real_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %stage2_real_load, i16 %stage2_real_1_load, i1 %trunc_ln157" [FFT32_check.cpp:160]   --->   Operation 31 'mux' 'tmp' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%stage2_imag_load = load i4 %stage2_imag_addr" [FFT32_check.cpp:160]   --->   Operation 32 'load' 'stage2_imag_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%stage2_imag_1_load = load i4 %stage2_imag_1_addr" [FFT32_check.cpp:160]   --->   Operation 33 'load' 'stage2_imag_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %stage2_imag_load, i16 %stage2_imag_1_load, i1 %trunc_ln157" [FFT32_check.cpp:160]   --->   Operation 34 'mux' 'tmp_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln161, i16 %tmp_1, i16 %tmp" [FFT32_check.cpp:162]   --->   Operation 35 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i33 %tmp_2" [FFT32_check.cpp:162]   --->   Operation 36 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %out_stream, i48 %zext_ln162" [FFT32_check.cpp:162]   --->   Operation 37 'write' 'write_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc194" [FFT32_check.cpp:157]   --->   Operation 38 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stage2_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stage2_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stage2_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stage2_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_1                     (load             ) [ 000]
icmp_ln157              (icmp             ) [ 010]
add_ln157               (add              ) [ 000]
br_ln157                (br               ) [ 000]
trunc_ln157             (trunc            ) [ 011]
lshr_ln1                (partselect       ) [ 000]
zext_ln157              (zext             ) [ 000]
stage2_real_addr        (getelementptr    ) [ 011]
stage2_real_1_addr      (getelementptr    ) [ 011]
stage2_imag_addr        (getelementptr    ) [ 011]
stage2_imag_1_addr      (getelementptr    ) [ 011]
icmp_ln161              (icmp             ) [ 011]
store_ln157             (store            ) [ 000]
specpipeline_ln25       (specpipeline     ) [ 000]
speclooptripcount_ln157 (speclooptripcount) [ 000]
specloopname_ln157      (specloopname     ) [ 000]
stage2_real_load        (load             ) [ 000]
stage2_real_1_load      (load             ) [ 000]
tmp                     (mux              ) [ 000]
stage2_imag_load        (load             ) [ 000]
stage2_imag_1_load      (load             ) [ 000]
tmp_1                   (mux              ) [ 000]
tmp_2                   (bitconcatenate   ) [ 000]
zext_ln162              (zext             ) [ 000]
write_ln162             (write            ) [ 000]
br_ln157                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stage2_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stage2_real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_real_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stage2_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stage2_imag_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage2_imag_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln162_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="48" slack="0"/>
<pin id="61" dir="0" index="2" bw="33" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln162/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="stage2_real_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_real_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="stage2_real_1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_real_1_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="stage2_imag_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_imag_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stage2_imag_1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stage2_imag_1_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage2_real_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage2_real_1_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage2_imag_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage2_imag_1_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln157_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln157_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln157_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="lshr_ln1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="0" index="3" bw="4" slack="0"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln157_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln161_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln157_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="1"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="0" index="3" bw="1" slack="1"/>
<pin id="184" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="33" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="1"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="0"/>
<pin id="193" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln162_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="33" slack="0"/>
<pin id="199" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln157_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln157 "/>
</bind>
</comp>

<comp id="218" class="1005" name="stage2_real_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage2_real_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="stage2_real_1_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage2_real_1_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="stage2_imag_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage2_imag_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="stage2_imag_1_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage2_imag_1_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln161_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="52" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="65" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="72" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="79" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="86" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="122" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="122" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="163"><net_src comp="122" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="131" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="93" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="99" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="105" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="111" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="179" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="170" pin="4"/><net_sink comp="188" pin=3"/></net>

<net id="200"><net_src comp="188" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="205"><net_src comp="54" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="215"><net_src comp="137" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="221"><net_src comp="65" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="226"><net_src comp="72" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="231"><net_src comp="79" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="236"><net_src comp="86" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="241"><net_src comp="159" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
 - Input state : 
	Port: fft32_Pipeline_output_loop : stage2_real | {1 2 }
	Port: fft32_Pipeline_output_loop : stage2_real_1 | {1 2 }
	Port: fft32_Pipeline_output_loop : stage2_imag | {1 2 }
	Port: fft32_Pipeline_output_loop : stage2_imag_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln157 : 2
		add_ln157 : 2
		br_ln157 : 3
		trunc_ln157 : 2
		lshr_ln1 : 2
		zext_ln157 : 3
		stage2_real_addr : 4
		stage2_real_1_addr : 4
		stage2_imag_addr : 4
		stage2_imag_1_addr : 4
		stage2_real_load : 5
		stage2_real_1_load : 5
		stage2_imag_load : 5
		stage2_imag_1_load : 5
		icmp_ln161 : 2
		store_ln157 : 3
	State 2
		tmp : 1
		tmp_1 : 1
		tmp_2 : 2
		zext_ln162 : 3
		write_ln162 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln157_fu_125    |    0    |    14   |
|          |    icmp_ln161_fu_159    |    0    |    14   |
|----------|-------------------------|---------|---------|
|    mux   |        tmp_fu_170       |    0    |    9    |
|          |       tmp_1_fu_179      |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln157_fu_131    |    0    |    14   |
|----------|-------------------------|---------|---------|
|   write  | write_ln162_write_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln157_fu_137   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     lshr_ln1_fu_141     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln157_fu_151    |    0    |    0    |
|          |    zext_ln162_fu_197    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_2_fu_188      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    60   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_202        |    6   |
|    icmp_ln161_reg_238    |    1   |
|stage2_imag_1_addr_reg_233|    4   |
| stage2_imag_addr_reg_228 |    4   |
|stage2_real_1_addr_reg_223|    4   |
| stage2_real_addr_reg_218 |    4   |
|    trunc_ln157_reg_212   |    1   |
+--------------------------+--------+
|           Total          |   24   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_99 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   24   |   96   |
+-----------+--------+--------+--------+
