#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149109dd0 .scope module, "Register_block_tb" "Register_block_tb" 2 3;
 .timescale -9 -9;
v0x14911e0b0_0 .var "byteOperations", 0 0;
v0x14911e170_0 .var "clk", 0 0;
v0x14911e200_0 .net "read_data1", 31 0, v0x14911d740_0;  1 drivers
v0x14911e290_0 .net "read_data2", 31 0, v0x14911d7e0_0;  1 drivers
v0x14911e340_0 .var "read_reg1", 4 0;
v0x14911e410_0 .var "read_reg2", 4 0;
v0x14911e4c0_0 .var "regWrite", 0 0;
v0x14911e570_0 .var "write_data", 31 0;
v0x14911e620_0 .var "write_reg", 4 0;
S_0x149109f40 .scope module, "uut" "Register_block" 2 14, 3 1 0, S_0x149109dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data1";
    .port_info 1 /OUTPUT 32 "read_data2";
    .port_info 2 /INPUT 1 "byteOperations";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 1 "regWrite";
v0x149106c60_0 .net "byteOperations", 0 0, v0x14911e0b0_0;  1 drivers
v0x14911d740_0 .var "read_data1", 31 0;
v0x14911d7e0_0 .var "read_data2", 31 0;
v0x14911d890_0 .net "read_reg1", 4 0, v0x14911e340_0;  1 drivers
v0x14911d940_0 .net "read_reg2", 4 0, v0x14911e410_0;  1 drivers
v0x14911da30_0 .net "regWrite", 0 0, v0x14911e4c0_0;  1 drivers
v0x14911dad0 .array "registers", 31 0, 31 0;
v0x14911de70_0 .net "write_data", 31 0, v0x14911e570_0;  1 drivers
v0x14911df20_0 .net "write_reg", 4 0, v0x14911e620_0;  1 drivers
E_0x14910ab10 .event posedge, v0x14911da30_0;
v0x14911dad0_0 .array/port v0x14911dad0, 0;
v0x14911dad0_1 .array/port v0x14911dad0, 1;
E_0x14910ac40/0 .event anyedge, v0x149106c60_0, v0x14911d890_0, v0x14911dad0_0, v0x14911dad0_1;
v0x14911dad0_2 .array/port v0x14911dad0, 2;
v0x14911dad0_3 .array/port v0x14911dad0, 3;
v0x14911dad0_4 .array/port v0x14911dad0, 4;
v0x14911dad0_5 .array/port v0x14911dad0, 5;
E_0x14910ac40/1 .event anyedge, v0x14911dad0_2, v0x14911dad0_3, v0x14911dad0_4, v0x14911dad0_5;
v0x14911dad0_6 .array/port v0x14911dad0, 6;
v0x14911dad0_7 .array/port v0x14911dad0, 7;
v0x14911dad0_8 .array/port v0x14911dad0, 8;
v0x14911dad0_9 .array/port v0x14911dad0, 9;
E_0x14910ac40/2 .event anyedge, v0x14911dad0_6, v0x14911dad0_7, v0x14911dad0_8, v0x14911dad0_9;
v0x14911dad0_10 .array/port v0x14911dad0, 10;
v0x14911dad0_11 .array/port v0x14911dad0, 11;
v0x14911dad0_12 .array/port v0x14911dad0, 12;
v0x14911dad0_13 .array/port v0x14911dad0, 13;
E_0x14910ac40/3 .event anyedge, v0x14911dad0_10, v0x14911dad0_11, v0x14911dad0_12, v0x14911dad0_13;
v0x14911dad0_14 .array/port v0x14911dad0, 14;
v0x14911dad0_15 .array/port v0x14911dad0, 15;
v0x14911dad0_16 .array/port v0x14911dad0, 16;
v0x14911dad0_17 .array/port v0x14911dad0, 17;
E_0x14910ac40/4 .event anyedge, v0x14911dad0_14, v0x14911dad0_15, v0x14911dad0_16, v0x14911dad0_17;
v0x14911dad0_18 .array/port v0x14911dad0, 18;
v0x14911dad0_19 .array/port v0x14911dad0, 19;
v0x14911dad0_20 .array/port v0x14911dad0, 20;
v0x14911dad0_21 .array/port v0x14911dad0, 21;
E_0x14910ac40/5 .event anyedge, v0x14911dad0_18, v0x14911dad0_19, v0x14911dad0_20, v0x14911dad0_21;
v0x14911dad0_22 .array/port v0x14911dad0, 22;
v0x14911dad0_23 .array/port v0x14911dad0, 23;
v0x14911dad0_24 .array/port v0x14911dad0, 24;
v0x14911dad0_25 .array/port v0x14911dad0, 25;
E_0x14910ac40/6 .event anyedge, v0x14911dad0_22, v0x14911dad0_23, v0x14911dad0_24, v0x14911dad0_25;
v0x14911dad0_26 .array/port v0x14911dad0, 26;
v0x14911dad0_27 .array/port v0x14911dad0, 27;
v0x14911dad0_28 .array/port v0x14911dad0, 28;
v0x14911dad0_29 .array/port v0x14911dad0, 29;
E_0x14910ac40/7 .event anyedge, v0x14911dad0_26, v0x14911dad0_27, v0x14911dad0_28, v0x14911dad0_29;
v0x14911dad0_30 .array/port v0x14911dad0, 30;
v0x14911dad0_31 .array/port v0x14911dad0, 31;
E_0x14910ac40/8 .event anyedge, v0x14911dad0_30, v0x14911dad0_31, v0x14911d940_0;
E_0x14910ac40 .event/or E_0x14910ac40/0, E_0x14910ac40/1, E_0x14910ac40/2, E_0x14910ac40/3, E_0x14910ac40/4, E_0x14910ac40/5, E_0x14910ac40/6, E_0x14910ac40/7, E_0x14910ac40/8;
    .scope S_0x149109f40;
T_0 ;
    %vpi_call 3 16 "$readmemb", "registers.mem", v0x14911dad0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x149109f40;
T_1 ;
    %wait E_0x14910ac40;
    %load/vec4 v0x149106c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14911d740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14911d7e0_0, 0, 32;
    %load/vec4 v0x14911d890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14911dad0, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14911d740_0, 4, 8;
    %load/vec4 v0x14911d940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14911dad0, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14911d7e0_0, 4, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14911d890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14911dad0, 4;
    %store/vec4 v0x14911d740_0, 0, 32;
    %load/vec4 v0x14911d940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x14911dad0, 4;
    %store/vec4 v0x14911d7e0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x149109f40;
T_2 ;
    %wait E_0x14910ab10;
    %load/vec4 v0x14911da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x149106c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14911de70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14911df20_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x14911dad0, 4, 5;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14911de70_0;
    %load/vec4 v0x14911df20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x14911dad0, 4, 0;
T_2.3 ;
    %vpi_call 3 50 "$writememb", "registers.mem", v0x14911dad0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x149109dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14911e170_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x14911e170_0;
    %inv;
    %store/vec4 v0x14911e170_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x149109dd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14911e0b0_0, 0, 1;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x14911e570_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14911e340_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x14911e410_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14911e620_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14911e4c0_0, 0, 1;
    %vpi_call 2 41 "$monitor", "Time=%0t: byteOperations=%b, read_data1=%b, read_data2=%b", $time, v0x14911e0b0_0, v0x14911e200_0, v0x14911e290_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14911e0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14911e4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14911e0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14911e4c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14911e4c0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x14911e620_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x14911e570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14911e0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14911e4c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_block_tb.v";
    "Register_block.v";
