<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="contdiv.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="cod.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="main.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="main_cont.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_cont_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="maincontdiv.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="maincontdiv.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="maincontdiv.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="maincontdiv.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="maincontdiv.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="maincontdiv.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="maincontdiv.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="maincontdiv.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="maincontdiv.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="maincontdiv.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="maincontdiv.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="maincontdiv.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="maincontdiv.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="maincontdiv.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="maincontdiv.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="maincontdiv.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="maincontdiv.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="maincontdiv.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="maincontdiv.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="maincontdiv.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="maincontdiv.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="maincontdiv.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="maincontdiv.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="maincontdiv.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="maincontdiv_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="maincontdiv_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="maincontdiv_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="maincontdiv_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="maincontdiv_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="maincontdiv_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="maincontdiv_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="maincontdiv_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="maincontdiv_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="maincontdiv_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="maincontdiv_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="maincontdiv_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="maincontdiv_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="maincontdiv_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="maincontdiv_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="maincontdiv_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_con_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_con_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_con_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_con_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1539011591" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1539011591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539286512" xil_pn:in_ck="-3038730688289858621" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1539286512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../contador/main_cont.vhd"/>
      <outfile xil_pn:name="../div_tarea/main.vhd"/>
      <outfile xil_pn:name="../practica1/cod.vhd"/>
      <outfile xil_pn:name="maincontdiv.vhd"/>
      <outfile xil_pn:name="tb_con.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539574349" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5290067201050835147" xil_pn:start_ts="1539574349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539574349" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8919470317445626765" xil_pn:start_ts="1539574349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539011591" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6578588499146331737" xil_pn:start_ts="1539011591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539286512" xil_pn:in_ck="-3038730688289858621" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1539286512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../contador/main_cont.vhd"/>
      <outfile xil_pn:name="../div_tarea/main.vhd"/>
      <outfile xil_pn:name="../practica1/cod.vhd"/>
      <outfile xil_pn:name="maincontdiv.vhd"/>
      <outfile xil_pn:name="tb_con.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1539574358" xil_pn:in_ck="-3038730688289858621" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1041744215073404392" xil_pn:start_ts="1539574349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_con_beh.prj"/>
      <outfile xil_pn:name="tb_con_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1539574359" xil_pn:in_ck="9133124435232717643" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3865398598647273861" xil_pn:start_ts="1539574358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_con_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1539010426" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1539010426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010426" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7415984136376107489" xil_pn:start_ts="1539010426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010427" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6578588499146331737" xil_pn:start_ts="1539010426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010427" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1539010427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010427" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2612087503759688097" xil_pn:start_ts="1539010427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010427" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1539010427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539010427" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6423885072799546353" xil_pn:start_ts="1539010427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539622296" xil_pn:in_ck="-6058895859748427682" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1620659862620905828" xil_pn:start_ts="1539622276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.lso"/>
      <outfile xil_pn:name="maincontdiv.ngc"/>
      <outfile xil_pn:name="maincontdiv.ngr"/>
      <outfile xil_pn:name="maincontdiv.prj"/>
      <outfile xil_pn:name="maincontdiv.stx"/>
      <outfile xil_pn:name="maincontdiv.syr"/>
      <outfile xil_pn:name="maincontdiv.xst"/>
      <outfile xil_pn:name="maincontdiv_vhdl.prj"/>
      <outfile xil_pn:name="maincontdiv_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1539622296" xil_pn:in_ck="162505475619204" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3238163634132480436" xil_pn:start_ts="1539622296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1539622310" xil_pn:in_ck="823353395877615686" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2360334952050597292" xil_pn:start_ts="1539622296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.bld"/>
      <outfile xil_pn:name="maincontdiv.ngd"/>
      <outfile xil_pn:name="maincontdiv_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539622317" xil_pn:in_ck="823399807362017639" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1539622310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.pcf"/>
      <outfile xil_pn:name="maincontdiv_map.map"/>
      <outfile xil_pn:name="maincontdiv_map.mrp"/>
      <outfile xil_pn:name="maincontdiv_map.ncd"/>
      <outfile xil_pn:name="maincontdiv_map.ngm"/>
      <outfile xil_pn:name="maincontdiv_map.xrpt"/>
      <outfile xil_pn:name="maincontdiv_summary.xml"/>
      <outfile xil_pn:name="maincontdiv_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539622348" xil_pn:in_ck="1115622240406289952" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1539622317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.ncd"/>
      <outfile xil_pn:name="maincontdiv.pad"/>
      <outfile xil_pn:name="maincontdiv.par"/>
      <outfile xil_pn:name="maincontdiv.ptwx"/>
      <outfile xil_pn:name="maincontdiv.unroutes"/>
      <outfile xil_pn:name="maincontdiv.xpi"/>
      <outfile xil_pn:name="maincontdiv_pad.csv"/>
      <outfile xil_pn:name="maincontdiv_pad.txt"/>
      <outfile xil_pn:name="maincontdiv_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1539622361" xil_pn:in_ck="-4568000802032423937" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1539622348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.bgn"/>
      <outfile xil_pn:name="maincontdiv.bit"/>
      <outfile xil_pn:name="maincontdiv.drc"/>
      <outfile xil_pn:name="maincontdiv.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1539621947" xil_pn:in_ck="-4568000802032436791" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1539621946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1539622348" xil_pn:in_ck="817273491420959843" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1539622342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="maincontdiv.twr"/>
      <outfile xil_pn:name="maincontdiv.twx"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
