$date
	Sat Oct 22 21:30:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#534801
b1111 !
1"
#534802
b1111 &
b1111 %
1$
#534803
0"
#534806
b101110 &
b101110 %
#534810
b10111 &
b10111 %
#534814
b1000110 &
b1000110 %
#534818
b100011 &
b100011 %
#534822
b1101010 &
b1101010 %
#534826
b110101 &
b110101 %
#534830
b10100000 &
b10100000 %
#534834
b1010000 &
b1010000 %
#534838
b101000 &
b101000 %
#534842
b10100 &
b10100 %
#534846
b1010 &
b1010 %
#534850
b101 &
b101 %
#534854
b10000 &
b10000 %
#534858
b1000 &
b1000 %
#534862
b100 &
b100 %
#534866
b10 &
b10 %
#534870
b1 &
1#
b1 %
#534874
b0 &
b0 %
0#
0$
#1608442
b10101 &
b10101 %
1$
b10101 !
1"
#1608443
0"
#1608446
b1000000 &
b1000000 %
#1608450
b100000 &
b100000 %
#1608454
b10000 &
b10000 %
#1608458
b1000 &
b1000 %
#1608462
b100 &
b100 %
#1608466
b10 &
b10 %
#1608470
b1 &
1#
b1 %
#1608474
b0 &
b0 %
0#
0$
#2535812
b1000 !
1"
#2535814
b1000 &
b1000 %
1$
#2535815
0"
#2535818
b100 &
b100 %
#2535822
b10 &
b10 %
#2535826
b1 &
b1 %
1#
#2535830
b0 &
0#
b0 %
0$
#4500012
