# system info sonic_blocksync_sim_tb on 2011.12.11.13:00:44
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1323626441
#
#
# Files generated for sonic_blocksync_sim_tb on 2011.12.11.13:00:44
files:
filepath,kind,attributes,module,is_top
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/sonic_blocksync_sim_tb.v,VERILOG,,sonic_blocksync_sim_tb,true
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/sonic_blocksync_sim_tb_sonic_blocksync_sim_inst.v,VERILOG,,sonic_blocksync_sim_tb_sonic_blocksync_sim_inst,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/sonic_blocksync_testbench.sv,SYSTEM_VERILOG,,sonic_blocksync_testbench,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_st_source_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_source_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
sonic_blocksync_sim/testbench/sonic_blocksync_sim_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst,sonic_blocksync_sim_tb_sonic_blocksync_sim_inst
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.sonic_blocksync_sim_top_0,sonic_blocksync_testbench
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.xcvr_dataout_0,altera_avalon_st_source_bfm
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.xcvr_dataout_1,altera_avalon_st_source_bfm
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.xcvr_datain_0,altera_avalon_st_sink_bfm
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.xcvr_datain_1,altera_avalon_st_sink_bfm
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst.rst_controller,altera_reset_controller
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst_clk_bfm,altera_avalon_clock_source
sonic_blocksync_sim_tb.sonic_blocksync_sim_inst_reset_bfm,altera_avalon_reset_source
