Analysis & Synthesis report for Lc3b
Tue Aug 14 17:08:00 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated
 16. Parameter Settings for User Entity Instance: sext:sext11
 17. Parameter Settings for User Entity Instance: sext:sext9
 18. Parameter Settings for User Entity Instance: sext:sext6
 19. Parameter Settings for User Entity Instance: sext:sext5
 20. Parameter Settings for Inferred Entity Instance: control:control0|altsyncram:WideOr0_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "control:control0"
 23. Port Connectivity Checks: "lshf1:zext_lshf1"
 24. Port Connectivity Checks: "mux4:addr2mux"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 14 17:08:00 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Lc3b                                            ;
; Top-level Entity Name              ; LC_3b                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 774                                             ;
;     Total combinational functions  ; 646                                             ;
;     Dedicated logic registers      ; 183                                             ;
; Total registers                    ; 183                                             ;
; Total pins                         ; 103                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 896                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; LC_3b              ; Lc3b               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------+---------+
; lshf1.v                          ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/lshf1.v                    ;         ;
; memory.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/memory.v                   ;         ;
; control.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/control.v                  ;         ;
; ../LC_3b.v                       ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/LC_3b.v                    ;         ;
; zext.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/zext.v                     ;         ;
; sext.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/sext.v                     ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/regfile.v                  ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/alu.v                      ;         ;
; shift.v                          ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/shift.v                    ;         ;
; gate.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/gate.v                     ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/mux2.v                     ;         ;
; mux3.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/mux3.v                     ;         ;
; pcinc.v                          ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/pcinc.v                    ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/mux4.v                     ;         ;
; pc.v                             ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/pc.v                       ;         ;
; adder.v                          ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/adder.v                    ;         ;
; ir.v                             ; yes             ; User Verilog HDL File                       ; C:/Users/namel/Documents/GitHub/Lc3b/ir.v                       ;         ;
; mem.hex                          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/namel/Documents/GitHub/Lc3b/mem.hex                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                                ; d:/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_otu.tdf            ; yes             ; Auto-Generated Megafunction                 ; C:/Users/namel/Documents/GitHub/Lc3b/db/altsyncram_otu.tdf      ;         ;
+----------------------------------+-----------------+---------------------------------------------+-----------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 774            ;
;                                             ;                ;
; Total combinational functions               ; 646            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 453            ;
;     -- 3 input functions                    ; 132            ;
;     -- <=2 input functions                  ; 61             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 602            ;
;     -- arithmetic mode                      ; 44             ;
;                                             ;                ;
; Total registers                             ; 183            ;
;     -- Dedicated logic registers            ; 183            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 103            ;
; Total memory bits                           ; 896            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 197            ;
; Total fan-out                               ; 3168           ;
; Average fan-out                             ; 2.80           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |LC_3b                                   ; 646 (0)           ; 183 (0)      ; 896         ; 0            ; 0       ; 0         ; 103  ; 0            ; |LC_3b                                                                         ; work         ;
;    |adder:adder0|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|adder:adder0                                                            ; work         ;
;    |alu:alu0|                            ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|alu:alu0                                                                ; work         ;
;    |control:control0|                    ; 58 (58)           ; 18 (18)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|control:control0                                                        ; work         ;
;       |altsyncram:WideOr0_rtl_0|         ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|control:control0|altsyncram:WideOr0_rtl_0                               ; work         ;
;          |altsyncram_otu:auto_generated| ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated ; work         ;
;    |gate:gateALU0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|gate:gateALU0                                                           ; work         ;
;    |gate:gateMDR0|                       ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|gate:gateMDR0                                                           ; work         ;
;    |gate:gatePC0|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|gate:gatePC0                                                            ; work         ;
;    |gate:gateSHF0|                       ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|gate:gateSHF0                                                           ; work         ;
;    |ir:ir0|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|ir:ir0                                                                  ; work         ;
;    |lshf1:addr2_lshf1|                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|lshf1:addr2_lshf1                                                       ; work         ;
;    |memory:memory0|                      ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|memory:memory0                                                          ; work         ;
;    |mux2:addr1mux|                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|mux2:addr1mux                                                           ; work         ;
;    |mux2:sr2mux|                         ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|mux2:sr2mux                                                             ; work         ;
;    |mux3:pcmux|                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|mux3:pcmux                                                              ; work         ;
;    |mux4:addr2mux|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|mux4:addr2mux                                                           ; work         ;
;    |pc:pc0|                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|pc:pc0                                                                  ; work         ;
;    |pcinc:pcinc2|                        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|pcinc:pcinc2                                                            ; work         ;
;    |regfile:regfile0|                    ; 152 (152)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|regfile:regfile0                                                        ; work         ;
;    |shift:shf|                           ; 132 (132)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LC_3b|shift:shf                                                               ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+
; control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024 ; Lc3b.LC_3b0.rtl.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+---------------------------------------+-----------------------------------------+
; Register name                         ; Reason for Removal                      ;
+---------------------------------------+-----------------------------------------+
; control:control0|p                    ; Stuck at GND due to stuck port data_in  ;
; control:control0|z                    ; Stuck at GND due to stuck port data_in  ;
; control:control0|n                    ; Stuck at GND due to stuck port data_in  ;
; control:control0|ben                  ; Stuck at GND due to stuck port data_in  ;
; memory:memory0|saving                 ; Stuck at VCC due to stuck port data_in  ;
; control:control0|marmux               ; Merged with control:control0|gatemarmux ;
; memory:memory0|loading                ; Stuck at VCC due to stuck port data_in  ;
; control:control0|rw                   ; Lost fanout                             ;
; Total Number of Removed Registers = 8 ;                                         ;
+---------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+-----------------------+---------------------------+----------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------+---------------------------+----------------------------------------+
; control:control0|p    ; Stuck at GND              ; control:control0|ben                   ;
;                       ; due to stuck port data_in ;                                        ;
; memory:memory0|saving ; Stuck at VCC              ; control:control0|rw                    ;
;                       ; due to stuck port data_in ;                                        ;
+-----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 183   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 160   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; control:control0|state[1]              ; 30      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+--------------------------------+--------------------------------+------+
; Register Name                  ; Megafunction                   ; Type ;
+--------------------------------+--------------------------------+------+
; control:control0|gatemdr       ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|gatealu       ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|gatemarmux    ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|state[4,5]    ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|gatepc        ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|ldreg         ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|ldpc          ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|ldmdr         ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|ldmar         ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|aluk[0,1]     ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|addr2mux[0,1] ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|addr1mux      ; control:control0|WideOr0_rtl_0 ; ROM  ;
; control:control0|pcmux[0]      ; control:control0|WideOr0_rtl_0 ; ROM  ;
+--------------------------------+--------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LC_3b|memory:memory0|counter[0] ;
; 64:1               ; 2 bits    ; 84 LEs        ; 44 LEs               ; 40 LEs                 ; Yes        ; |LC_3b|control:control0|state[3] ;
; 64:1               ; 2 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |LC_3b|control:control0|dr[1]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LC_3b|pc:pc0|out[3]             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |LC_3b|alu:alu0|Mux14            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LC_3b|mux4:addr2mux|Mux6        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LC_3b|shift:shf|out[9]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LC_3b|shift:shf|out[6]          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |LC_3b|shift:shf|out[13]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LC_3b|shift:shf|out[3]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sext:sext11 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 11    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: sext:sext9 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: sext:sext6 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 6     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: sext:sext5 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 5     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control0|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Untyped                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; Lc3b.LC_3b0.rtl.mif  ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_otu       ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; control:control0|altsyncram:WideOr0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                       ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 64                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:control0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ldcc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lshf1:zext_lshf1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux4:addr2mux" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; in3  ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 14 17:07:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lc3b -c Lc3b
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lshf1.v
    Info (12023): Found entity 1: lshf1
Info (12021): Found 2 design units, including 2 entities, in source file memory.v
    Info (12023): Found entity 1: memory
    Info (12023): Found entity 2: memory_test
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file lc_3b.v
    Info (12023): Found entity 1: LC_3b
Info (12021): Found 2 design units, including 2 entities, in source file zext.v
    Info (12023): Found entity 1: zext
    Info (12023): Found entity 2: zext_test
Info (12021): Found 2 design units, including 2 entities, in source file sext.v
    Info (12023): Found entity 1: sext
    Info (12023): Found entity 2: sext_test
Info (12021): Found 2 design units, including 2 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: regfile_test
Info (12021): Found 2 design units, including 2 entities, in source file alu.v
    Info (12023): Found entity 1: alu
    Info (12023): Found entity 2: alu_test
Info (12021): Found 2 design units, including 2 entities, in source file shift.v
    Info (12023): Found entity 1: shift
    Info (12023): Found entity 2: shift_test
Info (12021): Found 2 design units, including 2 entities, in source file gate.v
    Info (12023): Found entity 1: gate
    Info (12023): Found entity 2: gate_test
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file pcinc.v
    Info (12023): Found entity 1: pcinc
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb
Info (12127): Elaborating entity "LC_3b" for the top level hierarchy
Warning (10034): Output port "LED" at LC_3b.v(12) has no driver
Info (12128): Elaborating entity "gate" for hierarchy "gate:gateMARMUX0"
Info (12128): Elaborating entity "pcinc" for hierarchy "pcinc:pcinc2"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:marmux"
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:pcmux"
Warning (10230): Verilog HDL assignment warning at mux3.v(27): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:addr2mux"
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc0"
Info (12128): Elaborating entity "adder" for hierarchy "adder:adder0"
Info (12128): Elaborating entity "lshf1" for hierarchy "lshf1:addr2_lshf1"
Info (12128): Elaborating entity "ir" for hierarchy "ir:ir0"
Info (12128): Elaborating entity "sext" for hierarchy "sext:sext11"
Info (12128): Elaborating entity "sext" for hierarchy "sext:sext9"
Info (12128): Elaborating entity "sext" for hierarchy "sext:sext6"
Info (12128): Elaborating entity "sext" for hierarchy "sext:sext5"
Info (12128): Elaborating entity "zext" for hierarchy "zext:zext0"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile0"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu0"
Info (12128): Elaborating entity "shift" for hierarchy "shift:shf"
Info (12128): Elaborating entity "control" for hierarchy "control:control0"
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory0"
Warning (10850): Verilog HDL warning at memory.v(45): number of words (105) in memory file does not match the number of elements in the address range [0:65535]
Warning (10855): Verilog HDL warning at memory.v(44): initial value for variable memory should be constant
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "regfile:regfile0|reg_memory" is uninferred due to inappropriate RAM size
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/namel/Documents/GitHub/Lc3b/db/Lc3b.ram0_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "control:control0|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Lc3b.LC_3b0.rtl.mif
Info (12130): Elaborated megafunction instantiation "control:control0|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "control:control0|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Lc3b.LC_3b0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otu.tdf
    Info (12023): Found entity 1: altsyncram_otu
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "control:control0|altsyncram:WideOr0_rtl_0|altsyncram_otu:auto_generated|ram_block1a9"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "GPIO0[16]" has no driver
    Warning (13040): Bidir "GPIO0[17]" has no driver
    Warning (13040): Bidir "GPIO0[18]" has no driver
    Warning (13040): Bidir "GPIO0[19]" has no driver
    Warning (13040): Bidir "GPIO0[20]" has no driver
    Warning (13040): Bidir "GPIO0[21]" has no driver
    Warning (13040): Bidir "GPIO0[22]" has no driver
    Warning (13040): Bidir "GPIO0[23]" has no driver
    Warning (13040): Bidir "GPIO0[24]" has no driver
    Warning (13040): Bidir "GPIO0[25]" has no driver
    Warning (13040): Bidir "GPIO0[26]" has no driver
    Warning (13040): Bidir "GPIO0[27]" has no driver
    Warning (13040): Bidir "GPIO0[28]" has no driver
    Warning (13040): Bidir "GPIO0[29]" has no driver
    Warning (13040): Bidir "GPIO0[30]" has no driver
    Warning (13040): Bidir "GPIO0[31]" has no driver
    Warning (13040): Bidir "GPIO0[32]" has no driver
    Warning (13040): Bidir "GPIO0[33]" has no driver
    Warning (13040): Bidir "GPIO1[0]" has no driver
    Warning (13040): Bidir "GPIO1[1]" has no driver
    Warning (13040): Bidir "GPIO1[2]" has no driver
    Warning (13040): Bidir "GPIO1[3]" has no driver
    Warning (13040): Bidir "GPIO1[4]" has no driver
    Warning (13040): Bidir "GPIO1[5]" has no driver
    Warning (13040): Bidir "GPIO1[6]" has no driver
    Warning (13040): Bidir "GPIO1[7]" has no driver
    Warning (13040): Bidir "GPIO1[8]" has no driver
    Warning (13040): Bidir "GPIO1[9]" has no driver
    Warning (13040): Bidir "GPIO1[10]" has no driver
    Warning (13040): Bidir "GPIO1[11]" has no driver
    Warning (13040): Bidir "GPIO1[12]" has no driver
    Warning (13040): Bidir "GPIO1[13]" has no driver
    Warning (13040): Bidir "GPIO1[14]" has no driver
    Warning (13040): Bidir "GPIO1[15]" has no driver
    Warning (13040): Bidir "GPIO1[16]" has no driver
    Warning (13040): Bidir "GPIO1[17]" has no driver
    Warning (13040): Bidir "GPIO1[18]" has no driver
    Warning (13040): Bidir "GPIO1[19]" has no driver
    Warning (13040): Bidir "GPIO1[20]" has no driver
    Warning (13040): Bidir "GPIO1[21]" has no driver
    Warning (13040): Bidir "GPIO1[22]" has no driver
    Warning (13040): Bidir "GPIO1[23]" has no driver
    Warning (13040): Bidir "GPIO1[24]" has no driver
    Warning (13040): Bidir "GPIO1[25]" has no driver
    Warning (13040): Bidir "GPIO1[26]" has no driver
    Warning (13040): Bidir "GPIO1[27]" has no driver
    Warning (13040): Bidir "GPIO1[28]" has no driver
    Warning (13040): Bidir "GPIO1[29]" has no driver
    Warning (13040): Bidir "GPIO1[30]" has no driver
    Warning (13040): Bidir "GPIO1[31]" has no driver
    Warning (13040): Bidir "GPIO1[32]" has no driver
    Warning (13040): Bidir "GPIO1[33]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[0]" to the node "ir:ir0|out[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[1]" to the node "ir:ir0|out[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[2]" to the node "ir:ir0|out[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[3]" to the node "ir:ir0|out[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[4]" to the node "ir:ir0|out[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[5]" to the node "ir:ir0|out[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[6]" to the node "ir:ir0|out[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[7]" to the node "ir:ir0|out[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[8]" to the node "ir:ir0|out[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[9]" to the node "ir:ir0|out[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[10]" to the node "ir:ir0|out[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[11]" to the node "ir:ir0|out[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[12]" to the node "ir:ir0|out[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[13]" to the node "ir:ir0|out[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[14]" to the node "ir:ir0|out[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "gate:gateMDR0|out[15]" to the node "ir:ir0|out[15]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_IN[1]"
Info (21057): Implemented 907 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 81 bidirectional pins
    Info (21061): Implemented 790 logic cells
    Info (21064): Implemented 14 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 7365 megabytes
    Info: Processing ended: Tue Aug 14 17:08:00 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:26


