|ov5640_sdram_hdmi_tft
clk => clk.IN5
rst_n => rst_n.IN8
btn1 => btn1.IN1
btn2 => btn2.IN1
sdram_clk << pll:pll_inst.c1
sdram_cke << sdram_control_top:sdram_control_top.Cke
sdram_cs_n << sdram_control_top:sdram_control_top.Cs_n
sdram_we_n << sdram_control_top:sdram_control_top.We_n
sdram_cas_n << sdram_control_top:sdram_control_top.Cas_n
sdram_ras_n << sdram_control_top:sdram_control_top.Ras_n
sdram_dqm[0] << sdram_control_top:sdram_control_top.Dqm
sdram_dqm[1] << sdram_control_top:sdram_control_top.Dqm
sdram_ba[0] << sdram_control_top:sdram_control_top.Ba
sdram_ba[1] << sdram_control_top:sdram_control_top.Ba
sdram_addr[0] << sdram_control_top:sdram_control_top.Sa
sdram_addr[1] << sdram_control_top:sdram_control_top.Sa
sdram_addr[2] << sdram_control_top:sdram_control_top.Sa
sdram_addr[3] << sdram_control_top:sdram_control_top.Sa
sdram_addr[4] << sdram_control_top:sdram_control_top.Sa
sdram_addr[5] << sdram_control_top:sdram_control_top.Sa
sdram_addr[6] << sdram_control_top:sdram_control_top.Sa
sdram_addr[7] << sdram_control_top:sdram_control_top.Sa
sdram_addr[8] << sdram_control_top:sdram_control_top.Sa
sdram_addr[9] << sdram_control_top:sdram_control_top.Sa
sdram_addr[10] << sdram_control_top:sdram_control_top.Sa
sdram_addr[11] << sdram_control_top:sdram_control_top.Sa
sdram_addr[12] << sdram_control_top:sdram_control_top.Sa
sdram_dq[0] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[1] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[2] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[3] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[4] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[5] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[6] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[7] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[8] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[9] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[10] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[11] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[12] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[13] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[14] <> sdram_control_top:sdram_control_top.Dq
sdram_dq[15] <> sdram_control_top:sdram_control_top.Dq
camera_sclk << camera_init:camera_init.i2c_sclk
camera_sdat <> camera_init:camera_init.i2c_sdat
camera_vsync => camera_vsync.IN1
camera_href => camera_href.IN1
camera_pclk => camera_pclk.IN2
camera_xclk << pll:pll_inst.c3
camera_data[0] => camera_data[0].IN1
camera_data[1] => camera_data[1].IN1
camera_data[2] => camera_data[2].IN1
camera_data[3] => camera_data[3].IN1
camera_data[4] => camera_data[4].IN1
camera_data[5] => camera_data[5].IN1
camera_data[6] => camera_data[6].IN1
camera_data[7] => camera_data[7].IN1
camera_rst_n << camera_init:camera_init.camera_rst_n
camera_pwdn << camera_init:camera_init.camera_pwdn
tft_rgb[0] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[1] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[2] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[3] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[4] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[5] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[6] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[7] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[8] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[9] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[10] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[11] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[12] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[13] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[14] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_rgb[15] << bin_data.DB_MAX_OUTPUT_PORT_TYPE
tft_hs << video_hs_r.DB_MAX_OUTPUT_PORT_TYPE
tft_vs << video_vs_r.DB_MAX_OUTPUT_PORT_TYPE
tft_clk << disp_driver:disp_driver.Disp_PCLK
tft_de << video_de_r.DB_MAX_OUTPUT_PORT_TYPE
tft_pwm << rst_n.DB_MAX_OUTPUT_PORT_TYPE
tmds_clk_p << dvi_encoder:u_dvi_encoder.tmds_clk_p
tmds_clk_n << dvi_encoder:u_dvi_encoder.tmds_clk_n
tmds_data_p[0] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_p[1] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_p[2] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_n[0] << dvi_encoder:u_dvi_encoder.tmds_data_n
tmds_data_n[1] << dvi_encoder:u_dvi_encoder.tmds_data_n
tmds_data_n[2] << dvi_encoder:u_dvi_encoder.tmds_data_n
DS << yt3817_displayer:Displayer.DS
SH_CP << yt3817_displayer:Displayer.SH_CP
ST_CP << yt3817_displayer:Displayer.ST_CP
beep << yt3817_beeper:Beeper.beep


|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl
clk => clk.IN3
arstn => arstn.IN2
btn1 => btn1.IN1
btn2 => btn2.IN1
state1 <= yt3817_key2switch:btn1_SWITCH.on_off
state2[0] <= yt3817_key2switch:btn2_SWITCH.on_off
state2[1] <= yt3817_key2switch:btn2_SWITCH.on_off


|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key_vibration:key_vibration
keys_in[0] => keys_0[0].DATAIN
keys_in[1] => keys_0[1].DATAIN
keys_out[0] <= keys_out.DB_MAX_OUTPUT_PORT_TYPE
keys_out[1] <= keys_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn1_SWITCH
clk => state[0].CLK
clk => last_btn_std.CLK
arstn => state[0].ACLR
arstn => last_btn_std.ACLR
btn_std => last_btn_std.DATAIN
btn_std => always1.IN1
on_off[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_btnsctl:btnsctl|yt3817_key2switch:btn2_SWITCH
clk => state[0].CLK
clk => state[1].CLK
clk => last_btn_std.CLK
arstn => state[0].ACLR
arstn => state[1].ACLR
arstn => last_btn_std.ACLR
btn_std => last_btn_std.DATAIN
btn_std => always1.IN1
on_off[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
on_off[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|pll:pll_inst
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|ov5640_sdram_hdmi_tft|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_sdram_hdmi_tft|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst|altpll:altpll_component
inclk[0] => pll_hdmi_altpll:auto_generated.inclk[0]
inclk[1] => pll_hdmi_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_sdram_hdmi_tft|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ov5640_sdram_hdmi_tft|camera_init:camera_init
Clk => Clk.IN2
Rst_n => Rst_n.IN1
Init_Done <= Init_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
camera_rst_n <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
camera_pwdn <= <GND>
i2c_sclk <= i2c_control:i2c_control.i2c_sclk
i2c_sdat <> i2c_control:i2c_control.i2c_sdat


|ov5640_sdram_hdmi_tft|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
wrreg_req => state.OUTPUTSELECT
wrreg_req => state.OUTPUTSELECT
wrreg_req => Selector39.IN4
rdreg_req => state.DATAA
rdreg_req => state.DATAA
addr[0] => reg_addr[8].DATAA
addr[0] => reg_addr[0].DATAB
addr[1] => reg_addr[9].DATAA
addr[1] => reg_addr[1].DATAB
addr[2] => reg_addr[10].DATAA
addr[2] => reg_addr[2].DATAB
addr[3] => reg_addr[11].DATAA
addr[3] => reg_addr[3].DATAB
addr[4] => reg_addr[12].DATAA
addr[4] => reg_addr[4].DATAB
addr[5] => reg_addr[13].DATAA
addr[5] => reg_addr[5].DATAB
addr[6] => reg_addr[14].DATAA
addr[6] => reg_addr[6].DATAB
addr[7] => reg_addr[15].DATAA
addr[7] => reg_addr[7].DATAB
addr[8] => reg_addr[8].DATAB
addr[8] => reg_addr[0].DATAA
addr[9] => reg_addr[9].DATAB
addr[9] => reg_addr[1].DATAA
addr[10] => reg_addr[10].DATAB
addr[10] => reg_addr[2].DATAA
addr[11] => reg_addr[11].DATAB
addr[11] => reg_addr[3].DATAA
addr[12] => reg_addr[12].DATAB
addr[12] => reg_addr[4].DATAA
addr[13] => reg_addr[13].DATAB
addr[13] => reg_addr[5].DATAA
addr[14] => reg_addr[14].DATAB
addr[14] => reg_addr[6].DATAA
addr[15] => reg_addr[15].DATAB
addr[15] => reg_addr[7].DATAA
addr_mode => reg_addr[15].OUTPUTSELECT
addr_mode => reg_addr[14].OUTPUTSELECT
addr_mode => reg_addr[13].OUTPUTSELECT
addr_mode => reg_addr[12].OUTPUTSELECT
addr_mode => reg_addr[11].OUTPUTSELECT
addr_mode => reg_addr[10].OUTPUTSELECT
addr_mode => reg_addr[9].OUTPUTSELECT
addr_mode => reg_addr[8].OUTPUTSELECT
addr_mode => reg_addr[7].OUTPUTSELECT
addr_mode => reg_addr[6].OUTPUTSELECT
addr_mode => reg_addr[5].OUTPUTSELECT
addr_mode => reg_addr[4].OUTPUTSELECT
addr_mode => reg_addr[3].OUTPUTSELECT
addr_mode => reg_addr[2].OUTPUTSELECT
addr_mode => reg_addr[1].OUTPUTSELECT
addr_mode => reg_addr[0].OUTPUTSELECT
addr_mode => Selector13.IN3
addr_mode => Selector11.IN4
addr_mode => Selector27.IN6
wrdata[0] => Selector9.IN5
wrdata[1] => Selector8.IN5
wrdata[2] => Selector7.IN5
wrdata[3] => Selector6.IN5
wrdata[4] => Selector5.IN5
wrdata[5] => Selector4.IN5
wrdata[6] => Selector3.IN5
wrdata[7] => Selector2.IN5
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
device_id[0] => Selector9.IN6
device_id[0] => Selector24.IN6
device_id[1] => Selector8.IN6
device_id[1] => Selector23.IN4
device_id[2] => Selector7.IN6
device_id[2] => Selector22.IN4
device_id[3] => Selector6.IN6
device_id[3] => Selector21.IN4
device_id[4] => Selector5.IN6
device_id[4] => Selector20.IN4
device_id[5] => Selector4.IN6
device_id[5] => Selector19.IN4
device_id[6] => Selector3.IN6
device_id[6] => Selector18.IN4
device_id[7] => Selector2.IN6
device_id[7] => Selector17.IN4
RW_Done <= RW_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_bit_shift:i2c_bit_shift.i2c_sclk
i2c_sdat <> i2c_bit_shift:i2c_bit_shift.i2c_sdat


|ov5640_sdram_hdmi_tft|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
Clk => i2c_sclk~reg0.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => ack_o~reg0.CLK
Clk => Trans_Done~reg0.CLK
Clk => i2c_sdat_o.CLK
Clk => en_div_cnt.CLK
Clk => i2c_sdat_oe.CLK
Clk => Rx_DATA[0]~reg0.CLK
Clk => Rx_DATA[1]~reg0.CLK
Clk => Rx_DATA[2]~reg0.CLK
Clk => Rx_DATA[3]~reg0.CLK
Clk => Rx_DATA[4]~reg0.CLK
Clk => Rx_DATA[5]~reg0.CLK
Clk => Rx_DATA[6]~reg0.CLK
Clk => Rx_DATA[7]~reg0.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => div_cnt[16].CLK
Clk => div_cnt[17].CLK
Clk => div_cnt[18].CLK
Clk => div_cnt[19].CLK
Clk => state~8.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => ack_o~reg0.ACLR
Rst_n => Trans_Done~reg0.ACLR
Rst_n => i2c_sdat_o.PRESET
Rst_n => en_div_cnt.ACLR
Rst_n => i2c_sdat_oe.ACLR
Rst_n => Rx_DATA[0]~reg0.ACLR
Rst_n => Rx_DATA[1]~reg0.ACLR
Rst_n => Rx_DATA[2]~reg0.ACLR
Rst_n => Rx_DATA[3]~reg0.ACLR
Rst_n => Rx_DATA[4]~reg0.ACLR
Rst_n => Rx_DATA[5]~reg0.ACLR
Rst_n => Rx_DATA[6]~reg0.ACLR
Rst_n => Rx_DATA[7]~reg0.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => div_cnt[16].ACLR
Rst_n => div_cnt[17].ACLR
Rst_n => div_cnt[18].ACLR
Rst_n => div_cnt[19].ACLR
Rst_n => state~10.DATAIN
Rst_n => i2c_sclk~reg0.ENA
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.DATAA
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.DATAB
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.DATAA
Cmd[2] => state.DATAA
Cmd[3] => Trans_Done.OUTPUTSELECT
Cmd[3] => state.DATAB
Cmd[3] => state.DATAB
Cmd[4] => i2c_sdat_o.OUTPUTSELECT
Cmd[5] => i2c_sdat_o.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => en_div_cnt.DATAIN
Rx_DATA[0] <= Rx_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[1] <= Rx_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[2] <= Rx_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[3] <= Rx_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[4] <= Rx_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[5] <= Rx_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[6] <= Rx_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[7] <= Rx_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA[0] => Mux0.IN3
Tx_DATA[1] => Mux0.IN4
Tx_DATA[2] => Mux0.IN5
Tx_DATA[3] => Mux0.IN6
Tx_DATA[4] => Mux0.IN7
Tx_DATA[5] => Mux0.IN8
Tx_DATA[6] => Mux0.IN9
Tx_DATA[7] => Mux0.IN10
Trans_Done <= Trans_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sdat <> i2c_sdat


|ov5640_sdram_hdmi_tft|DVP_Capture:DVP_Capture
Rst_n => r_DataPixel[0].ACLR
Rst_n => r_DataPixel[1].ACLR
Rst_n => r_DataPixel[2].ACLR
Rst_n => r_DataPixel[3].ACLR
Rst_n => r_DataPixel[4].ACLR
Rst_n => r_DataPixel[5].ACLR
Rst_n => r_DataPixel[6].ACLR
Rst_n => r_DataPixel[7].ACLR
Rst_n => r_DataPixel[8].ACLR
Rst_n => r_DataPixel[9].ACLR
Rst_n => r_DataPixel[10].ACLR
Rst_n => r_DataPixel[11].ACLR
Rst_n => r_DataPixel[12].ACLR
Rst_n => r_DataPixel[13].ACLR
Rst_n => r_DataPixel[14].ACLR
Rst_n => r_DataPixel[15].ACLR
Rst_n => ImageState~reg0.PRESET
Rst_n => Hcount[0].ACLR
Rst_n => Hcount[1].ACLR
Rst_n => Hcount[2].ACLR
Rst_n => Hcount[3].ACLR
Rst_n => Hcount[4].ACLR
Rst_n => Hcount[5].ACLR
Rst_n => Hcount[6].ACLR
Rst_n => Hcount[7].ACLR
Rst_n => Hcount[8].ACLR
Rst_n => Hcount[9].ACLR
Rst_n => Hcount[10].ACLR
Rst_n => Hcount[11].ACLR
Rst_n => Hcount[12].ACLR
Rst_n => Vcount[0].ACLR
Rst_n => Vcount[1].ACLR
Rst_n => Vcount[2].ACLR
Rst_n => Vcount[3].ACLR
Rst_n => Vcount[4].ACLR
Rst_n => Vcount[5].ACLR
Rst_n => Vcount[6].ACLR
Rst_n => Vcount[7].ACLR
Rst_n => Vcount[8].ACLR
Rst_n => Vcount[9].ACLR
Rst_n => Vcount[10].ACLR
Rst_n => Vcount[11].ACLR
Rst_n => r_DataValid.ACLR
Rst_n => dump_frame.ACLR
Rst_n => FrameCnt[0].ACLR
Rst_n => FrameCnt[1].ACLR
Rst_n => FrameCnt[2].ACLR
Rst_n => FrameCnt[3].ACLR
PCLK => dump_frame.CLK
PCLK => FrameCnt[0].CLK
PCLK => FrameCnt[1].CLK
PCLK => FrameCnt[2].CLK
PCLK => FrameCnt[3].CLK
PCLK => Vcount[0].CLK
PCLK => Vcount[1].CLK
PCLK => Vcount[2].CLK
PCLK => Vcount[3].CLK
PCLK => Vcount[4].CLK
PCLK => Vcount[5].CLK
PCLK => Vcount[6].CLK
PCLK => Vcount[7].CLK
PCLK => Vcount[8].CLK
PCLK => Vcount[9].CLK
PCLK => Vcount[10].CLK
PCLK => Vcount[11].CLK
PCLK => r_DataValid.CLK
PCLK => r_DataPixel[0].CLK
PCLK => r_DataPixel[1].CLK
PCLK => r_DataPixel[2].CLK
PCLK => r_DataPixel[3].CLK
PCLK => r_DataPixel[4].CLK
PCLK => r_DataPixel[5].CLK
PCLK => r_DataPixel[6].CLK
PCLK => r_DataPixel[7].CLK
PCLK => r_DataPixel[8].CLK
PCLK => r_DataPixel[9].CLK
PCLK => r_DataPixel[10].CLK
PCLK => r_DataPixel[11].CLK
PCLK => r_DataPixel[12].CLK
PCLK => r_DataPixel[13].CLK
PCLK => r_DataPixel[14].CLK
PCLK => r_DataPixel[15].CLK
PCLK => Hcount[0].CLK
PCLK => Hcount[1].CLK
PCLK => Hcount[2].CLK
PCLK => Hcount[3].CLK
PCLK => Hcount[4].CLK
PCLK => Hcount[5].CLK
PCLK => Hcount[6].CLK
PCLK => Hcount[7].CLK
PCLK => Hcount[8].CLK
PCLK => Hcount[9].CLK
PCLK => Hcount[10].CLK
PCLK => Hcount[11].CLK
PCLK => Hcount[12].CLK
PCLK => r_Data[0].CLK
PCLK => r_Data[1].CLK
PCLK => r_Data[2].CLK
PCLK => r_Data[3].CLK
PCLK => r_Data[4].CLK
PCLK => r_Data[5].CLK
PCLK => r_Data[6].CLK
PCLK => r_Data[7].CLK
PCLK => r_Href.CLK
PCLK => r_Vsync.CLK
PCLK => ImageState~reg0.CLK
Vsync => r_Vsync.DATAIN
Vsync => Equal1.IN0
Href => r_Href.DATAIN
Href => Equal0.IN0
Data[0] => r_Data[0].DATAIN
Data[1] => r_Data[1].DATAIN
Data[2] => r_Data[2].DATAIN
Data[3] => r_Data[3].DATAIN
Data[4] => r_Data[4].DATAIN
Data[5] => r_Data[5].DATAIN
Data[6] => r_Data[6].DATAIN
Data[7] => r_Data[7].DATAIN
ImageState <= ImageState~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataValid <= DataValid.DB_MAX_OUTPUT_PORT_TYPE
DataPixel[0] <= r_DataPixel[0].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[1] <= r_DataPixel[1].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[2] <= r_DataPixel[2].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[3] <= r_DataPixel[3].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[4] <= r_DataPixel[4].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[5] <= r_DataPixel[5].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[6] <= r_DataPixel[6].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[7] <= r_DataPixel[7].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[8] <= r_DataPixel[8].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[9] <= r_DataPixel[9].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[10] <= r_DataPixel[10].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[11] <= r_DataPixel[11].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[12] <= r_DataPixel[12].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[13] <= r_DataPixel[13].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[14] <= r_DataPixel[14].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[15] <= r_DataPixel[15].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[0] <= Hcount[1].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[1] <= Hcount[2].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[2] <= Hcount[3].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[3] <= Hcount[4].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[4] <= Hcount[5].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[5] <= Hcount[6].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[6] <= Hcount[7].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[7] <= Hcount[8].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[8] <= Hcount[9].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[9] <= Hcount[10].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[10] <= Hcount[11].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[11] <= Hcount[12].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[0] <= Vcount[0].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[1] <= Vcount[1].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[2] <= Vcount[2].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[3] <= Vcount[3].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[4] <= Vcount[4].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[5] <= Vcount[5].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[6] <= Vcount[6].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[7] <= Vcount[7].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[8] <= Vcount[8].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[9] <= Vcount[9].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[10] <= Vcount[10].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[11] <= Vcount[11].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top
Clk => Clk.IN3
Rst_n => Rst_n.IN1
Wr_data[0] => Wr_data[0].IN1
Wr_data[1] => Wr_data[1].IN1
Wr_data[2] => Wr_data[2].IN1
Wr_data[3] => Wr_data[3].IN1
Wr_data[4] => Wr_data[4].IN1
Wr_data[5] => Wr_data[5].IN1
Wr_data[6] => Wr_data[6].IN1
Wr_data[7] => Wr_data[7].IN1
Wr_data[8] => Wr_data[8].IN1
Wr_data[9] => Wr_data[9].IN1
Wr_data[10] => Wr_data[10].IN1
Wr_data[11] => Wr_data[11].IN1
Wr_data[12] => Wr_data[12].IN1
Wr_data[13] => Wr_data[13].IN1
Wr_data[14] => Wr_data[14].IN1
Wr_data[15] => Wr_data[15].IN1
Wr_en => Wr_en.IN1
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr.DATAB
Wr_addr[0] => wr_sdram_addr[0].ADATA
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr.DATAB
Wr_addr[1] => wr_sdram_addr[1].ADATA
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr.DATAB
Wr_addr[2] => wr_sdram_addr[2].ADATA
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr.DATAB
Wr_addr[3] => wr_sdram_addr[3].ADATA
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr.DATAB
Wr_addr[4] => wr_sdram_addr[4].ADATA
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr.DATAB
Wr_addr[5] => wr_sdram_addr[5].ADATA
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr.DATAB
Wr_addr[6] => wr_sdram_addr[6].ADATA
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr.DATAB
Wr_addr[7] => wr_sdram_addr[7].ADATA
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr.DATAB
Wr_addr[8] => wr_sdram_addr[8].ADATA
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr.DATAB
Wr_addr[9] => wr_sdram_addr[9].ADATA
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr.DATAB
Wr_addr[10] => wr_sdram_addr[10].ADATA
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr.DATAB
Wr_addr[11] => wr_sdram_addr[11].ADATA
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr.DATAB
Wr_addr[12] => wr_sdram_addr[12].ADATA
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr.DATAB
Wr_addr[13] => wr_sdram_addr[13].ADATA
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr.DATAB
Wr_addr[14] => wr_sdram_addr[14].ADATA
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr.DATAB
Wr_addr[15] => wr_sdram_addr[15].ADATA
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr.DATAB
Wr_addr[16] => wr_sdram_addr[16].ADATA
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr.DATAB
Wr_addr[17] => wr_sdram_addr[17].ADATA
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr.DATAB
Wr_addr[18] => wr_sdram_addr[18].ADATA
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr.DATAB
Wr_addr[19] => wr_sdram_addr[19].ADATA
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr.DATAB
Wr_addr[20] => wr_sdram_addr[20].ADATA
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr.DATAB
Wr_addr[21] => wr_sdram_addr[21].ADATA
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr.DATAB
Wr_addr[22] => wr_sdram_addr[22].ADATA
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr.DATAB
Wr_addr[23] => wr_sdram_addr[23].ADATA
Wr_max_addr[0] => Equal0.IN39
Wr_max_addr[1] => Equal0.IN38
Wr_max_addr[2] => Equal0.IN37
Wr_max_addr[3] => Equal0.IN36
Wr_max_addr[4] => Equal0.IN35
Wr_max_addr[5] => Equal0.IN34
Wr_max_addr[6] => Equal0.IN33
Wr_max_addr[7] => Equal0.IN32
Wr_max_addr[8] => Add0.IN32
Wr_max_addr[9] => Add0.IN31
Wr_max_addr[10] => Add0.IN30
Wr_max_addr[11] => Add0.IN29
Wr_max_addr[12] => Add0.IN28
Wr_max_addr[13] => Add0.IN27
Wr_max_addr[14] => Add0.IN26
Wr_max_addr[15] => Add0.IN25
Wr_max_addr[16] => Add0.IN24
Wr_max_addr[17] => Add0.IN23
Wr_max_addr[18] => Add0.IN22
Wr_max_addr[19] => Add0.IN21
Wr_max_addr[20] => Add0.IN20
Wr_max_addr[21] => Add0.IN19
Wr_max_addr[22] => Add0.IN18
Wr_max_addr[23] => Add0.IN17
Wr_load => Wr_load.IN1
Wr_clk => Wr_clk.IN1
Wr_full <= fifo_wr:sd_wr_fifo.wrfull
Wr_use[0] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[1] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[2] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[3] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[4] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[5] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[6] <= fifo_wr:sd_wr_fifo.wrusedw
Wr_use[7] <= fifo_wr:sd_wr_fifo.wrusedw
Rd_data[0] <= fifo_rd:sd_rd_fifo.q
Rd_data[1] <= fifo_rd:sd_rd_fifo.q
Rd_data[2] <= fifo_rd:sd_rd_fifo.q
Rd_data[3] <= fifo_rd:sd_rd_fifo.q
Rd_data[4] <= fifo_rd:sd_rd_fifo.q
Rd_data[5] <= fifo_rd:sd_rd_fifo.q
Rd_data[6] <= fifo_rd:sd_rd_fifo.q
Rd_data[7] <= fifo_rd:sd_rd_fifo.q
Rd_data[8] <= fifo_rd:sd_rd_fifo.q
Rd_data[9] <= fifo_rd:sd_rd_fifo.q
Rd_data[10] <= fifo_rd:sd_rd_fifo.q
Rd_data[11] <= fifo_rd:sd_rd_fifo.q
Rd_data[12] <= fifo_rd:sd_rd_fifo.q
Rd_data[13] <= fifo_rd:sd_rd_fifo.q
Rd_data[14] <= fifo_rd:sd_rd_fifo.q
Rd_data[15] <= fifo_rd:sd_rd_fifo.q
Rd_en => Rd_en.IN1
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr.DATAB
Rd_addr[0] => rd_sdram_addr[0].ADATA
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr.DATAB
Rd_addr[1] => rd_sdram_addr[1].ADATA
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr.DATAB
Rd_addr[2] => rd_sdram_addr[2].ADATA
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr.DATAB
Rd_addr[3] => rd_sdram_addr[3].ADATA
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr.DATAB
Rd_addr[4] => rd_sdram_addr[4].ADATA
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr.DATAB
Rd_addr[5] => rd_sdram_addr[5].ADATA
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr.DATAB
Rd_addr[6] => rd_sdram_addr[6].ADATA
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr.DATAB
Rd_addr[7] => rd_sdram_addr[7].ADATA
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr.DATAB
Rd_addr[8] => rd_sdram_addr[8].ADATA
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr.DATAB
Rd_addr[9] => rd_sdram_addr[9].ADATA
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr.DATAB
Rd_addr[10] => rd_sdram_addr[10].ADATA
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr.DATAB
Rd_addr[11] => rd_sdram_addr[11].ADATA
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr.DATAB
Rd_addr[12] => rd_sdram_addr[12].ADATA
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr.DATAB
Rd_addr[13] => rd_sdram_addr[13].ADATA
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr.DATAB
Rd_addr[14] => rd_sdram_addr[14].ADATA
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr.DATAB
Rd_addr[15] => rd_sdram_addr[15].ADATA
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr.DATAB
Rd_addr[16] => rd_sdram_addr[16].ADATA
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr.DATAB
Rd_addr[17] => rd_sdram_addr[17].ADATA
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr.DATAB
Rd_addr[18] => rd_sdram_addr[18].ADATA
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr.DATAB
Rd_addr[19] => rd_sdram_addr[19].ADATA
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr.DATAB
Rd_addr[20] => rd_sdram_addr[20].ADATA
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr.DATAB
Rd_addr[21] => rd_sdram_addr[21].ADATA
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr.DATAB
Rd_addr[22] => rd_sdram_addr[22].ADATA
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr.DATAB
Rd_addr[23] => rd_sdram_addr[23].ADATA
Rd_max_addr[0] => Equal1.IN39
Rd_max_addr[1] => Equal1.IN38
Rd_max_addr[2] => Equal1.IN37
Rd_max_addr[3] => Equal1.IN36
Rd_max_addr[4] => Equal1.IN35
Rd_max_addr[5] => Equal1.IN34
Rd_max_addr[6] => Equal1.IN33
Rd_max_addr[7] => Equal1.IN32
Rd_max_addr[8] => Add2.IN32
Rd_max_addr[9] => Add2.IN31
Rd_max_addr[10] => Add2.IN30
Rd_max_addr[11] => Add2.IN29
Rd_max_addr[12] => Add2.IN28
Rd_max_addr[13] => Add2.IN27
Rd_max_addr[14] => Add2.IN26
Rd_max_addr[15] => Add2.IN25
Rd_max_addr[16] => Add2.IN24
Rd_max_addr[17] => Add2.IN23
Rd_max_addr[18] => Add2.IN22
Rd_max_addr[19] => Add2.IN21
Rd_max_addr[20] => Add2.IN20
Rd_max_addr[21] => Add2.IN19
Rd_max_addr[22] => Add2.IN18
Rd_max_addr[23] => Add2.IN17
Rd_load => Rd_load.IN1
Rd_clk => Rd_clk.IN1
Rd_empty <= fifo_rd:sd_rd_fifo.rdempty
Rd_use[0] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[1] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[2] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[3] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[4] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[5] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[6] <= fifo_rd:sd_rd_fifo.rdusedw
Rd_use[7] <= fifo_rd:sd_rd_fifo.rdusedw
Sa[0] <= sdram_control:sdram_control.Sa
Sa[1] <= sdram_control:sdram_control.Sa
Sa[2] <= sdram_control:sdram_control.Sa
Sa[3] <= sdram_control:sdram_control.Sa
Sa[4] <= sdram_control:sdram_control.Sa
Sa[5] <= sdram_control:sdram_control.Sa
Sa[6] <= sdram_control:sdram_control.Sa
Sa[7] <= sdram_control:sdram_control.Sa
Sa[8] <= sdram_control:sdram_control.Sa
Sa[9] <= sdram_control:sdram_control.Sa
Sa[10] <= sdram_control:sdram_control.Sa
Sa[11] <= sdram_control:sdram_control.Sa
Sa[12] <= sdram_control:sdram_control.Sa
Ba[0] <= sdram_control:sdram_control.Ba
Ba[1] <= sdram_control:sdram_control.Ba
Cs_n <= sdram_control:sdram_control.Cs_n
Cke <= sdram_control:sdram_control.Cke
Ras_n <= sdram_control:sdram_control.Ras_n
Cas_n <= sdram_control:sdram_control.Cas_n
We_n <= sdram_control:sdram_control.We_n
Dq[0] <> sdram_control:sdram_control.Dq
Dq[1] <> sdram_control:sdram_control.Dq
Dq[2] <> sdram_control:sdram_control.Dq
Dq[3] <> sdram_control:sdram_control.Dq
Dq[4] <> sdram_control:sdram_control.Dq
Dq[5] <> sdram_control:sdram_control.Dq
Dq[6] <> sdram_control:sdram_control.Dq
Dq[7] <> sdram_control:sdram_control.Dq
Dq[8] <> sdram_control:sdram_control.Dq
Dq[9] <> sdram_control:sdram_control.Dq
Dq[10] <> sdram_control:sdram_control.Dq
Dq[11] <> sdram_control:sdram_control.Dq
Dq[12] <> sdram_control:sdram_control.Dq
Dq[13] <> sdram_control:sdram_control.Dq
Dq[14] <> sdram_control:sdram_control.Dq
Dq[15] <> sdram_control:sdram_control.Dq
Dqm[0] <= sdram_control:sdram_control.Dqm
Dqm[1] <= sdram_control:sdram_control.Dqm


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
Wr => wr_break_ref.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always15.IN1
Wr => always16.IN1
Wr => always16.IN1
Wr => always16.IN1
Rd => rd_break_ref.IN1
Rd => always16.IN1
Rd => always16.IN1
Rd => always16.IN1
Caddr[0] => caddr_r[0].DATAIN
Caddr[1] => caddr_r[1].DATAIN
Caddr[2] => caddr_r[2].DATAIN
Caddr[3] => caddr_r[3].DATAIN
Caddr[4] => caddr_r[4].DATAIN
Caddr[5] => caddr_r[5].DATAIN
Caddr[6] => caddr_r[6].DATAIN
Caddr[7] => caddr_r[7].DATAIN
Caddr[8] => caddr_r[8].DATAIN
Caddr[9] => ~NO_FANOUT~
Caddr[10] => ~NO_FANOUT~
Caddr[11] => ~NO_FANOUT~
Caddr[12] => ~NO_FANOUT~
Raddr[0] => raddr_r[0].DATAIN
Raddr[1] => raddr_r[1].DATAIN
Raddr[2] => raddr_r[2].DATAIN
Raddr[3] => raddr_r[3].DATAIN
Raddr[4] => raddr_r[4].DATAIN
Raddr[5] => raddr_r[5].DATAIN
Raddr[6] => raddr_r[6].DATAIN
Raddr[7] => raddr_r[7].DATAIN
Raddr[8] => raddr_r[8].DATAIN
Raddr[9] => raddr_r[9].DATAIN
Raddr[10] => raddr_r[10].DATAIN
Raddr[11] => raddr_r[11].DATAIN
Raddr[12] => raddr_r[12].DATAIN
Baddr[0] => baddr_r[0].DATAIN
Baddr[1] => baddr_r[1].DATAIN
Wr_data[0] => Dq[0].DATAIN
Wr_data[1] => Dq[1].DATAIN
Wr_data[2] => Dq[2].DATAIN
Wr_data[3] => Dq[3].DATAIN
Wr_data[4] => Dq[4].DATAIN
Wr_data[5] => Dq[5].DATAIN
Wr_data[6] => Dq[6].DATAIN
Wr_data[7] => Dq[7].DATAIN
Wr_data[8] => Dq[8].DATAIN
Wr_data[9] => Dq[9].DATAIN
Wr_data[10] => Dq[10].DATAIN
Wr_data[11] => Dq[11].DATAIN
Wr_data[12] => Dq[12].DATAIN
Wr_data[13] => Dq[13].DATAIN
Wr_data[14] => Dq[14].DATAIN
Wr_data[15] => Dq[15].DATAIN
Rd_data[0] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[8] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[9] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[10] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[11] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[12] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[13] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[14] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[15] <= Rd_data.DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wr_data_vaild <= Wr_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdata_done <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
Rdata_done <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
Sa[0] <= Sa[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[1] <= Sa[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[2] <= Sa[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[3] <= Sa[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[4] <= Sa[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[5] <= Sa[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[6] <= Sa[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[7] <= Sa[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[8] <= Sa[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[9] <= Sa[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[10] <= Sa[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[11] <= Sa[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sa[12] <= Sa[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[0] <= Ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ba[1] <= Ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cs_n <= Command[3].DB_MAX_OUTPUT_PORT_TYPE
Cke <= Rst_n.DB_MAX_OUTPUT_PORT_TYPE
Ras_n <= Command[2].DB_MAX_OUTPUT_PORT_TYPE
Cas_n <= Command[1].DB_MAX_OUTPUT_PORT_TYPE
We_n <= Command[0].DB_MAX_OUTPUT_PORT_TYPE
Dq[0] <> Dq[0]
Dq[1] <> Dq[1]
Dq[2] <> Dq[2]
Dq[3] <> Dq[3]
Dq[4] <> Dq[4]
Dq[5] <> Dq[5]
Dq[6] <> Dq[6]
Dq[7] <> Dq[7]
Dq[8] <> Dq[8]
Dq[9] <> Dq[9]
Dq[10] <> Dq[10]
Dq[11] <> Dq[11]
Dq[12] <> Dq[12]
Dq[13] <> Dq[13]
Dq[14] <> Dq[14]
Dq[15] <> Dq[15]
Dqm[0] <= <GND>
Dqm[1] <= <GND>


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init
Clk => Saddr[0]~reg0.CLK
Clk => Saddr[1]~reg0.CLK
Clk => Saddr[2]~reg0.CLK
Clk => Saddr[3]~reg0.CLK
Clk => Saddr[4]~reg0.CLK
Clk => Saddr[5]~reg0.CLK
Clk => Saddr[6]~reg0.CLK
Clk => Saddr[7]~reg0.CLK
Clk => Saddr[8]~reg0.CLK
Clk => Saddr[9]~reg0.CLK
Clk => Saddr[10]~reg0.CLK
Clk => Saddr[11]~reg0.CLK
Clk => Saddr[12]~reg0.CLK
Clk => Command[0]~reg0.CLK
Clk => Command[1]~reg0.CLK
Clk => Command[2]~reg0.CLK
Clk => Command[3]~reg0.CLK
Clk => init_cnt[0].CLK
Clk => init_cnt[1].CLK
Clk => init_cnt[2].CLK
Clk => init_cnt[3].CLK
Clk => init_cnt[4].CLK
Clk => init_cnt[5].CLK
Clk => init_cnt[6].CLK
Clk => init_cnt[7].CLK
Clk => init_cnt[8].CLK
Clk => init_cnt[9].CLK
Clk => init_cnt[10].CLK
Clk => init_cnt[11].CLK
Clk => init_cnt[12].CLK
Clk => init_cnt[13].CLK
Clk => init_cnt[14].CLK
Clk => init_cnt[15].CLK
Rst_n => Saddr[0]~reg0.ACLR
Rst_n => Saddr[1]~reg0.ACLR
Rst_n => Saddr[2]~reg0.ACLR
Rst_n => Saddr[3]~reg0.ACLR
Rst_n => Saddr[4]~reg0.ACLR
Rst_n => Saddr[5]~reg0.ACLR
Rst_n => Saddr[6]~reg0.ACLR
Rst_n => Saddr[7]~reg0.ACLR
Rst_n => Saddr[8]~reg0.ACLR
Rst_n => Saddr[9]~reg0.ACLR
Rst_n => Saddr[10]~reg0.ACLR
Rst_n => Saddr[11]~reg0.ACLR
Rst_n => Saddr[12]~reg0.ACLR
Rst_n => Command[0]~reg0.PRESET
Rst_n => Command[1]~reg0.PRESET
Rst_n => Command[2]~reg0.PRESET
Rst_n => Command[3]~reg0.ACLR
Rst_n => init_cnt[0].ACLR
Rst_n => init_cnt[1].ACLR
Rst_n => init_cnt[2].ACLR
Rst_n => init_cnt[3].ACLR
Rst_n => init_cnt[4].ACLR
Rst_n => init_cnt[5].ACLR
Rst_n => init_cnt[6].ACLR
Rst_n => init_cnt[7].ACLR
Rst_n => init_cnt[8].ACLR
Rst_n => init_cnt[9].ACLR
Rst_n => init_cnt[10].ACLR
Rst_n => init_cnt[11].ACLR
Rst_n => init_cnt[12].ACLR
Rst_n => init_cnt[13].ACLR
Rst_n => init_cnt[14].ACLR
Rst_n => init_cnt[15].ACLR
Command[0] <= Command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[1] <= Command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[2] <= Command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Command[3] <= Command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[0] <= Saddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[1] <= Saddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[2] <= Saddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[3] <= Saddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[4] <= Saddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[5] <= Saddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[6] <= Saddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[7] <= Saddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[8] <= Saddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[9] <= Saddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[10] <= Saddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[11] <= Saddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Saddr[12] <= Saddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Init_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6tn1:auto_generated.data[0]
data[1] => dcfifo_6tn1:auto_generated.data[1]
data[2] => dcfifo_6tn1:auto_generated.data[2]
data[3] => dcfifo_6tn1:auto_generated.data[3]
data[4] => dcfifo_6tn1:auto_generated.data[4]
data[5] => dcfifo_6tn1:auto_generated.data[5]
data[6] => dcfifo_6tn1:auto_generated.data[6]
data[7] => dcfifo_6tn1:auto_generated.data[7]
data[8] => dcfifo_6tn1:auto_generated.data[8]
data[9] => dcfifo_6tn1:auto_generated.data[9]
data[10] => dcfifo_6tn1:auto_generated.data[10]
data[11] => dcfifo_6tn1:auto_generated.data[11]
data[12] => dcfifo_6tn1:auto_generated.data[12]
data[13] => dcfifo_6tn1:auto_generated.data[13]
data[14] => dcfifo_6tn1:auto_generated.data[14]
data[15] => dcfifo_6tn1:auto_generated.data[15]
q[0] <= dcfifo_6tn1:auto_generated.q[0]
q[1] <= dcfifo_6tn1:auto_generated.q[1]
q[2] <= dcfifo_6tn1:auto_generated.q[2]
q[3] <= dcfifo_6tn1:auto_generated.q[3]
q[4] <= dcfifo_6tn1:auto_generated.q[4]
q[5] <= dcfifo_6tn1:auto_generated.q[5]
q[6] <= dcfifo_6tn1:auto_generated.q[6]
q[7] <= dcfifo_6tn1:auto_generated.q[7]
q[8] <= dcfifo_6tn1:auto_generated.q[8]
q[9] <= dcfifo_6tn1:auto_generated.q[9]
q[10] <= dcfifo_6tn1:auto_generated.q[10]
q[11] <= dcfifo_6tn1:auto_generated.q[11]
q[12] <= dcfifo_6tn1:auto_generated.q[12]
q[13] <= dcfifo_6tn1:auto_generated.q[13]
q[14] <= dcfifo_6tn1:auto_generated.q[14]
q[15] <= dcfifo_6tn1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6tn1:auto_generated.rdclk
rdreq => dcfifo_6tn1:auto_generated.rdreq
wrclk => dcfifo_6tn1:auto_generated.wrclk
wrreq => dcfifo_6tn1:auto_generated.wrreq
aclr => dcfifo_6tn1:auto_generated.aclr
rdempty <= dcfifo_6tn1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6tn1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6tn1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6tn1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6tn1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6tn1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6tn1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6tn1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6tn1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6tn1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6tn1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6tn1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_6tn1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6tn1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6tn1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6tn1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6tn1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6tn1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6tn1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6tn1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6tn1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6tn1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_fo41:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fo41:fifo_ram.data_a[0]
data[1] => altsyncram_fo41:fifo_ram.data_a[1]
data[2] => altsyncram_fo41:fifo_ram.data_a[2]
data[3] => altsyncram_fo41:fifo_ram.data_a[3]
data[4] => altsyncram_fo41:fifo_ram.data_a[4]
data[5] => altsyncram_fo41:fifo_ram.data_a[5]
data[6] => altsyncram_fo41:fifo_ram.data_a[6]
data[7] => altsyncram_fo41:fifo_ram.data_a[7]
data[8] => altsyncram_fo41:fifo_ram.data_a[8]
data[9] => altsyncram_fo41:fifo_ram.data_a[9]
data[10] => altsyncram_fo41:fifo_ram.data_a[10]
data[11] => altsyncram_fo41:fifo_ram.data_a[11]
data[12] => altsyncram_fo41:fifo_ram.data_a[12]
data[13] => altsyncram_fo41:fifo_ram.data_a[13]
data[14] => altsyncram_fo41:fifo_ram.data_a[14]
data[15] => altsyncram_fo41:fifo_ram.data_a[15]
q[0] <= altsyncram_fo41:fifo_ram.q_b[0]
q[1] <= altsyncram_fo41:fifo_ram.q_b[1]
q[2] <= altsyncram_fo41:fifo_ram.q_b[2]
q[3] <= altsyncram_fo41:fifo_ram.q_b[3]
q[4] <= altsyncram_fo41:fifo_ram.q_b[4]
q[5] <= altsyncram_fo41:fifo_ram.q_b[5]
q[6] <= altsyncram_fo41:fifo_ram.q_b[6]
q[7] <= altsyncram_fo41:fifo_ram.q_b[7]
q[8] <= altsyncram_fo41:fifo_ram.q_b[8]
q[9] <= altsyncram_fo41:fifo_ram.q_b[9]
q[10] <= altsyncram_fo41:fifo_ram.q_b[10]
q[11] <= altsyncram_fo41:fifo_ram.q_b[11]
q[12] <= altsyncram_fo41:fifo_ram.q_b[12]
q[13] <= altsyncram_fo41:fifo_ram.q_b[13]
q[14] <= altsyncram_fo41:fifo_ram.q_b[14]
q[15] <= altsyncram_fo41:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_fo41:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_fo41:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6tn1:auto_generated.data[0]
data[1] => dcfifo_6tn1:auto_generated.data[1]
data[2] => dcfifo_6tn1:auto_generated.data[2]
data[3] => dcfifo_6tn1:auto_generated.data[3]
data[4] => dcfifo_6tn1:auto_generated.data[4]
data[5] => dcfifo_6tn1:auto_generated.data[5]
data[6] => dcfifo_6tn1:auto_generated.data[6]
data[7] => dcfifo_6tn1:auto_generated.data[7]
data[8] => dcfifo_6tn1:auto_generated.data[8]
data[9] => dcfifo_6tn1:auto_generated.data[9]
data[10] => dcfifo_6tn1:auto_generated.data[10]
data[11] => dcfifo_6tn1:auto_generated.data[11]
data[12] => dcfifo_6tn1:auto_generated.data[12]
data[13] => dcfifo_6tn1:auto_generated.data[13]
data[14] => dcfifo_6tn1:auto_generated.data[14]
data[15] => dcfifo_6tn1:auto_generated.data[15]
q[0] <= dcfifo_6tn1:auto_generated.q[0]
q[1] <= dcfifo_6tn1:auto_generated.q[1]
q[2] <= dcfifo_6tn1:auto_generated.q[2]
q[3] <= dcfifo_6tn1:auto_generated.q[3]
q[4] <= dcfifo_6tn1:auto_generated.q[4]
q[5] <= dcfifo_6tn1:auto_generated.q[5]
q[6] <= dcfifo_6tn1:auto_generated.q[6]
q[7] <= dcfifo_6tn1:auto_generated.q[7]
q[8] <= dcfifo_6tn1:auto_generated.q[8]
q[9] <= dcfifo_6tn1:auto_generated.q[9]
q[10] <= dcfifo_6tn1:auto_generated.q[10]
q[11] <= dcfifo_6tn1:auto_generated.q[11]
q[12] <= dcfifo_6tn1:auto_generated.q[12]
q[13] <= dcfifo_6tn1:auto_generated.q[13]
q[14] <= dcfifo_6tn1:auto_generated.q[14]
q[15] <= dcfifo_6tn1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_6tn1:auto_generated.rdclk
rdreq => dcfifo_6tn1:auto_generated.rdreq
wrclk => dcfifo_6tn1:auto_generated.wrclk
wrreq => dcfifo_6tn1:auto_generated.wrreq
aclr => dcfifo_6tn1:auto_generated.aclr
rdempty <= dcfifo_6tn1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_6tn1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6tn1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6tn1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6tn1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6tn1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6tn1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6tn1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6tn1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6tn1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6tn1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6tn1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_6tn1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6tn1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6tn1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6tn1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6tn1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6tn1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6tn1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6tn1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6tn1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6tn1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_fo41:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_fo41:fifo_ram.data_a[0]
data[1] => altsyncram_fo41:fifo_ram.data_a[1]
data[2] => altsyncram_fo41:fifo_ram.data_a[2]
data[3] => altsyncram_fo41:fifo_ram.data_a[3]
data[4] => altsyncram_fo41:fifo_ram.data_a[4]
data[5] => altsyncram_fo41:fifo_ram.data_a[5]
data[6] => altsyncram_fo41:fifo_ram.data_a[6]
data[7] => altsyncram_fo41:fifo_ram.data_a[7]
data[8] => altsyncram_fo41:fifo_ram.data_a[8]
data[9] => altsyncram_fo41:fifo_ram.data_a[9]
data[10] => altsyncram_fo41:fifo_ram.data_a[10]
data[11] => altsyncram_fo41:fifo_ram.data_a[11]
data[12] => altsyncram_fo41:fifo_ram.data_a[12]
data[13] => altsyncram_fo41:fifo_ram.data_a[13]
data[14] => altsyncram_fo41:fifo_ram.data_a[14]
data[15] => altsyncram_fo41:fifo_ram.data_a[15]
q[0] <= altsyncram_fo41:fifo_ram.q_b[0]
q[1] <= altsyncram_fo41:fifo_ram.q_b[1]
q[2] <= altsyncram_fo41:fifo_ram.q_b[2]
q[3] <= altsyncram_fo41:fifo_ram.q_b[3]
q[4] <= altsyncram_fo41:fifo_ram.q_b[4]
q[5] <= altsyncram_fo41:fifo_ram.q_b[5]
q[6] <= altsyncram_fo41:fifo_ram.q_b[6]
q[7] <= altsyncram_fo41:fifo_ram.q_b[7]
q[8] <= altsyncram_fo41:fifo_ram.q_b[8]
q[9] <= altsyncram_fo41:fifo_ram.q_b[9]
q[10] <= altsyncram_fo41:fifo_ram.q_b[10]
q[11] <= altsyncram_fo41:fifo_ram.q_b[11]
q[12] <= altsyncram_fo41:fifo_ram.q_b[12]
q[13] <= altsyncram_fo41:fifo_ram.q_b[13]
q[14] <= altsyncram_fo41:fifo_ram.q_b[14]
q[15] <= altsyncram_fo41:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_fo41:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_fo41:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi_tft|disp_driver:disp_driver
ClkDisp => Disp_Blue[0]~reg0.CLK
ClkDisp => Disp_Blue[1]~reg0.CLK
ClkDisp => Disp_Blue[2]~reg0.CLK
ClkDisp => Disp_Blue[3]~reg0.CLK
ClkDisp => Disp_Blue[4]~reg0.CLK
ClkDisp => Disp_Blue[5]~reg0.CLK
ClkDisp => Disp_Blue[6]~reg0.CLK
ClkDisp => Disp_Blue[7]~reg0.CLK
ClkDisp => Disp_Green[0]~reg0.CLK
ClkDisp => Disp_Green[1]~reg0.CLK
ClkDisp => Disp_Green[2]~reg0.CLK
ClkDisp => Disp_Green[3]~reg0.CLK
ClkDisp => Disp_Green[4]~reg0.CLK
ClkDisp => Disp_Green[5]~reg0.CLK
ClkDisp => Disp_Green[6]~reg0.CLK
ClkDisp => Disp_Green[7]~reg0.CLK
ClkDisp => Disp_Red[0]~reg0.CLK
ClkDisp => Disp_Red[1]~reg0.CLK
ClkDisp => Disp_Red[2]~reg0.CLK
ClkDisp => Disp_Red[3]~reg0.CLK
ClkDisp => Disp_Red[4]~reg0.CLK
ClkDisp => Disp_Red[5]~reg0.CLK
ClkDisp => Disp_Red[6]~reg0.CLK
ClkDisp => Disp_Red[7]~reg0.CLK
ClkDisp => Disp_VS~reg0.CLK
ClkDisp => Disp_HS~reg0.CLK
ClkDisp => Disp_DE~reg0.CLK
ClkDisp => vcount_r[0].CLK
ClkDisp => vcount_r[1].CLK
ClkDisp => vcount_r[2].CLK
ClkDisp => vcount_r[3].CLK
ClkDisp => vcount_r[4].CLK
ClkDisp => vcount_r[5].CLK
ClkDisp => vcount_r[6].CLK
ClkDisp => vcount_r[7].CLK
ClkDisp => vcount_r[8].CLK
ClkDisp => vcount_r[9].CLK
ClkDisp => vcount_r[10].CLK
ClkDisp => vcount_r[11].CLK
ClkDisp => hcount_r[0].CLK
ClkDisp => hcount_r[1].CLK
ClkDisp => hcount_r[2].CLK
ClkDisp => hcount_r[3].CLK
ClkDisp => hcount_r[4].CLK
ClkDisp => hcount_r[5].CLK
ClkDisp => hcount_r[6].CLK
ClkDisp => hcount_r[7].CLK
ClkDisp => hcount_r[8].CLK
ClkDisp => hcount_r[9].CLK
ClkDisp => hcount_r[10].CLK
ClkDisp => hcount_r[11].CLK
ClkDisp => Disp_PCLK.DATAIN
Rst_n => hcount_r[0].ACLR
Rst_n => hcount_r[1].ACLR
Rst_n => hcount_r[2].ACLR
Rst_n => hcount_r[3].ACLR
Rst_n => hcount_r[4].ACLR
Rst_n => hcount_r[5].ACLR
Rst_n => hcount_r[6].ACLR
Rst_n => hcount_r[7].ACLR
Rst_n => hcount_r[8].ACLR
Rst_n => hcount_r[9].ACLR
Rst_n => hcount_r[10].ACLR
Rst_n => hcount_r[11].ACLR
Rst_n => vcount_r[0].ACLR
Rst_n => vcount_r[1].ACLR
Rst_n => vcount_r[2].ACLR
Rst_n => vcount_r[3].ACLR
Rst_n => vcount_r[4].ACLR
Rst_n => vcount_r[5].ACLR
Rst_n => vcount_r[6].ACLR
Rst_n => vcount_r[7].ACLR
Rst_n => vcount_r[8].ACLR
Rst_n => vcount_r[9].ACLR
Rst_n => vcount_r[10].ACLR
Rst_n => vcount_r[11].ACLR
Data[0] => concat.DATAB
Data[1] => concat.DATAB
Data[2] => concat.DATAB
Data[3] => concat.DATAB
Data[4] => concat.DATAB
Data[5] => concat.DATAB
Data[6] => concat.DATAB
Data[7] => concat.DATAB
Data[8] => concat.DATAB
Data[9] => concat.DATAB
Data[10] => concat.DATAB
Data[11] => concat.DATAB
Data[12] => concat.DATAB
Data[13] => concat.DATAB
Data[14] => concat.DATAB
Data[15] => concat.DATAB
Data[16] => concat.DATAB
Data[17] => concat.DATAB
Data[18] => concat.DATAB
Data[19] => concat.DATAB
Data[20] => concat.DATAB
Data[21] => concat.DATAB
Data[22] => concat.DATAB
Data[23] => concat.DATAB
DataReq <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[0] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[1] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[2] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[3] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[4] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[5] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[6] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[7] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[8] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[9] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[10] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[11] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[0] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[1] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[2] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[3] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[4] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[5] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[6] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[7] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[8] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[9] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[10] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[11] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
Disp_HS <= Disp_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_VS <= Disp_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[0] <= Disp_Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[1] <= Disp_Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[2] <= Disp_Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[3] <= Disp_Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[4] <= Disp_Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[5] <= Disp_Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[6] <= Disp_Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[7] <= Disp_Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[0] <= Disp_Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[1] <= Disp_Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[2] <= Disp_Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[3] <= Disp_Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[4] <= Disp_Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[5] <= Disp_Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[6] <= Disp_Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[7] <= Disp_Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[0] <= Disp_Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[1] <= Disp_Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[2] <= Disp_Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[3] <= Disp_Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[4] <= Disp_Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[5] <= Disp_Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[6] <= Disp_Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[7] <= Disp_Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_DE <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_PCLK <= ClkDisp.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|rgb_to_ycbcr:rgb_to_ycbcr_inst
clk => i_data_en_delay_3.CLK
clk => i_v_sync_delay_3.CLK
clk => i_h_sync_delay_3.CLK
clk => i_data_en_delay_2.CLK
clk => i_v_sync_delay_2.CLK
clk => i_h_sync_delay_2.CLK
clk => i_data_en_delay_1.CLK
clk => i_v_sync_delay_1.CLK
clk => i_h_sync_delay_1.CLK
clk => cr_tmp[0].CLK
clk => cr_tmp[1].CLK
clk => cr_tmp[2].CLK
clk => cr_tmp[3].CLK
clk => cr_tmp[4].CLK
clk => cr_tmp[5].CLK
clk => cr_tmp[6].CLK
clk => cr_tmp[7].CLK
clk => cr_tmp[8].CLK
clk => cr_tmp[9].CLK
clk => cb_tmp[0].CLK
clk => cb_tmp[1].CLK
clk => cb_tmp[2].CLK
clk => cb_tmp[3].CLK
clk => cb_tmp[4].CLK
clk => cb_tmp[5].CLK
clk => cb_tmp[6].CLK
clk => cb_tmp[7].CLK
clk => cb_tmp[8].CLK
clk => cb_tmp[9].CLK
clk => y_tmp[0].CLK
clk => y_tmp[1].CLK
clk => y_tmp[2].CLK
clk => y_tmp[3].CLK
clk => y_tmp[4].CLK
clk => y_tmp[5].CLK
clk => y_tmp[6].CLK
clk => y_tmp[7].CLK
clk => y_tmp[8].CLK
clk => y_tmp[9].CLK
clk => result_cr_18b[7].CLK
clk => result_cr_18b[8].CLK
clk => result_cr_18b[9].CLK
clk => result_cr_18b[10].CLK
clk => result_cr_18b[11].CLK
clk => result_cr_18b[12].CLK
clk => result_cr_18b[13].CLK
clk => result_cr_18b[14].CLK
clk => result_cr_18b[15].CLK
clk => result_cr_18b[16].CLK
clk => result_cr_18b[17].CLK
clk => result_cb_18b[7].CLK
clk => result_cb_18b[8].CLK
clk => result_cb_18b[9].CLK
clk => result_cb_18b[10].CLK
clk => result_cb_18b[11].CLK
clk => result_cb_18b[12].CLK
clk => result_cb_18b[13].CLK
clk => result_cb_18b[14].CLK
clk => result_cb_18b[15].CLK
clk => result_cb_18b[16].CLK
clk => result_cb_18b[17].CLK
clk => result_y_18b[7].CLK
clk => result_y_18b[8].CLK
clk => result_y_18b[9].CLK
clk => result_y_18b[10].CLK
clk => result_y_18b[11].CLK
clk => result_y_18b[12].CLK
clk => result_y_18b[13].CLK
clk => result_y_18b[14].CLK
clk => result_y_18b[15].CLK
clk => result_y_18b[16].CLK
clk => result_y_18b[17].CLK
clk => add_cr_1_18b[0].CLK
clk => add_cr_1_18b[1].CLK
clk => add_cr_1_18b[2].CLK
clk => add_cr_1_18b[3].CLK
clk => add_cr_1_18b[4].CLK
clk => add_cr_1_18b[5].CLK
clk => add_cr_1_18b[6].CLK
clk => add_cr_1_18b[7].CLK
clk => add_cr_1_18b[8].CLK
clk => add_cr_1_18b[9].CLK
clk => add_cr_1_18b[10].CLK
clk => add_cr_1_18b[11].CLK
clk => add_cr_1_18b[12].CLK
clk => add_cr_1_18b[13].CLK
clk => add_cr_1_18b[14].CLK
clk => add_cr_1_18b[15].CLK
clk => add_cr_1_18b[16].CLK
clk => add_cr_1_18b[17].CLK
clk => add_cr_0_18b[0].CLK
clk => add_cr_0_18b[1].CLK
clk => add_cr_0_18b[2].CLK
clk => add_cr_0_18b[3].CLK
clk => add_cr_0_18b[4].CLK
clk => add_cr_0_18b[5].CLK
clk => add_cr_0_18b[6].CLK
clk => add_cr_0_18b[7].CLK
clk => add_cr_0_18b[8].CLK
clk => add_cr_0_18b[9].CLK
clk => add_cr_0_18b[10].CLK
clk => add_cr_0_18b[11].CLK
clk => add_cr_0_18b[12].CLK
clk => add_cr_0_18b[13].CLK
clk => add_cr_0_18b[14].CLK
clk => add_cr_0_18b[15].CLK
clk => add_cr_0_18b[16].CLK
clk => add_cr_0_18b[17].CLK
clk => add_cb_1_18b[0].CLK
clk => add_cb_1_18b[1].CLK
clk => add_cb_1_18b[2].CLK
clk => add_cb_1_18b[3].CLK
clk => add_cb_1_18b[4].CLK
clk => add_cb_1_18b[5].CLK
clk => add_cb_1_18b[6].CLK
clk => add_cb_1_18b[7].CLK
clk => add_cb_1_18b[8].CLK
clk => add_cb_1_18b[9].CLK
clk => add_cb_1_18b[10].CLK
clk => add_cb_1_18b[11].CLK
clk => add_cb_1_18b[12].CLK
clk => add_cb_1_18b[13].CLK
clk => add_cb_1_18b[14].CLK
clk => add_cb_1_18b[15].CLK
clk => add_cb_1_18b[16].CLK
clk => add_cb_1_18b[17].CLK
clk => add_cb_0_18b[0].CLK
clk => add_cb_0_18b[1].CLK
clk => add_cb_0_18b[2].CLK
clk => add_cb_0_18b[3].CLK
clk => add_cb_0_18b[4].CLK
clk => add_cb_0_18b[5].CLK
clk => add_cb_0_18b[6].CLK
clk => add_cb_0_18b[7].CLK
clk => add_cb_0_18b[8].CLK
clk => add_cb_0_18b[9].CLK
clk => add_cb_0_18b[10].CLK
clk => add_cb_0_18b[11].CLK
clk => add_cb_0_18b[12].CLK
clk => add_cb_0_18b[13].CLK
clk => add_cb_0_18b[14].CLK
clk => add_cb_0_18b[15].CLK
clk => add_cb_0_18b[16].CLK
clk => add_cb_0_18b[17].CLK
clk => add_y_1_18b[0].CLK
clk => add_y_1_18b[1].CLK
clk => add_y_1_18b[2].CLK
clk => add_y_1_18b[3].CLK
clk => add_y_1_18b[4].CLK
clk => add_y_1_18b[5].CLK
clk => add_y_1_18b[6].CLK
clk => add_y_1_18b[7].CLK
clk => add_y_1_18b[8].CLK
clk => add_y_1_18b[9].CLK
clk => add_y_1_18b[10].CLK
clk => add_y_1_18b[11].CLK
clk => add_y_1_18b[12].CLK
clk => add_y_1_18b[13].CLK
clk => add_y_1_18b[14].CLK
clk => add_y_1_18b[15].CLK
clk => add_y_1_18b[16].CLK
clk => add_y_1_18b[17].CLK
clk => add_y_0_18b[0].CLK
clk => add_y_0_18b[1].CLK
clk => add_y_0_18b[2].CLK
clk => add_y_0_18b[3].CLK
clk => add_y_0_18b[4].CLK
clk => add_y_0_18b[5].CLK
clk => add_y_0_18b[6].CLK
clk => add_y_0_18b[7].CLK
clk => add_y_0_18b[8].CLK
clk => add_y_0_18b[9].CLK
clk => add_y_0_18b[10].CLK
clk => add_y_0_18b[11].CLK
clk => add_y_0_18b[12].CLK
clk => add_y_0_18b[13].CLK
clk => add_y_0_18b[14].CLK
clk => add_y_0_18b[15].CLK
clk => add_y_0_18b[16].CLK
clk => add_y_0_18b[17].CLK
clk => mult_b_for_cr_18b[0].CLK
clk => mult_b_for_cr_18b[1].CLK
clk => mult_b_for_cr_18b[2].CLK
clk => mult_b_for_cr_18b[3].CLK
clk => mult_b_for_cr_18b[4].CLK
clk => mult_b_for_cr_18b[5].CLK
clk => mult_b_for_cr_18b[6].CLK
clk => mult_b_for_cr_18b[7].CLK
clk => mult_b_for_cr_18b[8].CLK
clk => mult_b_for_cr_18b[9].CLK
clk => mult_b_for_cr_18b[10].CLK
clk => mult_b_for_cr_18b[11].CLK
clk => mult_b_for_cr_18b[12].CLK
clk => mult_b_for_cr_18b[13].CLK
clk => mult_b_for_cr_18b[14].CLK
clk => mult_b_for_cr_18b[15].CLK
clk => mult_b_for_cr_18b[16].CLK
clk => mult_b_for_cr_18b[17].CLK
clk => mult_b_for_cb_18b[0].CLK
clk => mult_b_for_cb_18b[1].CLK
clk => mult_b_for_cb_18b[2].CLK
clk => mult_b_for_cb_18b[3].CLK
clk => mult_b_for_cb_18b[4].CLK
clk => mult_b_for_cb_18b[5].CLK
clk => mult_b_for_cb_18b[6].CLK
clk => mult_b_for_cb_18b[7].CLK
clk => mult_b_for_cb_18b[8].CLK
clk => mult_b_for_cb_18b[9].CLK
clk => mult_b_for_cb_18b[10].CLK
clk => mult_b_for_cb_18b[11].CLK
clk => mult_b_for_cb_18b[12].CLK
clk => mult_b_for_cb_18b[13].CLK
clk => mult_b_for_cb_18b[14].CLK
clk => mult_b_for_cb_18b[15].CLK
clk => mult_b_for_cb_18b[16].CLK
clk => mult_b_for_cb_18b[17].CLK
clk => mult_b_for_y_18b[0].CLK
clk => mult_b_for_y_18b[1].CLK
clk => mult_b_for_y_18b[2].CLK
clk => mult_b_for_y_18b[3].CLK
clk => mult_b_for_y_18b[4].CLK
clk => mult_b_for_y_18b[5].CLK
clk => mult_b_for_y_18b[6].CLK
clk => mult_b_for_y_18b[7].CLK
clk => mult_b_for_y_18b[8].CLK
clk => mult_b_for_y_18b[9].CLK
clk => mult_b_for_y_18b[10].CLK
clk => mult_b_for_y_18b[11].CLK
clk => mult_b_for_y_18b[12].CLK
clk => mult_b_for_y_18b[13].CLK
clk => mult_b_for_y_18b[14].CLK
clk => mult_b_for_y_18b[15].CLK
clk => mult_b_for_y_18b[16].CLK
clk => mult_b_for_y_18b[17].CLK
clk => mult_g_for_cr_18b[0].CLK
clk => mult_g_for_cr_18b[1].CLK
clk => mult_g_for_cr_18b[2].CLK
clk => mult_g_for_cr_18b[3].CLK
clk => mult_g_for_cr_18b[4].CLK
clk => mult_g_for_cr_18b[5].CLK
clk => mult_g_for_cr_18b[6].CLK
clk => mult_g_for_cr_18b[7].CLK
clk => mult_g_for_cr_18b[8].CLK
clk => mult_g_for_cr_18b[9].CLK
clk => mult_g_for_cr_18b[10].CLK
clk => mult_g_for_cr_18b[11].CLK
clk => mult_g_for_cr_18b[12].CLK
clk => mult_g_for_cr_18b[13].CLK
clk => mult_g_for_cr_18b[14].CLK
clk => mult_g_for_cr_18b[15].CLK
clk => mult_g_for_cr_18b[16].CLK
clk => mult_g_for_cr_18b[17].CLK
clk => mult_g_for_cb_18b[0].CLK
clk => mult_g_for_cb_18b[1].CLK
clk => mult_g_for_cb_18b[2].CLK
clk => mult_g_for_cb_18b[3].CLK
clk => mult_g_for_cb_18b[4].CLK
clk => mult_g_for_cb_18b[5].CLK
clk => mult_g_for_cb_18b[6].CLK
clk => mult_g_for_cb_18b[7].CLK
clk => mult_g_for_cb_18b[8].CLK
clk => mult_g_for_cb_18b[9].CLK
clk => mult_g_for_cb_18b[10].CLK
clk => mult_g_for_cb_18b[11].CLK
clk => mult_g_for_cb_18b[12].CLK
clk => mult_g_for_cb_18b[13].CLK
clk => mult_g_for_cb_18b[14].CLK
clk => mult_g_for_cb_18b[15].CLK
clk => mult_g_for_cb_18b[16].CLK
clk => mult_g_for_cb_18b[17].CLK
clk => mult_g_for_y_18b[0].CLK
clk => mult_g_for_y_18b[1].CLK
clk => mult_g_for_y_18b[2].CLK
clk => mult_g_for_y_18b[3].CLK
clk => mult_g_for_y_18b[4].CLK
clk => mult_g_for_y_18b[5].CLK
clk => mult_g_for_y_18b[6].CLK
clk => mult_g_for_y_18b[7].CLK
clk => mult_g_for_y_18b[8].CLK
clk => mult_g_for_y_18b[9].CLK
clk => mult_g_for_y_18b[10].CLK
clk => mult_g_for_y_18b[11].CLK
clk => mult_g_for_y_18b[12].CLK
clk => mult_g_for_y_18b[13].CLK
clk => mult_g_for_y_18b[14].CLK
clk => mult_g_for_y_18b[15].CLK
clk => mult_g_for_y_18b[16].CLK
clk => mult_g_for_y_18b[17].CLK
clk => mult_r_for_cr_18b[0].CLK
clk => mult_r_for_cr_18b[1].CLK
clk => mult_r_for_cr_18b[2].CLK
clk => mult_r_for_cr_18b[3].CLK
clk => mult_r_for_cr_18b[4].CLK
clk => mult_r_for_cr_18b[5].CLK
clk => mult_r_for_cr_18b[6].CLK
clk => mult_r_for_cr_18b[7].CLK
clk => mult_r_for_cr_18b[8].CLK
clk => mult_r_for_cr_18b[9].CLK
clk => mult_r_for_cr_18b[10].CLK
clk => mult_r_for_cr_18b[11].CLK
clk => mult_r_for_cr_18b[12].CLK
clk => mult_r_for_cr_18b[13].CLK
clk => mult_r_for_cr_18b[14].CLK
clk => mult_r_for_cr_18b[15].CLK
clk => mult_r_for_cr_18b[16].CLK
clk => mult_r_for_cr_18b[17].CLK
clk => mult_r_for_cb_18b[0].CLK
clk => mult_r_for_cb_18b[1].CLK
clk => mult_r_for_cb_18b[2].CLK
clk => mult_r_for_cb_18b[3].CLK
clk => mult_r_for_cb_18b[4].CLK
clk => mult_r_for_cb_18b[5].CLK
clk => mult_r_for_cb_18b[6].CLK
clk => mult_r_for_cb_18b[7].CLK
clk => mult_r_for_cb_18b[8].CLK
clk => mult_r_for_cb_18b[9].CLK
clk => mult_r_for_cb_18b[10].CLK
clk => mult_r_for_cb_18b[11].CLK
clk => mult_r_for_cb_18b[12].CLK
clk => mult_r_for_cb_18b[13].CLK
clk => mult_r_for_cb_18b[14].CLK
clk => mult_r_for_cb_18b[15].CLK
clk => mult_r_for_cb_18b[16].CLK
clk => mult_r_for_cb_18b[17].CLK
clk => mult_r_for_y_18b[0].CLK
clk => mult_r_for_y_18b[1].CLK
clk => mult_r_for_y_18b[2].CLK
clk => mult_r_for_y_18b[3].CLK
clk => mult_r_for_y_18b[4].CLK
clk => mult_r_for_y_18b[5].CLK
clk => mult_r_for_y_18b[6].CLK
clk => mult_r_for_y_18b[7].CLK
clk => mult_r_for_y_18b[8].CLK
clk => mult_r_for_y_18b[9].CLK
clk => mult_r_for_y_18b[10].CLK
clk => mult_r_for_y_18b[11].CLK
clk => mult_r_for_y_18b[12].CLK
clk => mult_r_for_y_18b[13].CLK
clk => mult_r_for_y_18b[14].CLK
clk => mult_r_for_y_18b[15].CLK
clk => mult_r_for_y_18b[16].CLK
clk => mult_r_for_y_18b[17].CLK
i_r_8b[0] => Mult0.IN13
i_r_8b[0] => Mult1.IN12
i_r_8b[0] => Add1.IN30
i_r_8b[0] => Add0.IN19
i_r_8b[1] => Mult0.IN12
i_r_8b[1] => Mult1.IN11
i_r_8b[1] => Add1.IN29
i_r_8b[1] => Add0.IN18
i_r_8b[2] => Mult0.IN11
i_r_8b[2] => Mult1.IN10
i_r_8b[2] => Add1.IN28
i_r_8b[2] => Add0.IN17
i_r_8b[3] => Mult0.IN10
i_r_8b[3] => Mult1.IN9
i_r_8b[3] => Add1.IN27
i_r_8b[3] => Add0.IN16
i_r_8b[4] => Mult0.IN9
i_r_8b[4] => Mult1.IN8
i_r_8b[4] => Add1.IN26
i_r_8b[4] => Add0.IN15
i_r_8b[5] => Mult0.IN8
i_r_8b[5] => Mult1.IN7
i_r_8b[5] => Add1.IN25
i_r_8b[5] => Add0.IN14
i_r_8b[6] => Mult0.IN7
i_r_8b[6] => Mult1.IN6
i_r_8b[6] => Add1.IN24
i_r_8b[6] => Add0.IN13
i_r_8b[7] => Mult0.IN6
i_r_8b[7] => Mult1.IN5
i_r_8b[7] => Add1.IN23
i_r_8b[7] => Add0.IN12
i_g_8b[0] => Mult2.IN15
i_g_8b[0] => Mult3.IN14
i_g_8b[0] => Mult4.IN14
i_g_8b[1] => Mult2.IN14
i_g_8b[1] => Mult3.IN13
i_g_8b[1] => Mult4.IN13
i_g_8b[2] => Mult2.IN13
i_g_8b[2] => Mult3.IN12
i_g_8b[2] => Mult4.IN12
i_g_8b[3] => Mult2.IN12
i_g_8b[3] => Mult3.IN11
i_g_8b[3] => Mult4.IN11
i_g_8b[4] => Mult2.IN11
i_g_8b[4] => Mult3.IN10
i_g_8b[4] => Mult4.IN10
i_g_8b[5] => Mult2.IN10
i_g_8b[5] => Mult3.IN9
i_g_8b[5] => Mult4.IN9
i_g_8b[6] => Mult2.IN9
i_g_8b[6] => Mult3.IN8
i_g_8b[6] => Mult4.IN8
i_g_8b[7] => Mult2.IN8
i_g_8b[7] => Mult3.IN7
i_g_8b[7] => Mult4.IN7
i_b_8b[0] => Add3.IN30
i_b_8b[0] => Add4.IN16
i_b_8b[0] => mult_b_for_cr_18b[1].DATAIN
i_b_8b[0] => mult_b_for_y_18b[4].DATAIN
i_b_8b[0] => Add2.IN19
i_b_8b[1] => Add3.IN29
i_b_8b[1] => Add4.IN15
i_b_8b[1] => mult_b_for_cr_18b[2].DATAIN
i_b_8b[1] => mult_b_for_y_18b[5].DATAIN
i_b_8b[1] => Add2.IN18
i_b_8b[2] => Add3.IN28
i_b_8b[2] => Add4.IN13
i_b_8b[2] => Add4.IN14
i_b_8b[2] => mult_b_for_y_18b[6].DATAIN
i_b_8b[2] => Add2.IN17
i_b_8b[3] => Add3.IN27
i_b_8b[3] => Add4.IN11
i_b_8b[3] => Add4.IN12
i_b_8b[3] => mult_b_for_y_18b[7].DATAIN
i_b_8b[3] => Add2.IN16
i_b_8b[4] => Add3.IN26
i_b_8b[4] => Add4.IN9
i_b_8b[4] => Add4.IN10
i_b_8b[4] => mult_b_for_y_18b[8].DATAIN
i_b_8b[4] => Add2.IN15
i_b_8b[5] => Add3.IN25
i_b_8b[5] => Add4.IN7
i_b_8b[5] => Add4.IN8
i_b_8b[5] => mult_b_for_y_18b[9].DATAIN
i_b_8b[5] => Add2.IN14
i_b_8b[6] => Add3.IN24
i_b_8b[6] => Add4.IN5
i_b_8b[6] => Add4.IN6
i_b_8b[6] => mult_b_for_y_18b[10].DATAIN
i_b_8b[6] => Add2.IN13
i_b_8b[7] => Add3.IN23
i_b_8b[7] => Add4.IN3
i_b_8b[7] => Add4.IN4
i_b_8b[7] => mult_b_for_y_18b[11].DATAIN
i_b_8b[7] => Add2.IN12
i_h_sync => i_h_sync_delay_1.DATAIN
i_v_sync => i_v_sync_delay_1.DATAIN
i_data_en => i_data_en_delay_1.DATAIN
o_y_8b[0] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[1] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[2] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[3] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[4] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[5] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[6] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_y_8b[7] <= o_y_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[0] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[1] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[2] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[3] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[4] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[5] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[6] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cb_8b[7] <= o_cb_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[0] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[1] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[2] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[3] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[4] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[5] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[6] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_cr_8b[7] <= o_cr_8b.DB_MAX_OUTPUT_PORT_TYPE
o_h_sync <= i_h_sync_delay_3.DB_MAX_OUTPUT_PORT_TYPE
o_v_sync <= i_v_sync_delay_3.DB_MAX_OUTPUT_PORT_TYPE
o_data_en <= i_data_en_delay_3.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU
clk => clk.IN3
arstn => arstn.IN3
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => red_8bits.DATAA
bin_data => x_data_raw.DATAB
bin_data => y1_data_raw.DATAB
bin_data => y2_data_raw.DATAB
rgb_888_in[0] => blue_8bits.DATAB
rgb_888_in[1] => blue_8bits.DATAB
rgb_888_in[2] => blue_8bits.DATAB
rgb_888_in[3] => blue_8bits.DATAB
rgb_888_in[4] => blue_8bits.DATAB
rgb_888_in[5] => blue_8bits.DATAB
rgb_888_in[6] => blue_8bits.DATAB
rgb_888_in[7] => blue_8bits.DATAB
rgb_888_in[8] => red_8bits.DATAB
rgb_888_in[8] => green_8bits.DATAB
rgb_888_in[9] => red_8bits.DATAB
rgb_888_in[9] => green_8bits.DATAB
rgb_888_in[10] => red_8bits.DATAB
rgb_888_in[10] => green_8bits.DATAB
rgb_888_in[11] => red_8bits.DATAB
rgb_888_in[11] => green_8bits.DATAB
rgb_888_in[12] => red_8bits.DATAB
rgb_888_in[12] => green_8bits.DATAB
rgb_888_in[13] => red_8bits.DATAB
rgb_888_in[13] => green_8bits.DATAB
rgb_888_in[14] => red_8bits.DATAB
rgb_888_in[14] => green_8bits.DATAB
rgb_888_in[15] => red_8bits.DATAB
rgb_888_in[15] => green_8bits.DATAB
rgb_888_in[16] => red_8bits.DATAB
rgb_888_in[17] => red_8bits.DATAB
rgb_888_in[18] => red_8bits.DATAB
rgb_888_in[19] => red_8bits.DATAB
rgb_888_in[20] => red_8bits.DATAB
rgb_888_in[21] => red_8bits.DATAB
rgb_888_in[22] => red_8bits.DATAB
rgb_888_in[23] => red_8bits.DATAB
H_Addr[0] => LessThan0.IN24
H_Addr[0] => LessThan1.IN24
H_Addr[0] => LessThan4.IN24
H_Addr[0] => LessThan5.IN24
H_Addr[0] => LessThan8.IN24
H_Addr[0] => LessThan9.IN24
H_Addr[0] => Equal2.IN63
H_Addr[0] => y1_xloc_reg.DATAB
H_Addr[0] => y2_xloc_reg.DATAB
H_Addr[1] => LessThan0.IN23
H_Addr[1] => LessThan1.IN23
H_Addr[1] => LessThan4.IN23
H_Addr[1] => LessThan5.IN23
H_Addr[1] => LessThan8.IN23
H_Addr[1] => LessThan9.IN23
H_Addr[1] => Equal2.IN62
H_Addr[1] => y1_xloc_reg.DATAB
H_Addr[1] => y2_xloc_reg.DATAB
H_Addr[2] => LessThan0.IN22
H_Addr[2] => LessThan1.IN22
H_Addr[2] => LessThan4.IN22
H_Addr[2] => LessThan5.IN22
H_Addr[2] => LessThan8.IN22
H_Addr[2] => LessThan9.IN22
H_Addr[2] => Equal2.IN61
H_Addr[2] => y1_xloc_reg.DATAB
H_Addr[2] => y2_xloc_reg.DATAB
H_Addr[3] => LessThan0.IN21
H_Addr[3] => LessThan1.IN21
H_Addr[3] => LessThan4.IN21
H_Addr[3] => LessThan5.IN21
H_Addr[3] => LessThan8.IN21
H_Addr[3] => LessThan9.IN21
H_Addr[3] => Equal2.IN60
H_Addr[3] => y1_xloc_reg.DATAB
H_Addr[3] => y2_xloc_reg.DATAB
H_Addr[4] => LessThan0.IN20
H_Addr[4] => LessThan1.IN20
H_Addr[4] => LessThan4.IN20
H_Addr[4] => LessThan5.IN20
H_Addr[4] => LessThan8.IN20
H_Addr[4] => LessThan9.IN20
H_Addr[4] => Equal2.IN59
H_Addr[4] => y1_xloc_reg.DATAB
H_Addr[4] => y2_xloc_reg.DATAB
H_Addr[5] => LessThan0.IN19
H_Addr[5] => LessThan1.IN19
H_Addr[5] => LessThan4.IN19
H_Addr[5] => LessThan5.IN19
H_Addr[5] => LessThan8.IN19
H_Addr[5] => LessThan9.IN19
H_Addr[5] => Equal2.IN58
H_Addr[5] => y1_xloc_reg.DATAB
H_Addr[5] => y2_xloc_reg.DATAB
H_Addr[6] => LessThan0.IN18
H_Addr[6] => LessThan1.IN18
H_Addr[6] => LessThan4.IN18
H_Addr[6] => LessThan5.IN18
H_Addr[6] => LessThan8.IN18
H_Addr[6] => LessThan9.IN18
H_Addr[6] => Equal2.IN57
H_Addr[6] => y1_xloc_reg.DATAB
H_Addr[6] => y2_xloc_reg.DATAB
H_Addr[7] => LessThan0.IN17
H_Addr[7] => LessThan1.IN17
H_Addr[7] => LessThan4.IN17
H_Addr[7] => LessThan5.IN17
H_Addr[7] => LessThan8.IN17
H_Addr[7] => LessThan9.IN17
H_Addr[7] => Equal2.IN56
H_Addr[7] => y1_xloc_reg.DATAB
H_Addr[7] => y2_xloc_reg.DATAB
H_Addr[8] => LessThan0.IN16
H_Addr[8] => LessThan1.IN16
H_Addr[8] => LessThan4.IN16
H_Addr[8] => LessThan5.IN16
H_Addr[8] => LessThan8.IN16
H_Addr[8] => LessThan9.IN16
H_Addr[8] => Equal2.IN55
H_Addr[8] => y1_xloc_reg.DATAB
H_Addr[8] => y2_xloc_reg.DATAB
H_Addr[9] => LessThan0.IN15
H_Addr[9] => LessThan1.IN15
H_Addr[9] => LessThan4.IN15
H_Addr[9] => LessThan5.IN15
H_Addr[9] => LessThan8.IN15
H_Addr[9] => LessThan9.IN15
H_Addr[9] => Equal2.IN54
H_Addr[9] => y1_xloc_reg.DATAB
H_Addr[9] => y2_xloc_reg.DATAB
H_Addr[10] => LessThan0.IN14
H_Addr[10] => LessThan1.IN14
H_Addr[10] => LessThan4.IN14
H_Addr[10] => LessThan5.IN14
H_Addr[10] => LessThan8.IN14
H_Addr[10] => LessThan9.IN14
H_Addr[10] => Equal2.IN53
H_Addr[10] => y1_xloc_reg.DATAB
H_Addr[10] => y2_xloc_reg.DATAB
H_Addr[11] => LessThan0.IN13
H_Addr[11] => LessThan1.IN13
H_Addr[11] => LessThan4.IN13
H_Addr[11] => LessThan5.IN13
H_Addr[11] => LessThan8.IN13
H_Addr[11] => LessThan9.IN13
H_Addr[11] => Equal2.IN52
H_Addr[11] => y1_xloc_reg.DATAB
H_Addr[11] => y2_xloc_reg.DATAB
V_Addr[0] => LessThan2.IN24
V_Addr[0] => LessThan3.IN24
V_Addr[0] => LessThan6.IN24
V_Addr[0] => LessThan7.IN24
V_Addr[0] => LessThan10.IN24
V_Addr[0] => LessThan11.IN24
V_Addr[0] => LessThan12.IN24
V_Addr[0] => LessThan13.IN24
V_Addr[0] => LessThan14.IN24
V_Addr[0] => Equal3.IN63
V_Addr[0] => Equal4.IN63
V_Addr[1] => LessThan2.IN23
V_Addr[1] => LessThan3.IN23
V_Addr[1] => LessThan6.IN23
V_Addr[1] => LessThan7.IN23
V_Addr[1] => LessThan10.IN23
V_Addr[1] => LessThan11.IN23
V_Addr[1] => LessThan12.IN23
V_Addr[1] => LessThan13.IN23
V_Addr[1] => LessThan14.IN23
V_Addr[1] => Equal3.IN62
V_Addr[1] => Equal4.IN62
V_Addr[2] => LessThan2.IN22
V_Addr[2] => LessThan3.IN22
V_Addr[2] => LessThan6.IN22
V_Addr[2] => LessThan7.IN22
V_Addr[2] => LessThan10.IN22
V_Addr[2] => LessThan11.IN22
V_Addr[2] => LessThan12.IN22
V_Addr[2] => LessThan13.IN22
V_Addr[2] => LessThan14.IN22
V_Addr[2] => Equal3.IN61
V_Addr[2] => Equal4.IN61
V_Addr[3] => LessThan2.IN21
V_Addr[3] => LessThan3.IN21
V_Addr[3] => LessThan6.IN21
V_Addr[3] => LessThan7.IN21
V_Addr[3] => LessThan10.IN21
V_Addr[3] => LessThan11.IN21
V_Addr[3] => LessThan12.IN21
V_Addr[3] => LessThan13.IN21
V_Addr[3] => LessThan14.IN21
V_Addr[3] => Equal3.IN60
V_Addr[3] => Equal4.IN60
V_Addr[4] => LessThan2.IN20
V_Addr[4] => LessThan3.IN20
V_Addr[4] => LessThan6.IN20
V_Addr[4] => LessThan7.IN20
V_Addr[4] => LessThan10.IN20
V_Addr[4] => LessThan11.IN20
V_Addr[4] => LessThan12.IN20
V_Addr[4] => LessThan13.IN20
V_Addr[4] => LessThan14.IN20
V_Addr[4] => Equal3.IN59
V_Addr[4] => Equal4.IN59
V_Addr[5] => LessThan2.IN19
V_Addr[5] => LessThan3.IN19
V_Addr[5] => LessThan6.IN19
V_Addr[5] => LessThan7.IN19
V_Addr[5] => LessThan10.IN19
V_Addr[5] => LessThan11.IN19
V_Addr[5] => LessThan12.IN19
V_Addr[5] => LessThan13.IN19
V_Addr[5] => LessThan14.IN19
V_Addr[5] => Equal3.IN58
V_Addr[5] => Equal4.IN58
V_Addr[6] => LessThan2.IN18
V_Addr[6] => LessThan3.IN18
V_Addr[6] => LessThan6.IN18
V_Addr[6] => LessThan7.IN18
V_Addr[6] => LessThan10.IN18
V_Addr[6] => LessThan11.IN18
V_Addr[6] => LessThan12.IN18
V_Addr[6] => LessThan13.IN18
V_Addr[6] => LessThan14.IN18
V_Addr[6] => Equal3.IN57
V_Addr[6] => Equal4.IN57
V_Addr[7] => LessThan2.IN17
V_Addr[7] => LessThan3.IN17
V_Addr[7] => LessThan6.IN17
V_Addr[7] => LessThan7.IN17
V_Addr[7] => LessThan10.IN17
V_Addr[7] => LessThan11.IN17
V_Addr[7] => LessThan12.IN17
V_Addr[7] => LessThan13.IN17
V_Addr[7] => LessThan14.IN17
V_Addr[7] => Equal3.IN56
V_Addr[7] => Equal4.IN56
V_Addr[8] => LessThan2.IN16
V_Addr[8] => LessThan3.IN16
V_Addr[8] => LessThan6.IN16
V_Addr[8] => LessThan7.IN16
V_Addr[8] => LessThan10.IN16
V_Addr[8] => LessThan11.IN16
V_Addr[8] => LessThan12.IN16
V_Addr[8] => LessThan13.IN16
V_Addr[8] => LessThan14.IN16
V_Addr[8] => Equal3.IN55
V_Addr[8] => Equal4.IN55
V_Addr[9] => LessThan2.IN15
V_Addr[9] => LessThan3.IN15
V_Addr[9] => LessThan6.IN15
V_Addr[9] => LessThan7.IN15
V_Addr[9] => LessThan10.IN15
V_Addr[9] => LessThan11.IN15
V_Addr[9] => LessThan12.IN15
V_Addr[9] => LessThan13.IN15
V_Addr[9] => LessThan14.IN15
V_Addr[9] => Equal3.IN54
V_Addr[9] => Equal4.IN54
V_Addr[10] => LessThan2.IN14
V_Addr[10] => LessThan3.IN14
V_Addr[10] => LessThan6.IN14
V_Addr[10] => LessThan7.IN14
V_Addr[10] => LessThan10.IN14
V_Addr[10] => LessThan11.IN14
V_Addr[10] => LessThan12.IN14
V_Addr[10] => LessThan13.IN14
V_Addr[10] => LessThan14.IN14
V_Addr[10] => Equal3.IN53
V_Addr[10] => Equal4.IN53
V_Addr[11] => LessThan2.IN13
V_Addr[11] => LessThan3.IN13
V_Addr[11] => LessThan6.IN13
V_Addr[11] => LessThan7.IN13
V_Addr[11] => LessThan10.IN13
V_Addr[11] => LessThan11.IN13
V_Addr[11] => LessThan12.IN13
V_Addr[11] => LessThan13.IN13
V_Addr[11] => LessThan14.IN13
V_Addr[11] => Equal3.IN52
V_Addr[11] => Equal4.IN52
state2[0] => Equal0.IN1
state2[0] => Equal1.IN0
state2[1] => Equal0.IN0
state2[1] => Equal1.IN1
red_8bits[0] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[1] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[2] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[3] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[4] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[5] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[6] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
red_8bits[7] <= red_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[0] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[1] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[2] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[3] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[4] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[5] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[6] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
green_8bits[7] <= green_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[0] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[1] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[2] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[3] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[4] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[5] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[6] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
blue_8bits[7] <= blue_8bits.DB_MAX_OUTPUT_PORT_TYPE
countdone <= LessThan14.DB_MAX_OUTPUT_PORT_TYPE
digitBCD[0] <= digitBCD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digitBCD[1] <= digitBCD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digitBCD[2] <= digitBCD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digitBCD[3] <= digitBCD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cnt[0] <= x_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_cnt[1] <= x_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_cnt[0] <= y1_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_cnt[1] <= y1_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2_cnt[0] <= y2_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2_cnt[1] <= y2_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU|yt3817_vibkill:x_vibkill
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
arstn => data_reg[0].ACLR
arstn => data_reg[1].ACLR
arstn => data_reg[2].ACLR
data_in => data_reg[0].DATAIN
data_out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU|yt3817_vibkill:y1_vibkill
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
arstn => data_reg[0].ACLR
arstn => data_reg[1].ACLR
arstn => data_reg[2].ACLR
data_in => data_reg[0].DATAIN
data_out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_BPPU:BPPU|yt3817_vibkill:y2_vibkill
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
arstn => data_reg[0].ACLR
arstn => data_reg[1].ACLR
arstn => data_reg[2].ACLR
data_in => data_reg[0].DATAIN
data_out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_displayer:Displayer
clk => clk.IN2
arstn => arstn.IN2
disp_data[0] => disp_data[0].IN1
disp_data[1] => disp_data[1].IN1
disp_data[2] => disp_data[2].IN1
disp_data[3] => disp_data[3].IN1
disp_data[4] => disp_data[4].IN1
disp_data[5] => disp_data[5].IN1
disp_data[6] => disp_data[6].IN1
disp_data[7] => disp_data[7].IN1
disp_data[8] => disp_data[8].IN1
disp_data[9] => disp_data[9].IN1
disp_data[10] => disp_data[10].IN1
disp_data[11] => disp_data[11].IN1
disp_data[12] => disp_data[12].IN1
disp_data[13] => disp_data[13].IN1
disp_data[14] => disp_data[14].IN1
disp_data[15] => disp_data[15].IN1
disp_data[16] => disp_data[16].IN1
disp_data[17] => disp_data[17].IN1
disp_data[18] => disp_data[18].IN1
disp_data[19] => disp_data[19].IN1
disp_data[20] => disp_data[20].IN1
disp_data[21] => disp_data[21].IN1
disp_data[22] => disp_data[22].IN1
disp_data[23] => disp_data[23].IN1
disp_data[24] => disp_data[24].IN1
disp_data[25] => disp_data[25].IN1
disp_data[26] => disp_data[26].IN1
disp_data[27] => disp_data[27].IN1
disp_data[28] => disp_data[28].IN1
disp_data[29] => disp_data[29].IN1
disp_data[30] => disp_data[30].IN1
disp_data[31] => disp_data[31].IN1
DS <= HC595_Driver:HC595_Driver.DS
SH_CP <= HC595_Driver:HC595_Driver.SH_CP
ST_CP <= HC595_Driver:HC595_Driver.ST_CP


|ov5640_sdram_hdmi_tft|yt3817_displayer:Displayer|HEX8:HEX8
Clk => clk_1K.CLK
Clk => divider_cnt[0].CLK
Clk => divider_cnt[1].CLK
Clk => divider_cnt[2].CLK
Clk => divider_cnt[3].CLK
Clk => divider_cnt[4].CLK
Clk => divider_cnt[5].CLK
Clk => divider_cnt[6].CLK
Clk => divider_cnt[7].CLK
Clk => divider_cnt[8].CLK
Clk => divider_cnt[9].CLK
Clk => divider_cnt[10].CLK
Clk => divider_cnt[11].CLK
Clk => divider_cnt[12].CLK
Clk => divider_cnt[13].CLK
Clk => divider_cnt[14].CLK
Rst_n => divider_cnt[0].ACLR
Rst_n => divider_cnt[1].ACLR
Rst_n => divider_cnt[2].ACLR
Rst_n => divider_cnt[3].ACLR
Rst_n => divider_cnt[4].ACLR
Rst_n => divider_cnt[5].ACLR
Rst_n => divider_cnt[6].ACLR
Rst_n => divider_cnt[7].ACLR
Rst_n => divider_cnt[8].ACLR
Rst_n => divider_cnt[9].ACLR
Rst_n => divider_cnt[10].ACLR
Rst_n => divider_cnt[11].ACLR
Rst_n => divider_cnt[12].ACLR
Rst_n => divider_cnt[13].ACLR
Rst_n => divider_cnt[14].ACLR
Rst_n => clk_1K.ACLR
Rst_n => sel_r[0].PRESET
Rst_n => sel_r[1].ACLR
Rst_n => sel_r[2].ACLR
Rst_n => sel_r[3].ACLR
Rst_n => sel_r[4].ACLR
Rst_n => sel_r[5].ACLR
Rst_n => sel_r[6].ACLR
Rst_n => sel_r[7].ACLR
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => sel.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
En => divider_cnt.OUTPUTSELECT
disp_data[0] => Selector3.IN17
disp_data[1] => Selector2.IN17
disp_data[2] => Selector1.IN17
disp_data[3] => Selector0.IN17
disp_data[4] => Selector3.IN16
disp_data[5] => Selector2.IN16
disp_data[6] => Selector1.IN16
disp_data[7] => Selector0.IN16
disp_data[8] => Selector3.IN15
disp_data[9] => Selector2.IN15
disp_data[10] => Selector1.IN15
disp_data[11] => Selector0.IN15
disp_data[12] => Selector3.IN14
disp_data[13] => Selector2.IN14
disp_data[14] => Selector1.IN14
disp_data[15] => Selector0.IN14
disp_data[16] => Selector3.IN13
disp_data[17] => Selector2.IN13
disp_data[18] => Selector1.IN13
disp_data[19] => Selector0.IN13
disp_data[20] => Selector3.IN12
disp_data[21] => Selector2.IN12
disp_data[22] => Selector1.IN12
disp_data[23] => Selector0.IN12
disp_data[24] => Selector3.IN11
disp_data[25] => Selector2.IN11
disp_data[26] => Selector1.IN11
disp_data[27] => Selector0.IN11
disp_data[28] => Selector3.IN10
disp_data[29] => Selector2.IN10
disp_data[30] => Selector1.IN10
disp_data[31] => Selector0.IN10
sel[0] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[4] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[5] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[6] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[7] <= sel.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_displayer:Displayer|HC595_Driver:HC595_Driver
Clk => DS~reg0.CLK
Clk => ST_CP~reg0.CLK
Clk => SH_CP~reg0.CLK
Clk => SHCP_EDGE_CNT[0].CLK
Clk => SHCP_EDGE_CNT[1].CLK
Clk => SHCP_EDGE_CNT[2].CLK
Clk => SHCP_EDGE_CNT[3].CLK
Clk => SHCP_EDGE_CNT[4].CLK
Clk => divider_cnt[0].CLK
Clk => divider_cnt[1].CLK
Clk => divider_cnt[2].CLK
Clk => divider_cnt[3].CLK
Clk => divider_cnt[4].CLK
Clk => divider_cnt[5].CLK
Clk => divider_cnt[6].CLK
Clk => divider_cnt[7].CLK
Clk => divider_cnt[8].CLK
Clk => divider_cnt[9].CLK
Clk => divider_cnt[10].CLK
Clk => divider_cnt[11].CLK
Clk => divider_cnt[12].CLK
Clk => divider_cnt[13].CLK
Clk => divider_cnt[14].CLK
Clk => divider_cnt[15].CLK
Clk => r_data[0].CLK
Clk => r_data[1].CLK
Clk => r_data[2].CLK
Clk => r_data[3].CLK
Clk => r_data[4].CLK
Clk => r_data[5].CLK
Clk => r_data[6].CLK
Clk => r_data[7].CLK
Clk => r_data[8].CLK
Clk => r_data[9].CLK
Clk => r_data[10].CLK
Clk => r_data[11].CLK
Clk => r_data[12].CLK
Clk => r_data[13].CLK
Clk => r_data[14].CLK
Clk => r_data[15].CLK
Rst_n => r_data[0].ACLR
Rst_n => r_data[1].ACLR
Rst_n => r_data[2].ACLR
Rst_n => r_data[3].ACLR
Rst_n => r_data[4].ACLR
Rst_n => r_data[5].ACLR
Rst_n => r_data[6].ACLR
Rst_n => r_data[7].ACLR
Rst_n => r_data[8].ACLR
Rst_n => r_data[9].ACLR
Rst_n => r_data[10].ACLR
Rst_n => r_data[11].ACLR
Rst_n => r_data[12].ACLR
Rst_n => r_data[13].ACLR
Rst_n => r_data[14].ACLR
Rst_n => r_data[15].ACLR
Rst_n => DS~reg0.ACLR
Rst_n => ST_CP~reg0.ACLR
Rst_n => SH_CP~reg0.ACLR
Rst_n => divider_cnt[0].ACLR
Rst_n => divider_cnt[1].ACLR
Rst_n => divider_cnt[2].ACLR
Rst_n => divider_cnt[3].ACLR
Rst_n => divider_cnt[4].ACLR
Rst_n => divider_cnt[5].ACLR
Rst_n => divider_cnt[6].ACLR
Rst_n => divider_cnt[7].ACLR
Rst_n => divider_cnt[8].ACLR
Rst_n => divider_cnt[9].ACLR
Rst_n => divider_cnt[10].ACLR
Rst_n => divider_cnt[11].ACLR
Rst_n => divider_cnt[12].ACLR
Rst_n => divider_cnt[13].ACLR
Rst_n => divider_cnt[14].ACLR
Rst_n => divider_cnt[15].ACLR
Rst_n => SHCP_EDGE_CNT[0].ACLR
Rst_n => SHCP_EDGE_CNT[1].ACLR
Rst_n => SHCP_EDGE_CNT[2].ACLR
Rst_n => SHCP_EDGE_CNT[3].ACLR
Rst_n => SHCP_EDGE_CNT[4].ACLR
Data[0] => r_data[0].DATAIN
Data[1] => r_data[1].DATAIN
Data[2] => r_data[2].DATAIN
Data[3] => r_data[3].DATAIN
Data[4] => r_data[4].DATAIN
Data[5] => r_data[5].DATAIN
Data[6] => r_data[6].DATAIN
Data[7] => r_data[7].DATAIN
Data[8] => r_data[8].DATAIN
Data[9] => r_data[9].DATAIN
Data[10] => r_data[10].DATAIN
Data[11] => r_data[11].DATAIN
Data[12] => r_data[12].DATAIN
Data[13] => r_data[13].DATAIN
Data[14] => r_data[14].DATAIN
Data[15] => r_data[15].DATAIN
S_EN => r_data[15].ENA
S_EN => r_data[14].ENA
S_EN => r_data[13].ENA
S_EN => r_data[12].ENA
S_EN => r_data[11].ENA
S_EN => r_data[10].ENA
S_EN => r_data[9].ENA
S_EN => r_data[8].ENA
S_EN => r_data[7].ENA
S_EN => r_data[6].ENA
S_EN => r_data[5].ENA
S_EN => r_data[4].ENA
S_EN => r_data[3].ENA
S_EN => r_data[2].ENA
S_EN => r_data[1].ENA
S_EN => r_data[0].ENA
SH_CP <= SH_CP~reg0.DB_MAX_OUTPUT_PORT_TYPE
ST_CP <= ST_CP~reg0.DB_MAX_OUTPUT_PORT_TYPE
DS <= DS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_beeper:Beeper
clk => clk.IN2
arstn => arstn.IN2
en => comb.IN1
digitBCD[0] => digitBCD[0].IN1
digitBCD[1] => digitBCD[1].IN1
digitBCD[2] => digitBCD[2].IN1
digitBCD[3] => digitBCD[3].IN1
beep <= pwm_generator:pwm_gen.o_pwm


|ov5640_sdram_hdmi_tft|yt3817_beeper:Beeper|yt3817_beepctl:beepctl
clk => clk.IN1
arstn => arstn.IN1
digitBCD[0] => digitBCD_r1[0].DATAIN
digitBCD[1] => digitBCD_r1[1].DATAIN
digitBCD[2] => digitBCD_r1[2].DATAIN
digitBCD[3] => digitBCD_r1[3].DATAIN
Pitch_num[0] <= Pitch_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pitch_num[1] <= Pitch_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pitch_num[2] <= Pitch_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_beeper:Beeper|yt3817_beepctl:beepctl|yt3817_clk_diver:QS_diver
clk => clk_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
arstn => clk_out~reg0.ACLR
arstn => cnt[0].ACLR
arstn => cnt[1].ACLR
arstn => cnt[2].ACLR
arstn => cnt[3].ACLR
arstn => cnt[4].ACLR
arstn => cnt[5].ACLR
arstn => cnt[6].ACLR
arstn => cnt[7].ACLR
arstn => cnt[8].ACLR
arstn => cnt[9].ACLR
arstn => cnt[10].ACLR
arstn => cnt[11].ACLR
arstn => cnt[12].ACLR
arstn => cnt[13].ACLR
arstn => cnt[14].ACLR
arstn => cnt[15].ACLR
arstn => cnt[16].ACLR
arstn => cnt[17].ACLR
arstn => cnt[18].ACLR
arstn => cnt[19].ACLR
arstn => cnt[20].ACLR
arstn => cnt[21].ACLR
arstn => cnt[22].ACLR
arstn => cnt[23].ACLR
arstn => cnt[24].ACLR
arstn => cnt[25].ACLR
arstn => cnt[26].ACLR
arstn => cnt[27].ACLR
arstn => cnt[28].ACLR
arstn => cnt[29].ACLR
arstn => cnt[30].ACLR
arstn => cnt[31].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|yt3817_beeper:Beeper|pwm_generator:pwm_gen
Clk50M => o_pwm~reg0.CLK
Clk50M => counter[0].CLK
Clk50M => counter[1].CLK
Clk50M => counter[2].CLK
Clk50M => counter[3].CLK
Clk50M => counter[4].CLK
Clk50M => counter[5].CLK
Clk50M => counter[6].CLK
Clk50M => counter[7].CLK
Clk50M => counter[8].CLK
Clk50M => counter[9].CLK
Clk50M => counter[10].CLK
Clk50M => counter[11].CLK
Clk50M => counter[12].CLK
Clk50M => counter[13].CLK
Clk50M => counter[14].CLK
Clk50M => counter[15].CLK
Clk50M => counter[16].CLK
Clk50M => counter[17].CLK
Clk50M => counter[18].CLK
Clk50M => counter[19].CLK
Clk50M => counter[20].CLK
Clk50M => counter[21].CLK
Clk50M => counter[22].CLK
Clk50M => counter[23].CLK
Clk50M => counter[24].CLK
Clk50M => counter[25].CLK
Clk50M => counter[26].CLK
Clk50M => counter[27].CLK
Clk50M => counter[28].CLK
Clk50M => counter[29].CLK
Clk50M => counter[30].CLK
Clk50M => counter[31].CLK
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => counter[14].ACLR
Rst_n => counter[15].ACLR
Rst_n => counter[16].ACLR
Rst_n => counter[17].ACLR
Rst_n => counter[18].ACLR
Rst_n => counter[19].ACLR
Rst_n => counter[20].ACLR
Rst_n => counter[21].ACLR
Rst_n => counter[22].ACLR
Rst_n => counter[23].ACLR
Rst_n => counter[24].ACLR
Rst_n => counter[25].ACLR
Rst_n => counter[26].ACLR
Rst_n => counter[27].ACLR
Rst_n => counter[28].ACLR
Rst_n => counter[29].ACLR
Rst_n => counter[30].ACLR
Rst_n => counter[31].ACLR
Rst_n => o_pwm~reg0.ACLR
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
cnt_en => counter.OUTPUTSELECT
counter_arr[0] => counter.DATAB
counter_arr[0] => counter.DATAA
counter_arr[1] => counter.DATAB
counter_arr[1] => counter.DATAA
counter_arr[2] => counter.DATAB
counter_arr[2] => counter.DATAA
counter_arr[3] => counter.DATAB
counter_arr[3] => counter.DATAA
counter_arr[4] => counter.DATAB
counter_arr[4] => counter.DATAA
counter_arr[5] => counter.DATAB
counter_arr[5] => counter.DATAA
counter_arr[6] => counter.DATAB
counter_arr[6] => counter.DATAA
counter_arr[7] => counter.DATAB
counter_arr[7] => counter.DATAA
counter_arr[8] => counter.DATAB
counter_arr[8] => counter.DATAA
counter_arr[9] => counter.DATAB
counter_arr[9] => counter.DATAA
counter_arr[10] => counter.DATAB
counter_arr[10] => counter.DATAA
counter_arr[11] => counter.DATAB
counter_arr[11] => counter.DATAA
counter_arr[12] => counter.DATAB
counter_arr[12] => counter.DATAA
counter_arr[13] => counter.DATAB
counter_arr[13] => counter.DATAA
counter_arr[14] => counter.DATAB
counter_arr[14] => counter.DATAA
counter_arr[15] => counter.DATAB
counter_arr[15] => counter.DATAA
counter_arr[16] => counter.DATAB
counter_arr[16] => counter.DATAA
counter_arr[17] => counter.DATAB
counter_arr[17] => counter.DATAA
counter_arr[18] => counter.DATAB
counter_arr[18] => counter.DATAA
counter_arr[19] => counter.DATAB
counter_arr[19] => counter.DATAA
counter_arr[20] => counter.DATAB
counter_arr[20] => counter.DATAA
counter_arr[21] => counter.DATAB
counter_arr[21] => counter.DATAA
counter_arr[22] => counter.DATAB
counter_arr[22] => counter.DATAA
counter_arr[23] => counter.DATAB
counter_arr[23] => counter.DATAA
counter_arr[24] => counter.DATAB
counter_arr[24] => counter.DATAA
counter_arr[25] => counter.DATAB
counter_arr[25] => counter.DATAA
counter_arr[26] => counter.DATAB
counter_arr[26] => counter.DATAA
counter_arr[27] => counter.DATAB
counter_arr[27] => counter.DATAA
counter_arr[28] => counter.DATAB
counter_arr[28] => counter.DATAA
counter_arr[29] => counter.DATAB
counter_arr[29] => counter.DATAA
counter_arr[30] => counter.DATAB
counter_arr[30] => counter.DATAA
counter_arr[31] => counter.DATAB
counter_arr[31] => counter.DATAA
counter_ccr[0] => LessThan0.IN32
counter_ccr[1] => LessThan0.IN31
counter_ccr[2] => LessThan0.IN30
counter_ccr[3] => LessThan0.IN29
counter_ccr[4] => LessThan0.IN28
counter_ccr[5] => LessThan0.IN27
counter_ccr[6] => LessThan0.IN26
counter_ccr[7] => LessThan0.IN25
counter_ccr[8] => LessThan0.IN24
counter_ccr[9] => LessThan0.IN23
counter_ccr[10] => LessThan0.IN22
counter_ccr[11] => LessThan0.IN21
counter_ccr[12] => LessThan0.IN20
counter_ccr[13] => LessThan0.IN19
counter_ccr[14] => LessThan0.IN18
counter_ccr[15] => LessThan0.IN17
counter_ccr[16] => LessThan0.IN16
counter_ccr[17] => LessThan0.IN15
counter_ccr[18] => LessThan0.IN14
counter_ccr[19] => LessThan0.IN13
counter_ccr[20] => LessThan0.IN12
counter_ccr[21] => LessThan0.IN11
counter_ccr[22] => LessThan0.IN10
counter_ccr[23] => LessThan0.IN9
counter_ccr[24] => LessThan0.IN8
counter_ccr[25] => LessThan0.IN7
counter_ccr[26] => LessThan0.IN6
counter_ccr[27] => LessThan0.IN5
counter_ccr[28] => LessThan0.IN4
counter_ccr[29] => LessThan0.IN3
counter_ccr[30] => LessThan0.IN2
counter_ccr[31] => LessThan0.IN1
o_pwm <= o_pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder
pixelclk => pixelclk.IN3
pixelclk5x => pixelclk5x.IN1
rst_n => rst_n.IN3
blue_din[0] => blue_din[0].IN1
blue_din[1] => blue_din[1].IN1
blue_din[2] => blue_din[2].IN1
blue_din[3] => blue_din[3].IN1
blue_din[4] => blue_din[4].IN1
blue_din[5] => blue_din[5].IN1
blue_din[6] => blue_din[6].IN1
blue_din[7] => blue_din[7].IN1
green_din[0] => green_din[0].IN1
green_din[1] => green_din[1].IN1
green_din[2] => green_din[2].IN1
green_din[3] => green_din[3].IN1
green_din[4] => green_din[4].IN1
green_din[5] => green_din[5].IN1
green_din[6] => green_din[6].IN1
green_din[7] => green_din[7].IN1
red_din[0] => red_din[0].IN1
red_din[1] => red_din[1].IN1
red_din[2] => red_din[2].IN1
red_din[3] => red_din[3].IN1
red_din[4] => red_din[4].IN1
red_din[5] => red_din[5].IN1
red_din[6] => red_din[6].IN1
red_din[7] => red_din[7].IN1
hsync => hsync.IN1
vsync => vsync.IN1
de => de.IN3
tmds_clk_p <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_3_p
tmds_clk_n <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_3_n
tmds_data_p[0] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_0_p
tmds_data_p[1] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_1_p
tmds_data_p[2] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_2_p
tmds_data_n[0] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_0_n
tmds_data_n[1] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_1_n
tmds_data_n[2] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_2_n


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encb
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encg
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|encode:encr
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst
clkx5 => clkx5.IN2
datain_0[0] => TMDS_shift_0h.DATAB
datain_0[1] => TMDS_shift_0l.DATAB
datain_0[2] => TMDS_shift_0h.DATAB
datain_0[3] => TMDS_shift_0l.DATAB
datain_0[4] => TMDS_shift_0h.DATAB
datain_0[5] => TMDS_shift_0l.DATAB
datain_0[6] => TMDS_shift_0h.DATAB
datain_0[7] => TMDS_shift_0l.DATAB
datain_0[8] => TMDS_shift_0h.DATAB
datain_0[9] => TMDS_shift_0l.DATAB
datain_1[0] => TMDS_shift_1h.DATAB
datain_1[1] => TMDS_shift_1l.DATAB
datain_1[2] => TMDS_shift_1h.DATAB
datain_1[3] => TMDS_shift_1l.DATAB
datain_1[4] => TMDS_shift_1h.DATAB
datain_1[5] => TMDS_shift_1l.DATAB
datain_1[6] => TMDS_shift_1h.DATAB
datain_1[7] => TMDS_shift_1l.DATAB
datain_1[8] => TMDS_shift_1h.DATAB
datain_1[9] => TMDS_shift_1l.DATAB
datain_2[0] => ~NO_FANOUT~
datain_2[1] => ~NO_FANOUT~
datain_2[2] => TMDS_shift_2h.DATAB
datain_2[3] => TMDS_shift_2l.DATAB
datain_2[4] => TMDS_shift_2h.DATAB
datain_2[5] => TMDS_shift_2l.DATAB
datain_2[6] => TMDS_shift_2h.DATAB
datain_2[7] => TMDS_shift_2l.DATAB
datain_2[8] => TMDS_shift_2h.DATAB
datain_2[9] => TMDS_shift_2l.DATAB
datain_3[0] => TMDS_shift_3h.DATAB
datain_3[0] => TMDS_shift_2h.DATAB
datain_3[1] => TMDS_shift_3l.DATAB
datain_3[1] => TMDS_shift_2l.DATAB
datain_3[2] => TMDS_shift_3h.DATAB
datain_3[3] => TMDS_shift_3l.DATAB
datain_3[4] => TMDS_shift_3h.DATAB
datain_3[5] => TMDS_shift_3l.DATAB
datain_3[6] => TMDS_shift_3h.DATAB
datain_3[7] => TMDS_shift_3l.DATAB
datain_3[8] => TMDS_shift_3h.DATAB
datain_3[9] => TMDS_shift_3l.DATAB
dataout_0_p <= altddio_out:altddio_out_0.dataout
dataout_0_n <= altddio_out:altddio_out_1.dataout
dataout_1_p <= altddio_out:altddio_out_0.dataout
dataout_1_n <= altddio_out:altddio_out_1.dataout
dataout_2_p <= altddio_out:altddio_out_0.dataout
dataout_2_n <= altddio_out:altddio_out_1.dataout
dataout_3_p <= altddio_out:altddio_out_0.dataout
dataout_3_n <= altddio_out:altddio_out_1.dataout


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|ov5640_sdram_hdmi_tft|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


