#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 16 00:04:22 2023
# Process ID: 18496
# Current directory: /home/patrick/Assignment1/Verilog6bitALU/Assignment1.runs/synth_1
# Command line: vivado -log ALUPeripheralController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALUPeripheralController.tcl
# Log file: /home/patrick/Assignment1/Verilog6bitALU/Assignment1.runs/synth_1/ALUPeripheralController.vds
# Journal file: /home/patrick/Assignment1/Verilog6bitALU/Assignment1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ALUPeripheralController.tcl -notrace
Command: synth_design -top ALUPeripheralController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18529 
WARNING: [Synth 8-2611] redeclaration of ansi port plusOverflow is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port minusOverflow is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:24]
WARNING: [Synth 8-976] plusOverflow has already been declared [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:24]
WARNING: [Synth 8-2654] second declaration of plusOverflow ignored [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:24]
INFO: [Synth 8-994] plusOverflow is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:18]
INFO: [Synth 8-994] minusOverflow is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:18]
WARNING: [Synth 8-2611] redeclaration of ansi port overflow is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port carryOut is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:24]
WARNING: [Synth 8-976] overflow has already been declared [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:24]
WARNING: [Synth 8-2654] second declaration of overflow ignored [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:24]
INFO: [Synth 8-994] overflow is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:16]
INFO: [Synth 8-994] carryOut is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:16]
WARNING: [Synth 8-2611] redeclaration of ansi port overflow is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port carryOut is not allowed [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:22]
WARNING: [Synth 8-976] overflow has already been declared [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:22]
WARNING: [Synth 8-2654] second declaration of overflow ignored [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:22]
INFO: [Synth 8-994] overflow is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:16]
INFO: [Synth 8-994] carryOut is declared here [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1366.875 ; gain = 0.000 ; free physical = 6940 ; free virtual = 12954
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALUPeripheralController' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:12]
INFO: [Synth 8-6157] synthesizing module 'TwosComplementConversion6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'FullAdder6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'FullAdder1bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder1bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder1bit' (1#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder1bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder6bit' (2#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Adder/FullAdder6bit.v:12]
WARNING: [Synth 8-350] instance 'adder_unit' of module 'FullAdder6bit' requires 5 connections, but only 3 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v:38]
INFO: [Synth 8-6155] done synthesizing module 'TwosComplementConversion6bit' (3#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/TwosComplement/TwosComplementConversion6bit.v:12]
WARNING: [Synth 8-350] instance 'Neg_A_unit' of module 'TwosComplementConversion6bit' requires 3 connections, but only 2 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:29]
WARNING: [Synth 8-350] instance 'Neg_B_unit' of module 'TwosComplementConversion6bit' requires 3 connections, but only 2 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:30]
INFO: [Synth 8-6157] synthesizing module 'LessThan6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/LessThan6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'GreaterThanOrEqualTo6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThanOrEqualTo6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'EqualTo6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'EqualTo2bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo2bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'EqualTo1bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo1bit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EqualTo1bit' (4#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo1bit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EqualTo2bit' (5#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo2bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'EqualTo6bit' (6#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/EqualTo6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'GreaterThan6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'GreaterThan5bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan5bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'GreaterThan1bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan1bit.v:11]
INFO: [Synth 8-6155] done synthesizing module 'GreaterThan1bit' (7#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan1bit.v:11]
INFO: [Synth 8-6157] synthesizing module 'GreaterThan2bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan2bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GreaterThan2bit' (8#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan2bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GreaterThan5bit' (9#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan5bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GreaterThan6bit' (10#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThan6bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'GreaterThanOrEqualTo6bit' (11#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/GreaterThanOrEqualTo6bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'LessThan6bit' (12#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Comparator/LessThan6bit.v:12]
WARNING: [Synth 8-689] width (6) of port connection 'LessThan' does not match port width (1) of module 'LessThan6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:31]
INFO: [Synth 8-6157] synthesizing module 'XNOR6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR6bit.v:12]
INFO: [Synth 8-6157] synthesizing module 'XNOR1bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR1bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'XNOR1bit' (13#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR1bit.v:12]
INFO: [Synth 8-6155] done synthesizing module 'XNOR6bit' (14#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/XNOR/XNOR6bit.v:12]
WARNING: [Synth 8-350] instance 'A_Plus_B_unit' of module 'FullAdder6bit' requires 5 connections, but only 4 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:33]
INFO: [Synth 8-6157] synthesizing module 'FullRippleSubtractor6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:12]
WARNING: [Synth 8-350] instance 'twos_complement_unit' of module 'TwosComplementConversion6bit' requires 3 connections, but only 2 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FullRippleSubtractor6bit' (15#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Subtractor/FullRippleSubtractor6bit.v:12]
WARNING: [Synth 8-350] instance 'A_Minus_B_unit' of module 'FullRippleSubtractor6bit' requires 5 connections, but only 4 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALU6bit' (16#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/ALU6bitSelector/ALU.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'outputALessThanB' does not match port width (6) of module 'ALU6bit' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:42]
WARNING: [Synth 8-350] instance 'ALU_unit' of module 'ALU6bit' requires 13 connections, but only 12 given [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:40]
INFO: [Synth 8-226] default block is never used [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:66]
WARNING: [Synth 8-567] referenced signal 'SelectNegativeA' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'SelectNegativeB' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'ALessThanB' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'AxnorB' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'AplusB' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'AminusB' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'plusOverflow' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-567] referenced signal 'minusOverflow' should be on the sensitivity list [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:65]
WARNING: [Synth 8-3848] Net minusOverflow in module/entity ALUPeripheralController does not have driver. [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALUPeripheralController' (17#1) [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:21]
WARNING: [Synth 8-3331] design ALU6bit has unconnected port fxn[2]
WARNING: [Synth 8-3331] design ALU6bit has unconnected port fxn[1]
WARNING: [Synth 8-3331] design ALU6bit has unconnected port fxn[0]
WARNING: [Synth 8-3331] design ALUPeripheralController has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.898 ; gain = 8.023 ; free physical = 6973 ; free virtual = 12987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.898 ; gain = 8.023 ; free physical = 6974 ; free virtual = 12988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.898 ; gain = 8.023 ; free physical = 6974 ; free virtual = 12988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/constrs_1/new/ALUContstraints.xdc]
Finished Parsing XDC File [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/constrs_1/new/ALUContstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/constrs_1/new/ALUContstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALUPeripheralController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALUPeripheralController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6734 ; free virtual = 12740
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6738 ; free virtual = 12744
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6738 ; free virtual = 12744
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6738 ; free virtual = 12744
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6804 ; free virtual = 12804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6804 ; free virtual = 12804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6805 ; free virtual = 12806
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'individualNumber_reg' [/home/patrick/Assignment1/Verilog6bitALU/Assignment1.srcs/sources_1/Controllers/ALUPeripheralController.v:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6797 ; free virtual = 12798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 30    
	   2 Input      1 Bit         XORs := 11    
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALUPeripheralController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module FullAdder1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module FullAdder6bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module XNOR1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ALUPeripheralController has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6791 ; free virtual = 12793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6659 ; free virtual = 12659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6659 ; free virtual = 12659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     8|
|5     |LUT3   |     5|
|6     |LUT4   |    15|
|7     |LUT5   |     4|
|8     |LUT6   |    31|
|9     |MUXF7  |     3|
|10    |FDRE   |    20|
|11    |LD     |     4|
|12    |IBUF   |    16|
|13    |OBUF   |    26|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   140|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6654 ; free virtual = 12655
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1731.305 ; gain = 8.023 ; free physical = 6708 ; free virtual = 12708
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6708 ; free virtual = 12708
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6658 ; free virtual = 12658
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1731.305 ; gain = 364.430 ; free physical = 6709 ; free virtual = 12709
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1731.305 ; gain = 0.000 ; free physical = 6709 ; free virtual = 12709
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patrick/Assignment1/Verilog6bitALU/Assignment1.runs/synth_1/ALUPeripheralController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALUPeripheralController_utilization_synth.rpt -pb ALUPeripheralController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 00:04:41 2023...
