

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  1.039 us|  1.039 us|  206|  206|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      204|      204|         7|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %phi_mul"   --->   Operation 13 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 0, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 14 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 18 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln14 = icmp_eq  i7 %j_2, i7 100" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 19 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %j_2, i7 1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 20 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.i.i.split, void %_Z2g1iPiiS_S_S_.exit.i.exitStub" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 21 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %j_2" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 22 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %zext_ln14, i14 %phi_mul_read" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:15->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 23 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln12 = store i7 %add_ln14, i7 %j" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 24 'store' 'store_ln12' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i14 %add_ln15" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 25 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i14 %addr_in, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 26 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 27 'load' 'addr_in_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%addr_in_load = load i14 %addr_in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 28 'load' 'addr_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i1 %in_r, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 29 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 30 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i1 %w, i64 0, i64 %zext_ln16" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 31 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 32 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i14 %addr_in_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 34 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 35 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 36 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 37 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln17" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 37 'icmp' 'addr_cmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln17 = store i64 %zext_ln17, i64 %reuse_addr_reg" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 38 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 39 [1/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 39 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_5 : Operation 40 [1/2] (3.25ns)   --->   "%w_load = load i14 %w_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 40 'load' 'w_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%data_load = load i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 41 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 42 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %data_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 43 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%xor_ln17 = xor i1 %w_load, i1 %in_load" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 44 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%shl_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln17, i1 0" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%zext_ln17_1 = zext i2 %shl_ln" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 46 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln17 = add i32 %reuse_select, i32 %zext_ln17_1" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 47 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 48 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 50 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln17 = store i32 %add_ln17, i14 %data_addr" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 51 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln17 = store i32 %add_ln17, i32 %reuse_reg" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 52 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.i.i" [benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28]   --->   Operation 53 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln12', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) of constant 0 on local variable 'j', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [10]  (1.588 ns)
	'load' operation 7 bit ('j', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) on local variable 'j', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [16]  (1.870 ns)
	'store' operation 0 bit ('store_ln12', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) of variable 'add_ln14', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:14->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 on local variable 'j', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:12->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 [46]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('addr_in_addr', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [30]  (0.000 ns)
	'load' operation 14 bit ('addr_in_load', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) on array 'addr_in' [31]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 14 bit ('addr_in_load', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) on array 'addr_in' [31]  (3.254 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'icmp' operation 1 bit ('addr_cmp', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [37]  (3.520 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 1 bit ('in_load', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:16->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) on array 'in_r' [27]  (3.254 ns)

 <State 6>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [34]  (0.000 ns)
	'select' operation 32 bit ('reuse_select', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [38]  (0.000 ns)
	'add' operation 32 bit ('add_ln17', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) [42]  (2.552 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28) of variable 'add_ln17', benchmarks/jianyicheng/BNNKernel/src/g1.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn.cpp:17->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:28 on array 'data' [43]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
