// Seed: 121187521
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri [1 'd0 : 1] id_4, id_5, id_6;
  id_7(
      1
  );
  uwire id_8;
  assign id_5 = 1;
  logic id_9;
  assign id_8 = id_4 | 'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd25
) (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6
);
  wire _id_8, id_9;
  wire id_10[-1 : 1  &&  id_8];
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  logic id_11;
  wire  id_12;
  always
    id_11#(
        .id_9(1),
        .id_6(1)
    ) <= id_8;
endmodule
