// Seed: 4091928647
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    input uwire id_8,
    output uwire id_9
);
  assign id_9 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output wire id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wire id_10
);
  wire id_12, id_13;
  xor primCall (id_5, id_9, id_12, id_1, id_13);
  always force id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_6,
      id_1,
      id_8,
      id_9,
      id_9,
      id_10,
      id_9,
      id_5
  );
endmodule
