$date
	Thu May 25 16:26:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_control_tb $end
$var wire 3 ! alu_control [2:0] $end
$var reg 1 " clk $end
$var reg 3 # func3 [2:0] $end
$var reg 7 $ func7 [6:0] $end
$var reg 7 % opcode [6:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 & func3 [2:0] $end
$var wire 7 ' func7 [6:0] $end
$var wire 7 ( opcode [6:0] $end
$var reg 3 ) alu_control [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
0"
bx !
$end
#2000
1"
#4000
0"
#6000
1"
#8000
0"
#10000
b0 !
b0 )
1"
b0 $
b0 '
b111 #
b111 &
b110011 %
b110011 (
#12000
0"
#14000
1"
#16000
0"
#18000
1"
#20000
b1 !
b1 )
0"
b110 #
b110 &
#22000
1"
#24000
0"
#26000
1"
#28000
0"
#30000
b10 !
b10 )
1"
b0 #
b0 &
#32000
0"
#34000
1"
#36000
0"
#38000
1"
#40000
b11 !
b11 )
0"
b100000 $
b100000 '
#42000
1"
#44000
0"
#46000
1"
#48000
0"
#50000
b10 !
b10 )
1"
b100011 %
b100011 (
#52000
0"
#54000
1"
#56000
0"
#58000
1"
#60000
b10 !
b10 )
0"
b10011 %
b10011 (
#62000
1"
#64000
0"
#66000
1"
#68000
0"
#70000
b10 !
b10 )
1"
b11 %
b11 (
#72000
0"
#74000
1"
#76000
0"
#78000
1"
#80000
b100 !
b100 )
0"
b100 #
b100 &
b1100011 %
b1100011 (
#82000
1"
#84000
0"
#86000
1"
#88000
0"
#90000
b101 !
b101 )
1"
b10 #
b10 &
#92000
0"
#94000
1"
#96000
0"
#98000
1"
#100000
b110 !
b110 )
0"
b0 #
b0 &
#102000
1"
#104000
0"
#106000
1"
#108000
0"
#110000
b10 !
b10 )
1"
b1101111 %
b1101111 (
#112000
0"
#114000
1"
#116000
0"
#118000
1"
#120000
b10 !
b10 )
0"
b1100111 %
b1100111 (
#122000
1"
#124000
0"
#126000
1"
#128000
0"
#130000
1"
