--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30725077 paths analyzed, 982 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.149ns.
--------------------------------------------------------------------------------
Slack:                  5.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.038ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.038ns (6.922ns logic, 12.116ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  5.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.065ns (Levels of Logic = 14)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y49.A2      net (fanout=11)       1.932   decoder/Maddsub_n0037_3
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.065ns (4.237ns logic, 14.828ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.982ns (Levels of Logic = 10)
  Clock Path Skew:      -0.081ns (0.628 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.982ns (7.022ns logic, 11.960ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  5.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 14)
  Clock Path Skew:      -0.028ns (0.318 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X8Y54.C2       net (fanout=14)       1.278   M_ctrl_direction[0]
    SLICE_X8Y54.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X17Y53.A4      net (fanout=3)        0.938   decoder/N150
    SLICE_X17Y53.A       Tilo                  0.259   M_ctrl_sel_new_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121_2
    SLICE_X11Y48.D3      net (fanout=5)        1.291   decoder/Mmux__n00403_rs_cy<2>1211
    SLICE_X11Y48.D       Tilo                  0.259   temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X17Y49.A3      net (fanout=9)        1.128   temp_pos[4]
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (4.205ns logic, 14.826ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  5.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y56.B1      net (fanout=14)       0.970   M_ctrl_direction[0]
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.926ns (6.927ns logic, 11.999ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  5.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.999ns (Levels of Logic = 15)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X11Y47.A1      net (fanout=12)       1.748   Sh17713
    SLICE_X11Y47.A       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Mmux_new_pos61
    SLICE_X10Y50.B5      net (fanout=2)        1.018   M_decoder_new_pos[5]
    SLICE_X10Y50.COUT    Topcyb                0.448   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<5>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.999ns (4.645ns logic, 14.354ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  5.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.929ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y50.A3      net (fanout=11)       1.360   decoder/Maddsub_n0037_3
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.929ns (6.768ns logic, 12.161ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.943ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X11Y47.A1      net (fanout=12)       1.748   Sh17713
    SLICE_X11Y47.A       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Mmux_new_pos61
    SLICE_X10Y50.B5      net (fanout=2)        1.018   M_decoder_new_pos[5]
    SLICE_X10Y50.COUT    Topcyb                0.448   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<5>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.943ns (4.745ns logic, 14.198ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.864ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X16Y50.A4      net (fanout=2)        0.656   decoder/N246
    SLICE_X16Y50.A       Tilo                  0.254   Sh17713
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X17Y50.C3      net (fanout=19)       0.392   Maddsub_n0037_Madd_cy[3]
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.864ns (6.917ns logic, 11.947ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  6.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.927ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y54.B1      net (fanout=5)        1.449   n0022[0]
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.927ns (6.922ns logic, 12.005ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.860ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y49.A2      net (fanout=11)       1.932   decoder/Maddsub_n0037_3
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y53.B4      net (fanout=12)       1.226   Sh1776
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.860ns (6.514ns logic, 12.346ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  6.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.826ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X8Y54.C2       net (fanout=14)       1.278   M_ctrl_direction[0]
    SLICE_X8Y54.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X17Y53.A4      net (fanout=3)        0.938   decoder/N150
    SLICE_X17Y53.A       Tilo                  0.259   M_ctrl_sel_new_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121_2
    SLICE_X11Y48.D3      net (fanout=5)        1.291   decoder/Mmux__n00403_rs_cy<2>1211
    SLICE_X11Y48.D       Tilo                  0.259   temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X17Y49.A3      net (fanout=9)        1.128   temp_pos[4]
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y53.B4      net (fanout=12)       1.226   Sh1776
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.826ns (6.482ns logic, 12.344ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.887ns (Levels of Logic = 15)
  Clock Path Skew:      -0.028ns (0.318 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y56.B1      net (fanout=14)       0.970   M_ctrl_direction[0]
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X11Y47.A1      net (fanout=12)       1.748   Sh17713
    SLICE_X11Y47.A       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Mmux_new_pos61
    SLICE_X10Y50.B5      net (fanout=2)        1.018   M_decoder_new_pos[5]
    SLICE_X10Y50.COUT    Topcyb                0.448   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<5>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.887ns (4.650ns logic, 14.237ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.890ns (Levels of Logic = 15)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y50.A3      net (fanout=11)       1.360   decoder/Maddsub_n0037_3
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X11Y47.A1      net (fanout=12)       1.748   Sh17713
    SLICE_X11Y47.A       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Mmux_new_pos61
    SLICE_X10Y50.B5      net (fanout=2)        1.018   M_decoder_new_pos[5]
    SLICE_X10Y50.COUT    Topcyb                0.448   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<5>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.890ns (4.491ns logic, 14.399ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 10)
  Clock Path Skew:      -0.081ns (0.628 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X16Y50.A4      net (fanout=2)        0.656   decoder/N246
    SLICE_X16Y50.A       Tilo                  0.254   Sh17713
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X17Y50.C3      net (fanout=19)       0.392   Maddsub_n0037_Madd_cy[3]
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (7.017ns logic, 11.791ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.871ns (Levels of Logic = 10)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y54.B1      net (fanout=5)        1.449   n0022[0]
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.871ns (7.022ns logic, 11.849ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  6.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_see_q_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.834ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.628 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_see_q_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.AQ      Tcko                  0.525   M_see_q[1]
                                                       M_see_q_1
    SLICE_X7Y60.D4       net (fanout=5)        1.328   M_see_q[1]
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.834ns (7.022ns logic, 11.812ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  6.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.863ns (Levels of Logic = 14)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y55.D6      net (fanout=2)        1.252   N21
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y49.A2      net (fanout=11)       1.932   decoder/Maddsub_n0037_3
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.863ns (4.337ns logic, 14.526ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.844ns (Levels of Logic = 16)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    SLICE_X10Y49.AX      net (fanout=8)        1.283   M_alu_a[0]
    SLICE_X10Y49.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y50.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y50.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.844ns (4.545ns logic, 14.299ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.752ns (Levels of Logic = 10)
  Clock Path Skew:      -0.092ns (0.628 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y56.B1      net (fanout=14)       0.970   M_ctrl_direction[0]
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X16Y50.A4      net (fanout=2)        0.656   decoder/N246
    SLICE_X16Y50.A       Tilo                  0.254   Sh17713
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X17Y50.C3      net (fanout=19)       0.392   Maddsub_n0037_Madd_cy[3]
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.752ns (6.922ns logic, 11.830ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  6.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.815ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.318 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X12Y56.B1      net (fanout=14)       0.970   M_ctrl_direction[0]
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y54.B1      net (fanout=5)        1.449   n0022[0]
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.815ns (6.927ns logic, 11.888ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  6.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.825ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X8Y54.B2       net (fanout=5)        1.408   n0022[0]
    SLICE_X8Y54.B        Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In2
    SLICE_X9Y53.CX       net (fanout=1)        0.781   M_state_q_FSM_FFd3-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     18.825ns (6.917ns logic, 11.908ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  6.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.825ns (Levels of Logic = 15)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X12Y56.B5      net (fanout=2)        1.024   mux61
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X16Y50.A4      net (fanout=2)        0.656   decoder/N246
    SLICE_X16Y50.A       Tilo                  0.254   Sh17713
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X17Y50.C3      net (fanout=19)       0.392   Maddsub_n0037_Madd_cy[3]
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X11Y47.A1      net (fanout=12)       1.748   Sh17713
    SLICE_X11Y47.A       Tilo                  0.259   M_player_pos_b_q[5]
                                                       decoder/Mmux_new_pos61
    SLICE_X10Y50.B5      net (fanout=2)        1.018   M_decoder_new_pos[5]
    SLICE_X10Y50.COUT    Topcyb                0.448   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<5>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.825ns (4.640ns logic, 14.185ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  6.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.818ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y50.A3      net (fanout=11)       1.360   decoder/Maddsub_n0037_3
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y54.B1      net (fanout=5)        1.449   n0022[0]
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.818ns (6.768ns logic, 12.050ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  6.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.810ns (Levels of Logic = 14)
  Clock Path Skew:      -0.012ns (0.318 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y49.A2      net (fanout=11)       1.932   decoder/Maddsub_n0037_3
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X10Y53.D3      net (fanout=8)        0.790   alu/N26
    SLICE_X10Y53.D       Tilo                  0.235   N82
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y54.B2      net (fanout=1)        0.727   N82
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.810ns (4.213ns logic, 14.597ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.811ns (Levels of Logic = 14)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.525   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y55.B1      net (fanout=8)        1.540   M_state_q_FSM_FFd3_1
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X8Y54.C2       net (fanout=14)       1.278   M_ctrl_direction[0]
    SLICE_X8Y54.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X17Y53.A4      net (fanout=3)        0.938   decoder/N150
    SLICE_X17Y53.A       Tilo                  0.259   M_ctrl_sel_new_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121_2
    SLICE_X11Y48.D3      net (fanout=5)        1.291   decoder/Mmux__n00403_rs_cy<2>1211
    SLICE_X11Y48.D       Tilo                  0.259   temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X17Y49.A3      net (fanout=9)        1.128   temp_pos[4]
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.811ns (4.300ns logic, 14.511ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  6.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.743ns (Levels of Logic = 10)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A1      net (fanout=14)       1.918   M_state_q_FSM_FFd4_1
    SLICE_X12Y49.A       Tilo                  0.254   M_player_pos_a_q[3]
                                                       mux61_1
    SLICE_X13Y55.D1      net (fanout=2)        1.112   mux61
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y50.A3      net (fanout=11)       1.359   decoder/Maddsub_n0037_3
    SLICE_X16Y50.A       Tilo                  0.254   Sh17713
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X17Y50.C3      net (fanout=19)       0.392   Maddsub_n0037_Madd_cy[3]
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.743ns (6.763ns logic, 11.980ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  6.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.727ns (Levels of Logic = 10)
  Clock Path Skew:      -0.081ns (0.628 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X13Y55.D6      net (fanout=2)        1.252   N21
    SLICE_X13Y55.D       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11_SW1
    SLICE_X13Y55.C1      net (fanout=1)        1.018   decoder/N175
    SLICE_X13Y55.C       Tilo                  0.259   decoder/N175
                                                       decoder/Mmux__n00403_rs_xor<1>11
    SLICE_X12Y55.AX      net (fanout=4)        0.512   decoder/temp_pos[1]
    SLICE_X12Y55.BMUX    Taxb                  0.292   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X17Y50.A3      net (fanout=11)       1.360   decoder/Maddsub_n0037_3
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=8)        1.047   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X9Y51.B1       net (fanout=5)        1.181   n0022[0]
    SLICE_X9Y51.B        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X10Y46.AX      net (fanout=1)        1.216   M_alu_alu[0]
    SLICE_X10Y46.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.727ns (6.868ns logic, 11.859ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  6.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.776ns (Levels of Logic = 14)
  Clock Path Skew:      -0.028ns (0.318 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y55.B2      net (fanout=7)        1.855   M_reg_d_q[0]
    SLICE_X13Y55.B       Tilo                  0.259   decoder/N175
                                                       Mmux_M_ctrl_direction11
    SLICE_X8Y54.C2       net (fanout=14)       1.278   M_ctrl_direction[0]
    SLICE_X8Y54.C        Tilo                  0.255   M_state_q_FSM_FFd3_1
                                                       decoder/Mmux__n00403_rs_cy<2>12_SW0
    SLICE_X17Y53.A4      net (fanout=3)        0.938   decoder/N150
    SLICE_X17Y53.A       Tilo                  0.259   M_ctrl_sel_new_pos[1]
                                                       decoder/Mmux__n00403_rs_cy<2>121_2
    SLICE_X11Y48.D3      net (fanout=5)        1.291   decoder/Mmux__n00403_rs_cy<2>1211
    SLICE_X11Y48.D       Tilo                  0.259   temp_pos[4]
                                                       decoder/Mmux__n00403_rs_xor<4>11
    SLICE_X17Y49.A3      net (fanout=9)        1.128   temp_pos[4]
    SLICE_X17Y49.A       Tilo                  0.259   Sh1776
                                                       decoder/Maddsub_n0037_Madd_xor<4>11
    SLICE_X17Y49.D2      net (fanout=1)        1.184   decoder/GND_6_o_GND_6_o_add_13_OUT<4>1
    SLICE_X17Y49.D       Tilo                  0.259   Sh1776
                                                       decoder/Sh1776
    SLICE_X10Y47.A1      net (fanout=12)       1.748   Sh1776
    SLICE_X10Y47.A       Tilo                  0.235   M_player_pos_a_q[4]
                                                       decoder/Mmux_new_pos51
    SLICE_X10Y50.A1      net (fanout=3)        1.063   M_decoder_new_pos[4]
    SLICE_X10Y50.COUT    Topcya                0.472   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_lut<4>
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X10Y53.D3      net (fanout=8)        0.790   alu/N26
    SLICE_X10Y53.D       Tilo                  0.235   N82
                                                       alu/Mmux_alu313_SW9
    SLICE_X11Y54.B2      net (fanout=1)        0.727   N82
    SLICE_X11Y54.B       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4-In2
    SLICE_X9Y53.DX       net (fanout=1)        0.837   M_state_q_FSM_FFd4-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     18.776ns (4.181ns logic, 14.595ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.788ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.525   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D2       net (fanout=13)       1.476   M_state_q_FSM_FFd2_1
    SLICE_X7Y60.D        Tilo                  0.259   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1_SW0
    SLICE_X12Y56.B3      net (fanout=2)        1.310   N21
    SLICE_X12Y56.B       Tilo                  0.254   M_see_q[1]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW0
    SLICE_X12Y55.A2      net (fanout=1)        0.729   decoder/N148
    SLICE_X12Y55.AMUX    Topaa                 0.456   Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X16Y52.A1      net (fanout=17)       1.559   Maddsub_n0037_2
    SLICE_X16Y52.A       Tilo                  0.254   decoder/N266
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X17Y50.A4      net (fanout=2)        0.645   decoder/N246
    SLICE_X17Y50.A       Tilo                  0.259   N198
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X17Y50.C2      net (fanout=11)       0.572   GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X17Y50.C       Tilo                  0.259   N198
                                                       decoder/Sh17712
    SLICE_X16Y50.D3      net (fanout=1)        0.800   decoder/Sh17712
    SLICE_X16Y50.D       Tilo                  0.254   Sh17713
                                                       decoder/Sh17713
    SLICE_X10Y53.B3      net (fanout=12)       1.425   Sh17713
    SLICE_X10Y53.B       Tilo                  0.235   N82
                                                       Mmux_M_alu_a11
    SLICE_X10Y49.AX      net (fanout=8)        1.283   M_alu_a[0]
    SLICE_X10Y49.COUT    Taxcy                 0.281   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<3>
    SLICE_X10Y50.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[3]
    SLICE_X10Y50.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[7]
    SLICE_X10Y51.COUT    Tbyp                  0.091   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
                                                       alu/cmp_call/adder/Mmux_sum1_rs_cy<11>
    SLICE_X10Y52.CIN     net (fanout=1)        0.003   alu/cmp_call/adder/Mmux_sum1_rs_cy[11]
    SLICE_X10Y52.BMUX    Tcinb                 0.277   alu/M_cmp_call_n
                                                       alu/cmp_call/adder/Mmux_sum1_rs_xor<15>
    SLICE_X11Y52.A1      net (fanout=1)        0.768   alu/Mmux_sum3_split[13]
    SLICE_X11Y52.A       Tilo                  0.259   alu/N173
                                                       alu/Mmux_alu313_SW1_SW1
    SLICE_X9Y51.A2       net (fanout=1)        0.982   alu/N173
    SLICE_X9Y51.A        Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313_SW1
    SLICE_X9Y54.A3       net (fanout=8)        0.946   alu/N26
    SLICE_X9Y54.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu/Mmux_alu313_SW3
    SLICE_X9Y54.B5       net (fanout=1)        1.010   N74
    SLICE_X9Y54.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1-In1
    SLICE_X9Y53.AX       net (fanout=1)        0.629   M_state_q_FSM_FFd1-In
    SLICE_X9Y53.CLK      Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     18.788ns (4.645ns logic, 14.143ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.149|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30725077 paths, 0 nets, and 2116 connections

Design statistics:
   Minimum period:  19.149ns{1}   (Maximum frequency:  52.222MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 10 23:06:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



