// Seed: 1594614022
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6
);
  assign id_0 = 1;
  supply0 id_8 = 1;
  wire id_9, id_10;
  assign id_3 = 1;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    inout tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    inout supply0 id_4,
    output uwire id_5,
    input wand id_6
    , id_35,
    output wire id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13,
    output uwire id_14,
    output supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    input wor id_18,
    input uwire id_19,
    input supply1 id_20,
    output wand id_21,
    input wor id_22,
    output supply0 id_23,
    output uwire id_24
    , id_36,
    output supply0 id_25,
    input tri id_26,
    output supply1 id_27,
    input tri id_28,
    input supply1 id_29,
    input uwire id_30,
    output wand id_31,
    input tri0 id_32,
    output tri0 id_33
);
  wire id_37;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_30,
      id_27,
      id_16,
      id_13,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
