catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/DataIn_shyloc}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/DataIn_NewValid}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/DataOut}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/DataOut_NewValid}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/Ready_Ext}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/ForceStop}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/AwaitingConfig}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/Ready}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/FIFO_Full}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/EOP}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/Finished}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/Error}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/ShyLoc_top_inst/Finished_Ext}

catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/clock}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/reset}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_data}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_data}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_ESC_ESC}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_ESC_EOP}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_ESC_EEP}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_Parity_error}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_bits}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_rate}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_Time}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_Time_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Rx_Time_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_Time}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_Time_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_Time_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_PSC}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_PSC_valid}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Tx_PSC_ready}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Disable}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/gen_dut_tx(1)/gen_spw_tx/SPW_inst/Connected}

catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/clk_in}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rst_in}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_full}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_empty}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_r_update}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_ready_ext}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/fifo_ack}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/write_done}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ram_data_in}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_data}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_Con}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Tx_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_data}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_Con}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_OR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_IR}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_out}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_valid}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_cmd_ready}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_out}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_ready}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/raw_ccsds_data}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_datanewValid}

catch {add wave -position end sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/ccsds_data_ready}

catch {add wave -position end sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/rx_data_valid}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Connected}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Rx_ESC_ESC}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EOP}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_ESC_EEP}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/spw_Parity_error}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/error_out}
catch {add wave -position end  sim:/system_shyloc_top_tb_v2/DUT/gen_fifo_controller(5)/gen_ctrl/router_fifo_ctrl_inst/s_state}
