-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
-- Date        : Tue Sep 11 12:36:13 2018
-- Host        : ZLR-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ win_rom_sim_netlist.vhdl
-- Design      : win_rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
\ENOUT__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0C80FB0F0131C37EFFE7F17E01001FC0003FFFFFE7FEF000001FFCFFC00E1707",
      INIT_01 => X"903210943E020C05FBFFDFDDFC00007F8F1DF7FF7FFFF38000007FF157004DC4",
      INIT_02 => X"2100C86260780841C3EDBFFFE3F800007FFFFF8FCC783E0C0000007F800C0926",
      INIT_03 => X"41020301DC01C0066307FFFFF78F2100003FDFFE3E2000087000000038000000",
      INIT_04 => X"010D080C0F52808E3300C6CFFFDE3CC480003F7FF80000000180000000000000",
      INIT_05 => X"00380C0032193870F830073137FF79F19300003FFFF000000004000000000000",
      INIT_06 => X"0000E1B040CF04B1E7C18000E7FFFFCF671E00007FFFE0000000100000000000",
      INIT_07 => X"00000608C2033812E000181001CFFFFF388C78003FFFFFC3800000000000C000",
      INIT_08 => X"0000002C420004806D2E0000303C4CDEFFE7F9FC11FF96FFFF001C0C00000300",
      INIT_09 => X"000000009318400C00A064040000F13B7FFFDFBFF0FFFFF80FFF00F070F00000",
      INIT_0A => X"3C0003FC4006E54003B2443C00090E7FFF3FFF7C7FC3FFF5C00FBE1FF3D7E003",
      INIT_0B => X"FDFC007FFF903195000F982871C00C70FFFCFFFFF0FF9FFEFF403838FFDEFFFE",
      INIT_0C => X"FFFFFC01FFFDC5A0EC0300E07A00006703C4F3FFFFE3FF7E00F000C037FFF3FF",
      INIT_0D => X"FFFFFFF00FFFF33993B8000358F20006301E13FFFFFD8FFDF000900000FFFFFF",
      INIT_0E => X"CFFFFFFF801FFFE000DDE030142A51C00303E7FFEFFFE30FF7C005400040707F",
      INIT_0F => X"0EFEFFE7CE8049FDCFB27F00C030817E0EFC1D923DBFFF851FFC00790007C000",
      INIT_10 => X"4003FBF849C41A951E4C71FFFF0659C6719F52A7AC973FF83398C1AC8333CFE8",
      INIT_11 => X"F180003F8878AFF964B172E7FFF0012400C22929B8E57E6FE0D8231C95527D3D",
      INIT_12 => X"CEC54180002CC0F06018BC7A3FFFF3F199CD4F0E109133FF93E10384F8BA61F1",
      INIT_13 => X"C7BE49047CE00472018716A9E0FFFFFFEE633243D2024DFFFF81E6615BFF4B03",
      INIT_14 => X"7004E790000101857C1DFD9D7783FFFF00040C87B08CFE7066CE01FFDA2E783A",
      INIT_15 => X"2A880F9C180C007C29C1F019B5498FFFF0013032AFE667FE843F3A03E28C8303",
      INIT_16 => X"1FC5167EEE20380F0DF40C4D0F02107FFFFFFF89C5219657FFE03E3E04603704",
      INIT_17 => X"F977F1AB19DA404240E621A7202C1CCBFFFFFFFF8FDA3EE69FC2BCBCBC11B67E",
      INIT_18 => X"4F8AFBA36DCB1B01105A0AF25923FFFEEBFFFFFFE363F810010E53C9FB784652",
      INIT_19 => X"6A5EC59AA922426C02D1079845DC80FFEB6FFFFFFFF87E03D618037C0660CF18",
      INIT_1A => X"B198865D964AE4023024A12A038E76F9FFA47FFFFFF3E2500FB9E68133815CFC",
      INIT_1B => X"718622C20A5853B59BC4B1C3FA1C03CEC1FFBFFFFF3FCC4800F7CB64914FE101",
      INIT_1C => X"CCEC184AE74B6D576FEBF62AE210686D797A0FFFFFFFFF30C607DF6A8AA83FC1",
      INIT_1D => X"EC7640E15FF42DB59E656FD2C06DA09AD38D1001CFFFFFFCC4141E732C0A8EC8",
      INIT_1E => X"DD053D33DB45E64B9DF33DFF6F8BE8501A9185BE62BFFFCFF3B8DFBCC048BDE2",
      INIT_1F => X"25D3623C6F451BE10DCD8AFC7CE41E3A003B071EA48AFFFF3FC660AFDC882F59",
      INIT_20 => X"3069FEE4231FD2B40FD116D870F97B0493CC0731F1CF2FFFFCFFFEB39B330C00",
      INIT_21 => X"CFFF813584481919AAC76444C3FFEBEB0ED07F9E670BE07FFFF008680EEBD20F",
      INIT_22 => X"C1873840EE66013DBFAFDC56A45B8FD040433BF8E30024043FFFC0062012CF03",
      INIT_23 => X"371E1FE164160000DE45C6B05403CE1FCF1B92BC07CC815144FFFF07EBB00B9C",
      INIT_24 => X"6A99FC03F4673E040E5AEAA6589106283DF2DB17C07A38164F03FFFCFFA91836",
      INIT_25 => X"B97469FCE394785010391786D4C1FEC880F7831DC80CF1C8B1060FFFF00F81F3",
      INIT_26 => X"0B0F89B330004BE93A01E84B090088536201DDB271338FF54538243FFFC017CB",
      INIT_27 => X"80143E2730FF03337BAA0FF3CA1540DA2708027885932890FEE42383FFFF007E",
      INIT_28 => X"0D700899598C03FE758DA83EC036D6D25B3E2109E6CDD0F4FF0072CB2BFFFC07",
      INIT_29 => X"C0190046BE6FF00420934410F6C27AF42C05B7CC63226746F781F0095917FFF0",
      INIT_2A => X"FF00260060B10FC039EFDB1B431C9329B851AC653384C98C3F7E43CFFCD1DFFF",
      INIT_2B => X"FFFC008DA2CCE200E7884DBE6CF8BDB0BAF4C6BFE89F6537FF4E07F0FC8AF5FF",
      INIT_2C => X"1FFFF03D1FF8E9F3E0FF011ED12DE0F6750DCF26F244FE358583D03F3CF2C39B",
      INIT_2D => X"1000000FF6F6763CD193F20B4348B903386B0F8C1C145FC3735039F00E40EC96",
      INIT_2E => X"62C07FFF7FD1820F3FCF0FD10F811AC8BF0C2DFD588E2C2613F98DE541F83FC4",
      INIT_2F => X"663F81FFFFFFFFFF9E023036D017D2300683EC05DB38A040473F771E93377673",
      INIT_30 => X"C0E1DFDFFFFFFFFFFEE8030CD0ADDA417E661BDE542468380B770D91489CC819",
      INIT_31 => X"000221FFFFFFFFFFF7FC25F2BE2FD8DBC0160C1414888E355F7793B0544F0969",
      INIT_32 => X"9001E206FFFFFF1FFFDFD707800A0556E7DBFFF7FA96A490BA0C0BF301B759FC",
      INIT_33 => X"AC3AF0740F83FFFC1FFFFD0C1000D43FB74E0EBFDACC5B852B0CE1013481920F",
      INIT_34 => X"DFF2203D7A6C0FFFFC3FFFE4E4C073799413F88F9FFB918F3182CF3DFF59DA45",
      INIT_35 => X"B87FEE79C027301FBFF000FFD00633103C96D4CF280E4F96D9881C40600472F5",
      INIT_36 => X"9CC59BF79C61D8C0E000C001FFC4E40FE18C0623F7A78D0FCE003B403133E5EB",
      INIT_37 => X"6B3888CF3010E9C603C0000007FE70637CD03B8490B6710346EEDC3033C02469",
      INIT_38 => X"C0337357B8EE4CF0700F0008003FFCDDBBFC0307D1E75E1BFB89895FC1803FE5",
      INIT_39 => X"322044787BD02727024038003001FFF8488E303043A7647C03DEA7761F8AD198",
      INIT_3A => X"B8FEF0BCC029FE9B107C030000C01FFFF000097C68C325E0C1DEE01106609FCC",
      INIT_3B => X"C8E3CC3B5546959FC50CC01C0003007FFF60F037F85B886B3BE30E771040CB9F",
      INIT_3C => X"9FF0A24176FE83C4801CB0C070000C01FFFC607C93CB7673257F804F8AB6087E",
      INIT_3D => X"A4A06139724E8D6690B0004041C0003003FFFF00A4550544F96BBCA64C147A07",
      INIT_3E => X"0365CE938BD0192D0D48D1F000070000C00FFFD205B959A5E40910E71C541815",
      INIT_3F => X"303D2C86D42CD063F2EA8E03FC00080003001FFFA3081882C9D273B711FBC5D8",
      INIT_40 => X"5791B6DEC258F7031A35F50C01F00020000E007FFD7C70185A84BBCE47D6979F",
      INIT_41 => X"382A0FFAB28A54D2CCCAA330C000000180003803FFF253206027A49783F7FCF0",
      INIT_42 => X"6423FA16151D12289BB3076F16C000000F0000C00FFFED5FFE1E3CB0CF0ED5C8",
      INIT_43 => X"E8F043B3A281B80D566E9F249FB70000003C0000007FFF4CFF70D7846AFF731C",
      INIT_44 => X"23A1E63161EBC7A283F7AE7C1703D400000000000001FFFF981DB20CEA8F9DDD",
      INIT_45 => X"217557CAD14AB18E9B2F1CBB591D441F0000000000000FFFF00070A77E15561B",
      INIT_46 => X"DB3C3B9A9B56432B4C451134F7D30CC70C0000000000003FFFE041E788880B98",
      INIT_47 => X"0B470754FBD54010FBFF1A80D1C9C381F970000000000000FFFFC00033000FDF",
      INIT_48 => X"C4D1301108F40AD00C4A325C80C3366FF80160000000000007FFFF0000CFFFC3",
      INIT_49 => X"879BB385AADCF2633D0DED6D009C11F83FFFC00000000000007FFFF80007F814",
      INIT_4A => X"00D584EB28269671E6AA80EC3E0B405CAEFFFF80000000000003FFFFE1E00FE3",
      INIT_4B => X"3C1F7766932E4ED70CBDB004ED43AC7314D9BFC00400000800000FFFFF87C01F",
      INIT_4C => X"E07FCC0F159C8FE2987EE0E4313F2D63C97C6000000000006000003FFFFFBB38",
      INIT_4D => X"0F81BFE103DEBE707876C44B90DF0532CF1817200000000001800001FFFFFFC1",
      INIT_4E => X"38FF007FE0E8AA7CFC73FC474C0BEFCFF9A61F7000F00000000E000007FFFFFF",
      INIT_4F => X"C0E7FC00E181E337E07C00FDF565438447E1A3E40C00700000003800000FFFFB",
      INIT_50 => X"FE039FFC078003FDC311FFF7FED5BCE0000380E61D300040000000C000003FFF",
      INIT_51 => X"FFF80E73F03E000688344FCF83EEBFD57EFFFBD23D53000000000003000000FF",
      INIT_52 => X"0FFFF07987E1F004D7C05D3C0E0028D55A0001F017F708000000000000000003",
      INIT_53 => X"003FFFE1F01F8C00010BC4D18DCB8DB91A213C3392EE620C0000000000000000",
      INIT_54 => X"3FC0FFFF07C03FF000030052BEFC700B67F1FCF0FF3F02E03010000000000000",
      INIT_55 => X"000003FFF83F00FFC0001742474481ECAA4A24D38F272282C180400000000000",
      INIT_56 => X"0000000FF7E0F100000000013E5151206DB29E662B99C1829C81080107FE0000",
      INIT_57 => X"000000003FFF83E400000000022DF8DBD8458D8044362CF9CBFE63800003F800",
      INIT_58 => X"0200000000FFFE0F90000000000869C7760170AA3B7272820646E9FFC00000C0",
      INIT_59 => X"000C00000003FFF03F400020004027573C01844A797E988E87D1CE47CFC00000",
      INIT_5A => X"0000F00300000FFFC0FE00008003800D18AD03324365F8F2E117BFC6BF8FE000",
      INIT_5B => X"F00003E04C00003DFF07F80002018C029A8C37F4A28A4D88E9D06E03C3E00FFC",
      INIT_5C => X"0FF8201FC3F80000F7F83FE000080E301A6C7B01E71421E0FC23F4FFF78F840F",
      INIT_5D => X"E03FFC00FE0FE3AA005FAAFF80000038C03344401A988F8693252923FF30BE00",
      INIT_5E => X"07C07FFFC2F01F87FC00FFFBFF00008080003FD8B0A941839CAD32FFFFFFC7C1",
      INIT_5F => X"115F01F7FFFBC0000FF003FFFFFC0000000000FCE600098128CACC65FFFFE7FC",
      INIT_60 => X"F047F803FFFFFF30073FC00FFFFFF00002000382773380ACD4702375547FF3CF",
      INIT_61 => X"FFC11E0007FEFFFF001EFF003FFFFFC0001C000C0DCC8E0416E810593619B7CF",
      INIT_62 => X"FB9F00780007FFFFFC00FFFC01FFFFFF00007B03207F0088ACC2DF2A99A0EAFF",
      INIT_63 => X"3FEA7801E00003FFFFF0000FF03FFFFFFC0001FFF8038C073319498AB5B3E3C9",
      INIT_64 => X"9C778DE00007E00FFFFFBC003FCFFFFFFFF0000F8FC000300F870FDD32CCAA26",
      INIT_65 => X"777D32065C8663C007FFF0FCE0FFFFFFF7FFC0003C3F032080CC15C31393053D",
      INIT_66 => X"0A90F27C71E2098F801FFFC3F383FFFFFFFFFF8000C83E331EE4C9A307575DF0",
      INIT_67 => X"1679B24EBD0F88063F807F7FFFC0F00FFFFFFFFE00016A82006702260D6BF5FC",
      INIT_68 => X"E81E11981BDC3E301DFF801FFFFF07FFFFFFFFFFF800019C2B838009D030C9F3",
      INIT_69 => X"57925405E00306F8802307009EFFFC3FFFFFFFFFFFE00001E3CF0E0007C09D0D",
      INIT_6A => X"E1655B77E7C0703BE2000C06021BFFF3FFFFFFFFFFFF8000E1CE1D3CE6171AA2",
      INIT_6B => X"EFE1ED69CB4F01F47F8000100C007FFFCFFFFFFFFFFFFE0032BD700CFF187E78",
      INIT_6C => X"E3D406ED0E891803FCF600006030003FFF3FBFFFFFFFEFF801E34BF033F061F9",
      INIT_6D => X"8F855D16A512C4F80F31000000C0030073FE3E00FFFFFFBFE00FAD1F9DCF9FA7",
      INIT_6E => X"021C02C706B3E31F8C3C20000003840C00FFFDF003FFFAFF0000FFA47B868F18",
      INIT_6F => X"3008608F1C79D30B8E300ED000000F307800FFF7C00FFFC7FC00019A09FD9F0C",
      INIT_70 => X"7FC0200665CD8BA88FB0003B8000401FE1FC00FFFFA03FFE3FF000077927FE3E",
      INIT_71 => X"13FF00003B85426EFF37F003070000007F87F801FFFFC0FFF9FFC0003BA38C34",
      INIT_72 => X"18AFFE0000EE91CBE17CDFE38C2DC00001FFFFF803FFFE03FFE7FF0000C6CE38",
      INIT_73 => X"F0F0AFEC0003BCA3868C0336801881F0000FFFF7F003FFF00FFF1FFC0000FFB8",
      INIT_74 => X"E7CF6BFFB0200EF6B61A19846B402027C0003FFFDFC007FFE03FF8FFF00003CF",
      INIT_75 => X"FC92FE63FF001EF99830A1801F9F00E00E60000F803FE0813FF8FFC3FFC0003D",
      INIT_76 => X"03F27BFD9FFF83F3EE60C284007F7800603DC0001E007FC003FFE3DE1FFF0001",
      INIT_77 => X"000FC7FFFC7FFF0FCFB18FFB1000FCC001C03180002001FFC18F7FFFF87FFC00",
      INIT_78 => X"C0003F9EE725FFFC0F3C0F7FD87B71F00003006000000003DFC01EFFFFE1FFF0",
      INIT_79 => X"E10000077A8027FFC03CE07FFF46FFC300000300C0000000037F80FCFFFF87FC",
      INIT_7A => X"7F8000000DFFC03FFC03E63DFF879A2700300004830000000001FF07FBFFFC1F",
      INIT_7B => X"81FC0000003FEE01FE001F01F5FE1FF8B807C7000007000000000E3E0FFFFFF0",
      INIT_7C => X"FE07F0002800AEB80FC003FE3F1FF07C67C03F3C00008E00000A80B8FF1FFDFF",
      INIT_7D => X"FBF9FFE02AAA2FBFC47CC03FBCFC6C0F0000E0187E180F0000000FFFFFFFFFFC",
      INIT_7E => X"FFEFE7FF83FFF81CFF11F300F2E3F1103C00030001FCB03C0000007FFFFFFFFF",
      INIT_7F => X"00003F9FFE0FFFE073FC47CC07CF0FC6C0F0000C0007F280F8300001FFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03FF90F0FFCE3C81001800000000003FFFC00000000000000000000000000000",
      INIT_01 => X"000FFF6BC1FDF3FA040020000000000070E20000000000000000000000000100",
      INIT_02 => X"28003FFD1F87F7BE3C1040000000000000000000000000000000000000000002",
      INIT_03 => X"010000FFE17E3FF9FCF800000000C00000002000000000000000000000000000",
      INIT_04 => X"00000003FF847FF1CFFF38300000030000000080000000000000000000000000",
      INIT_05 => X"00002C000FFE53FF07FFF8C0C000000E00000000000000000000000000000000",
      INIT_06 => X"000000F0003FF89FF83FFFFF0000000018000000000000000000000000000000",
      INIT_07 => X"00000005C000FFE19FFFFFEFFE00000000700000000000000000000000000000",
      INIT_08 => X"00000000570003FF8F17FFFFCFC3830000000000000009000000000000000000",
      INIT_09 => X"0000000002C00003FF1E2FFFFFFF0E040000004000000007F000000000000000",
      INIT_0A => X"00000000001420003C4CAE5FFFF7F18000000003800000023FF0400000000000",
      INIT_0B => X"000000000060A00000F07099FE3FFF8F000000000F00000100BFC7C000000000",
      INIT_0C => X"00000000000201021000FFC619FFFFF8FC380000001C0001FF0FFF3FC0000000",
      INIT_0D => X"0000000000000C3C00400FFF9161FFFFCFE1E000000070000FFDEFFFFF000000",
      INIT_0E => X"30000000000000192442000FF62ACE3FFCFC1800000000F0003FF0BFFFFF8F80",
      INIT_0F => X"F1000018300002000A2200003FF80701FF03E061C2000003E003FF82FFFFFFFF",
      INIT_10 => X"A7FC00078618004A0030100000F9E203CFE0AD18136000000F673FF2E4FF3F9F",
      INIT_11 => X"FFFFFFC07782E00213074040000FFFCC0CBDC6D2441B8010003E7CFEEE59FEFF",
      INIT_12 => X"FEFEFFFFFFF30C0F9067238100000C0E183B20F12F349C006C00FC7BFF73FFFF",
      INIT_13 => X"FFFFE1FFFFFFF87DFE48E28E0C0000001020F43FA0FCD000007E01D8A7E09D3F",
      INIT_14 => X"8FFFF847FFFFFC0153E0001278600000FFF883E87FE301941831FE0281DFC047",
      INIT_15 => X"0F17FFE1A7FFFF804ADE0C0181F740000FFEC00DE019C0023800C5FC16037CBC",
      INIT_16 => X"E7E40FFF17DFFFF00618F0001C03F800000000023B2A63000DE801C1FBA308F9",
      INIT_17 => X"0639F205AD0DFFFD80A6DA40816C1FC00000000008FE1C0B0002E84303EE5801",
      INIT_18 => X"B01FDFE0F7F4A7FFE037F888168DFFFE240000001C3DF810100009F20407B81E",
      INIT_19 => X"80F1351B92FF519FFC0CF872011F7FFFE810000000017E03E85E002FF88030E2",
      INIT_1A => X"4E12618E8635F935FFDB9E25A8203007FFAD8000000000500FC49A01FC7E6003",
      INIT_1B => X"04784007A0184FC887FF0000063203CD3FFF02000000038D00F8331AC2701E0E",
      INIT_1C => X"0C13E1747E506274119BF8CA1C3D1F0900FA0C080000000F1607E00E033CC000",
      INIT_1D => X"E3B67F05311CC18C92E6EFE8F78CDC98C38300083000000038641F80300E3707",
      INIT_1E => X"01FC3AFC0698F9B3A5ECDBFF97B3E6B07C707DBE2540000000405FBF0064C4AC",
      INIT_1F => X"2693FE07F0186392CD4E657FFFE01E29000700FF784D00000001883FDF0FE781",
      INIT_20 => X"C070BFFC3FE0378CD37319027FFE8F1E77C3FF0FFE48C00000000146FF3C0F00",
      INIT_21 => X"F0007827F7BFE2A65F3DCC7AEBFFF63B1C1F807E1FF10070000000100F1FE00F",
      INIT_22 => X"01F8001DCFF9FFC2087DF6B0D33F8FE8659FC007E0FFFE0FC000000012073FC3",
      INIT_23 => X"F81FE000E01FFFFF463AF35AC7997E1FAF967B43FFC3FE70540000000440047F",
      INIT_24 => X"B9E1FFFC0CF939FBFC0EF149739C6DE83E7FB527FFFA07E661E000000010E001",
      INIT_25 => X"419381FF03F6146FEFF86E3F210FF12780F936416803F03732000000000000F8",
      INIT_26 => X"0C0FE63C3FFFEE19FDFFF0984004B7069E01E6F386C3FFF33918180000000002",
      INIT_27 => X"60083EE5CFFFFEE21AB7FFC03B5DF20D40F803858E43C980FE1C328000000000",
      INIT_28 => X"020018FD9D8000022409DFFE0FF5350E7F01E00E16E880F800FFF38714000000",
      INIT_29 => X"00014050FFF0000C389D77FFFD3F81E8883C4FC07CE3A209407FF00C30F80000",
      INIT_2A => X"0000050081B1F00029FBF7FCFFF7B3DFC6B8E3A703FBCE080201FFCFFD8FE000",
      INIT_2B => X"00000000017FFDFF00DE5ECF93FFFF80FC4F3E80F81FFD3FE011FFF0FF720E00",
      INIT_2C => X"0000000000005FF3FF01BCF13DD3FFCD06A8F20603C4FE59F3FC8FFF00FDA064",
      INIT_2D => X"00000000000980FCF1EC0B783CE847FB450C2560FC1B5FC0DAE7C20FFE00FC01",
      INIT_2E => X"2000000000007D81FFCFF006FAB329076032D5F0AC7E09BE09AB6213BFF83FC0",
      INIT_2F => X"F70000000000000005FE3FC8E5E98BEE02B1E89503D860DE7F47EFB010F7F770",
      INIT_30 => X"3F40000000000000030C030F1FB23B0C4DE094E359BCBFF5698C96B1D31C3804",
      INIT_31 => X"0001C0000000000008001C033FE0179D9651FF67C9CD2279CEAC2686483FF998",
      INIT_32 => X"7B001F00000000000020200000080276F5360010865FC6DA33E1FBD42C08FE02",
      INIT_33 => X"9FF8A008007C000000000203E000783FBFE91F3FA33F2CDDEB0FE1036BDA0C00",
      INIT_34 => X"300DE0318193F000000000181F002F86F01F481FFFFC1E6EC6E63FFFFF87AC39",
      INIT_35 => X"1B801FFFC00D0FE0400000002001FF1FCC16894380018FE0E7CAFC3F9FFCA414",
      INIT_36 => X"5533040FE39F783F1FFF000000101C0FFE0C04CE1DB87EFFFCFF8B4000000D2A",
      INIT_37 => X"62AA63000FE00201FC3FFC000000587FFFE038A06D4F80FCC6E1B90000002409",
      INIT_38 => X"C00554D00701CFF80FF0FFF00000000847FC030622283FFBF87006E03E7FC000",
      INIT_39 => X"02000A29F80FC71F41BFC7FFC0000000B07FB030791B580FF3FE470FE0713E00",
      INIT_3A => X"3FFFF0A4333801E3A403FCFFFF00000000BFCF004F18DA807FFEE011799FE030",
      INIT_3B => X"1B0033FB68352C603E433FE3FFFC0000000047F0006422F43E00F00F8880C6E9",
      INIT_3C => X"5C9CD3C1F69427727FFA7FFF8FFFF0000000003C600CFA3D8183FC7052F40826",
      INIT_3D => X"3CE6EE37FA4F101F218EC7FFFE3FFFC0000000F8F839FC70AA4CE242019A57FE",
      INIT_3E => X"4A7CF9CC28701EF2FEC6200FFFF8FFFF0000000FF8899099E69C1F547442BF18",
      INIT_3F => X"2EA96CE7B8A1407DD31B45FC03FFF7FFFC0000001CF03F056960F037EBB771C5",
      INIT_40 => X"319CA7534EEFC103E3E60D43FE0FFFDFFFF00000008380001E8187C0583FD5CB",
      INIT_41 => X"EDD9079C05B9BB08CF2A5C09BFFFFFFE7FFFC00000012C0002C605FF8315FA25",
      INIT_42 => X"C0B462BE8AF3F7E4E3BCAF100EFFFFFFF0FFFF00000004A0002C207CFF0CDFE0",
      INIT_43 => X"FB1291DA407F87DE470EE124607FFFFFFFC3FFFC000000330083E781FEFF78A4",
      INIT_44 => X"D26CCC66D660FE1DC9BC3F8132FFAFFFFFFFFFFFF000000067E2408C0F53FDE5",
      INIT_45 => X"F79CDAB39B0D13786636F0FC8AA3393FFFFFFFFFFFC000000FFF8F1F808E77FF",
      INIT_46 => X"F2FE55205E2FD56321984E87DBFDF000A7FFFFFFFFFF0000001FFE1817300F5F",
      INIT_47 => X"11B7FEBCD2686647FE406BDA1FB177FE07EFFFFFFFFFFC0000003FFFCC000006",
      INIT_48 => X"F8AEFFFABF42AD595B87C3BB68FEF3BFFFFF5FFFFFFFFFF0000000FFFF30003D",
      INIT_49 => X"FFEB0C7E4EE608851842238AA73FEE36FFFFFFFFFFFFFFFFC0000007FFF807EB",
      INIT_4A => X"FF3665D2F1BFBE27104BB41E299CFFB055FFFFFFFFFFFFFFFF0000001E1FF01F",
      INIT_4B => X"C3E0F8412FC179F5849C03CFF410F38DD907FFFFFBFFFFF7FFFC000000783FE0",
      INIT_4C => X"1F8003F0447F3F3FF6688027B034028C368E9FFFFFFFFFFF9FFFF000000044C7",
      INIT_4D => X"F07E401EEB8FFC10BB7CDB897EFF170830E1FCDFFFFFFFFFFE7FFFC00000003E",
      INIT_4E => X"C700FF801F02D372038C3FF65674000007D9955FFFFFFFFFFFF1FFFF00000000",
      INIT_4F => X"3F1803FF1E7E1526D7FFFCFD2C9A3FFBB81FDC757FFFFFFFFFFFC7FFFC000004",
      INIT_50 => X"01FC6003F87FFC375FEFFFF7FE03D31FFFFC7F128AFFFFFFFFFFFF3FFFF00000",
      INIT_51 => X"0007F18C0FC1FFF854B5C000001300377FFFFFD1F53FFFFFFFFFFFFCFFFFC000",
      INIT_52 => X"00000F86781E0FFF69F96F03FFFFFAA1880001FF61617FFFFFFFFFFFFFFFFF00",
      INIT_53 => X"F000001E0FE073FFFFF3B85B83C3F159787F03C3E05B53FFFFFFFFFFFFFFFFFC",
      INIT_54 => X"C0000000F83FC00FFFFFE3A61E03FFDAC3DA8800FFC4BA1FFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFF000007C0FF003FFFEC80907CFFC59DCE7A63CF1FDC55FFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFC00081F0EFFFFFFFFFE09E1B1993A2F158101FFFE77CEFEFFFFF801FFFF",
      INIT_57 => X"FFFFFFF000007C1BFFFFFFFFFC537FFBE060BE8B4429230023BFFC7FFFFC07FF",
      INIT_58 => X"FDFFFFFFC00001F06FFFFFFFFFF085F8F020DAE41368097C01CD7FF03FFFFF3F",
      INIT_59 => X"FFF3FFFFFF00000FC0BFFFDFFFBFD907C3D88246CCBFC64777CFEFFFF03FFFFF",
      INIT_5A => X"FFFF0FFCFFFC00003F01FFFF7FFC7FF31F7302073B93FCA5D8DF8066FFF01FFF",
      INIT_5B => X"0FFFFC1FB3FFF00000F807FFFDFFF3FF66F3CFF89D7AA7F1E6937E03C3FFF003",
      INIT_5C => X"F007DFE03C07FFC00007C01FFFF7FFCFFD9F8CFFF80DF0FF5DF6F0FFFF8FFBF0",
      INIT_5D => X"FFC003FF01F01C55000055007FFFFFFF3FFCFBFFFEE4009CEDD1C9E3FFF0BFFF",
      INIT_5E => X"FFFF80003D0FE0780000000400FFFF7FFFFFC03F7F76412004164EFFFFFFC7FF",
      INIT_5F => X"FFFFFE0800043FFFF00000000003FFFFFFFFFF03F9FFF6048B992389FFFFE7FF",
      INIT_60 => X"FFFFFFFC000000CFF8C0000000000FFFFDFFFC7C0FCC7F0C0F756DFE17FFF3CF",
      INIT_61 => X"FFFFFFFFF8010000FFE100000000003FFFE3FFF3F03F71FF402485D858EFBFCF",
      INIT_62 => X"FB9FFFFFFFF8000003FF000000000000FFFF84FCDF80FF77D7327E76D559CEFF",
      INIT_63 => X"FFEA7FFFFFFFFC00000FFFF00000000003FFFE0007FC73F8CFC09A95D2750079",
      INIT_64 => X"BFF78DFFFFF81FF0000043FFC0000000000FFFF0003FFFCFF07FF07F3F51481F",
      INIT_65 => X"4F7EFE07FF7F9C3FF8000F031F00000008003FFFC000FCFF7FF3EE50D0B56F60",
      INIT_66 => X"F0F0FDFC7FFDFE707FE0003C0C7C00000000007FFF3141CFE0FFFFDFE124553C",
      INIT_67 => X"7F0983F1BDFFF7F9C07F8000003F0FF000000001FFFEFB7DFF9BFFFFFD90895F",
      INIT_68 => X"45FD101FE7FFFFCFE2007FE00000F8000000000007FFFF83D7FC7FFFFFF72C31",
      INIT_69 => X"48057481FFFFFFFF7FDC00FF600003C000000000001FFFFFDC3FF1FFFFFF9E22",
      INIT_6A => X"98080583E7FF8FFFFDFFF001FDE0000C0000000000007FFF7EF1FEC319F7FEBC",
      INIT_6B => X"E27074001CCFFE0FFFFFFFE003FF800030000000000001FFCDC38FF300E7FFF8",
      INIT_6C => X"FFDBEB38F1371FFC3FFFFFFF800FFFC000C0400000001007FE17840FCC0F9FFF",
      INIT_6D => X"FFFFEF4BA2A7FCFFF0FFFFFFFF00FCFF8001C1FF000000401FF05E003E30607F",
      INIT_6E => X"FFFFFD3F3A089FFFF3C3FFFFFFFC03F3FF00020FFC000500FFFF0018008470E7",
      INIT_6F => X"CFFFFFF0FE5D34FC7FCFF1EFFFFFF00F87FF00083FF0003803FFFE04700390F3",
      INIT_70 => X"003FFFFF8278FC77707FFFC7FFFFFFE01E03FF00005FC001C00FFFF800C00E41",
      INIT_71 => X"F400FFFFFC1BB1B100C0FFFCFFFFFFFF807807FE00003F0006003FFFC40003FD",
      INIT_72 => X"077001FFFFF06E04DC8303FFF3DE3FFFFE000007FC0001FC001800FFFF380007",
      INIT_73 => X"000FC013FFFFC37C1B73FC0EFFE77E0FFFF000080FFC000FF000E003FFFF0000",
      INIT_74 => X"180097004FDFFF0DD82DE6781BFFDFF83FFFC000203FF8001FC007000FFFFC30",
      INIT_75 => X"036C019C00FFE1FE67C07E7FE07FFF1FF19FFFF07FC01F7E0007003C003FFFC2",
      INIT_76 => X"FC0D800260007C0FF19F01FBFF80FFFF9FC23FFFE1FF803FFC001C21E000FFFE",
      INIT_77 => X"FFF03800038000F03FCE7007EFFF03FFFE3FCE7FFFDFFE003E700000078003FF",
      INIT_78 => X"3FFFC06018DE0003F0FFF0800F848E0FFFFCFF9FFFFFFFFC203FE000001E000F",
      INIT_79 => X"1EFFFFF8817FF8003FC3FF800039003CFFFFFCFF3FFFFFFFFC807F0000007803",
      INIT_7A => X"807FFFFFF2003FC003FC1FC2007865D8FFCFFFFB7CFFFFFFFFFE00F8000003E0",
      INIT_7B => X"7E03FFFFFFC001FE01FFE0FE0801E00747F838FFFFF8FFFFFFFFF1C1F000000F",
      INIT_7C => X"01F80FFFD7FF5107F03FFC01C0E00F83983FC0C3FFFF71FFFFF57F4700E00000",
      INIT_7D => X"0006001FD555D0403B833FC0030393F0FFFF1FE781E7F0FFFFFFF00000000000",
      INIT_7E => X"000018007C0007E300EE0CFF001C0EEFC3FFFCFFFE034FC3FFFFFF8000000000",
      INIT_7F => X"0000006001F0001F8C03B833F800F0393F0FFFF3FFF80D7F07CFFFFE00000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"3000000080000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"00C0000004000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00020000001C0000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000340000002800000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000011000000040000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000800000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000080000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000002000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000002000000002000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000080000000040000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000040800000000000000000000000000000000000000",
      INIT_0D => X"0000000000000010100000000010000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000400000000828200000000000000000000000050000000000",
      INIT_0F => X"000000000000000000220000000080C000000000000000000000000800000000",
      INIT_10 => X"1800000000000000004018000000000080000000000000000000000098000000",
      INIT_11 => X"0000000000002000000280400000000402000000000000000000000104200000",
      INIT_12 => X"010000000000078003000C010000000008040000000000000000000000220000",
      INIT_13 => X"0000060000000028001401700400000000200A000000280000000000000118C0",
      INIT_14 => X"8000003800000002B000C0078010000000008014004000780000000100000860",
      INIT_15 => X"F6000003C000000025000780FE0000000000020014000003D00000000F00007F",
      INIT_16 => X"18220000140000000204001C0BFC04000000000000DC04800230000000120003",
      INIT_17 => X"00A1EC1840100000006620026013E038000000000001E80D000CB00000003200",
      INIT_18 => X"84018F9C0008C000000FF9403018000180000000004007E41D0011FC000000C4",
      INIT_19 => X"0610029A7C0002000003FFF6031F000017000000000001FC0C03008FFF000001",
      INIT_1A => X"0008800481F800F800007FDF8060300000500000000003AFF00783003FFF8000",
      INIT_1B => X"F80024003007D00060007FFFFE4E03CC0000E00000000002FF000303027FFFF0",
      INIT_1C => X"F3E000E000C01F89800401F5FFFEFF0D0005F2000000000019F8000E03C4FFFF",
      INIT_1D => X"1FC9800383808078670010070FF3E368C380FFF400000000001BE0003C0FCFFF",
      INIT_1E => X"3E03C7000C140104420A0000387C1F0FFFF00241E00000000000A040007CFB1F",
      INIT_1F => X"D86C01F80038A04412300000007FE1DCFFFF000006000000000000C0200FDFFE",
      INIT_20 => X"FF81C003C000E203000CE0518001F0E1E03FFF00003800000000000100C00FFF",
      INIT_21 => X"FFFFF738080003D000003381C40001C4FFFFFFFE00004030000000000000000F",
      INIT_22 => X"01FFFFDE7000000F800001CF0F8070079BFFFFFFE00004024000000000000003",
      INIT_23 => X"001FFFFFD0E000003A200407387E01E0106C43FFFFC00060CA00000000A01000",
      INIT_24 => X"7801FFFFFC08C00001EE80000C63F817C00060C7FFFA0006601000000002B010",
      INIT_25 => X"01F001FFFC0DC3800007BFC080300FF07F00C9AE77FFF000300080000000011C",
      INIT_26 => X"080FE03FC000198600000FFBFC0040F5C1FE030CFBFC000F0118040000000000",
      INIT_27 => X"00103EE6000001ED8440003FFBDDE1337F07FC1E71E3F67F01FC322000000000",
      INIT_28 => X"000020FDE27FFFFE1A720001FFF5F7803CFC1FF0791700FFFFFFF38200000000",
      INIT_29 => X"00008000FFFFFFFC3868880003FFFFFF1003F03F81DC5C007FFFF00C10000000",
      INIT_2A => X"0000020001B1FFFFD9F82000000FB3FFFF001FD8FC07317003FFFFCFFC800000",
      INIT_2B => X"00000000007FFFFFFF3E400060000380FFE6017F07E01EC2001FFFF0FFF00000",
      INIT_2C => X"0000000000027FF3FFFE7C040380000307B50801FC3B01FE0800FFFF00FF9000",
      INIT_2D => X"00000000000004FCF1FFFCF8201A0007830FEA0403E1603F5C1003FFFE00FC80",
      INIT_2E => X"8000000000000009FFCFFFF9FB0080001201FB90A801C2C1FD30201FFFF83FC4",
      INIT_2F => X"040000000000000011FE3FFF03F0061001A010F603501F8880FC4070EFF7F770",
      INIT_30 => X"FF800000000000000018030FE0400421A01F0F016825700D99FF38CE3FE3F800",
      INIT_31 => X"000000000000000000000C03C01FE0609F8FF0F83E4193FE3F1C3B10BFFFF607",
      INIT_32 => X"FC00000000000000000000000007FF890DF6800F01E200A3BC1E043E21FFFFFC",
      INIT_33 => X"7FF8C000000000000000000000003FC0402F0E3F83FFE0B9130FE100F0C3FFFF",
      INIT_34 => X"FFFFE03E000000000000000000001FFF0FE178FFFFFFE00DFA19FFFFFFA98FFE",
      INIT_35 => X"27FFFFFFC00000000000000000000F1FF3E909C7BFFFF000DFF203FFFFF8381B",
      INIT_36 => X"244FFFFFFFFF100000000000000FFC0FFFF3F84E31BFFFFFFDFFF34000000212",
      INIT_37 => X"9C489FFFFFFFF880000000000000007FFFFFC74261000000391FFFFFFFFFDBF6",
      INIT_38 => X"3FF8912FFFFFCFFC000000000000004FFFFFFCF81208000407FFFFFFFFFFFFFF",
      INIT_39 => X"FDFFF1A207FFF8FF80000000000000007FFFCFCF809840000C01F8FFFFFFFFFF",
      INIT_3A => X"C0000F4304C7FFFC7800000000000000007FF0FFB004C20000011FEEFFFFFFFF",
      INIT_3B => X"04000004861BC3FFFF800000000000000000380FFF8062303E00000007FF3F06",
      INIT_3C => X"23030C3E09083F81FFFC00000000000000000003FFF0013181FFFC7FC2E8081A",
      INIT_3D => X"D87F1FF8FDB0387FC07F000000000000000000007FFE038C8E4F8E0E01974000",
      INIT_3E => X"64170638D78FE071FF80000000000000000000000079E07E053C1DB3B3BA660F",
      INIT_3F => X"1510C318635E3F80F3FB8000000000000000000000000003F6ADF03DE38732CD",
      INIT_40 => X"11F041AC318438FC01A7FD800000000000000000000000003F7DEFC0739E14C3",
      INIT_41 => X"EC428007F84610E7300DFFF900000000000000000006000001F9E77F83CA78F1",
      INIT_42 => X"CBB108807FE008431C401CFFFE0000000000000000001800001FDFD1FF0FA9E3",
      INIT_43 => X"FB2EC43219FFC021C8F101FBFFFC000000000000000000000001F87E16FF7EE4",
      INIT_44 => X"F3ECCF30D007FF003783C00261FFC0000000000000000000000008F3F0EBFDFD",
      INIT_45 => X"F7FBDDFEC3500FFC00CE0F0013C0FE0000000000000000000000000FFF0337FF",
      INIT_46 => X"FFFFEF3FEB0F211CF003A878011E00005400000000000000000000000FC0365F",
      INIT_47 => X"F3FFF9FCEDAC658601800401E00278000030000000000000000000000000007D",
      INIT_48 => X"036FDFE7BFBFB9D61860020007002BC000008000000000000000000000000000",
      INIT_49 => X"00049FFF9EFFFEE70041A0084000005F00000000000000000000000000000000",
      INIT_4A => X"00081B7FFE7F79FFF00B83002000000378000000000000000000000000000000",
      INIT_4B => X"0000003CFFFF7FEF3C9C00000420800009E00000000000000000000000000000",
      INIT_4C => X"00000000F1FFFFFFFC98E0283030C200006F0000000000000000000000000000",
      INIT_4D => X"000000000145FFEFC78F3F89C0FF040800033800000000000000000000000000",
      INIT_4E => X"000000000007CF7FFFFFFFF64600000000000960000000000000000000000000",
      INIT_4F => X"0000000000000F3EDFFFFCFD2400000000000005800000000000000000000000",
      INIT_50 => X"000000000000001F7FFFFFF7FE001000000000010C0000000000000000000000",
      INIT_51 => X"00000000000000005CF7BFFFFFFF80377FFFFFD0292000000000000000000000",
      INIT_52 => X"000000000000000000F9FF000000088107FFFE00010180000000000000000000",
      INIT_53 => X"00000000000000000001FBDB803C01191800FFFC001844000000000000000000",
      INIT_54 => X"0000000000000000000007E6E1FFFFE56BC8F400FFFA12200000000000000000",
      INIT_55 => X"00000000000000000000000BC783003D0217E593F0FFFD910000000000000000",
      INIT_56 => X"0000000000000000000000001FFE0E007A44ABBE8200FFF0C900000000000000",
      INIT_57 => X"000000000000000000000000003F800400E449DDB830DFFFE3C0000000000000",
      INIT_58 => X"00000000000000000000000000007E000FC1D10BAC9087FFFFCE000000000000",
      INIT_59 => X"000000000000000000000000000000F8003F02613540443FF83FF00000000000",
      INIT_5A => X"00000000000000000000000000000000E000FC0F844802B83FE07F9900000000",
      INIT_5B => X"00000000000000000000000000000000010000004E04B00931EF81FC3C000000",
      INIT_5C => X"00000000000000000000000000000000000000000338060038CF0F0000700000",
      INIT_5D => X"00000000000000000000000000000000000000000118702700E3B61C000F4000",
      INIT_5E => X"00000000000000000000000000000000000000000000E0C11303870000003800",
      INIT_5F => X"0000000000000000000000000000000000000000000003031BC61C1E00001800",
      INIT_60 => X"00000000000000000000000000000000000000000000001800FD1E0038000C30",
      INIT_61 => X"000000000000000000000000000000000000000000000000E01CF43F80704030",
      INIT_62 => X"0460000000000000000000000000000000000000000000000F01E7F1EE00F100",
      INIT_63 => X"001580000000000000000000000000000000000000000000003C0B0FCD0E0386",
      INIT_64 => X"400872000000000000000000000000000000000000000000000000381F382C00",
      INIT_65 => X"808001F80000000000000000000000000000000000000000000000202C74C080",
      INIT_66 => X"130F000380000000000000000000000000000000000080000000000003995203",
      INIT_67 => X"00967C0042000000000000000000000000000000000004000000000002097540",
      INIT_68 => X"C4038FE000000000000000000000000000000000000000700000000000081FD1",
      INIT_69 => X"3F10887E0000000000000000000000000000000000000000000000000000601F",
      INIT_6A => X"00FC426018000000000000000000000000000000000000000000000000080140",
      INIT_6B => X"1C03BD1F80300000000000000000000000000000000000000000000000000007",
      INIT_6C => X"0020075C7E40E000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000008B71A00300000000000000000000000000000000000000000000000000",
      INIT_6E => X"000000001DC70000000000000000000000000000000000000000000000780000",
      INIT_6F => X"0000000000220800000000000000000000000000000000000000000000006000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000180",
      INIT_71 => X"0800000000000000000000000000000000000000000000000000000000000002",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000010000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000400000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"3000000000000000000000000000000000000000000000000000000000000004",
      INITP_03 => X"00C0000002000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00070000000C0000000000000000000000000000000000000000000000000000",
      INITP_05 => X"00003C0000003800000000000000000000000000000000000000000000000000",
      INITP_06 => X"000001F0000000E0000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000F80000003C00000000000000000000000000000000000000000000000",
      INITP_08 => X"000000003E0000000F8000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000001F80000003F00000000000000000000000000000000000000000000",
      INITP_0A => X"00000000000FE00000007E000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000007F80000001F80000000000000000000000000000000000000000",
      INITP_0C => X"00000000000003FC00000007F800000000000000000000000000000000000000",
      INITP_0D => X"000000000000001FF00000001FE0000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000FFC00000003FC00000000000000000000000020000000000",
      INITP_0F => X"000000000000000007FE00000000FF8000000000000000000000001C00000000",
      INIT_00 => X"0000000000000000000200000020000022000022002222000000000000000000",
      INIT_01 => X"0202020202000000000000000000000002020200000000000000000000000000",
      INIT_02 => X"0202020222222224442422222222220022222222020000000000000000000000",
      INIT_03 => X"2222222222222202020202020200020000000000000000000000000000000002",
      INIT_04 => X"4242222222020202000000000000000000000000022222222222222222222222",
      INIT_05 => X"4424242222242444222224444424222222444444224244644464648486868464",
      INIT_06 => X"6666666666666868684646444646464646666666666666466646444444444666",
      INIT_07 => X"000000000000444466442424242424244624248A462446444646466466666666",
      INIT_08 => X"0000000000000000000000000000020000220000002000884422000000220000",
      INIT_09 => X"0000000000000000000000000000000000000000000002020200000000000000",
      INIT_0A => X"0000000000020202020222222224442422222222222222222202020000000000",
      INIT_0B => X"2222222222222222222222020000000000000000000000000000000000000000",
      INIT_0C => X"6484868684644242222222220202020000000000000000000000020222220222",
      INIT_0D => X"4444444446664424222224444424222224444424222224444444424244644264",
      INIT_0E => X"6666666666664646466666666666464646664646464466666666666666666666",
      INIT_0F => X"0000002200000000000000004444664424242424242444442466664666446666",
      INIT_10 => X"0000000000000000000000000000000000000002020002220000000044558800",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000200",
      INIT_12 => X"0000000000000000000000000002222222222424222222222222222222220200",
      INIT_13 => X"0002020202022222222222022222222202000000000000000000000000000000",
      INIT_14 => X"4444444242426484868686846442222222220200020200000000000000000000",
      INIT_15 => X"6666666666664444444446664424222444444424242424444424222244242242",
      INIT_16 => X"AC66466666666666646666664646666666666646444666464644464668686666",
      INIT_17 => X"000032DD66002200000000000000000000004444664424242446444424464468",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000200000000",
      INIT_19 => X"2222222202000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000002022222222424222424222222",
      INIT_1B => X"0000000000000000000002022222222222222222222202000000000000000000",
      INIT_1C => X"2222442422224444444242426464868686866444422222222200020202000000",
      INIT_1D => X"6668886866666666666666666666464646464444444444444422242444442424",
      INIT_1E => X"4646444444CC578A446866464444444464466666666666464646464646444446",
      INIT_1F => X"00220000020000AADFDD44000000220000000000000000004444464644444446",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"2224242222222222220200000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000002222222222424",
      INIT_23 => X"2202020202000000000000000000000000000222222222222222222202000000",
      INIT_24 => X"44444444242422224422222244444442424264648486A6A68664424242222202",
      INIT_25 => X"4646444446666888686666666666666646466666664644444444464644442422",
      INIT_26 => X"4646444446464646444444EEDF12684466664644444646666866464644444446",
      INIT_27 => X"0000000000000002000002006699FF7722220000220000000000000000004444",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"2222242424242424242222222222220202000000000002000000000000000000",
      INIT_2A => X"2202000000000000000000000000000000000000000000000000000202022222",
      INIT_2B => X"6444444222222222020202020202020202020202020200000002222222222222",
      INIT_2C => X"6666442222244444442424242424442422224444444244646464648486A68686",
      INIT_2D => X"4424244446464646466668686866666666666666666644466666664444222444",
      INIT_2E => X"000000004444464646464646464644442288FFBD102466666666466646664646",
      INIT_2F => X"00000000000000000000000002000002026632FFDF3422022200002200000000",
      INIT_30 => X"0000000000000000000202020000000000000000000000000000000000000000",
      INIT_31 => X"0202022222424444444444444444222222222222020202020200000002020000",
      INIT_32 => X"0222222222222202000000000000000000000000000000000000000002000002",
      INIT_33 => X"648486A6A6866464444222222222220202020202020202020202022202020202",
      INIT_34 => X"6646444424444446444424244444442424444444242422444444444244646464",
      INIT_35 => X"4646464444444444444446464646666868664646466666666666666666666666",
      INIT_36 => X"002200000200000000004646464646464444444444642266DDFF99CC66666666",
      INIT_37 => X"000000000000000000000202020202020000020002022212FFDDFF3400002222",
      INIT_38 => X"0000020202000000000000000000020222220000000000000000000000000000",
      INIT_39 => X"0202020000020202222244444444444444444444222222242422020202020202",
      INIT_3A => X"2222222222222222222222222222020222220202020202000002020202020202",
      INIT_3B => X"44424464646464648686A6868664444242222222222202020202020202020222",
      INIT_3C => X"6666888868686666664624444444444444244444442424444444242424444444",
      INIT_3D => X"FF99666666444424242446464646464646466666686646444646464666666666",
      INIT_3E => X"FFCC0000220022000202020202020202666646464646444444446464446699BB",
      INIT_3F => X"0000000000020202020202020000000000020200000202020222000012DDBBFF",
      INIT_40 => X"2222222222222222020202020202020000000002020222220202020202020202",
      INIT_41 => X"2222222222020202000202020222244444444464666666444444444444442202",
      INIT_42 => X"0222222422222222222222222222222224020222220000222222222222222222",
      INIT_43 => X"44444444444444444464646464648686A6A6A686644442422222222222222222",
      INIT_44 => X"6646444466666666686666464666668868664424444666664424222244444422",
      INIT_45 => X"4444664474FFDDFD776644662246462444444444464646466646464444464666",
      INIT_46 => X"24CEBBFFBBFFDFAA002202022200020202020202020266666646444444444444",
      INIT_47 => X"0202020202020202020202020202020202020202020222020002020202242200",
      INIT_48 => X"4444444422222222222222222222020222220202020200020202020222220202",
      INIT_49 => X"2222222222222222222222222222020222222222244444646466666666664444",
      INIT_4A => X"2222222222222222242424222224222222222222222222222424222222222222",
      INIT_4B => X"24244444442244242444444444444464646464648686A6A6A686866444444422",
      INIT_4C => X"4644464646664646466666666666666666666666666866664444444666664444",
      INIT_4D => X"4444444444444444664432FDFFDDDD7544446800444644444646466666664646",
      INIT_4E => X"220202240200CCBBFFFFDDFFBB66022200220222020202020202020224244644",
      INIT_4F => X"0202020202020202020202022222222222222222222222222222222222000002",
      INIT_50 => X"6666666644444644442424242222222222222222222222222222220202020202",
      INIT_51 => X"2222222222222222222222222222222222222222222222222224444664666666",
      INIT_52 => X"8686646444442222222222222222242424242424242424242424242422444424",
      INIT_53 => X"44466666444444444444444424242444444444444464646464648486A6A6A8A8",
      INIT_54 => X"4646464646464646464646444446666666666666666666666666666666664644",
      INIT_55 => X"02024444444424242424242244444444CCDDFFDBFFFD32444446244666666646",
      INIT_56 => X"2222000222000224220202AA99FFFDFDFFFD7622222400220022020202020202",
      INIT_57 => X"2222222222222222020202020202020202022222222222222222222222222222",
      INIT_58 => X"4666666686868686666644666644442224242222242424242222222222222222",
      INIT_59 => X"2424444444242222222222222222222222222222222222222222222222222424",
      INIT_5A => X"6486A6A6C8C8A886666444442422222222222222244424242444242424242424",
      INIT_5B => X"6666666666666646444444444444242444442424242424444444446464646464",
      INIT_5C => X"4668686666464444444446464644444444444466666666666666466666686868",
      INIT_5D => X"2222020202020202444444442424244424244444444466BBFFDBDDDDFDEE4468",
      INIT_5E => X"22222222222222220222242202222222AA99FFFDDDFDFDFF1000222400220022",
      INIT_5F => X"2222242422222222222222222222222222222222222222222222222222222222",
      INIT_60 => X"2222222424444666668686868686666664664644242222242424242424242424",
      INIT_61 => X"4444444444444444442424444424242422222222222222222222222222222222",
      INIT_62 => X"4464646464646486A6A6C8C8A886666444442424444424222222244444444444",
      INIT_63 => X"6666688888686666666688886666444444444444444444442424242424444444",
      INIT_64 => X"DDFDDBFF54446666444444444444464646464444444444466666666666444666",
      INIT_65 => X"222222220022222222220202020244444444444444444444444444444476FFDD",
      INIT_66 => X"2222222222222222222222222222442222442200248A99FFFDDDFFFDFDDBAA02",
      INIT_67 => X"2424242424242424242424222222222222222222222222222222222222222222",
      INIT_68 => X"2222222222222222244444464666868686868686666666664444242224242424",
      INIT_69 => X"2444444444444444444444444444224666664422222424222222242424242222",
      INIT_6A => X"2424244444444464666664646484A6A6A6C8A8A8866444444444444444222222",
      INIT_6B => X"6646444466666666686868666666666688886866444444444444444444442424",
      INIT_6C => X"44464410FFFDDDFFDDFFDDEE4424444444444444464644444444444646666666",
      INIT_6D => X"FFFDFD7444222222222222222222222202020202464646444444444444444446",
      INIT_6E => X"2222222222222222222222222222222222222222422022222244CC76FFFFDDFF",
      INIT_6F => X"4444242424242424242424242424242424242222222222222222222222222222",
      INIT_70 => X"2424242424242424242222222224444446466666868686868686666666664444",
      INIT_71 => X"444424222222244444444444444444444444444422CC33CC4422442424242424",
      INIT_72 => X"6666444424242424244444444464666666646484A6A6A6A8A8A8868664444444",
      INIT_73 => X"4646464446444444446666666666666666666868886666666666666644444444",
      INIT_74 => X"444444444444444646AABAFFDCFDFFBBDDDDCC66464644442424444444444646",
      INIT_75 => X"77FFFFDDDDFFDBFDFD0E00442202222222222222222202020202242446444444",
      INIT_76 => X"22222222222222222222222222222222222222222222222222222244442222AA",
      INIT_77 => X"8666886644444444442424242424242424242424242424242222222222222222",
      INIT_78 => X"6644444444444444444444444444444424222244446666666686888688A88886",
      INIT_79 => X"A8866666644444442222222224444444444444444444444444444477FF336644",
      INIT_7A => X"866644444464666644444444444444444444446466666664648484A4A6A6C8C8",
      INIT_7B => X"4446444666666646242444442444466666666666464446666888886666446666",
      INIT_7C => X"2424444444444444444444242444466676DDFDDDDDFFDDFFFFEE442424242444",
      INIT_7D => X"22442222CCBBFFDDFFFFDCFFFDDDB88822222222222222220202020202020202",
      INIT_7E => X"2222424424222424242422222222222200440222242244222224242422222222",
      INIT_7F => X"88A8A88886666686666444444444444444444444242424242222242424242422",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000007FF800000001FF800000000000000000000000F0000000",
      INITP_01 => X"00000000000060000003FFC000000007FF000000000000000000000007E00000",
      INITP_02 => X"000000000000030000001FFF000000000FFE00000008000000000000003F4000",
      INITP_03 => X"000006000000003C000800FFFC000000003FFC0000003800000000000001FC80",
      INITP_04 => X"C000003800000003F000600FFFF000000000FFFC004000F00000000100000FE6",
      INITP_05 => X"FF900003C00000003F800300FFFF8000000003FFF8018003F00000000F00007F",
      INITP_06 => X"1FFF00001F80000003FE00380FFFFE0000000007FFF8070007F00000001E0001",
      INITP_07 => X"007FFE0000FC0000007FF003E0FFFFF0000000001FFFF80F001FF80000003E00",
      INITP_08 => X"FC01FFFC000FF000000FFF803F1FFFFFC0000000007FFFFC1E003FFC000000FC",
      INITP_09 => X"07F003FFFC003F800003FFFE03FFFFFFFE0000000000FFFFFC3E007FFF000003",
      INITP_0A => X"001F8007FFF800FC0000FFFFF03FFFFFFFF80000000003FFFFFFFE00FFFFC000",
      INITP_0B => X"F8007C003FFFE000F0007FFFFFDFFFFFFFFFC00000000007FFFFFFFF03FFFFF0",
      INITP_0C => X"FFE001E0007FFF8003C001FFFFFFFFFFFFFFFF00000000001FFFFFFFFFEFFFFF",
      INITP_0D => X"FFFFC0078100FFFC022E0007FFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFF",
      INITP_0E => X"FFFFFF001E9C01FFC00EF8003FFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFC0038E007FF001FF0007FFFFFFFFFFFFFFF000000000001FFFFFFFFFF",
      INIT_00 => X"96FDFD0EECA86444424444444222244444444442424444444422446688868688",
      INIT_01 => X"8686A6A6A6C8C8CA868686422242422222224424222444464444666644446622",
      INIT_02 => X"8866668866646666446664444244666444444444444444444444646664646464",
      INIT_03 => X"1088224466444466664644244444242446246644466622664422446688666688",
      INIT_04 => X"22222222222224244444444444444424224646446664ECDDFDFFFDFDDDDDFFDD",
      INIT_05 => X"22022222244444002210DDFFFFFFFDFFFDFFDDB8304422222222222222222222",
      INIT_06 => X"2422000224464420422222666844242422222222222244004446022244224422",
      INIT_07 => X"666486CACAA8A8A8A88888868686666464444444444444444424242222222444",
      INIT_08 => X"666686648874FFFFDB0E0EEC8642424444444444444444444444444444444466",
      INIT_09 => X"666666666664848686A6C8C8C8C8C86462866622202222224444444444664488",
      INIT_0A => X"6666666666AA6686888666888644868666644444666664444444666646444646",
      INIT_0B => X"FDFFFDFDFFDDFF33884446444444224446442222246668446646444444224444",
      INIT_0C => X"22222222222222222222222244444444444444444444244644444444A876DBFD",
      INIT_0D => X"002422440022444422222244226610DDFFFFFDFFFFFFFFDDDD96AA2222222222",
      INIT_0E => X"2424242422224444242424244242642088771000242422222444422244006624",
      INIT_0F => X"44444444446688AAAAA8A8A8AAAAA8A888888886666664646666444444444424",
      INIT_10 => X"4466666666666686648852FFFDFDDA0EEC0CEAA6646464444444444444444444",
      INIT_11 => X"666646466666666666668686868484A6A8C8C8C8C8A886644442222244444444",
      INIT_12 => X"2222442246666666444486CA77AA4486886464A8666666444444646466666464",
      INIT_13 => X"442264EEB8DDDDFFFFFDFFFDFFFF99AA22666622242222244446464646244466",
      INIT_14 => X"6644442424242424242422222222222222224444444444442424242424442422",
      INIT_15 => X"4444444622008888004444222244666622008855FFFFDDFFFFFDFFFDFDBBDD76",
      INIT_16 => X"666644444444444444444644222444464444440066EEBBBDAC22242424444444",
      INIT_17 => X"66666664444444444666666688CACAA8A8EACAAAA8A8A8A88886866666666666",
      INIT_18 => X"44224444444466666666884466668630DBDBFDD8B80ECAEC0EEAA68664646466",
      INIT_19 => X"64446666666666464666666666668686868686868486A6A6C8EAA6CAC8642244",
      INIT_1A => X"4424464600224422664644466666444466AAFD990E8864668686666666666664",
      INIT_1B => X"222224242224444244A898DBDDFFFFFDFFFFFFFFFFBBEE240244664444446666",
      INIT_1C => X"FFDDDDBBDD544444442424242424242422222222222222222222242424242424",
      INIT_1D => X"2444444444222222226622AA55CC222244444422224488AABBDDFFFFFFFFFFFF",
      INIT_1E => X"66666666666666664444444444444444444444444444442266CA32BBFF772446",
      INIT_1F => X"C8A8866464666666444444444444466688AAAA86A80E2EECCAAAA8A8A8888866",
      INIT_20 => X"EAA886866642224444444444466666444488668652B9B9DBFDB896ECEC0C0CC8",
      INIT_21 => X"8688888888866444668686666444466666666666868686868886868686A6EA2E",
      INIT_22 => X"44666666442422248810682244446644444444444444666877FFFD52CCA86644",
      INIT_23 => X"4444444444444444444424446644446674DBDBDDFFFDFFFFFFDFFFFFBD106644",
      INIT_24 => X"DFDFFFFFFFFFDDDDDBDDDB0E2242242424242424242424242424242424242424",
      INIT_25 => X"FFDDDD12222224242422222222422244CCBB5544444422424422228855DDFFFF",
      INIT_26 => X"A8A8888886666666666666664444444424242424244400224442222264880EDD",
      INIT_27 => X"B80EECEAEAEACAA886666464444444444444444444446688AACC307230CAAAAA",
      INIT_28 => X"A6A6A6A60C70942EA8646444446446442444444444446466A80E749696B8B8B8",
      INIT_29 => X"FFDDBB32AA886666668686866666668688866644666666666686868688888886",
      INIT_2A => X"FFDFFFFF99CE4444442222444444447777AA44222244444424444444444430BB",
      INIT_2B => X"2424242444444444444444444444442424444444444410BBDDDDFFFDFFFFDFFF",
      INIT_2C => X"32BDFFFFDFFFFFDDDDFFFFFDDDFDDDFF99880042222424242424242424242424",
      INIT_2D => X"42A83097FDFFBBFFBB882244222222222222444488EEBBDBAA00224464222288",
      INIT_2E => X"9650ECCAA8AAAAA8888686666666666666664444444424242424444444442222",
      INIT_2F => X"5072B69474DAFC502EEAC80CC8C8A88666666446444444444444666688AA1076",
      INIT_30 => X"868688888886A8A8A6A6EA2EB7B974CA8686864444442424444464668666EE74",
      INIT_31 => X"4444444488B9FFBBDDFF7610CCAA888686868688868686868686666666666666",
      INIT_32 => X"FDFDFFFFFFDDDFFFFFFFDFDD10CC664444664444220EDB99CC66224444444444",
      INIT_33 => X"24242424242424242424222222222222222224242422242222224222AAB9FDDD",
      INIT_34 => X"2222228832BBFFFFFFDFFFFFFFFFFFFFFFFFFDFFDDFF77442044242424242424",
      INIT_35 => X"4444224286EC54B9DBDBBBDDBBFF33224444222444444444446675FDFFEC4466",
      INIT_36 => X"6666AA74DDB8300E0CEAA8AAAAAA888666668666666666666644444444444444",
      INIT_37 => X"6666860E302E52747494DAFFFF74722EC8C8C8C8C8A888666666464646466666",
      INIT_38 => X"866464666666868686888886A8A8A8A6A6EA72B6FDFB30866486444424224444",
      INIT_39 => X"862244444444444444442233DDFDDD9998FFBA7410CCA88888A888868688A8A8",
      INIT_3A => X"44446499FFDDDDDDFFFFDDFFFFDFDFFFFFDDFFDD54AA66444466882032FFDB30",
      INIT_3B => X"2424242424242424222222222222222222222222222222222222222224242224",
      INIT_3C => X"DDFF3042424464CC77BBFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFDFFFFEE204444",
      INIT_3D => X"6646444444446486CC3096B9B9B8B8BBDDDBFF976620664444444422228832BB",
      INIT_3E => X"24684422886644CCDBFDDB74300CEAEACAAAAAA8888686886686666688664466",
      INIT_3F => X"6622224444666664CA99960E503052FEFEFCFC7294942EEAC8A6A8ECEC664466",
      INIT_40 => X"A8A88686A8A8A88866868666868686888888A8A8A8A8C8C83074DBFFFD74EC22",
      INIT_41 => X"44428652FDFF77EE4442224444464444426475FFBBB9DB98B89898967430ECA8",
      INIT_42 => X"24242444444444664410FFFDFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFDD77108822",
      INIT_43 => X"FF77882222442424242424242424222222222222222222222222222222222222",
      INIT_44 => X"42880E76DDFDDDBBEC44AA3076DDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"86868866646644446688CAEE30749696969696B8D8DBDBFDB9EC646466424422",
      INIT_46 => X"CAECAA64444644444666668810FDDDFDB852300CEACACAAAAA888888888888A8",
      INIT_47 => X"B6FDFFFDB9306646442222668866A83076300E94FCFCFEFCFC5272949272EAC8",
      INIT_48 => X"969696747452500EECC8A8A6868664868686A8886666888888A8A8A8C8C80C72",
      INIT_49 => X"FFFFFFBB7654CA6442CC99FFFDBB52EC6622224222226464ECB9FFDBB8BAB898",
      INIT_4A => X"242424242424242424242424244422AA99FFFFFFFDFDFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFDFFFFEE224422442424242424242424242424242424242424242424",
      INIT_4C => X"4264424444880E76DDFDDDBAB8B87696DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"8888888886A88686888686A8CACC0E527476969896969696B6B8D8D8D9FB3042",
      INIT_4E => X"7294B4B6722ECA86866666444444686642AA97FDDDFD96300EECCACACAAA8888",
      INIT_4F => X"A8A8C8C8EA7294DBFFFFFD74864444664444666644CA0E0E96FFFFFEFEFFFC52",
      INIT_50 => X"FDFD96DAB8B896969496969696947452300CEACAC8C8868688868686868888A8",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFDB74303096BBDBDBDBB954EC88444444424242EC",
      INIT_52 => X"2424222222222222222222242222222222222222224410FFFFFDFFFDFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFDFF9988224424222424242424242424242424242424",
      INIT_54 => X"D8DBFB95C862A6A8A8EE5297DBFDDBDBDBFDB8B8DBFDFDFDFDFDFFFFFFFFFFFF",
      INIT_55 => X"CACAAAA8888888A8A88886CACACAEAEC0E307474969696947474527496B8B8B8",
      INIT_56 => X"FCFFFFFFFF7472949494B49430A8646666464644666464AA1032B8BA760EECEC",
      INIT_57 => X"8688888888A8A8A8C8C8C85094FBFFD950CA88444444444464444286EC96FFFF",
      INIT_58 => X"CCCA86A8648674FBD9D8B8B69694949494947494969694725250302EECCACAA8",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBB896B9DBDBFDFDB9740E",
      INIT_5A => X"24242424242424240202222222222222222222222222242424444444CABBFFDB",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDEE44224444222424242424242424",
      INIT_5C => X"B6B6B6B6B6D8DAFBB72EEA0C505074B9BBBBBBDBDBDBB8B8B8B8DBFDDADAFDFF",
      INIT_5D => X"5296740EECECEACAAA888888A8A8A8A8A80E50527272729694747472749496B6",
      INIT_5E => X"884432FFFFFDFFFFFFFFFF7474949472729695EE6644466666644466A8A8AAEC",
      INIT_5F => X"5072725230CA8686888888A8A8A8C8C8A62E94FBFB50C8A6A866442222668844",
      INIT_60 => X"FDDBD9D9DBB9945230300EEC2E94D9D9B6B6B6B494B4B6B69494747272727292",
      INIT_61 => X"44444432FFFDFFFFFFFFFFFFFFFDFDFDFFFFFFFDFDFFFFFDDBFDFDDBB896B8DB",
      INIT_62 => X"2424242424242424242424242424222222222424242424242424242424242444",
      INIT_63 => X"FDFFFDFDFFFDDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF776642222246222424",
      INIT_64 => X"B4B6B6D8D8D8B8969494D8D8D8B6500C2E727294B8969696DBFDFDDBB674DBDA",
      INIT_65 => X"AA6688ECECEC0E54520EECECEACAAA8888A8AAAAA8A8CA309494949472927294",
      INIT_66 => X"66AA884444668866EC76BBFFFFFFFFFFFD527494B49494720EAA8666664644CA",
      INIT_67 => X"B6B6949272707272727250ECA8A8A88888A8A8A8C8C8C82E72D896ECC8EA8844",
      INIT_68 => X"DBDBDAB89674FBDBDBD9D9D9B694965252520C0E94D8D6B6B69494B4D6D8D8B8",
      INIT_69 => X"242222222222222400AADBFFFFFDFFFFFFFFFFFFFFFFFFFFFDFDFDFDDDDDFDFD",
      INIT_6A => X"2222442424242424242424242424242424242424222224242424242424242424",
      INIT_6B => X"B8B6D9FBFBFBDAD8DADBDDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBCC2244",
      INIT_6C => X"72727272B4D6F8F8D8D8B694947292B6D8D8922E0C2E707252727452DAFBFDDB",
      INIT_6D => X"8888684644CC30ECA8EC30EC0E5252ECECECCACA8888AAAAAAAAA8A8EC507472",
      INIT_6E => X"52EAEAEC8888EE32CC2222866688648674FFFFFFFFFFFD5272949494940C8664",
      INIT_6F => X"929294B4B6B6D8D8D8B6927072705050500ECACAAAAAA8A8A6A8C8C8E82E92B6",
      INIT_70 => X"FDFDDBDBDBDBDBDBFDFAB89496D8FBFBD8B69494745052722E0C2E72B6B4B494",
      INIT_71 => X"2222222222242222220202022222224410FDFFFDFFFFFFFFFFFFFFFFFFFFFDFD",
      INIT_72 => X"FFFF322222442444222424242424242424242424242424242424222222222222",
      INIT_73 => X"94B8B6D8DAB67252749696DAFBDBFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"A8A8307472507294B4B4D6D6B692727272729294B4B6B6922E0C2E7072727272",
      INIT_75 => X"7272EAA886A8AA664646886430DB52EC0E300E5230ECECECCAA888A8AAAAAAAA",
      INIT_76 => X"C8C8A60C72B650EA0CCA8654BB104444886688668888CA76FFFFFFFFFF747272",
      INIT_77 => X"0C0A729294949292727250507092B4B4B494727050729450ECCACAAAA8A8A6A8",
      INIT_78 => X"FFFFFFFFFFFFFFFFFDDDFDDBDAB8B8B8B8B8727496D8DAD8B69472747252502E",
      INIT_79 => X"020222222222222222222222222222222222242266204477FFFFFFFFFFFFFFFF",
      INIT_7A => X"FDFFFFDDDDFFDD55444402004424024424242424242424242424242424242424",
      INIT_7B => X"72727272727272727474949696B6B8DADDDDFDFDFDFDFDFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"A8A8AAAAAAAAAA88EC76967292B6B492727270507050709294947294D8720C2E",
      INIT_7D => X"FFFFFD747252722EC8C8A8866666464444A8AAB9FD5030502E50300CECCAA8A8",
      INIT_7E => X"A8CACAA8A8A6A8CAA8EC7294B6ECC8EA52FF54886600664666AA44886610FDFD",
      INIT_7F => X"5252505252502E0C7094927092927070505070504E70729294949494520EECEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFDFFFFF000F7800FFC007FC001FFFFFFFFFFFFFFF8000000000003FFFFFFFF",
      INITP_01 => X"FFFFFFFFFF8003FC003FF001FF0003FFFFFFFFFFFFFFC0300000000007FFFFFF",
      INITP_02 => X"FFFFFFFEFFFF000FF800FFC00FF80007FFFFFFFFFFFFFC0380000000000FFFFF",
      INITP_03 => X"FFFFFFFFF8FFFE007FE007FF007FFC001FFE7FFFFFFFFFF0FC00000000401FFF",
      INITP_04 => X"FFFFFFFFFFF9FFF801FFE01FFC03FFFC007FF3FFFFFFFFFFFFF000000001F01F",
      INITP_05 => X"FFFFFFFFFFFFE7FFE00FFFC0FFF81FFFF001FF9FFFFFFFFFFFFF8000000003FC",
      INITP_06 => X"0FFFFFFFFFFFFFCFFFF03FFFFFFFF0FFFFC007FEFFFFFFFFFFFFFC0000000007",
      INITP_07 => X"001FFFFFFFFFFFFF9FFFCFFFFFFFFFFFFFFF001FF3FFFFFFFFFFFFC000000000",
      INITP_08 => X"00003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC007FDFFFFFFFFFFFFE00000000",
      INITP_09 => X"0000007FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFE001FF7FFFFFFFFFFFF0000000",
      INITP_0A => X"000000007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFF800000",
      INITP_0B => X"0000000000FFFFFFFFFFFFCFFFFFFFFFFFEFFFFFFF001FFFFFFFFFFFFFFC0000",
      INITP_0C => X"000000000003FFFFFFFFFFFD3FD3FFC7FFFF5F67FC7800FFFFFFFFFFFFFFF000",
      INITP_0D => X"00000000000007FFFFFFFFFFF4FE07FF83FFFB9CFFC1E007FFFFFFFFFFFFFF80",
      INITP_0E => X"C00000000000000FFFFFFFFFFFB3F80FFE01FFDFBCFC0FC01DFBFFFFFFFFFFFC",
      INITP_0F => X"FC000000000000000FFFFFFFFFF98FD00FF100FEFF7C198FC0FFFFFFFFFFFFFF",
      INIT_00 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDDDDBDABAB8967474747474747474",
      INIT_01 => X"242424242424222222222222222222224422224422000244224444440088BBFF",
      INIT_02 => X"FFFFFFFFFFFFFFFDFDFFFFFF3266442244462402022424242424242424242424",
      INIT_03 => X"B4B6D8500C505050505072949496B6B8B8B8B8B8DADADADCDDFDFFFFFFFFFFFF",
      INIT_04 => X"2E0CECCAAACACACACACAAAAA8A888810525294B4927050505072924E2E725094",
      INIT_05 => X"668866CADBDDFDFFFD7252527430A8A8A686666646466688CA74FDB8502E5050",
      INIT_06 => X"72502E0CEAEACACACAA8A8A8C8CACAEA7494B630EA30DAFF1088884446446668",
      INIT_07 => X"B8B69696747452525050502E0C0CEA94D67250503050504E4E70705050709472",
      INIT_08 => X"2222242288BBFFFDFDDDFDFFFFFFFFFFFFFFFFFFDDDDFDFDFDFDDBDBDAB8D8B8",
      INIT_09 => X"2424242424242424242424240202020202022222222200022222224424022222",
      INIT_0A => X"DDFDFDFFFFFFFFFFFFFFFFFFFDDDFFFFDB328820440022220288121024242424",
      INIT_0B => X"707072B6D8D8B472949492D8B6B6B6B6B496969694949696B6B8D8DADADADCDD",
      INIT_0C => X"FAFC742E70722E0CEACACACCCACACACAAAAA8A8A88AA0E527294924E4E705050",
      INIT_0D => X"866644446644888886A8DDFDFDFFFD5252729650A8A6A8888868686886A8EC52",
      INIT_0E => X"704E4E7092704E2E0CEAEAECCACAA8A8CACACACACACA9474B69430B6FFFFECA8",
      INIT_0F => X"DAB8B8B89696949696969694747474949494B6B62E707294D9DB9672704E4E70",
      INIT_10 => X"000222442222664444220088B9FFFFFFFDFDFFFDFFFFFFFFFFFFDDDDDDDBDADA",
      INIT_11 => X"9BF0242424242424242424242424242424240202020202020202020222222222",
      INIT_12 => X"DADADCFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFB8EC4422444466AACC129B",
      INIT_13 => X"92704E92702C50B4B472509494B6D8D8B6B492929272929494949494B6B6B8D8",
      INIT_14 => X"688886EA3094DAFAB67050702EEAEAECEAECECEACAAAAAAA8A8AAA88EC305072",
      INIT_15 => X"B6FDFDFF30CA86666466886688A886ECFFFFFDFFFF525274B652C8A8A8A8A888",
      INIT_16 => X"0E9672504E50504E4E7072502E0C0C0CECECCACAAAAACAEACACAC8CA7274B694",
      INIT_17 => X"FFFFFDFDFDFBDBDAD8B8B8B69696949474727272727272727294D9B6949450EC",
      INIT_18 => X"2222240222442222AA77CC44440000444422AA52DDFFFFFDFFFFFDFDFFFFFFFF",
      INIT_19 => X"10769BDDFFDFF024242424242424242424242424242424240202222222222222",
      INIT_1A => X"B6B6B6D8B8D8D8DADADADDFDFDFDFFFFFFFFFFFFFFFFFFFFDBB896108886AACC",
      INIT_1B => X"AA86CA2E2E5092924E90705072722EC8A872FBFFFDFBD6D6B49494949494B4B6",
      INIT_1C => X"CAC8C8CAAA886888CA3050D8FAD8FA944E502C0A0C0CECECECECCAAAAAAA8AAA",
      INIT_1D => X"C80C5294B672FCFFFDFF96ECCA868644888888AA8652FFFFFDFFFD525296B852",
      INIT_1E => X"94B6FDFFB7CA84A64E70704E4E4E70704E4E2E0E0E0E0CECCCCACACACACACAEA",
      INIT_1F => X"FDFFFFFFFFFFFFFFFDFDFBDADADAD8D8B8B6B694949494727272727050507292",
      INIT_20 => X"22222222222222222200024422008A55FFBB3210884464000064EE96FFFFFFFF",
      INIT_21 => X"FDDAB8DBFFFFFFFFDFDFDD104424242424242424242424242424242424240202",
      INIT_22 => X"D6D6B6B6B6B6B6B6D6D8D8D8F8FBFAFDFDFDFDFDFDFDFFFFFFFFFFFDDBB8DADB",
      INIT_23 => X"CAAAAAA888888886A80E504E4E70706E6E92920EC8CA99FDFFFFFDFBF9F8F8D8",
      INIT_24 => X"FD525274B652EAC8C8CAAAA888AA2E9472FAFAD6FA942E4E2C0C0C0C0C0CECCC",
      INIT_25 => X"CCCCCACAEAECCA3050949450FCFCFCFDDA302ECAA84286AA88AACAB9FFFFFDFF",
      INIT_26 => X"92929294B6D6D9D9FBFDFDDB52A8EA4E704E4E704E2C2E2E2E2E2E0E0CECCCCC",
      INIT_27 => X"3096BABABAFDFDFFFFFFFDFDFDFDFDFADADADADAD8D8B6B694B4B6B6B6B67292",
      INIT_28 => X"2424242400000202020222222222020202000000002255FFFFFFFF989652EEEE",
      INIT_29 => X"FDDBB8B8DBFDFFFFFDDDFDDDDDDDDD9910662244242424242424242424242424",
      INIT_2A => X"D9D6B49070707070707072729294B4B6D6D8D8FAFBFBFDFDFDFDFFFFFDFFFFFF",
      INIT_2B => X"2E2E0C0CECCACAAAAAA888888686A80E72704E4E926E6E7250CAEC97FFFFFFFD",
      INIT_2C => X"54FDFFFFFDFFFD72505094720CEAC8C8CACACC0E72B4D6F8D8D6FAB42E4E2C0C",
      INIT_2D => X"0E0E0EECEEEEEEECCCECECEC0C2E72949472FCFAFAFCFA967230ECCACAECECEE",
      INIT_2E => X"9492727250504E4E2E2C2C2E5094FDFFFFFFB9ECC80A4E5070704E2C4E50502E",
      INIT_2F => X"FDFFFFFFFFFDFDFCDA9898BADBFDFFFFFFFDFDFDFDFDFDFAFADAD8D8D8D8B6B4",
      INIT_30 => X"242424242424242424240000020202020202020200022222224444226697DDDB",
      INIT_31 => X"FBFDFDFFFFFDDBD8DBFDFFFCFCFFFFFFFFDDFFDFDD3224024424242424242424",
      INIT_32 => X"30FFFFFFFFDB9492B4B494927270504E2E2E2C2E4E4E5050505050727496B6D8",
      INIT_33 => X"F8D64E4E2E0C2E2E0C0CCACACAAAAAA888888688A80C94945070909092700CC8",
      INIT_34 => X"529652527452DDFFFFFDFDFFFD722E2E92922E0AE8E8EAEA2E7292B6FDF8B4D6",
      INIT_35 => X"4E4E7072702E0E0E0E0E100EEEEEECECECEC0E0C729294B6FAFAD8FAFCFF9694",
      INIT_36 => X"947250502E2E2C2C2C2C2C2C2C2C2C2C2C2C0C2E96FBFDFFFFB9C8E82C4E7070",
      INIT_37 => X"2244226476FFDDFDDDFDFFFDFCFCFEFEDCB898DBFDFFFFFFFDFDFADAD8B6B694",
      INIT_38 => X"2224242424242424222222222222222202020202020202022202220202222200",
      INIT_39 => X"505050505050505272749496B8DAFDFDFDFFFCDAFFFDBAFFFF99EE6422224222",
      INIT_3A => X"90B29070EAEAB9FFFFFFFDB9B7D9F8D6B6B492505072702E4E50727272707070",
      INIT_3B => X"FBFAD6B4B4B6D6D64E4E2E2C2E2E2E0CCACACAAAAA888886886686307294724E",
      INIT_3C => X"FAFAFAFCFCFDDAB874B8FDDCDAFCFFFCFAFCFA922C2C72B42C2C70922C2C72B6",
      INIT_3D => X"0CE8E82C4E70702C7272722E0C2E500E100EEEEE0E0E0E0C0C2E729494B6F8FA",
      INIT_3E => X"30302E2E2E2E2E2E4E50504E4E4E4E4E2C2C2C2C2C2C4E92949494B9FFFFFDFF",
      INIT_3F => X"002424022222222244006454FFFDDBFDFFFDDCFCFCFCFCFD96B6B8D9D9B89452",
      INIT_40 => X"2222442222222222222222222222222222222222222202020202022222222222",
      INIT_41 => X"92929292949494B6B6B69496B6B6B6B6B6B8D8DAFDFDFCDCFEFFFFFDFFFF76CC",
      INIT_42 => X"A8307294727090906E4EEA0EDBFFFFFFDDB9D9FBFBFBFBF9D8D8D8D6B4947072",
      INIT_43 => X"0A70D4D6F8D692B4B4B4B4B6B4B42C2E2E2C2E2E2E0CECCCCCCAAAAA88888886",
      INIT_44 => X"949494B6FAFCFCFCFCFAFCFCFFFCFFDAB8B8DAFEFFFEB6F8D6702C4E7070920A",
      INIT_45 => X"B9B9FFFFFFFD2EC8E84E70704E2C9472502E0C2E300E100E0E0E0E0E0E0E2E50",
      INIT_46 => X"9672525250507272727272949492727272707070707094949494B4949272B6D9",
      INIT_47 => X"02022222222224220022442222442244426430FFFFDBFDFFFCDCDCFCDCBAFDD8",
      INIT_48 => X"FDFFFD7688420022442222442222222222222222242424242424242402020202",
      INIT_49 => X"FDD894B4729292929494B4B6B6B6B6B6B6B8D8D8DBDBDBDBFBFDFDFDFEFCFFFF",
      INIT_4A => X"AA8888868688A8307494507290924E2CEA50FDFFFFFFFDB9B9DBFBFBFFFDFDFF",
      INIT_4B => X"702C4EB4924E2C2C0A2A4E4E7092B4B4B4B494922E50502E0E2E0EECEECCCCAA",
      INIT_4C => X"0E0E0E0E0C2E94B694B4D8FAFAFCFCFCDADAD8B8D8B8B8FCFCFEFEDAF8B4B4B4",
      INIT_4D => X"FBF9D694B6D9D9B9FDFFFFFD70EAE84E704E4E4E92704E2E0E0E0E2E300E0E0E",
      INIT_4E => X"FEDCFCFCFADAB8B8B8D8D8D8B6B69494949494947272727070707070B4D6F9FB",
      INIT_4F => X"24240202020202020202220222000266AA66224222422200640EB9FFFDFFFFFF",
      INIT_50 => X"FCFCFEFEDCDADBFF768822444442222244242424242424242424242424242424",
      INIT_51 => X"DBDBFFFFFDFDD89492949494949494B4B6B6B6B6B6B6B6B6B8D8DBDBDADAFAFC",
      INIT_52 => X"2E0EEECCCCAA8888888686A8CA529496507292924E2C0C50DBFFFFFFFDBBD9DB",
      INIT_53 => X"FEFAB494B4D6D692504E7072702C2C4E707092B4B6B4949292722E50502E0E0E",
      INIT_54 => X"0E2E303030302E2E0E0E2E5094B6B6B6D8FBDAFCFFFFFCFCFCFADAFCFEFCFCFE",
      INIT_55 => X"70705092D6FBFBD8D8D8B6B6B6FBFFFFFFFF720AE80A4E4E4E4E4E70502E0C0C",
      INIT_56 => X"CCB9FDDDFDFFFFFCFCFFDAFAFBFBFBFAD8B6B8B6969494949472727272705070",
      INIT_57 => X"24242424242424240202020202020202022202000268AA662222222244442020",
      INIT_58 => X"D8D8DADADADADADCDADCBABAFDB9CC2244442222444444002224242424242424",
      INIT_59 => X"FDFFFFDDFDFDFDFDFDFDFDD8949496B6B6B6B6B6B6B6D6D6B6B8D8D8D9DBDBFB",
      INIT_5A => X"0C0E0E0E0E0E300EEECCACAAAAA888A888CAEC5294B8725072704E2C0C2E96FF",
      INIT_5B => X"FEFCFCFEFCFCFAB694B672EA2CD6D62E2C4E50507070929292B4B49472705050",
      INIT_5C => X"2E94942E0C0C0C0E3030505030302E2E502E30502E5094B8DAFDFFFFFFFFFFFF",
      INIT_5D => X"94947272727272924E4E70B6D8D6D8FBFBD8FBFFFFFFFDDB0C0AE8E82C4E4E4E",
      INIT_5E => X"22224442222266AADBBAB8BADCFCDCDAFADAD8B8B6B6B6B6B8B6B6B6B6B69694",
      INIT_5F => X"2424242424242424242424242424020202020202022222222222020224222222",
      INIT_60 => X"D9FBFBFBFDFDDBDBDADADADADADCBADCDCFFDD10444444222244442222442424",
      INIT_61 => X"2E2C0C0E50FDFDFFFFFFFFFFFFFFFFFFFA967494B6B8B6B6B6B6D6D8D6D6D8D8",
      INIT_62 => X"9472502E0C0CECECEE3032300ECCCCCCAAAAAAAAAAAACAEC0E7272D8B894724E",
      INIT_63 => X"DBFFFFFFFDFCFAB8FAFFFCB694B6D950EC0CEC0C72FD522EEA0C2CEAEA509294",
      INIT_64 => X"E8E82C4E4E2C70D8B60CEA0CEAEA2E2E5050505030302E0E302EEAC8EA0C5296",
      INIT_65 => X"B8B8B6B6B696B69494949494949494502E72B6D8D8D8FDFDFFFFFFFFFD74E80A",
      INIT_66 => X"220000222222222222224444444230BBFFDAB8DAFCD8DAD8D8D8D8FAFDFDDAD8",
      INIT_67 => X"2200224624222222222222222424242424242424020202020222222222220024",
      INIT_68 => X"B6D6D6B6D8D8D8DBFBFBFBFBFBFBFDFDFCDCDCDCDCFEFFDD3266204422222244",
      INIT_69 => X"0ED8FFD894502E0A2C2E0E94FBFFFFFFFFFFDFFFFFFDB8949696B696B6B6B6B6",
      INIT_6A => X"2E2E2E50707272502E0CEAEAECCAEE74B9740ECAAAAA8A8AAAAAAACAEC0E3052",
      INIT_6B => X"50CAA8A8A8EC3096DBFFFFFDFAD8D8D89494D8FB52EA30FBB9CAEAB9FD74ECCA",
      INIT_6C => X"FDFDB80EEA0CEAE82C4E4E70D8FB72EAEAECCAEAEC0C2E50505050305072B8B8",
      INIT_6D => X"FAFAD8D8FBDBD9B8B6B694949694949494949494B694505072D6D8B6DAFBFFFF",
      INIT_6E => X"22222222002424222222222222222244442222446654FFFFBADAFCFCDAFAFBFB",
      INIT_6F => X"2222002222000224240002020202020202020202020202020202222222222222",
      INIT_70 => X"B696B6B6B6B6B6D6D8D8D8D8D8DBFBFBFBDBDADADADADADADADADDDDBB324400",
      INIT_71 => X"CCECEC0E3230C8B6FFFDB8722EEA2E500C2EB6DBFDFFFFFFFDFFFDB67496B8D8",
      INIT_72 => X"32CA74DBB82EEAEA0C2E2C2E0C0CEAEAECECA8A80EBBFFDB520ECAAAAAAACACC",
      INIT_73 => X"30305296FDFB52C886A6CAA8A8A8EC529496B6B6B67294FAD830EC5297757577",
      INIT_74 => X"D8B6D8B6FAFDDA9630C80C0AC8E82C4E72FBFDFB2EA6EAECC8CAC8EA0C2E3030",
      INIT_75 => X"DADADADADAD8D8D8FAFADBDBD8B8B8B6B6B696949494949494947294922E2E94",
      INIT_76 => X"2222222222222222222222222200222222442244442222222222208632DDFFDC",
      INIT_77 => X"FF77AA2220222200222222222202020202222222222222222222222222222222",
      INIT_78 => X"9472725072727272B6B6B6D8D9B6B6B6B6B8D8DADBDAD8B8FDDABABADDFDFFFD",
      INIT_79 => X"2E0CCACACAECECCA0E520E0E3054FDFFFFBA520E2E5050504E72B6D8FDFFFDDB",
      INIT_7A => X"7755355777555254CA74DBD8500AEAEAE8C8EA0C0CEAEC0C52ECA8CA74DBDBB9",
      INIT_7B => X"EAECECEC0C2E7294D8DBB60EA6A8EC2ECAA8C8EAE8C6A6C694705296B9940ECA",
      INIT_7C => X"4E4E2E0C0A2E92D8B8D8B6722EEAEA2C2CEAEAEA0E52B8FDDBDBEA2EC8CAEAA8",
      INIT_7D => X"220044EEBBFFFFBADADADAB8B8B8D8DBDBDBB8B896969694B694949494949272",
      INIT_7E => X"2222222222220202222222222222222222222222222222222224242424242222",
      INIT_7F => X"FDFFFFFDB9768844202022222222222222222222222222222222222222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FF00000000000000000FFFFFFFFFFF3E45FF1E03EF9E7C0F9FFF7FFFFFFFFFFF",
      INITP_01 => X"000000000000000000000FFFFFFFFFFFF58FF0F03E7C3EFC3F1FF3FFFFFFFF9F",
      INITP_02 => X"FE0000000000000000000000000FFFFFFFBF000000E3C07EF80C001FFFFFFFFE",
      INITP_03 => X"FFFFC000000000000000000000007FFFFFFFDFFFFF3FFE187FFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFC000000000000000000003FFFFFFFFC3FFFFFFFE0F0FFFFFFFFDFFFFF",
      INITP_05 => X"FFFFFFFFFFFE00000000000000000FFFFFFFFFF03FFFFFF61BE0FFFFFFFC9FFF",
      INITP_06 => X"7FFFFFFFFFFFF00000000000000FFFFFFFFFFEFF8000000000DFF0000000073F",
      INITP_07 => X"00FFFFFFFFFFFF000000000000003FFFFFFFFFE7FC0000000000193BFFC001E0",
      INITP_08 => X"0009FFFFFFFFFFF8000000000000007FFFFFFFFF7FE00000000000407FFFC464",
      INITP_09 => X"202003FFFFFFFFFF8000000000000000FFFFFFFFF9FF00000000000000019000",
      INITP_0A => X"C0040007FFFFFFFFF80000000000000000FFFFFFFFDFF8000000000001987C38",
      INITP_0B => X"0C0010000FFFFFFFFF800000000000000000FFFFFFFFFFC00000000000870F06",
      INITP_0C => X"7FBFFFFF601FFFF7FFFC0000000000000000003FFFFCFFFE0000000000000018",
      INITP_0D => X"FCFFFFFFFF803FFFF1FF000000000000000000007FFFFFFFF00070F0FE0F1FFF",
      INITP_0E => X"FFFFFFFFFFFE007FFFC000000000000000000000007FF0FFFF8003CFCFFDFE3F",
      INITP_0F => X"3BBFFFFFFFFFE001FFFF8000000000000000000000000007FFFC00021C78C71C",
      INIT_00 => X"4E5092B69472B6B6947270504E4E727072729494B6D9DBDBD9D9DBFBFDFDDBDD",
      INIT_01 => X"0ECAEC0E74B9D9B6723030505252300EA875DD100EDDFFFFBA74305072729270",
      INIT_02 => X"D9940EEC3075115555F1F057771075ECCA50D8B6702CE8C6A6C8C8EA2E50B772",
      INIT_03 => X"CAB9EC86EC0CEC0E3052527474947450ECA8C82E74940ECAA8A6A6A4A6E82C92",
      INIT_04 => X"949272502E2C0A2C4E70502E2C0C2E2E0C0C0C2E4E4E2C0CEAEC52DBFDBB75EC",
      INIT_05 => X"2424242222224444444488F09AFFFFFFFFFDFDDBDBDBB8B8B9DBD9B9B8B69494",
      INIT_06 => X"2222222222222222222222222222222222222222222222222222222222222424",
      INIT_07 => X"3030525252523010EEAA64224422224244222222222222222222222222222222",
      INIT_08 => X"74527294B4B492707294B6B6D6D8D8D8B6B494B4505050300CEAEC0C0C0C0E2E",
      INIT_09 => X"C8CA0C3074747430CACAEC307294B9D9B995500EECA830FFB9537510BBFFFFDB",
      INIT_0A => X"A6C80C5094722EEAEC3053333513AD6868CF3579335530EC0C72B4924E0CEAC8",
      INIT_0B => X"B8FFBB54CC10EEB9DBA842EA0E2E527494947472ECCAA8C80E727230ECCAA6A6",
      INIT_0C => X"72502E0E2E2E2E0C0C2C4E7072729294949472722C2E2E2E5072704E502E0C50",
      INIT_0D => X"22242424444424242222222222222222224488CC767699BBBBBBB9B9B9B99696",
      INIT_0E => X"2222222222222222222222222222222222220202020222222222222222222222",
      INIT_0F => X"6442646464646444424242422222424242444444444222222224222222222222",
      INIT_10 => X"33555499FFFFDB949494B4B4B6B49494B6D8D6D8D8B6B4949492727274722EC8",
      INIT_11 => X"2E7352500EEAC8A8A8A8CAEC3030EECAAAA8A8CAEAECEACACAA8EC52DBFFFD55",
      INIT_12 => X"A884866486A8CAEC2E502EECCAEC32977733CF8B8DF1F18DAC13577775530EEA",
      INIT_13 => X"502E502E52B8FD9832EE101055DDFF55EC66868486A6A8A6868484A6C8EAECEA",
      INIT_14 => X"8886868664646484848662C82E707270505070707294B49472702E5072505050",
      INIT_15 => X"2222222222222224242444442424222424246644244446444422224466868888",
      INIT_16 => X"2222222222222222222222222222222222222222222222220202020202022222",
      INIT_17 => X"9494B6B896520EEC666442222222444444444242424242422244442222444422",
      INIT_18 => X"BBFFFFDD55555577545499FDFFFBB694B49492B4B6B492729292729294949492",
      INIT_19 => X"F113579977333030537575735230303030305255757555527575535353537799",
      INIT_1A => X"0E315351310F0E0EEEEE1030303050500C0E3077975511CF688DF33737F3AD8A",
      INIT_1B => X"4E50704E4E5070702E50B6FBB83210121311F133FFFFFF55333130303030302E",
      INIT_1C => X"6666666444444242646262626484A6A6EA2E72B4947270507250504E2E2E2E2E",
      INIT_1D => X"0002020202222222222222222224242444242424244444442444444444444466",
      INIT_1E => X"2422224444222222222222222222222222222222222222222222222222220202",
      INIT_1F => X"7292B6D6D8D8B6B696B6B8B8B8B9B977520ECA88664442424242424242444244",
      INIT_20 => X"FFFFFFFFFFFFFFFFDD3388339955995454B9FDFDDAD8B694B4B6B6B694947272",
      INIT_21 => X"17171715F3D148CF35353579997799BBDDFDFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_22 => X"DDDDFFFFFDDDFDFDFDFDFDFDDDDDDDDDBDBDBB9997779777555533CD8868D1F5",
      INIT_23 => X"502E2E2E5072505050707270502E50B6FB9632103233F1F16824559BDFFFFDFD",
      INIT_24 => X"6866666666666464444444444464426486CA0E507294B6B6947272729294B694",
      INIT_25 => X"2222222202020000020202022222222222222222222424242424444444444466",
      INIT_26 => X"A888868688686888884444442222222222222222222222222222222222222222",
      INIT_27 => X"9492B4B6B494949494949494B6B696B6B6B6B8DBB9B9BBBBB99996763230EECA",
      INIT_28 => X"9B9B9B9BBBBBBBBBBBBBBBBDBB57F1CF13F18C7999777575B9FDFDFA929294B4",
      INIT_29 => X"8A8ACF1517F71939391717F5F58D6ACF1515355757777979999BBBBBBBBBBBBB",
      INIT_2A => X"468D3737575777797979797779797979997979575959575735353533F11313CF",
      INIT_2B => X"B4949472505272727270504E504E5070500C0C0CB6DBB9520E323311F1468A8A",
      INIT_2C => X"44444444444444222244444444648688A8CACCEC747494B6B7B7B7B6949494B4",
      INIT_2D => X"2222222222222222222222220000000202020202020202222222222222222424",
      INIT_2E => X"BADADBDBDBDBDBBBB9B9BB799BDD77AA22222222222222222222222222222222",
      INIT_2F => X"FDFBB6727092B4B494929494B4B6B494B6B6B6B6D8DAD8B8B8D8DABAB8B8B8B8",
      INIT_30 => X"ADADCFADADADADADADADADADADADCFCFCFD1D1AFF3131513AFCF5799995574DB",
      INIT_31 => X"8A8A6A8A8A6A8FF31515F7171917193939173937F3AF8CAEAFAEAFCFCFAFADAD",
      INIT_32 => X"13EF4668CFCF8D68486B6868686868686A6A68686A6A68486A8A6A6A6A6A6A8A",
      INIT_33 => X"B6B6B6B69494B694947274725250505050507050504E0CEA50B6DBB752103033",
      INIT_34 => X"2222222224242424242444AA0E100E0E10103052749699B9B9BBB9B9B6B6B6B6",
      INIT_35 => X"2222222222242424222222222222222202020000000202020202020202020222",
      INIT_36 => X"DADAB8B8B8B8DADADAB8B8DADABADADABBDDBB54AA2200222222222222222222",
      INIT_37 => X"CF3399997776B9FDFD96504E7094B4B694949294B6B6B69494949496B8D8DADA",
      INIT_38 => X"15373735151515151513F3F3F3F1F1F3F3F1F1F3F3F3F315153715F3D3F3F3D1",
      INIT_39 => X"AFAFB1D1D1AFD1F3D3D3D3F5F5F5D3D5F7D5F73939F5F517F5F5173717F51515",
      INIT_3A => X"B9300E533311AD46AD8D6B6B8DAFAF8D8D8FAFAF8F8F8FAFAFAFAFAFB1B1AFAF",
      INIT_3B => X"B6B6B8B8B8B6B6B6DAD8B6947272729474725030507070704E700CC8EA0C72FB",
      INIT_3C => X"0202020222222222222222222222222222CA97FDDBB9BBFDDDDADAB8B8B8B8DA",
      INIT_3D => X"2222222222222222222222222224222222222222222200000000000000000202",
      INIT_3E => X"949494B6B6B8D8D8DADADAD8B8B6B6B8DADAB8B8DAFDDD79EE88222222222222",
      INIT_3F => X"F3D1D1D3D3D1F1EF1377997776B9FFFB942E2E707270B6B6B494727294B6B694",
      INIT_40 => X"F51517373939393717373715151515151515F3F3F315F5F3F51515F5F515F5F5",
      INIT_41 => X"AFAFB1D1D3D3D3B1B1D3F3D3D3D3D3F5F7D5B3B1D3D3D5D5F517F7D5D3F5F5F5",
      INIT_42 => X"EA0A0C74DBB73075333333AB468D8B6B496B8DAFAFAF8D8D8D8F8FB1D1D3B1AF",
      INIT_43 => X"DADAD8B8B6B8D8D8D8D8D8D8DADA9494949494949494525272727272504E4E0A",
      INIT_44 => X"000000020202020202222222222222222222222222224262A630D9FFFCB8B8DA",
      INIT_45 => X"2244442244422222222222222222222222222222222222222222222202000000",
      INIT_46 => X"94949494B6B6B8B8B696949494B4B6D6F8FAFDFFFCFADADAFAFCDAB832CC4422",
      INIT_47 => X"D3D3D3F5F5F5D3D1D1D1D3F313CFCF3599997776B9FDFB722E4E504E7294B4B4",
      INIT_48 => X"F5F5F5F3F3F3D3D3F3F5F5F5F5F5F51715F3F517F3F3F3F3D3D1D1F3F3D3D3D3",
      INIT_49 => X"6D8D8D8D8F8F8D8D8D8D8F8F8D6D6D8FB1D1B1B1B1B1B1B3B3D3D3B3D3F5F5F5",
      INIT_4A => X"72502E2C0AC8E82C50D9DB5210335533AB68698B8B6B49496969696B8D6D6B6B",
      INIT_4B => X"0E96DADADADAB8D8FAFAFAD8FAFADAD8B8967472949494949494727272727272",
      INIT_4C => X"2222020200000000000202022222222222222222222222222222222264402064",
      INIT_4D => X"52EC644444444444442244442422222222222222222222222222222222222222",
      INIT_4E => X"2E505050507294B694947294B6B8B8B8B8D89492727070727294B6B8B8B8D8B8",
      INIT_4F => X"F3F315F3D3D3D3F3F5F515F5F3F3D3D1D1F3F3F3F1CF359BBB7754DBFFDB722E",
      INIT_50 => X"B1F5F5F3F3F3F31515F3F31515F5F5F5F51539371715F5F5F3F5151515F3F3F3",
      INIT_51 => X"8DAF6B6B6B6D8D8FAFAF6B6D8D8DAFAFB1B1B1B1AF8F8FAFB1B1D3D3D3F5D3B1",
      INIT_52 => X"72729472502E2C2C2C2CE82C0C50B9B95210553333AD466BAF496949496B6B8B",
      INIT_53 => X"24224264644242863098FCFCFCFAFAFAFAD8B6947252527294B6B6B6B6969494",
      INIT_54 => X"2222222222222222222200000000020202222222222222222222222222222222",
      INIT_55 => X"0C5072500ECA8642444444444422444444444424222222222222222222222222",
      INIT_56 => X"9799DBFFD9502E5092704E2E4E70729496B6B6969496B6B6D8D6D6B49472502E",
      INIT_57 => X"1513F3F3F3F1F1F3F3F3D3F3F315F5F3F3F3F3F3F3D1D1F1D1F3F1AFCF359BBB",
      INIT_58 => X"B18F6D8FB1D3F3F317F5F3F3F3131313D1F1F3F315171715F5F5D3D1F31515F3",
      INIT_59 => X"4949486A68688AAD696B6B6B6B6B8D8D8D8D8D8D8D8D8D8D8D8D8D8DAFD1D3D1",
      INIT_5A => X"9494949494947272502E0C0C2C2E2C2C0C709497B97530535535AC466B8B496B",
      INIT_5B => X"222222222424242422444444424266A80E52B6B8945050505050727294B6B6B6",
      INIT_5C => X"2424242424242222222222222222222200000000020202222222222222222222",
      INIT_5D => X"B4B6B6B6B69672520CA864424242644444444444442244444424242222222424",
      INIT_5E => X"D1F1D1F135BBDD9797DDFDB87250949494702E0C2E50949496B6B6B696B6B4B4",
      INIT_5F => X"F3D1D1F31535F1F1F1F1F1F1D1D1D1D1D1D1F313F3D1F3F3F1F1F1F1F1F1AFCF",
      INIT_60 => X"686A8DD1D18D8CAF8C6A8CD1F3D1D1AFADAFAFAFAEAFCFCFAFB1F31715D38ED1",
      INIT_61 => X"48698B472749494A4848466868468A686868686868688D8B8B6A686868686A6A",
      INIT_62 => X"B6D8D8B69472B6B6949472502E2EEAEA0C4E70704E2C7070B7D97252755533AC",
      INIT_63 => X"222222222222222424242424242422242444444444224464A8EC2E5050509494",
      INIT_64 => X"2424242424222222222222222222222222222222222200000000020202222222",
      INIT_65 => X"96B6B8D8F8F8D8D8D8B6B696960E864242446464444442444444442242422424",
      INIT_66 => X"F11111F1D1AFD1F3F3CFF157BDBB99B9FBFDD89472B4D8D694502E2EEC0C3072",
      INIT_67 => X"F5173939597B9D9D57F313371335797979575757795735131337797979595713",
      INIT_68 => X"13133535575715CEAED1D1AE157B9D59AF6AAF13133759595759595957595915",
      INIT_69 => X"52757733AE26488D492449494848486ACE3535116888ACF135573513688ACCF1",
      INIT_6A => X"EC72B6B6D8B6B69494B6D8D8B69472502E0C0C0C0C2E50929272704E7292B7B7",
      INIT_6B => X"0202020222222222222222222424242424242424242424242444444464424284",
      INIT_6C => X"4444222424242424242422222222222222222222222222222222222200000002",
      INIT_6D => X"9494300CEACAEA0E305296B6B8B69450ECCA6442424464444244444444444444",
      INIT_6E => X"DFFFFFFFBB55131311EFF1D1AFCFD1D1D1CF99DFFFB9B9FDFB947294B6D6D8B6",
      INIT_6F => X"FFFF9DDFDF7BF3F55BBFDF9B7BDFFF9B57573599DFFFDFBDBBBDFFDF99351357",
      INIT_70 => X"9B55ACF0579BBBBB9B99DFFFBD35CE13599DBF5757BD9BF3ADD1139BDFBFBDFF",
      INIT_71 => X"707070D9B752779933CF266A6826494927496968688A35BDDD778AAC139BFFFF",
      INIT_72 => X"2222224464646486EC307496B8DBDBB89472502EEAC8C8EA2E507292B4949270",
      INIT_73 => X"0202000200020202020222222222222222222424242424242424242626464624",
      INIT_74 => X"4444444444444444444424242422242224222422242224222422242224222422",
      INIT_75 => X"B494B4B6D8D8B8B6B830A886A8AA886486888886664444444444444444444444",
      INIT_76 => X"DF9B135733579BDFDF793513131313F1F1F1D1D1D1D1B1AFD19BFFFF99DBFF94",
      INIT_77 => X"15DF9B1355DBFFBB13577BDF5712BFBF37353579BDFFDF573535BDDFDD555757",
      INIT_78 => X"8A8AAE59DF79CEACAA119BBD35ACACEE99FFF0AEF357DFBDF2CEEF13BBBDD38E",
      INIT_79 => X"92D6D6704E90924E72FF5277BB79F12648484848494947476947688A68F09BF0",
      INIT_7A => X"4624244446242222444466666444442244688AACACAAA8A886866462860C72B4",
      INIT_7B => X"2424242424240202020200000002022202022222222222222222222222222224",
      INIT_7C => X"4444444444444444444444444444444444242424242224242424242424242424",
      INIT_7D => X"DDFFFF74DBFDB6949292B4D8FAFDDAB874EC6644668844466666664444444444",
      INIT_7E => X"BDFFDD553535BDBD33553357BDDFDF79351313F1F1F1EFEFF1D1D1B1AFAF8D13",
      INIT_7F => X"CFEF77DF37B0599B15F155FBFFDB133559BF79339D7B353335579BDFDF793533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F0ECF3FFFFFFFF8003FFFF800000000000000000000000003FFFF0000C71E33C",
      INITP_01 => X"33C1C7C7BFFFFFF60007FFFF00000000000000000000000001FFFF800033C70C",
      INITP_02 => X"78EE070F083FFFFFD8003DFFFF0000000000000000000000001FFFDC00004E1E",
      INITP_03 => X"C0E3B81C1C00FFFFFFE000EFFFFC000000000000000000000001FFFE080001F8",
      INITP_04 => X"0F03FEE0707003FFEFFF2003B3FFC0000000000000000000000007FFF0200003",
      INITP_05 => X"003803FB81C1C103FFBFFC801E81FE0000000000000000000000000FFF004000",
      INITP_06 => X"0000E00EEE0707080FFCFFF082F600000800000000000000000000000FE00100",
      INITP_07 => X"0800038073B81C1C11FFF3FFC003F00000000000000000000000000000000002",
      INITP_08 => X"0010000E01CEE07070E1FFC3FE001F8000000000000000000000000000000000",
      INITP_09 => X"00004000380F31C381C3FFFF4FE0007600000000000000000000000000000000",
      INITP_0A => X"0000008000E038E70E0707FFFD3F0003F8000000000000000000000000000000",
      INITP_0B => X"00000000000381E78E703E0FFDF8F8001FC00000000000000000000000000000",
      INITP_0C => X"0000000044000F0F1E1F80F81FEFF1E0007F0000000000000000000000000000",
      INITP_0D => X"000000000108000000000003E07F1F878003F800000000000000000000000000",
      INITP_0E => X"0000000000023000000000000000000000001FE0000000000000000000000000",
      INITP_0F => X"000000000000048000000000000000000000007F000000000000000000000000",
      INIT_00 => X"678866CC99558A68CE7BDF56AC88AA35DFBF35ACADCCB9FFF0AE1379FF7BD0AE",
      INIT_01 => X"62A850B6B8B6D692707090705070D95254BBBB13462648484848474747474747",
      INIT_02 => X"2222222222222244664424242424444444444424242424262402224444444442",
      INIT_03 => X"2424242424242424242424240202020200000002022202022222222222222222",
      INIT_04 => X"6666666644444444444422224444444444444444444444442424242424242424",
      INIT_05 => X"D1AFAFAFAD8D33BDFFDB96FDD9D8B6B6B6B6B6D8DAFAFBB830AA644444444466",
      INIT_06 => X"79DFFFBD3333BDFFDF3535139BDF35333357DFFFDF57131313F1F1F1EFEFF1D1",
      INIT_07 => X"359BFF56D1AFCFCC32DF9DD25937D1F155DBFFBBF3F5179D79355B1715131535",
      INIT_08 => X"2627272725474668468A35998A8812BFBF128A68AC57DFBDF08A8AAABBFFF1AC",
      INIT_09 => X"246464422086EC5094B6B6B494707094925092D9B774FDFF558A464826262626",
      INIT_0A => X"222222222222222222222222228AAC6602224422442422222222222402222222",
      INIT_0B => X"2222242424242424242424242424242424240202020202000202020202222222",
      INIT_0C => X"EC86666666666666664644444444444444444444444444444444444424242424",
      INIT_0D => X"F1F1F1F1F1D1D1AFAFAFD18DAC99BBFD529494B6D6D8D8D8B6B8B8B8D8DBDB74",
      INIT_0E => X"37F51513151557BDFFDF5533BDFFDF35131357FF55133557DFFFBD35F11313F1",
      INIT_0F => X"ACEEB8FDF0AA55DDFF34AF8DAFAFF0DDDF13F3D3D3153599FF9BF5F5F5373513",
      INIT_10 => X"68262626262626262727274746684646EE99CCAC34DF9BCE68688A35DFBD10AA",
      INIT_11 => X"22242444444444224242C830B6D8B69494B672B6B69470507072EC529755EF02",
      INIT_12 => X"020222222222222222222222222222222222248AAC6602222422242222222222",
      INIT_13 => X"2424242424222222242424242424242424242424242424240202020202000202",
      INIT_14 => X"B6B69496B6B69677A88866666666664644444444444444444444444444444444",
      INIT_15 => X"9B35F11313F1F3F1F1F1D1D1CFAFAFADCFAD11990E52EC0E7294B6D6D8D8D8D8",
      INIT_16 => X"F5D5D3F513F3F5F5F5F51515379DFFDF5555BDDFBD35131335DF77133579DFDF",
      INIT_17 => X"8A12BDBD128888CCB8DD10AA75FDDDF2AF6DAFCFEE99FF35AEB1B3F51399FF79",
      INIT_18 => X"C8CA88CC1346244726262626262626264726464848468A35301078BD358A6969",
      INIT_19 => X"2222222222222222442222422220862E74949694949494947496947272722ECA",
      INIT_1A => X"0200020202020202222222222222222222222222222222220244444422222224",
      INIT_1B => X"4444444444444444242424222222242424242424242424242424242424240000",
      INIT_1C => X"96D8D8D8B8B6D8D8B8B8B8B69674886866466666666644444444444444444444",
      INIT_1D => X"9B12579BDFBF7935131313F3F3F3F1F1D1CFAFAFAFAFADAA779710CA0E0C3072",
      INIT_1E => X"91B1F39BFF59D3D3D3F3F3F3D3D3F5F51515379BFFFF7555BBDFBD15131313BD",
      INIT_1F => X"BA78F068486B6ACE79BD76EEECEEB8DB10CA75FB99CE6D4D6DAFEE76FD77D0B1",
      INIT_20 => X"94747230ECC8CA86AAAA33CF0269462626262626262649262646484648EE7596",
      INIT_21 => X"2224242222242222242424242222222022444242CA75B797947494B696949694",
      INIT_22 => X"2424242400000000000202020202222222222222222222222222222222222222",
      INIT_23 => X"4444444444444444444444444444444444242424242424242424242424242424",
      INIT_24 => X"53EC300CA8CA307496B8B8B8B8B8D8D8B872EC86866666666666666644444444",
      INIT_25 => X"BD1513F31379BD3456BDDFBD57331313F1F313F3F1F1D1CFAFAFAFCFCFEF5753",
      INIT_26 => X"CE74FD74D1B19191D179DF59B1B3D3D3F3F3D3D5F5F51515359BFFFF7555BBDF",
      INIT_27 => X"264846AA75D9B832AC6A486B46881177BADABB99B8BA30EC75D974AC6D4D4D8D",
      INIT_28 => X"96B6B6B696967452EC866486A8A8ECAACD112424474626262626262648044826",
      INIT_29 => X"22222222442424444422222422222424242222222242444422204286307496B6",
      INIT_2A => X"2424242424242424242400000000000202020222222222222222222222222222",
      INIT_2B => X"6666666644444444444444444444444444444444444444444444242424242424",
      INIT_2C => X"CFCFCD7955110EEC0EECA8AAAACAEC105274749674520ECA8664666666666666",
      INIT_2D => X"FFFF7555BDDFBF3513F31335DF3658DFDF9B35333311F1F315F3F3F1D1CFAFAF",
      INIT_2E => X"52AC6D4F2D6BCC94FD52CFB191B1F357BD7BD3D3D3D1F113D3F5F5F5F5F3359B",
      INIT_2F => X"262626044926044848882EB676CC684828486968AAEE54989630969810EC94D9",
      INIT_30 => X"442242A83074747452520EECAA8664646464AAA866AAAA13CD24474626242626",
      INIT_31 => X"2222222222222222222222244444222222442222222222222222222222222244",
      INIT_32 => X"2424242424242424222222222222222200000000000202022222222222222222",
      INIT_33 => X"6688448833F04466444444444444444444444444444444444444444444442424",
      INIT_34 => X"13D1AFF1CFAF13AA3357550EEE300ECA88888888888886868888868666666666",
      INIT_35 => X"D3F5F5F3379DFFFF75539BFF9B35F3F11335BD7B58DFBF5733131111F1F3F3F3",
      INIT_36 => X"749810CA72D952AC4D2D4F8FEE74D874F18FB1B1CF79DD78D3D3B1D113F1D1D3",
      INIT_37 => X"4646264804046A0426262626264848662EB4528A6848284A696766EC767630EE",
      INIT_38 => X"24242222242424242242444466666666646464646464646464CC88AAAACC3346",
      INIT_39 => X"2222222222222222222222222222222422222422222222222222222224242424",
      INIT_3A => X"4444442424242424242424242424222222222222222200000002020222222222",
      INIT_3B => X"66666664466646664466EEAA4466444444444444444444444444444444244444",
      INIT_3C => X"1111F1F1F3F3D1F3D1AFCFCFCFCD7757330E0E0EEC8888686868686888868686",
      INIT_3D => X"D3F1F113F5F3F515151357BDDFDD7553BBFFBD35F1F113139DBD9DDFBD351313",
      INIT_3E => X"C8309854EEEC529610CA50B752AC6D2D2B6AEEB9D930CFAFB1AFCF77BD56AED1",
      INIT_3F => X"AAAA88CC11AD244624244826044828262604042626662EB450884848284A4767",
      INIT_40 => X"2224242424242424242424242422222224444444444464644444444444444488",
      INIT_41 => X"0202222222222222222222222222222222222222222422242422222222222222",
      INIT_42 => X"2424242444444444242424242424242424242424222222222222222200000002",
      INIT_43 => X"6868686866666646444444444446446688664444444444444444444444444444",
      INIT_44 => X"BFDF9B33131111F1F1F1F1F3D1D1F3AFCFCFAA359955100E10ECAA8668686868",
      INIT_45 => X"F199DD78F2D1D1D1117759D3F5F5F31579DFDFBD33339AFF9D15D1F1F1F179BF",
      INIT_46 => X"262706264686CA527630CACA74960EA82EB754CE6C6F6D8CEE96B70ECDADB1AF",
      INIT_47 => X"444444444464AAAA88CCEE11662426244848024826262624262646682E943066",
      INIT_48 => X"2222222222222224444424242424042424242422222224244444242444444444",
      INIT_49 => X"2222000000020202222222222222222222222222222222222222222422242424",
      INIT_4A => X"4444444444444424242444444424242424242424242424242424222222222222",
      INIT_4B => X"8886664866666666666666666646464646464644446644444444444444444444",
      INIT_4C => X"F113F1EF35BDDFBF791311F1F1F1F1F1D1D1D1AFD1D1F1CFCF997710EE1010CC",
      INIT_4D => X"75EFADADAFAFF199DD78F3AFCFCF1199BF39141313359BDFDF9B33339ADFBD35",
      INIT_4E => X"46682E9432882629284866A80E94960E88AA9696EE86EC9776126A6D6DAE3296",
      INIT_4F => X"444444444444444444424444A8AAA8A8CA11CF24264826262626042426264626",
      INIT_50 => X"2224242444242222222222222224444424242424242424022202222424244444",
      INIT_51 => X"2424242424242424000002020202222222222222222222222222222222222222",
      INIT_52 => X"4444444444444444444444444444444444442424242424242424242424242424",
      INIT_53 => X"53100E3010AA8688686868666666666666666646464646466644446644444444",
      INIT_54 => X"11357ADFBD35F111F1EF139DDF9D5711F1F1F1F1F1D1D1D1D1B1AFF1CFCF5797",
      INIT_55 => X"8C4A48CE99B933AD8B8D8F8DF077BA78D0AFD1F1EF33BFDF7979799BDFDFBD57",
      INIT_56 => X"2424264626242666309454AC2606284846CC72B652AA46AA76960E66A8327678",
      INIT_57 => X"24242444444444444444444444444222426464CACAA8CAEC138A244826044804",
      INIT_58 => X"2222222222222224244444242222222222222224444444242424242422222222",
      INIT_59 => X"2424242424242424242424242424000002020222222222222222222222222222",
      INIT_5A => X"4444444444224444444444444444444444444444444424242424242424242424",
      INIT_5B => X"D1CFAD11BB3333303030EE886688686868666666666666666646464646444644",
      INIT_5C => X"FFFFDFBD7912F1579DDFDF5711F1F1F1129BDF9B35F1EFEFF1F1D1D1D1D1AFD3",
      INIT_5D => X"77CD68CC547837F3F0559954AC8A6B8D8FAF35BBDFDD37D1D1F1EFF159BFDFFF",
      INIT_5E => X"26244804262626242446264668CC94B897F048060626AC52B8960E666A1298DA",
      INIT_5F => X"24242222222444444444442424222444444444422222224442A8ECC8CACAEFF1",
      INIT_60 => X"2222222222222222222222222224244444242222222222222222242444442424",
      INIT_61 => X"2424242424242424242424242424242424242424000002020222222222222222",
      INIT_62 => X"4646464644444444444444444444444444444444242424244444444424242424",
      INIT_63 => X"D1D1CFCFAFD3D1ADCF57993130323210CA888688686866666666666664666666",
      INIT_64 => X"F1F1F236DDFDDFDD9B7934F0159BBFBFDF9B3511EFF1F0599D5733EFEFEFF1F1",
      INIT_65 => X"EA88AE58969657F18888EE325659775752CC686D6B8D6FB1379BBCBD79F3CFD1",
      INIT_66 => X"CA0CC8CACD13AD26262624262624244646468AEEB6B676146E2A28481076B872",
      INIT_67 => X"2224244442444442222244444444444444242222444446444422222222424264",
      INIT_68 => X"2222222222222222222222222222222222222224444424222222222422222222",
      INIT_69 => X"2424242424242424242222222222222222222424242424242424000002020222",
      INIT_6A => X"6666666666666666464644664444464444444444444444444444222224242424",
      INIT_6B => X"11CFEFEFF1F1D1D1CFCFD1AFAFAD55993375305252EEA888A888886886668666",
      INIT_6C => X"123415D1AFCFEFCFD014547678563412F1F1D1375936595711CFEFF1AC135713",
      INIT_6D => X"264668CCECCA88666A8EEECCAC8C68688A8AAEF0CECCCC8A4A8D6D8D6CAF1334",
      INIT_6E => X"224242206420A82EA8EACFCF358A0248480426244646462446AAECCACCAC4A28",
      INIT_6F => X"2244242222222224244442444444422244444444444444444424444646442222",
      INIT_70 => X"0000020202222222222222222222222222222222222222222224444424222222",
      INIT_71 => X"2424242424242422242424222222222224242424242424242222222222222222",
      INIT_72 => X"8888886866666666666666666646444444444444444444444444444444444444",
      INIT_73 => X"CFCFCFD1F1F1F1F1EFCFAFCFD1D1AFB1D1ADAF3379775532755230CCAAAAAA88",
      INIT_74 => X"8D6A8DD1D1ACACD18DAFD1AFAFCFD1CFF1F1F1CFCFD1D1AFD1D1D1D1D1D1D1D1",
      INIT_75 => X"6666464626262646486868686848484848484A4A484848486A8C6A688D6A4A8F",
      INIT_76 => X"24242424444444222222424266EC30CAEEAA1113460448244704262604264826",
      INIT_77 => X"4424242224242424222424242422222244444424244444444424222222244444",
      INIT_78 => X"2424242424240202020222222222222222222222222222222222222224242424",
      INIT_79 => X"4444444444442424242424222424242424222222222224242424242424242424",
      INIT_7A => X"ECA8A8AAAA888888886868666666666666666664444444444444444444444444",
      INIT_7B => X"D1D1D1D1B1D1CFCFCFCFCFCFCDCDCFF1F1CFAFD1D1D1CFAFF155797553527552",
      INIT_7C => X"6B8D486B8F288BADAFAFAFAFAF8DD18D6B8DCFCFCFCFCFD1D1CFCFCFCFCFD1D1",
      INIT_7D => X"26266B260248464646464646464826464848484848484B494848484848486B48",
      INIT_7E => X"22222224444444242424444444424442446466AAEE10CAEE0FEFCE4604482649",
      INIT_7F => X"2224242424244424242224242424222424242422222224242424242444442424",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000014800000000000000000000003FC0000000000000000000000",
      INITP_01 => X"00000000000000006000000000000000000000001FE000000000000000000000",
      INITP_02 => X"000000000000000000E000011FFFE0000FFFFFFFE0FF80000000000000000000",
      INITP_03 => X"0000000000000000000184001FFFFE40007FFFFFFFE3FC000000000000000000",
      INITP_04 => X"00000000000000000000039000000FC0800307FFFFF9BFE00000000000000000",
      INITP_05 => X"00000000000000000000000C3003003F0181989FC0FFFBFF0000000000000000",
      INITP_06 => X"0000000000000000000000001C403F007E030CC6FF9BFFFFF800000000000000",
      INITP_07 => X"000000000000000000000000003903FFE0FC0C461FF9FFFFFFC0000000000000",
      INITP_08 => X"0000000000000000000000000000640FFFE1F01C30BF8FFFFFFE000000000000",
      INITP_09 => X"000000000000000000000000000000007FFF87E01982FE7FFFFFF00000000000",
      INITP_0A => X"0000000000000000000000000000000001FFFE1F803C03FDFFFFFF8000000000",
      INITP_0B => X"000000000000000000000000000000000003FFF8DE00E01FF7FFFFC000000000",
      INITP_0C => X"0000000000000000000000000000000000000DFFE33C07007DEFFFFE00000000",
      INITP_0D => X"000000000000000000000000000000000000004FFFBC703E01F3FFFFF0000000",
      INITP_0E => X"00000000000000000000000000000000000000003FFFE1C1F70787FFFFC00000",
      INITP_0F => X"00000000000000000000000000000000000000000007FF031FDE1C1FFFFF0000",
      INIT_00 => X"2222222224242424242424240202020222222222222222222222222222222222",
      INIT_01 => X"4444444444444444444444442424242424242424242424222222222222222222",
      INIT_02 => X"55335397742ECAA8A8AAAAAA8888888868666666666666666664644446464444",
      INIT_03 => X"F1D1F1F3F1F1F1F1F1F1F1F1F1F1F1F1EFEFEFEFCFCFCFCFAFAFAFD1ADF13577",
      INIT_04 => X"686A6A6A6A6A486D8F6D6B8D6B8DAFD1D1B18D6AAFAFAFCFCFCFCFCFCFCFF1F1",
      INIT_05 => X"13AC24460404262626464846464646686868484848686A6A6A6A6A6A6B6A4848",
      INIT_06 => X"4444242424242222242444444444244444444444444444666666AA32EC0ECCCE",
      INIT_07 => X"2222222222222424244444444424222224242424242424242422222222242444",
      INIT_08 => X"2222222222222222222224242424242424240202020222222222222222222222",
      INIT_09 => X"6464464646444444444444444444444444444444242424242424242424222222",
      INIT_0A => X"F1F1AC3599773332759930ECA8AACAAA88888888888888666666666666666664",
      INIT_0B => X"ADAAACAAAAACAC8AACACACACACACACACACACACACAAAAAAAAACAACDACADCFD1F1",
      INIT_0C => X"26242624242646464646466A46264826046B8D8D8D8D8D8D8D8D486A8D8A88AA",
      INIT_0D => X"660E33EECCEEF1CF8A044846694602466A242424242626262626242426262626",
      INIT_0E => X"2222222224444444242424242222242444444444444444444444224444446644",
      INIT_0F => X"2222222222222222222222222224242424244424222222242424242424242424",
      INIT_10 => X"2424242222222222222222222222222224242424242424240202020222222222",
      INIT_11 => X"6666666666646464464646444444444444444444444444444444442424242424",
      INIT_12 => X"113333F1CFCFCF8A11777753539797740ECAAACACAAA88888888888888868686",
      INIT_13 => X"D1CFADCF33777777997979999979799979799999797977775757575555555555",
      INIT_14 => X"F1F1F313131313133535353535333333131335F38A8DD18D286B8D8D6D8D8D6A",
      INIT_15 => X"224644444644448830300EECCCF1CF68246846448A8A88ACCFCFF1F1F1F1F113",
      INIT_16 => X"2424242424242222222224244424242424242424244444444444444444444444",
      INIT_17 => X"0202222222222222222222222222222222222224242424242424222222242424",
      INIT_18 => X"4444242424242424242222222222222222222222222222222222222222220202",
      INIT_19 => X"8888888888866666666666646464664646444444444444444444444444444444",
      INIT_1A => X"97777755553355333355118A8AEF7777533075B9950EECCAAAAAAA888AAA88A8",
      INIT_1B => X"6BAFAF6A488DCFADCF33553353757799BBDDDDFDFDDDDDDDDDDDDDBBBBB99999",
      INIT_1C => X"EEF1F11113333555555757777979799977777755553311EEF133F1AC8A8D4B28",
      INIT_1D => X"4444444444442246464446664424A85252EEEEEECE11442444AACFAAAAF1CCCE",
      INIT_1E => X"2222222424242424242424242422222224242424242424242424244444444444",
      INIT_1F => X"2222222202020202222222222222222222222222222222222222242424242422",
      INIT_20 => X"4444444444444444442424242424222222222222242424242424242422222222",
      INIT_21 => X"8888AAAA88A888A8888888888686868666646464666646464444444444444444",
      INIT_22 => X"52525232303032323230100E0EAACC5555EF119977533275979730CACACAAA88",
      INIT_23 => X"13CE688DF36D484A4A6AAFF36ACF3333ECCACAECCA3077777797977575555353",
      INIT_24 => X"8888AA8888AAAACCECEEECCCECCCCCCCCCEEEEEE100E0E30300ECA88A88866AA",
      INIT_25 => X"244444444444444444444424242446464446462242EC303010CCCC13EF88AAEF",
      INIT_26 => X"2424242424222222222424242424242424242422222222222224242424242424",
      INIT_27 => X"2424222222222222222202020202222222222222222222222222222222222224",
      INIT_28 => X"4444444444444444444444444444444424242424222222222222242424242424",
      INIT_29 => X"ECCAA8CAAA8888AA8A8888A8A8A8A88888888686868686666464666646464444",
      INIT_2A => X"5230ECECECEAECEC0E0E3030527474745452103210EE33999955333075B9B930",
      INIT_2B => X"EA6486888866AA5533246BF5D3284A151568AC3555AA86CA0CCACA54B9B97474",
      INIT_2C => X"EECC1133EF88A8CAAAAACAAACAEC0E0EEAC8A8A8A686868688A80E0E2E729552",
      INIT_2D => X"222224242424444444444444444444442424242244462424464444420E77EECC",
      INIT_2E => X"2222222224242424442424222222222424242424242424242422242422222222",
      INIT_2F => X"2424242424242444242424242424242402020202222222222222222222222222",
      INIT_30 => X"6666664644444444444444242444444444444444444444444424222224242222",
      INIT_31 => X"5252759752ECCAECCAAAA8A8AA886866868688A8A88886868686868686868686",
      INIT_32 => X"30FDFDB9DBB9300C0CCACA0C0EEC0C2E94747474747474725252301031555555",
      INIT_33 => X"86509472B6DB74C8A8ECA86464EC7713266DF5F33715488ABB11CACACA0C0CEA",
      INIT_34 => X"4442860E3210ECEEEE0EECAAAACACACAEAEC0C2E5070502EEAC6A6C8C88464A8",
      INIT_35 => X"2424242424242424444444444444444444444444442424242424242424242444",
      INIT_36 => X"2222222224242222222224242424242422222222242424222424242424242424",
      INIT_37 => X"2222244424222424242424242424242424242424242402020202022222222222",
      INIT_38 => X"8686668666666666666666464444444444444444444444444444444424244424",
      INIT_39 => X"300E103353333274740ECACACACACAA888A8AA88888866868686868686868686",
      INIT_3A => X"A8CAEA0C0C0CDBFBFBDBB6500CEAC80C2E505072949494947272747472523030",
      INIT_3B => X"2E2C0AC8A6A6C8A62EB694B9D95086A8CACA86660E57F3268C15AF248A7933CC",
      INIT_3C => X"242424242444644264AA0E300EECEE0EECA8A8CACACA0C2E5050505070924E4E",
      INIT_3D => X"2424242424242424242424242424242424244444444444444444242424242424",
      INIT_3E => X"0222222222222222222224242222222224242424242422222222242424222424",
      INIT_3F => X"4424242424242224444444242424242424242424242424242424242402020202",
      INIT_40 => X"6666668686868686868666666666666666666666444444444444444444444444",
      INIT_41 => X"727252503050303010303333325230A886CACAA8A88888A8AAAA888866666666",
      INIT_42 => X"46CF7977AAA8A8CA0CEA0C50FFFDFDDB50EAEAC80A5094B4B6D8F8FAB6947272",
      INIT_43 => X"70909090B2D4B4704E4E0AA6C862C89294D8FDB6EC86C8ECA864860F9B136A46",
      INIT_44 => X"24242422242444444444444644646466AA0E0EECEC0ECAA8A8CACAEC2E2E2C4E",
      INIT_45 => X"2424242424242424242424242424242424242424242424242424444424244444",
      INIT_46 => X"2424020202020222222222222222222222222222222224242424242422222222",
      INIT_47 => X"4444444444444424242424222224244444442224242424242222242424242424",
      INIT_48 => X"88A8888866666464646466668686868686866666666666666644444444444444",
      INIT_49 => X"F8FAD8B69270505050505052523030303230320ECCCAAAA8A8A888868688A888",
      INIT_4A => X"8486AC9B57ACF19B57AA86A8C8EA0CEA0CB4FDFFFFB60CC8EA0A505094F8FAF8",
      INIT_4B => X"EC0C2E2C2C4E7090906ED4D6D69272722EC8A6A6A60C94FBD9B650A6A6C8C8CA",
      INIT_4C => X"2424242424442424222224444444444446664486866686CAECECECECCAA8CAEA",
      INIT_4D => X"2424222222222424242424242424242424242424242424242424242424242424",
      INIT_4E => X"2424242424242424020202020222222222222222222222222222222424242424",
      INIT_4F => X"6464644444444444444444444424242424222424222222242222242424242222",
      INIT_50 => X"8886868888888888888888666666444444666666666666666666666666646444",
      INIT_51 => X"2E5094F8FAF8D8FAF8D69470504E4E4E2E3030300E0E101010CCAACCCCAA88AA",
      INIT_52 => X"50C8C8A8A6C8A6A866AA55779955668686CACAEAEAEA2ED9D8FDD872500CC80C",
      INIT_53 => X"EAECCACACAECEC0C0C2E70704E4E7092B2B2927070502EEAA6C8EA0C72B6B694",
      INIT_54 => X"242424244424242424242424242422224444444444666666646686868686A8CA",
      INIT_55 => X"2424242424242424222222222224242424242424242424242424242424242424",
      INIT_56 => X"2224242422222424242424242424020202020222222222220222222222222222",
      INIT_57 => X"6666666666666464646464444444444444442424242424242422222222222222",
      INIT_58 => X"AAAAAAAAAAAA8886868888866688888888886666666644444444466666666666",
      INIT_59 => X"3030B650C80A0C92F8D8D6D8FAFAFAD89472504E2E2E0E0E0E0EEEEEEEEECCCA",
      INIT_5A => X"3072EA2EB6B694EAC8C8A6A686A8A82210750ECA64A8A8C8C8C8E80A70D9DBB6",
      INIT_5B => X"4486888686A6CAEACAC8CACACAEC0E2E4E4E2E4E709292705050502E0CEAA8A8",
      INIT_5C => X"2424242424242424244444442424242424242424242244446466666666868664",
      INIT_5D => X"2222222222222424242424242424222222222222242424242424242424242424",
      INIT_5E => X"2222222222222224242424222424242424242424020202020222222222220222",
      INIT_5F => X"4444444466666666666666664444646464444444444444442424242224444422",
      INIT_60 => X"ECCCCCCCAACCCCAAAAAAAA888886868888666686666666666666666646444444",
      INIT_61 => X"C80C72B6B850CA0C94942CEA50B4F8D8D6D8F8D8D8D6B492704E2E2E2E0C0CEC",
      INIT_62 => X"2E2E0CEAEAEA7272A6C87294940CA6C8A684A684620EFD97A8A8A8A6A8A8C8C8",
      INIT_63 => X"6666868686644466868686A6CACAC8A8CACACAEC2E0CEA0C2E50504E704E4E2E",
      INIT_64 => X"2424242424242424242424242424444444444424242424444444444444646666",
      INIT_65 => X"2222222202022222222222242424242424242424222224242222242424242424",
      INIT_66 => X"2422444444222200000222222224242424242424242424242424020202020222",
      INIT_67 => X"6666666666444444444444444444646666664444446464644444444444442424",
      INIT_68 => X"2E2C0C0CECECCCCAAAAAAAAACCCCAA8A88888886888888666686666666666666",
      INIT_69 => X"CAA6A8A6C8C8C82C9292520CC8EA4EB6940A927272B6D8D8D8B6B6B6B6947250",
      INIT_6A => X"2E2E2E4E502E2E300EEC0C52720CA6A6EA50502EC8C6A484C8640CFBFB7430EC",
      INIT_6B => X"44444464666666668686666666666666A8CAA8C8A8A8CAEAEC0EECEC0C0E2E2E",
      INIT_6C => X"2424242424242424242424242424242424242424444444444424444444444444",
      INIT_6D => X"0202020202222222222202022222222222242424242424242424222224242222",
      INIT_6E => X"4444444424242444444444242222220222222224442424222424242424242424",
      INIT_6F => X"6666666666666666664646444444444444444444444444664444446666664444",
      INIT_70 => X"D6B6B694727050300E0CECCACAAAA8888AAAACAAAA8A88888888886666668888",
      INIT_71 => X"FBFBDB74C80C0E0EC884A8C8C80C72500CE8C6A6EA92B67070729294B6B6B6B6",
      INIT_72 => X"A8EC0E0E0C0C0C2E0A2E502E0C0E0E0C50962EA6A6A6A80C2E2EC8A6A684A650",
      INIT_73 => X"44444444444444444466666666666666444466668888888888A8A8CACCECCACA",
      INIT_74 => X"2424242424242424242424242424242424242424242444442244444444444444",
      INIT_75 => X"2424242424240202020202020222222222222222222222242424222424242422",
      INIT_76 => X"4444444444444444444444444444444444242422222222222424442424242424",
      INIT_77 => X"8868686888886666666666666666666644444444444444444444444444444444",
      INIT_78 => X"727294949494B6B6B494727250500E0CECCAAAA8A888888AAAAA8A8888888888",
      INIT_79 => X"EA84C85096D9B8DADA94C80C0C2E2EC8A6C8C80E5050C8C8C8C6C82E94947272",
      INIT_7A => X"CACACACACACACACAECECECECEC0C0E0C0C0C2E2E2E2E9472EA84A6A6A6EA0C2E",
      INIT_7B => X"444444444444444444444444444446666666666666666666666666888888A8AA",
      INIT_7C => X"2424242424222424242424242424242424242424242424242424242444442444",
      INIT_7D => X"2424242424242424242424240202020202022222222222222222222222242424",
      INIT_7E => X"4444444444444444444444444444444444444444444444444444444424242424",
      INIT_7F => X"8868888868688888888888886666666666664644666646444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000007BC04FF3F603FFFFC00",
      INITP_01 => X"C0000000000000000000000000000000000000000000000FE03FFC7F807FFFF0",
      INITP_02 => X"FF00000000000000000000000000000000000000000000000F01FFF7FF01FFFF",
      INITP_03 => X"FFFC00000000000000000000000000000000000000000000003C0F9FDF3E03FF",
      INITP_04 => X"DC7FF00000000000000000000000000000000000000000000000003F3F783C0F",
      INITP_05 => X"83F021E00000000000000000000000000000000000000000000000203CFDC7A0",
      INITP_06 => X"BF0F0001800000000000000000000000000000000000000000000001039DF733",
      INITP_07 => X"76F67C00000000000000000000000000000000000000000000000000070FF7DD",
      INITP_08 => X"FDFF8FE0000000000000000000000000000000000000000000000000001C1FFF",
      INITP_09 => X"3FF7DC3E00000000000000000000000000000000000000000000000000007C1F",
      INITP_0A => X"00FFD7E0180000000000000000000000000000000000000000000000000003E0",
      INITP_0B => X"7C03FF7F8030000000000000000000000000000000000000000000000000000F",
      INITP_0C => X"01E00FFDFE004000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0007008FF3E00100000000000000000000000000000000000000000000000000",
      INITP_0E => X"00001C003FCF8000000000000000000000000000000000000000000000000000",
      INITP_0F => X"00000060007F3800000000000000000000000000000000000000000000000000",
      INIT_00 => X"A6C850D67270505070729292B4949492727250302E0EECCAA8A8A8A88A8A8A88",
      INIT_01 => X"C8A6A6A6EA0CEAEA5096B6B674B8FB96CAEC0C0E5252300CEA0C0CEAC8EAC8A6",
      INIT_02 => X"668888A8AACACCCACAA8A8A8CACACACACACAEAEAEC0C0C0E0CEA0C52940C84A4",
      INIT_03 => X"2424444444242244444444444444444444444444664644444666666666666666",
      INIT_04 => X"2222242424242424242424222424242424242424242424242424242424242424",
      INIT_05 => X"4444444424242224242424242424242424240202020222222222222222222222",
      INIT_06 => X"4444444444444444444444444444444444444444442424444444242424242424",
      INIT_07 => X"A8A88A8888666666688866666688888888666666666666664646666646444444",
      INIT_08 => X"2EEAA6E8C8A6A6A6EA94B69472505070729494947272725250302E0EECCAAAA8",
      INIT_09 => X"50942EA684A6A6A4A6A60C2E5094D9D996727496DB96CAEAEC0C0E74722E2E50",
      INIT_0A => X"6666666666668688A8A8A8AACAC8A8A8A8A8CAAAA8A8A8CACACACAEA0C0E0C0E",
      INIT_0B => X"2424242424242424444444222222444444424444444444444444664444446666",
      INIT_0C => X"2222222222222222242424242424242424222424242424242424242424242424",
      INIT_0D => X"2424242424242424444424222222222424242424242424240202222222222222",
      INIT_0E => X"6646464444444444242424444444444444444444444444242424242424242424",
      INIT_0F => X"0E0EECCCCAAAA8A88A8866666666666866666668886866666666666666666666",
      INIT_10 => X"94722E0C5072300CA6A6A6C8EAA6A60CD8B69472504E7092927272725250302E",
      INIT_11 => X"EACACAEC50969674C684A6A66284EA0C5094942E50B8DA947496D894EA0C0C2E",
      INIT_12 => X"46444666666666666666668688A8A8A8A8A8A6A8A8A8A8A888A8A8A8A8A8A8CA",
      INIT_13 => X"2424242424242424242424242424444444222222224422224444444444444444",
      INIT_14 => X"2222222222222222222222222224242424242424242422222424242424242424",
      INIT_15 => X"2422222424244444444444444444442424222222222424242424242424242222",
      INIT_16 => X"6666666666664444444444444444444444442424244444444444444444242424",
      INIT_17 => X"725050302E2E0E0EECECCCCAAAA8888866666666666646666666666666666666",
      INIT_18 => X"B894EA2E2E50FB50C8EA0C0C30742EEAA6A6C8A684C8727272502C2C4E727272",
      INIT_19 => X"8686868686A8CACACAEA2E52522E8484A6A662C872B772522ECAC82EB6D89696",
      INIT_1A => X"222224444444444666666666666666668688A8A8A8A8A8A68686A6A8A8A66486",
      INIT_1B => X"2424242424242424242424242424242424242424444424222222222222222222",
      INIT_1C => X"2424242422222222222222222222222222222424242424242424242222222424",
      INIT_1D => X"4444444424242424242424244444444444444444444424242424242424242424",
      INIT_1E => X"6666666666666666464644444444444444444444444444442222222224244444",
      INIT_1F => X"0C0C0C2E2E5050302E0E0E2E0E0EECECECCCCAAA888866666666666646666666",
      INIT_20 => X"EACA52D896B6B894EA2E507250C8A8EAEAEC72D9720CA8A684A6C8EA0C0C0E0C",
      INIT_21 => X"A6A6A8A8666664646466668686AACACACACACAECA8A6A686A6EA5094740E0E2E",
      INIT_22 => X"2200002022222222224444444666666666666666668688A8AAA8A888A8868686",
      INIT_23 => X"2422222424242424242424242424242424242424242424242424444422222222",
      INIT_24 => X"4444242424242424242422222222222222222222242222222424242422242424",
      INIT_25 => X"2222222222244444444424242424242424442222222424244444444444444444",
      INIT_26 => X"6666466666666666464666664646444444444444444444444444444444242222",
      INIT_27 => X"0C2EEC0C0C0CECEAEA0C0C2E2E2E0E0C0E0E0E0EECECECECCCCA888866666666",
      INIT_28 => X"C8C80E0C2E30ECEA3072B6B8D996EA0E3072ECC8EA0E0C2E30EA0CA8A8C8A6A8",
      INIT_29 => X"A8868686868486A6C8CA8664444464666664666686CACAA8CAEC2ECA8684A6C8",
      INIT_2A => X"4444222222220000000022222222222444444666664644446666888888A8AAA8",
      INIT_2B => X"2424222444242422222424242424242424242424242424242424242424242424",
      INIT_2C => X"2222242424242424222222222222222222222222222222222222242222222424",
      INIT_2D => X"4444444444242222222222222222222224244444444444442424242424242424",
      INIT_2E => X"8888888888866666444444464646464646464646464644444444446464644444",
      INIT_2F => X"2EEAA6A6CAEC0C0C2E0E0C0CECEACAC8CAEC0CECECEAEC0E0E0E0EEEECECCCAA",
      INIT_30 => X"EAECCA8684C830742EC8EC72300ECA74D9B6DBB6EA2E502EEACA0C2EECEC3050",
      INIT_31 => X"6688888686888664A8A68684A6A8A886A86664646444446666666686A8CAEA0C",
      INIT_32 => X"4424242424244444222244442200004488442222244444466644444466688888",
      INIT_33 => X"2222222224242424242424222222222224242424242424242424244444444444",
      INIT_34 => X"2424242424242424242424242424242424242424242422222222222222222424",
      INIT_35 => X"4444444444444444444444242422222222222222222224242444444444442424",
      INIT_36 => X"0EECECCCCAAA8888888888886666444444464646464646464646464644442444",
      INIT_37 => X"0CEA0C94FBB9500CEAC8CAEC0E0E2E0EECEAEAEACAC8A8C8CACAECECECECEC0E",
      INIT_38 => X"6686A8CAEC0C2E0EECCACAEC52B7D9500C505050EC72DBB8FBB6EA0E2E0EEC0C",
      INIT_39 => X"66666666688866888666668888868686846484A6A68686644464644444446664",
      INIT_3A => X"2444444444444424242424242444442444666644668866444444444446664444",
      INIT_3B => X"2222222224242222222224242424242424222222222224242424242424242424",
      INIT_3C => X"4444444424242424242424242424242424242424242424242424242422222222",
      INIT_3D => X"4644444422224444444444444444444444242424242422220222222224242424",
      INIT_3E => X"CAECECCACAECEEECCACACAAAAAA8888888886666444444464646464646464646",
      INIT_3F => X"CA0C0E0EEC2E2EEC30D9DB50EA0C0CEAEC0E30300E0CEACACACAC8C8A886A8A8",
      INIT_40 => X"6444444464646688A8CAEC0E300EECECEACAEA0E94522E3050500E96DBDBFDB6",
      INIT_41 => X"44444444446668888866666666666664668888868686646484A6A8A686644264",
      INIT_42 => X"242424242424244444444444442424242424242444444466668888A822224444",
      INIT_43 => X"2222222222222222222222242222222424242424242424222222242424242424",
      INIT_44 => X"2222222424242424242424242424242424242424242422222222222222222222",
      INIT_45 => X"4646464644444644444422222222424244444444444444444444442424222222",
      INIT_46 => X"A8A8888686A8CACCECCCCACACCCACACACAAAAAAAAAA888886666444444444644",
      INIT_47 => X"50B6FBFBFD96CA0C0E0E0C2E2E0E50942E8486EA0C0C0E30300E0EECCACAA8A8",
      INIT_48 => X"A8A88664426466444444446466A8A8CAEC2E30300E0EECCAA8A6CA2E30507252",
      INIT_49 => X"6666224444442222224444668888888866666666444464868886646464648686",
      INIT_4A => X"2424242424242424242424242444444444442424242424242424244444444466",
      INIT_4B => X"2222222222222222222222222222222222222222222424242424242422222222",
      INIT_4C => X"2424242424220202222222222424242424242424242424242424242422222222",
      INIT_4D => X"4644464444444646444444444444444422222222224242444444442424444444",
      INIT_4E => X"ECECCACAAAA8A8A8A888868688A8CACAAACACACACAECCCCACAAAAAAA88886866",
      INIT_4F => X"86EC305296725274FDFDFD96EA0C0C0E500EEC2E300CA884C8EC0E0E0E2E0EEC",
      INIT_50 => X"42424264668686868462426466444444446486A8C8EA0C2E2E300EECECECCA86",
      INIT_51 => X"2266664444444422666666442222444466666888888866444444444444666664",
      INIT_52 => X"2424222222222424242424242424242424242444444444442424242424242424",
      INIT_53 => X"2222222222222222222222222222222222222222222222222222222424242424",
      INIT_54 => X"2444444444442424244424242202222222222222242424242424242424242222",
      INIT_55 => X"AAAAAA8888666646464644444646444444444644444422222222224242424424",
      INIT_56 => X"EACAEC0E0EECECECCCCAAAA8A888888886866686A8AAAAAAAAAACAECECCACAAA",
      INIT_57 => X"ECA8A8EAEAA864CA507474529674FBFDFD94EA0CEC0E720E0C5050C884C8EAEC",
      INIT_58 => X"44444444444442424464868686886462426464444444646486A8CAEC0C2E0E0E",
      INIT_59 => X"2424242424242244664422222220446644222222446666666666686644444444",
      INIT_5A => X"2424242424242424222222242424242424242424242424242444444444442424",
      INIT_5B => X"2424242422222222222222222222222222222222222222222222222222222222",
      INIT_5C => X"2242422224242444444424242424244424242422222222222222242424242424",
      INIT_5D => X"CACACACACAAAAAAAAA8888666646464646464646444444444644444422222222",
      INIT_5E => X"50C884C8CAA8A6A6CAEC0E0EECECCCCAAAA8A8888888866666668686AAAACACA",
      INIT_5F => X"EA0C0E2E302EEAA8A8EAECCA86C830747452DAB896DAFB94EA0C0C5072503072",
      INIT_60 => X"66664424442424444444444444444464666688A88462426464444444666666A8",
      INIT_61 => X"4444444424242424242424240024666644220000224444222222444466666666",
      INIT_62 => X"2222222222222424242424242422222222242424242424242424242424242444",
      INIT_63 => X"2224242424242424242422222222222224242222222222222222222222222222",
      INIT_64 => X"4444222222222222222222242444444424244424242424242444222222222222",
      INIT_65 => X"6666A8CACACAAAAACACACAAAAAAAAA8888886666464644464646444444444646",
      INIT_66 => X"2E94949472502ECAA8ECCA8686A8CAECEC0EECECCCCAAAA8A8A8888886868666",
      INIT_67 => X"6466866686A8EC0C2E2E0CEAA8A8A8CACACAECA80E74B8B8FF9652B8DA74EA0C",
      INIT_68 => X"2222666688886646444444242424444444444422224244446688866442646464",
      INIT_69 => X"2424242424444444444424242424242424242244666646222200002244222224",
      INIT_6A => X"2222222222222222222222222424242424242422222222222424242424242424",
      INIT_6B => X"4424222202020222222222222424242424242222222222242424222222222222",
      INIT_6C => X"4444444444444444444422222222222244444424242424242424444444444444",
      INIT_6D => X"888686666666666688A8AAAA8888A8AAA8A8A8A8A88888866666666666464444",
      INIT_6E => X"5274B874EAEA2E7294B772C886CAEC88AA88868688CAEC0EECCACACAAAAAA888",
      INIT_6F => X"6664444444646464868686C8EA0C0C0CCAECAAA8CACACACC0EEC86CA94FBD896",
      INIT_70 => X"002222222222224488AAAA888A68242224242444442424224444244444444466",
      INIT_71 => X"2424242424242424242424242424242422222222222424242202224446440200",
      INIT_72 => X"2222222222222222222222222222222222222424242424242222222424242424",
      INIT_73 => X"2444444444444424222222222222222222222224242424242222222222242222",
      INIT_74 => X"6666664444444444444444444444444422222222222244444424242424242424",
      INIT_75 => X"CACAA8A8888686868666666666666686888888888888A8A8A8A8A8A888866666",
      INIT_76 => X"A8860C74967432529652EAEA0C5050500CA886AAAA888A68666688AACAECECEA",
      INIT_77 => X"24244444444666444444446464648686A6C8EA0C0C0CCACAA888CACAAACCECCC",
      INIT_78 => X"2244444422002222244422222224668888888A68242424242424242424222424",
      INIT_79 => X"2224242424242424242424242424242424242424242444242202022224442202",
      INIT_7A => X"2222222222222222222222222222222222222222222222222424242424242222",
      INIT_7B => X"2424242424242424444444444444242422222222222222222222242424242222",
      INIT_7C => X"A8A8888886666666664444444444444444444444444424222222222244442424",
      INIT_7D => X"6688A8AACACACAA8A888868686866666666666666666668888888866A8A8A8A8",
      INIT_7E => X"AAA8A8CCCAECCA86A60E52303010522EEAEA0A0C2EEAA8A8A8A8888888686646",
      INIT_7F => X"24242222242424244444444466444444446464648686A6C8EA0C0CECA8A88688",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000010000EC20000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000030000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000C00000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000020000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2222222422020222444422002222444444444444666868888A46222222222424",
      INIT_01 => X"2424242422222224242424242424242424242424242424242424242444242222",
      INIT_02 => X"2222242222222222222222222222222222222222222222222222222222222424",
      INIT_03 => X"4444442424242424242424242424242444444444444444242422222222222222",
      INIT_04 => X"888888A8A8A8A8A8888888666666464646464446444444444444444444242222",
      INIT_05 => X"886868664644446686A8CACACAA8A888888886868686666666666666668888AA",
      INIT_06 => X"EAEAA88686A8A888A8CAAACAECCA86CA0E0E0EEC300EEAEAEAEA0CC8A6A8A888",
      INIT_07 => X"02222222222222222222242424244444444466444444446464648686A8EAEC0C",
      INIT_08 => X"2424222444442422220224020022244422000022224444444666666666888844",
      INIT_09 => X"2222222424242424242422222224242424242424242424242424242424242424",
      INIT_0A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_0B => X"4444444444444444242424242424242424222222242424444444444444442424",
      INIT_0C => X"666666668888888886868888A8A8888888886666664646464646464444444444",
      INIT_0D => X"C8A6A686866666464646444444646686AACACACAAAA8A8A88888888686666666",
      INIT_0E => X"86A6C8EAECEAEAC8A66486A8A888A8CAAA88CACA8686CAECECEC300CC8EAE8EA",
      INIT_0F => X"4444446688462224222222222222222424242424444444444444444444646464",
      INIT_10 => X"2424242424242424244444444424222224220202222422000022222222444666",
      INIT_11 => X"2222222222222222242424242424242222222224242424242424242424242424",
      INIT_12 => X"4444444424242222222222222222222222222222222222222222222222222222",
      INIT_13 => X"4644444444444444444444444444242424242424242424222222222224242444",
      INIT_14 => X"8888866666666666666666668888888686888888888888886666666646464646",
      INIT_15 => X"2E0CC8EAC8C884A68886666646464646444444446686AACACACAAAA8A8A8A888",
      INIT_16 => X"44446464646486A6C8EAECEACAC8A66686A88888AAAAAA88A8AA8686A8ECEAEA",
      INIT_17 => X"0202222224444444444668462222222222222222222424242424444444444444",
      INIT_18 => X"2424242424242424242424242424444444242424244424242202222222002222",
      INIT_19 => X"2222222222222222222222222222242424242424222222222224242424242424",
      INIT_1A => X"2222222424242444444424242424242222222222222222222222222222222222",
      INIT_1B => X"6666664646464644444444444444444444444444242424242424242424242222",
      INIT_1C => X"CAA8A8A888888888866666666666666666666688888886868888888888886866",
      INIT_1D => X"888686CAEACA0CEAC8C8C8C88686868666664666464646444444446488AACACA",
      INIT_1E => X"44444444444444446464648486A8CAEAEAEAC8A8A886A8AA88A8AAAAAAAA8888",
      INIT_1F => X"2224222222222222222222224446444466460202222222222222222422242424",
      INIT_20 => X"2424242424242424242424242424242424242424444424222224444424442422",
      INIT_21 => X"2222242422222222222222222222222222222222242424242424222222222224",
      INIT_22 => X"2424242422222222222224242424242424444424242422222222222222222222",
      INIT_23 => X"8888886868686666664646464644444444444444444444444444242424242424",
      INIT_24 => X"44446688AACACAAAA8A888888888868666666666666666666666888886868688",
      INIT_25 => X"CCA888AAA88688866486EAC8ECEAC8C8A8A6A686666666464666666646442422",
      INIT_26 => X"222422242424444444444444444464646484A6A8CAEAEACAC8A8A886CACA88AA",
      INIT_27 => X"2424244444222224442222222222244444442244244466662422222222222222",
      INIT_28 => X"2222222222242424242424242424242424242424242424242424222224444444",
      INIT_29 => X"0222222222222222222222222222242422222222222222222222242424242424",
      INIT_2A => X"2424242424242424242424242424222222222424444444442424444444242422",
      INIT_2B => X"6686886666666688686666666666666646464444444444444444444444442424",
      INIT_2C => X"6666464444444444666688AACACAAAA888888888888888886666466666666666",
      INIT_2D => X"86A8A88888AAAAA8AAA8886666646464A8EAEAC8A8A8A6868686666646464646",
      INIT_2E => X"2222222222222222242424242424244444444444446484A6C8CAEAEAEACAC8A8",
      INIT_2F => X"2424242424444444244444444444220022222222222224444422224446242222",
      INIT_30 => X"2424242422222222222222242424242224242424242424244444242424242424",
      INIT_31 => X"2424242424242222222222222222222222222222222222222224242222222224",
      INIT_32 => X"4444442424242424242424242424242424242424222222222224242424244424",
      INIT_33 => X"4644444666666666866666666666686666666666666666464644444444444444",
      INIT_34 => X"6666464646464666464444444444446688A8AAAAA8A888888686888886666666",
      INIT_35 => X"EAEACAA8A8A6A8A8A88888AAAA888A88886664646464A6C8EAC8A8A886868666",
      INIT_36 => X"2244462422222222222222222222222224242424244424444444646486A8EAEA",
      INIT_37 => X"2424242424242424242424444444444444444424220022222222222222224422",
      INIT_38 => X"2422222222242424242422222222222222242424242224242424242424244424",
      INIT_39 => X"2224242444442424242444442424222222222222222222222222222222222224",
      INIT_3A => X"4644444444444444442424242424242424242424242424242424242422222222",
      INIT_3B => X"6666666666664644444444464466666666666646666666666666666666666646",
      INIT_3C => X"A68686666666666646464646444646464444444444446688A8A8A8A888886666",
      INIT_3D => X"6486A8C8EAEAECEACAA8A886A8A8A88888A88A88888866666444446486A8CAC8",
      INIT_3E => X"2222222222222446442222222222222222222222222222222424444444444444",
      INIT_3F => X"2424242424242424242424242424242444444444442424442422222222222222",
      INIT_40 => X"2222222222222222222222242424242422222222222222242424242424242424",
      INIT_41 => X"2424242422222222242444442424244444444444242222222222222222222222",
      INIT_42 => X"6666666666666646464444444444442424242424242424242424242424242424",
      INIT_43 => X"A8A8888866666666666666664644444444444444446666666646666666666666",
      INIT_44 => X"446464A6A8A886868666666646444444444444444646444444444444668688A8",
      INIT_45 => X"4444444444646486A8C8EAEAEACAC8A8A888A8A8888688888868686666666444",
      INIT_46 => X"2244444244222222242424244446442202222222222222222222222222242444",
      INIT_47 => X"2424242424242424242424242424242424244444444444444444442422242402",
      INIT_48 => X"2222222222222222222222222222222224242424242422222222222224242424",
      INIT_49 => X"2424242424242424242422222222222424242444444444244444442422222202",
      INIT_4A => X"4466666866666666666666666646464644444444242424242424242424242424",
      INIT_4B => X"4444666686868688888866666666666666666646464444244444444466666666",
      INIT_4C => X"66666666664444644486A8888666666664444444444444444444464646444444",
      INIT_4D => X"2222242444444444444444646486C8CAEAEACAC8A88886868686866666886866",
      INIT_4E => X"4422222422022244444244444444444444444646240202222222222222222222",
      INIT_4F => X"2222242424242424242424242424242424242424242424244444444444444444",
      INIT_50 => X"4444242222022222222222222222222222222222222224242424242422222222",
      INIT_51 => X"2424242424242424242424242424242424222222242422222444444424242444",
      INIT_52 => X"4444466666664466666666666666666666666646464444444444442424242424",
      INIT_53 => X"4646464444444446666666868686888866666668666666666666464444244444",
      INIT_54 => X"6666666666666666666666444444646686868666666666464644444444444444",
      INIT_55 => X"22222222222244444444444444444444446486A8C8EAEAEACAA8868686668686",
      INIT_56 => X"4444444444444424222422222222222222224444444444444644220222222222",
      INIT_57 => X"2424222222222224242424242424242424242424242424242424242424244444",
      INIT_58 => X"2424242444444424242422222222222222222222222222222222222424242424",
      INIT_59 => X"4424242424242424242424242424242424242424242424242424242422222424",
      INIT_5A => X"4646444444442444444666666666466666666666666666666646444444444444",
      INIT_5B => X"4444444444444646444424444444446466868686866666666666666666666646",
      INIT_5C => X"8666666686866666666666666666666666444444646466666666666666464644",
      INIT_5D => X"02022222242424242424242444444444442424242444446486A8C8EACAC8C8A6",
      INIT_5E => X"2424244444444444444444442424242222242200222222224444444444444422",
      INIT_5F => X"2224242424242424222222222224242424242424242424242424242424242424",
      INIT_60 => X"2424242222222224244444442422222424242222220202022222222222222222",
      INIT_61 => X"4444444444444444242424242424242424242424242424242424222424242424",
      INIT_62 => X"6666666666464646464644444444444444466666444446666666666666664444",
      INIT_63 => X"6646464444444444444444444646442424442444444464668686666666666666",
      INIT_64 => X"C8C8C8C8A6868666668688866666866866666666666666444444666464666666",
      INIT_65 => X"44444444222202222224242444444444444444444444242422224444646686A8",
      INIT_66 => X"2424242424242424444444444444444444442244242224442200222222244444",
      INIT_67 => X"2222242222222224242424242424222222222224242424242424242424242424",
      INIT_68 => X"2424242224242424242424222222222224242424242424242424222222220202",
      INIT_69 => X"4666664444664644464646444444444444444424242424242424242424242424",
      INIT_6A => X"8666666464666666666646444444464644444444242444444666466646466666",
      INIT_6B => X"4466666666666666666644444444444444444444444424242444444444666686",
      INIT_6C => X"4444446486A8C8C8A8A6A6868686868686646686666666666666666644444444",
      INIT_6D => X"2222242424242424242422222224242424242444442424244444242424242422",
      INIT_6E => X"2424242424242424242424242424242424242424242424242424242424242222",
      INIT_6F => X"2424242222022222222222222424242224242422222222222424242424242424",
      INIT_70 => X"2424242424242424242424242424242424242222222224242424242424242424",
      INIT_71 => X"4646464646664666664444664644464646444444444444444424242424242424",
      INIT_72 => X"4444446666868686666464666666666646444444444646444444242444444646",
      INIT_73 => X"6666444444444444666666666666666644444444444444444444444424242444",
      INIT_74 => X"22222224222244446486A6A8C8C8A8A686868686868886646686666666666666",
      INIT_75 => X"2424242422222222242424242424242422222224242424242444442424244424",
      INIT_76 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_77 => X"2424242424242424242222022222222222222424242224242422222222222424",
      INIT_78 => X"2424242424242424242424242424242424242424242424242222222224242424",
      INIT_79 => X"2424444444444646464644444666664444664644464646444444444444444424",
      INIT_7A => X"4444242424444444446666868886666464646666666646444444444444444444",
      INIT_7B => X"6666666666666666444444444444466666666666666644444444444444444444",
      INIT_7C => X"44242424242222222222222244446486A8C8C8C8A8A686868686868866646666",
      INIT_7D => X"2424242424242424242422222222242424242424242422222224242424242444",
      INIT_7E => X"2222222224242424242424242424242424242424242424242424242424242424",
      INIT_7F => X"0000000000000000000000000000000000002222222222222424242224242422",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(5) => ena_array(6),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[10].ram.r_n_8\,
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[10].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[10].ram.r_n_8\
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[3].ram.r_n_8\,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[4].ram.r_n_8\,
      ena_array(0) => ena_array(1)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      ena_array(0) => ena_array(2)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[7].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[7].ram.r_n_8\,
      ena_array(0) => ena_array(4)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[8].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[8].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[8].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[8].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[8].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[8].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[8].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[8].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[8].ram.r_n_8\
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[10]\(7) => \ramloop[9].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[9].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[9].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[9].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[9].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[9].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[9].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[9].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[9].ram.r_n_8\,
      ena_array(0) => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "Estimated Power for IP     :     8.997248 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "win_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "win_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 32750;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 32750;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 32750;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 32750;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "win_rom,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.997248 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "win_rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "win_rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32750;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32750;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32750;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32750;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_6
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
