
DMA256b_Tests.elf:     file format elf32-littlenios2
DMA256b_Tests.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x00026bdc memsz 0x000272b0 flags rwx
    LOAD off    0x00028000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00028000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00023aa0  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001258  80223ce4  80223ce4  00024ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cbc  80224f40  80224f40  00025f40  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000006d4  80226bfc  80226bfc  00027bfc  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  802272d0  802272d0  00028000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00028000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00028000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000012d0  00000000  00000000  00028028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00034f76  00000000  00000000  000292f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000c3fc  00000000  00000000  0005e26e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000116c5  00000000  00000000  0006a66a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000051b4  00000000  00000000  0007bd30  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000072be  00000000  00000000  00080ee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001d785  00000000  00000000  000881a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  000a5928  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001bf0  00000000  00000000  000a5968  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  000adab5  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  000adab8  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  000adac4  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  000adac5  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  000adac6  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000adaca  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000adace  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  000adad2  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  000adadd  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  000adae8  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  000adaf3  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000053  00000000  00000000  000adb04  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00217fa9  00000000  00000000  000adb57  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
80223ce4 l    d  .rodata	00000000 .rodata
80224f40 l    d  .rwdata	00000000 .rwdata
80226bfc l    d  .bss	00000000 .bss
802272d0 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../DMA256b_Tests_bsp//obj/HAL/src/crt0.o
80200278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 comm_channel.c
80203450 l     F .text	00000048 uliCommReadReg
80203404 l     F .text	0000004c vCommWriteReg
00000000 l    df *ABS*	00000000 data_packet.c
80203d5c l     F .text	00000048 uliDpktReadReg
80203d10 l     F .text	0000004c vDpktWriteReg
00000000 l    df *ABS*	00000000 fee_buffers.c
80226c20 l     O .bss	00000004 viCh1HoldContext
80226c24 l     O .bss	00000004 viCh2HoldContext
80226c28 l     O .bss	00000004 viCh3HoldContext
80226c2c l     O .bss	00000004 viCh4HoldContext
80226c30 l     O .bss	00000004 viCh5HoldContext
80226c34 l     O .bss	00000004 viCh6HoldContext
80226c38 l     O .bss	00000004 viCh7HoldContext
80226c3c l     O .bss	00000004 viCh8HoldContext
8020775c l     F .text	0000004c vFeebWriteReg
802077a8 l     F .text	00000048 uliFeebReadReg
00000000 l    df *ABS*	00000000 rmap.c
80226c40 l     O .bss	00000004 viCh1HoldContext
80226c44 l     O .bss	00000004 viCh2HoldContext
80226c48 l     O .bss	00000004 viCh3HoldContext
80226c4c l     O .bss	00000004 viCh4HoldContext
80226c50 l     O .bss	00000004 viCh5HoldContext
80226c54 l     O .bss	00000004 viCh6HoldContext
80226c58 l     O .bss	00000004 viCh7HoldContext
80226c5c l     O .bss	00000004 viCh8HoldContext
8020a8ac l     F .text	0000004c vRmapWriteReg
8020a940 l     F .text	00000260 uliConvRmapCfgAddr
00000000 l    df *ABS*	00000000 spw_controller.c
8020b294 l     F .text	00000048 uliSpwcReadReg
8020b248 l     F .text	0000004c vSpwcWriteReg
00000000 l    df *ABS*	00000000 ctrl_io_lvds.c
80226bad l     O .rwdata	00000001 ucIoValue
8020b464 l     F .text	00000074 bCtrlIoLvdsDrive
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
8020bcfc l     F .text	00000134 msgdma_write_extended_descriptor
8020be30 l     F .text	0000015c msgdma_construct_extended_descriptor
8020bf8c l     F .text	00000288 msgdma_descriptor_async_transfer
8020c214 l     F .text	00000348 msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 sync.c
80226c64 l     O .bss	00000004 viHoldContext
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
80224f40 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
80224ada l     O .rodata	00000010 zeroes.4389
80224aea l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
80224afa l     O .rodata	00000010 zeroes.4404
802141f8 l     F .text	000000bc __sbprintf
80224b0a l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
80214408 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
80215f38 l     F .text	00000008 __fp_unlock
80215f4c l     F .text	0000019c __sinit.part.1
802160e8 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
80225384 l     O .rwdata	00000020 lc_ctype_charset
80225364 l     O .rwdata	00000020 lc_message_charset
802253a4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
80224b38 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
80224c6c l     O .rodata	00000010 blanks.4332
80224c5c l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
8021a7a8 l     F .text	000000fc __sprint_r.part.0
80224c8c l     O .rodata	00000010 blanks.4348
80224c7c l     O .rodata	00000010 zeroes.4349
8021bd34 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
8021e868 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
8021e994 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
8021e9c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
8021ec2c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
8021ed0c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
8021eee0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
80226be8 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
8021f300 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
8021f434 l     F .text	00000034 alt_dev_reg
80225990 l     O .rwdata	00001060 jtag_uart_0
802269f0 l     O .rwdata	000000c4 rs232_uart
80226ac0 l     O .rwdata	00000060 dma_DDR_M1
80226b20 l     O .rwdata	00000060 dma_DDR_M2
80226b80 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
8021f7ac l     F .text	0000020c altera_avalon_jtag_uart_irq
8021f9b8 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
8021fff0 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
802202a0 l     F .text	0000009c altera_avalon_uart_irq
8022033c l     F .text	000000e4 altera_avalon_uart_rxirq
80220420 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
802205bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
802207d4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
802209bc l     F .text	0000003c alt_get_errno
802209f8 l     F .text	00000094 alt_msgdma_write_standard_descriptor
80220a8c l     F .text	0000012c alt_msgdma_write_extended_descriptor
80220bb8 l     F .text	00000184 alt_msgdma_irq
80220d3c l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80220dc8 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
80220f1c l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
802211ec l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
80221834 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
802218d8 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
80222ab0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
80222f80 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
802230c0 l     F .text	0000003c alt_get_errno
802230fc l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
80226ca4 g     O .bss	00000004 alt_instruction_exception_handler
80207ad8 g     F .text	0000003c vRmapCh7IrqFlagClrWriteCmd
80206a48 g     F .text	0000008c bFeebGetCh2LeftFeeBusy
8022286c g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
80207dd0 g     F .text	0000004c uliRmapCh1WriteCmdAddress
8020cccc g     F .text	00000044 vSyncInitIrq
802189e0 g     F .text	00000074 _mprec_log10
8020ce9c g     F .text	00000038 bSyncSetMbt
8020b630 g     F .text	00000100 I2C_Read
80218acc g     F .text	0000008c __any_on
8021c2d0 g     F .text	00000054 _isatty_r
80224b44 g     O .rodata	00000028 __mprec_tinytens
80207d80 g     F .text	00000050 bRmapCh8IrqFlagWriteCmd
8021ee1c g     F .text	0000007c alt_main
80206d90 g     F .text	0000008c bFeebGetCh5LeftFeeBusy
80206000 g     F .text	00000070 bFeebGetRightBufferEmpty
8020fbdc g     F .text	000000c0 _puts_r
802271d0 g     O .bss	00000100 alt_irq
8021c324 g     F .text	00000060 _lseek_r
80206070 g     F .text	0000008c bFeebGetCh1LeftBufferEmpty
8021e51c g     F .text	00000088 .hidden __eqdf2
80221614 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
80207e68 g     F .text	0000004c uliRmapCh3WriteCmdAddress
802272d0 g       *ABS*	00000000 __alt_heap_start
80203148 g     F .text	000001b0 bCommSetGlobalIrqEn
80208294 g     F .text	00000080 bRmapGetIrqControl
80226c61 g     O .bss	00000001 SspdConfigControl
8020fba0 g     F .text	0000003c printf
8020d248 g     F .text	0000004c bSyncCtrReset
8021c53c g     F .text	0000009c _wcrtomb_r
80204b14 g     F .text	000000b0 vFeebCh8IrqFlagClrBufferEmpty
80204020 g     F .text	0000012c vFeebCh2HandleIrq
8021925c g     F .text	0000005c __sseek
80216288 g     F .text	00000010 __sinit
8020c614 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
8021c3e4 g     F .text	00000140 __swbuf_r
8020adac g     F .text	000000ec bSpwcGetLinkError
80207880 g     F .text	00000030 vRmapCh4HandleIrq
80216d50 g     F .text	0000007c _setlocale_r
80226bb0 g     O .rwdata	00000004 LedsPainelControl
80226cd0 g     O .bss	00000100 cDebugBuffer
802160f0 g     F .text	00000068 __sfmoreglue
80205364 g     F .text	000000d8 bFeebCh1SetBufferSize
8021eebc g     F .text	00000024 __malloc_unlock
80202598 g     F .text	00000078 uliXorshift32
8020df14 g     F .text	00000440 .hidden __divsf3
8020b06c g     F .text	000001dc bSpwcInitCh
80208d94 g     F .text	0000008c bRmapGetMemConfigStat
80226c6c g     O .bss	00000004 fp
802178d8 g     F .text	0000015c memmove
8020d68c g     F .text	0000006c bSyncCtrCh8OutEnable
80216270 g     F .text	00000018 _cleanup
80207580 g     F .text	000001dc bFeebInitCh
80217b5c g     F .text	000000a8 _Balloc
80208394 g     F .text	000000d4 bRmapSetCodecConfig
80221564 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
80226c00 g     O .bss	00000004 pxDmaM1Dev
8020b2dc g     F .text	00000034 bEnableIsoDrivers
8020e568 g     F .text	000000dc .hidden __gtdf2
8022357c g     F .text	00000024 altera_nios2_gen2_irq_init
8020cfe8 g     F .text	00000068 bSyncSetNCycles
80206ea8 g     F .text	0000008c bFeebGetCh6LeftFeeBusy
8020d5b4 g     F .text	0000006c bSyncCtrCh6OutEnable
8020b98c g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
802081f0 g     F .text	000000a4 bRmapSetIrqControl
802056c4 g     F .text	000000d8 bFeebCh5SetBufferSize
80204278 g     F .text	0000012c vFeebCh4HandleIrq
8021c274 g     F .text	0000005c _fstat_r
80226c88 g     O .bss	00000004 errno
8020d948 g     F .text	00000034 uliSyncGetCtr
802191d8 g     F .text	00000008 __seofread
80207910 g     F .text	00000030 vRmapCh7HandleIrq
80205088 g     F .text	000000f4 vFeebCh6IrqFlagBufferEmpty
80203734 g     F .text	00000150 bDpktGetPacketConfig
80207fe4 g     F .text	0000004c uliRmapCh8WriteCmdAddress
8021956c g     F .text	0000123c ___svfiprintf_internal_r
80206214 g     F .text	0000008c bFeebGetCh2RightBufferEmpty
80226c94 g     O .bss	00000004 alt_argv
80204cb8 g     F .text	000000f4 vFeebCh2IrqFlagBufferEmpty
8022ebac g       *ABS*	00000000 _gp
8021f2d0 g     F .text	00000030 usleep
8020632c g     F .text	0000008c bFeebGetCh3RightBufferEmpty
80205270 g     F .text	000000f4 vFeebCh8IrqFlagBufferEmpty
8020bc14 g     F .text	00000078 bSetBoardLeds
802220f8 g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8022580c g     O .rwdata	00000180 alt_fd_list
80207b50 g     F .text	00000050 bRmapCh1IrqFlagWriteCmd
80207f00 g     F .text	0000004c uliRmapCh5WriteCmdAddress
80206fc0 g     F .text	0000008c bFeebGetCh7LeftFeeBusy
80222c50 g     F .text	00000090 alt_find_dev
8020fa28 g     F .text	00000148 memcpy
80203b48 g     F .text	000001c8 bDpktInitCh
80204dac g     F .text	000000f4 vFeebCh3IrqFlagBufferEmpty
80215f40 g     F .text	0000000c _cleanup_r
8020f6d8 g     F .text	000000dc .hidden __floatsidf
8020ce1c g     F .text	00000044 ucSyncStatusErrorCode
80223044 g     F .text	0000007c alt_io_redirect
8021e5a4 g     F .text	000000f4 .hidden __ltdf2
80207d30 g     F .text	00000050 bRmapCh7IrqFlagWriteCmd
80205be4 g     F .text	000000d0 bFeebSetIrqControl
802026c4 g     F .text	000000bc bSdmaInitM2Dma
80223ce4 g       *ABS*	00000000 __DTOR_END__
80226c10 g     O .bss	00000004 EDpktMode
802225a8 g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
802228a8 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8020d2e0 g     F .text	0000004c bSyncCtrErrInj
80222818 g     F .text	00000054 alt_msgdma_register_callback
80206f34 g     F .text	0000008c bFeebGetCh6RightFeeBusy
8020fc9c g     F .text	00000014 puts
8022374c g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020cc78 g     F .text	00000030 vSyncHandleIrq
802046f4 g     F .text	000000b0 vFeebCh2IrqFlagClrBufferEmpty
8020678c g     F .text	0000008c bFeebGetCh7RightBufferEmpty
8020d548 g     F .text	0000006c bSyncCtrCh5OutEnable
80226c68 g     O .bss	00000001 vucN
802190bc g     F .text	00000074 __fpclassifyd
8020cd8c g     F .text	0000004c bSyncStatusExtnIrq
80204f94 g     F .text	000000f4 vFeebCh5IrqFlagBufferEmpty
8021893c g     F .text	000000a4 __ratio
8020ced4 g     F .text	00000038 bSyncSetBt
8021bd18 g     F .text	0000001c __vfiprintf_internal
802068a4 g     F .text	0000008c bFeebGetCh8RightBufferEmpty
80204644 g     F .text	000000b0 vFeebCh1IrqFlagClrBufferEmpty
8021fbb0 g     F .text	0000021c altera_avalon_jtag_uart_read
80221d64 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8020fb70 g     F .text	00000030 _printf_r
8021d2cc g     F .text	00000064 .hidden __udivsi3
8021ec68 g     F .text	000000a4 isatty
80226c60 g     O .bss	00000001 LedsBoardControl
80226c14 g     O .bss	00000004 EFeebIrqEmptyBufferFlags
80224b94 g     O .rodata	000000c8 __mprec_tens
80216dcc g     F .text	0000000c __locale_charset
8020d470 g     F .text	0000006c bSyncCtrCh3OutEnable
80204bc4 g     F .text	000000f4 vFeebCh1IrqFlagBufferEmpty
8020dea0 g     F .text	00000074 .hidden __fixunsdfsi
8020b730 g     F .text	00000158 I2C_MultipleRead
80226c84 g     O .bss	00000004 __malloc_top_pad
80226bbc g     O .rwdata	00000004 __mb_cur_max
80216dfc g     F .text	0000000c _localeconv_r
80217f68 g     F .text	0000003c __i2b
8021670c g     F .text	000004bc __sfvwrite_r
80207a24 g     F .text	0000003c vRmapCh4IrqFlagClrWriteCmd
80203a8c g     F .text	000000bc bDpktGetPixelDelay
80219130 g     F .text	00000054 _sbrk_r
8021c384 g     F .text	00000060 _read_r
80222a88 g     F .text	00000028 alt_dcache_flush
8020215c g     F .text	0000043c bDdr2MemoryRandomReadTest
80226bdc g     O .rwdata	00000004 alt_max_fd
8021bf68 g     F .text	000000f0 _fclose_r
80215f08 g     F .text	00000030 fflush
80226c80 g     O .bss	00000004 __malloc_max_sbrked_mem
8020579c g     F .text	000000d8 bFeebCh6SetBufferSize
8020517c g     F .text	000000f4 vFeebCh7IrqFlagBufferEmpty
8021eaac g     F .text	00000180 alt_irq_register
8020f7b4 g     F .text	00000110 .hidden __extendsfdf2
8020b4d8 g     F .text	00000080 I2C_TestAdress
8021d388 g     F .text	000008ac .hidden __adddf3
802079e8 g     F .text	0000003c vRmapCh3IrqFlagClrWriteCmd
80203e48 g     F .text	00000084 usiLineTrDelayCalcPeriodNs
802186e4 g     F .text	0000010c __b2d
80221ac4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8021cc9c g     F .text	00000538 .hidden __umoddi3
8021ed48 g     F .text	000000d4 lseek
802084ec g     F .text	00000158 bRmapGetCodecStatus
8020ae98 g     F .text	000000c8 bSpwcGetLinkStatus
80207374 g     F .text	00000080 bFeebGetWindowing
80226bb4 g     O .rwdata	00000004 _global_impure_ptr
8020cc34 g     F .text	00000044 bSSDisplayUpdate
80218b58 g     F .text	00000564 _realloc_r
802272d0 g       *ABS*	00000000 __bss_end
80222e90 g     F .text	000000f0 alt_iic_isr_register
8021f1c8 g     F .text	00000108 alt_tick
80208030 g     F .text	000001c0 vRmapInitIrq
802226ac g     F .text	0000016c alt_msgdma_init
8021c724 g     F .text	00000578 .hidden __udivdi3
8021c1d0 g     F .text	00000024 _fputwc_r
80224b6c g     O .rodata	00000028 __mprec_bigtens
80217d4c g     F .text	00000104 __s2b
8020cf7c g     F .text	0000006c bSyncSetPolarity
8021e698 g     F .text	000000a8 .hidden __floatunsidf
80218424 g     F .text	00000060 __mcmp
802201f4 g     F .text	000000ac altera_avalon_uart_init
80222920 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80202c60 g     F .text	000004e8 bSdmaDmaM2Transfer
802162a8 g     F .text	00000018 __fp_lock_all
80222e44 g     F .text	0000004c alt_ic_irq_enabled
8020b558 g     F .text	000000d8 I2C_Write
80207bf0 g     F .text	00000050 bRmapCh3IrqFlagWriteCmd
8021f12c g     F .text	0000009c alt_alarm_stop
80226c8c g     O .bss	00000004 alt_irq_active
802000fc g     F .exceptions	000000d4 alt_irq_handler
802257e4 g     O .rwdata	00000028 alt_dev_null
802216fc g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
8020cf44 g     F .text	00000038 bSyncSetOst
80208e20 g     F .text	000010c4 bRmapSetRmapMemHKArea
802071f0 g     F .text	000000e0 bFeebSetBufferSize
8020b888 g     F .text	0000008c i2c_start
8020d4dc g     F .text	0000006c bSyncCtrCh4OutEnable
802224fc g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
8021e974 g     F .text	00000020 alt_dcache_flush_all
80217e50 g     F .text	00000068 __hi0bits
80207f4c g     F .text	0000004c uliRmapCh6WriteCmdAddress
8020f658 g     F .text	00000080 .hidden __fixdfsi
802062a0 g     F .text	0000008c bFeebGetCh3LeftBufferEmpty
8020594c g     F .text	000000d8 bFeebCh8SetBufferSize
80207478 g     F .text	00000084 bFeebStopCh
8020da54 g     F .text	0000007c uliPerCalcPeriodMs
8020d1fc g     F .text	0000004c bSyncCtrStart
802074fc g     F .text	00000084 bFeebClrCh
80207ce0 g     F .text	00000050 bRmapCh6IrqFlagWriteCmd
80207eb4 g     F .text	0000004c uliRmapCh4WriteCmdAddress
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
80226bd4 g     O .rwdata	00000008 alt_dev_list
8021f33c g     F .text	000000f8 write
802238b0 g     F .text	000000a0 _putc_r
802070d8 g     F .text	0000008c bFeebGetCh8LeftFeeBusy
8021e9fc g     F .text	000000b0 fstat
8021e5a4 g     F .text	000000f4 .hidden __ledf2
802078b0 g     F .text	00000030 vRmapCh5HandleIrq
8021819c g     F .text	00000140 __pow5mult
80207e1c g     F .text	0000004c uliRmapCh2WriteCmdAddress
8021a8bc g     F .text	0000145c ___vfiprintf_internal_r
80226c78 g     O .bss	00000004 __nlocale_changed
8021d330 g     F .text	00000058 .hidden __umodsi3
8020d32c g     F .text	0000006c bSyncCtrSyncOutEnable
8020cd44 g     F .text	00000048 bSyncIrqFlagSync
80221b1c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
802272d0 g       *ABS*	00000000 end
802044d0 g     F .text	0000012c vFeebCh6HandleIrq
80220810 g     F .text	000001ac altera_avalon_uart_write
8021f6ec g     F .text	000000c0 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
802069bc g     F .text	0000008c bFeebGetCh1RightFeeBusy
80223ce4 g       *ABS*	00000000 __CTOR_LIST__
802d4800 g       *ABS*	00000000 __alt_stack_pointer
80201d44 g     F .text	00000418 bDdr2MemoryRandomWriteTest
80220068 g     F .text	0000007c alt_avalon_timer_sc_init
802072d0 g     F .text	000000a4 bFeebSetWindowing
80220144 g     F .text	00000060 altera_avalon_uart_write_fd
8020f8c4 g     F .text	00000064 .hidden __clzsi2
802201a4 g     F .text	00000050 altera_avalon_uart_close_fd
8021fdcc g     F .text	00000224 altera_avalon_jtag_uart_write
80216298 g     F .text	00000004 __sfp_lock_acquire
802177f4 g     F .text	000000e4 memchr
80211fe4 g     F .text	000021f8 ___vfprintf_internal_r
8020fcb0 g     F .text	00000058 _sprintf_r
80208ac8 g     F .text	000002cc bRmapGetMemConfigArea
802163fc g     F .text	00000310 _free_r
80223314 g     F .text	0000022c alt_printf
80216dd8 g     F .text	00000010 __locale_mb_cur_max
80208314 g     F .text	00000080 bRmapGetIrqFlags
80223b30 g     F .text	00000180 __call_exitprocs
80206bec g     F .text	0000008c bFeebGetCh3RightFeeBusy
80226c74 g     O .bss	00000004 __mlocale_changed
8020d294 g     F .text	0000004c bSyncCtrOneShot
80226bc0 g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	00000038 _start
8020d97c g     F .text	00000034 uliSyncReadStatus
80226c9c g     O .bss	00000004 _alt_tick_rate
8020cd10 g     F .text	00000034 vSyncIrqFlagClrSync
80206818 g     F .text	0000008c bFeebGetCh8LeftBufferEmpty
802182dc g     F .text	00000148 __lshift
802215bc g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
80226ca0 g     O .bss	00000004 _alt_nticks
8021ef1c g     F .text	000000fc read
8021f4a0 g     F .text	000000e8 alt_sys_init
8020e354 g     F .text	00000124 .hidden __floatsisf
802079ac g     F .text	0000003c vRmapCh2IrqFlagClrWriteCmd
8021939c g     F .text	000001d0 __ssprint_r
80205e44 g     F .text	0000014c bFeebGetBuffersStatus
80200720 g     F .text	00000b74 bDdr2EepromDump
80223a18 g     F .text	00000118 __register_exitproc
8020d9b0 g     F .text	00000054 bSyncWriteReg
80207c90 g     F .text	00000050 bRmapCh5IrqFlagWriteCmd
80206b60 g     F .text	0000008c bFeebGetCh3LeftFeeBusy
80206444 g     F .text	0000008c bFeebGetCh4RightBufferEmpty
80217fa4 g     F .text	000001f8 __multiply
8021fa58 g     F .text	00000068 altera_avalon_jtag_uart_close
80226ca8 g     O .bss	00000028 __malloc_current_mallinfo
802187f0 g     F .text	0000014c __d2b
80204854 g     F .text	000000b0 vFeebCh4IrqFlagClrBufferEmpty
80206c78 g     F .text	0000008c bFeebGetCh4LeftFeeBusy
80204620 g     F .text	00000024 vFeebCh8HandleIrq
80206700 g     F .text	0000008c bFeebGetCh7LeftBufferEmpty
8021f588 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
802236a8 g     F .text	000000a4 alt_get_fd
8020aba0 g     F .text	00000130 bSpwcSetLink
8021e740 g     F .text	00000128 alt_busy_sleep
8020d398 g     F .text	0000006c bSyncCtrCh1OutEnable
8021be50 g     F .text	00000054 _close_r
80221a6c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
80223834 g     F .text	0000007c memcmp
8021f648 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
802272d0 g       *ABS*	00000000 __alt_stack_base
80205874 g     F .text	000000d8 bFeebCh7SetBufferSize
8021f698 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
80204904 g     F .text	000000b0 vFeebCh5IrqFlagClrBufferEmpty
8020f928 g     F .text	000000cc _fwrite_r
80221b74 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
802142b4 g     F .text	00000154 __swsetup_r
8021dc34 g     F .text	000008e8 .hidden __divdf3
80216158 g     F .text	00000118 __sfp
8020afe8 g     F .text	00000084 bSpwcClearTimecode
80218a54 g     F .text	00000078 __copybits
802253dc g     O .rwdata	00000408 __malloc_av_
802162a4 g     F .text	00000004 __sinit_lock_release
80226bfc g     O .bss	00000004 uliInitialState
8020b914 g     F .text	00000078 i2c_stop
8020e644 g     F .text	00000718 .hidden __muldf3
80219184 g     F .text	00000054 __sread
802235a0 g     F .text	00000108 alt_find_file
80222aec g     F .text	000000a4 alt_dev_llist_insert
8021ee98 g     F .text	00000024 __malloc_lock
8021f07c g     F .text	000000b0 sbrk
8020fe0c g     F .text	000021d8 ___svfprintf_internal_r
80215eac g     F .text	0000005c _fflush_r
8021bea4 g     F .text	000000c4 _calloc_r
8020ce60 g     F .text	0000003c ucSyncStatusCycleNumber
80208468 g     F .text	00000084 bRmapGetCodecConfig
802043a4 g     F .text	0000012c vFeebCh5HandleIrq
80226bfc g       *ABS*	00000000 __bss_start
802055ec g     F .text	000000d8 bFeebCh4SetBufferSize
80217a34 g     F .text	00000128 memset
80222654 g     F .text	00000058 alt_msgdma_open
8020dad0 g     F .text	000003d0 main
80207b14 g     F .text	0000003c vRmapCh8IrqFlagClrWriteCmd
80207c40 g     F .text	00000050 bRmapCh4IrqFlagWriteCmd
80226c98 g     O .bss	00000004 alt_envp
80226c7c g     O .bss	00000004 __malloc_max_total_mem
80221e54 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
8021f5e8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
8020babc g     F .text	00000158 i2c_read
8021c524 g     F .text	00000018 __swbuf
8020b310 g     F .text	00000034 bDisableIsoDrivers
802060fc g     F .text	0000008c bFeebGetCh1RightBufferEmpty
802192b8 g     F .text	00000008 __sclose
802d4800 g       *ABS*	00000000 __alt_heap_limit
8021c058 g     F .text	00000014 fclose
802063b8 g     F .text	0000008c bFeebGetCh4LeftBufferEmpty
80203884 g     F .text	000000bc bDpktGetPacketHeader
802077f0 g     F .text	00000030 vRmapCh1HandleIrq
80214608 g     F .text	00001688 _dtoa_r
8022223c g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
80216fe8 g     F .text	0000080c _malloc_r
8021c698 g     F .text	00000030 __ascii_wctomb
80226be0 g     O .rwdata	00000004 alt_errno
80221cac g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
8020c68c g     F .text	000004e0 POWER_SPI_RW
8020acd0 g     F .text	000000dc bSpwcGetLink
80216bc8 g     F .text	000000c4 _fwalk
80206930 g     F .text	0000008c bFeebGetCh1LeftFeeBusy
80226c18 g     O .bss	00000004 ECommSpwCh
80223950 g     F .text	000000c8 putc
8021d1d4 g     F .text	00000084 .hidden __divsi3
802162d8 g     F .text	00000124 _malloc_trim_r
8020a6a8 g     F .text	00000204 bRmapInitCh
80223ce4 g       *ABS*	00000000 __CTOR_END__
8020cf0c g     F .text	00000038 bSyncSetPer
8020027c g     F .text	000004a4 bDdr2EepromTest
8020d7d0 g     F .text	0000006c bSyncIrqFlagClrError
802192c0 g     F .text	000000dc strcmp
80223ce4 g       *ABS*	00000000 __DTOR_LIST__
8021e51c g     F .text	00000088 .hidden __nedf2
8020d620 g     F .text	0000006c bSyncCtrCh7OutEnable
8021f468 g     F .text	00000038 alt_irq_init
8021f018 g     F .text	00000064 alt_release_fd
8020d83c g     F .text	0000006c bSyncIrqFlagClrBlank
802228e4 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8020cca8 g     F .text	00000024 vSyncClearCounter
8020fd08 g     F .text	0000006c sprintf
8022498e g     O .rodata	00000100 .hidden __clz_tab
8020134c g     F .text	00000538 bDdr2MemoryWriteTest
80226c70 g     O .bss	00000004 _PathLocale
8020d8f8 g     F .text	00000050 bSyncIrqFlagBlank
8020c55c g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
8020a8f8 g     F .text	00000048 uliRmapReadReg
8020da04 g     F .text	00000050 uliSyncReadReg
80206ad4 g     F .text	0000008c bFeebGetCh2RightFeeBusy
802237e8 g     F .text	00000014 atexit
8020414c g     F .text	0000012c vFeebCh3HandleIrq
8021bdf0 g     F .text	00000060 _write_r
802064d0 g     F .text	0000008c bFeebGetCh5LeftBufferEmpty
80216e08 g     F .text	00000018 setlocale
80221c14 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
80226bb8 g     O .rwdata	00000004 _impure_ptr
80226c90 g     O .bss	00000004 alt_argc
80215c90 g     F .text	0000021c __sflush_r
8020af60 g     F .text	00000088 bSpwcGetTimecode
80222bf0 g     F .text	00000060 _do_dtors
80216df4 g     F .text	00000008 __locale_cjk_lang
80226c08 g     O .bss	00000004 ESdmaBufferSide
8020b344 g     F .text	00000034 bEnableLvdsBoard
80207820 g     F .text	00000030 vRmapCh2HandleIrq
80206d04 g     F .text	0000008c bFeebGetCh4RightFeeBusy
8020b3ac g     F .text	000000b8 bSetPreEmphasys
80200020 g       .exceptions	00000000 alt_irq_entry
8020d18c g     F .text	00000070 bSyncCtrExtnIrq
802065e8 g     F .text	0000008c bFeebGetCh6LeftBufferEmpty
80206188 g     F .text	0000008c bFeebGetCh2LeftBufferEmpty
80218680 g     F .text	00000064 __ulp
802162c0 g     F .text	00000018 __fp_unlock_all
8020d154 g     F .text	00000038 bSyncErrInj
80226bcc g     O .rwdata	00000008 alt_fs_list
80226dd0 g     O .bss	00000400 xSZData
80206674 g     F .text	0000008c bFeebGetCh6RightBufferEmpty
80202610 g     F .text	000000b4 bSdmaInitM1Dma
8020d764 g     F .text	0000006c bSyncIrqEnableBlank
80216e20 g     F .text	0000000c localeconv
80203ecc g     F .text	00000154 vFeebCh1HandleIrq
802045fc g     F .text	00000024 vFeebCh7HandleIrq
80226c1c g     O .bss	00000004 ECommBufferSide
80222ce0 g     F .text	00000050 alt_ic_isr_register
80207850 g     F .text	00000030 vRmapCh3HandleIrq
8020f9f4 g     F .text	00000034 fwrite
80226bfc g       *ABS*	00000000 _edata
802200e4 g     F .text	00000060 altera_avalon_uart_read_fd
80203da4 g     F .text	000000a4 usiAdcPxDelayCalcPeriodNs
8020655c g     F .text	0000008c bFeebGetCh5RightBufferEmpty
802272d0 g       *ABS*	00000000 _end
80201294 g     F .text	000000b8 bDdr2SwitchMemory
80205514 g     F .text	000000d8 bFeebCh3SetBufferSize
8021c06c g     F .text	00000164 __fputwc
8021fac0 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
80208644 g     F .text	00000158 bRmapGetCodecError
80222db8 g     F .text	0000008c alt_ic_irq_disable
80202780 g     F .text	000004e0 bSdmaDmaM1Transfer
80226bac g     O .rwdata	00000001 ucFeebIrqEmptyBufferFlagsQtd
802191e0 g     F .text	0000007c __swrite
80226bc4 g     O .rwdata	00000004 __malloc_trim_threshold
80216de8 g     F .text	0000000c __locale_msgcharset
8020c650 g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
802237fc g     F .text	00000038 exit
8020d8a8 g     F .text	00000050 bSyncIrqFlagError
80206e1c g     F .text	0000008c bFeebGetCh5RightFeeBusy
80216c8c g     F .text	000000c4 _fwalk_reent
80221fec g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
8020e478 g     F .text	000000f0 .hidden __floatunsisf
80218484 g     F .text	000001fc __mdiff
80205a24 g     F .text	000001c0 vFeebInitIrq
80203498 g     F .text	0000029c bDpktSetPacketConfig
8021d258 g     F .text	00000074 .hidden __modsi3
8020d0b8 g     F .text	00000034 uliSyncGetPer
802078e0 g     F .text	00000030 vRmapCh6HandleIrq
802d4800 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
8021629c g     F .text	00000004 __sfp_lock_release
80205cb4 g     F .text	000000a4 bFeebGetIrqControl
8020bc8c g     F .text	00000070 bSetPainelLeds
8022178c g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
80201884 g     F .text	000004c0 bDdr2MemoryReadTest
8020879c g     F .text	0000032c bRmapSetMemConfigArea
8020d6f8 g     F .text	0000006c bSyncIrqEnableError
8020d084 g     F .text	00000034 uliSyncGetBt
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
8022166c g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
80220568 g     F .text	00000054 altera_avalon_uart_close
80223cb0 g     F .text	00000034 _exit
80205f90 g     F .text	00000070 bFeebGetLeftBufferEmpty
8022295c g     F .text	0000012c alt_alarm_start
80226c0c g     O .bss	00000004 ESdmaChBufferId
80207a60 g     F .text	0000003c vRmapCh5IrqFlagClrWriteCmd
80216e2c g     F .text	000001bc __smakebuf_r
8020704c g     F .text	0000008c bFeebGetCh7RightFeeBusy
80226bf4 g     O .rwdata	00000008 alt_msgdma_list
8020fd74 g     F .text	00000098 strlen
80207a9c g     F .text	0000003c vRmapCh6IrqFlagClrWriteCmd
802231c0 g     F .text	00000154 open
80209ee4 g     F .text	000007c4 bRmapGetRmapMemHKArea
8020e568 g     F .text	000000dc .hidden __gedf2
80223540 g     F .text	0000003c alt_putchar
80204ea0 g     F .text	000000f4 vFeebCh4IrqFlagBufferEmpty
80226bc8 g     O .rwdata	00000004 __wctomb
8021a8a4 g     F .text	00000018 __sprint_r
80205d58 g     F .text	000000ec bFeebGetIrqFlags
80226c04 g     O .bss	00000004 pxDmaM2Dev
80226be4 g     O .rwdata	00000004 alt_priority_mask
8020b378 g     F .text	00000034 bDisableLvdsBoard
8020543c g     F .text	000000d8 bFeebCh2SetBufferSize
8020cb6c g     F .text	000000c8 bSSDisplayConfig
80222d30 g     F .text	00000088 alt_ic_irq_enable
802141dc g     F .text	0000001c __vfprintf_internal
8020d404 g     F .text	0000006c bSyncCtrCh2OutEnable
802205f8 g     F .text	000001dc altera_avalon_uart_read
8021c6c8 g     F .text	0000005c _wctomb_r
802047a4 g     F .text	000000b0 vFeebCh3IrqFlagClrBufferEmpty
8020ed5c g     F .text	000008fc .hidden __subdf3
8020d0ec g     F .text	00000034 uliSyncGetOst
80207940 g     F .text	00000030 vRmapCh8HandleIrq
802049b4 g     F .text	000000b0 vFeebCh6IrqFlagClrBufferEmpty
802032f8 g     F .text	0000010c bCommInitCh
80217eb8 g     F .text	000000b0 __lo0bits
80226bec g     O .rwdata	00000008 alt_alarm_list
80222b90 g     F .text	00000060 _do_ctors
80207970 g     F .text	0000003c vRmapCh1IrqFlagClrWriteCmd
80207164 g     F .text	0000008c bFeebGetCh8RightFeeBusy
8021c5d8 g     F .text	000000c0 wcrtomb
80203940 g     F .text	0000014c bDpktSetPixelDelay
8021e8a4 g     F .text	000000d0 close
8020d120 g     F .text	00000034 uliSyncGetGeneral
80207ba0 g     F .text	00000050 bRmapCh2IrqFlagWriteCmd
80207f98 g     F .text	0000004c uliRmapCh7WriteCmdAddress
802073f4 g     F .text	00000084 bFeebStartCh
8021c1f4 g     F .text	00000080 fputwc
802162a0 g     F .text	00000004 __sinit_lock_acquire
80217c2c g     F .text	00000120 __multadd
80204a64 g     F .text	000000b0 vFeebCh7IrqFlagClrBufferEmpty
8020cdd8 g     F .text	00000044 ucSyncStatusState
80217c04 g     F .text	00000028 _Bfree
8020d050 g     F .text	00000034 uliSyncGetMbt



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	109c7404 	addi	r2,r2,29136
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	109c7404 	addi	r2,r2,29136
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a03e17 	ldw	r2,-32520(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a03e17 	ldw	r2,-32520(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
80200244:	06e00b74 	movhi	sp,32813
    ori sp, sp, %lo(__alt_stack_pointer)
80200248:	ded20014 	ori	sp,sp,18432
    movhi gp, %hi(_gp)
8020024c:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200250:	d6baeb14 	ori	gp,gp,60332
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
80200254:	00a008b4 	movhi	r2,32802
    ori r2, r2, %lo(__bss_start)
80200258:	109aff14 	ori	r2,r2,27644

    movhi r3, %hi(__bss_end)
8020025c:	00e008b4 	movhi	r3,32802
    ori r3, r3, %lo(__bss_end)
80200260:	18dcb414 	ori	r3,r3,29392

    beq r2, r3, 1f
80200264:	10c00326 	beq	r2,r3,80200274 <_start+0x30>

0:
    stw zero, (r2)
80200268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8020026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
80200270:	10fffd36 	bltu	r2,r3,80200268 <__reset+0xfa1e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
80200274:	021ee1c0 	call	8021ee1c <alt_main>

80200278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
80200278:	003fff06 	br	80200278 <__reset+0xfa1e0278>

8020027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8020027c:	defff604 	addi	sp,sp,-40
80200280:	dfc00915 	stw	ra,36(sp)
80200284:	df000815 	stw	fp,32(sp)
80200288:	df000804 	addi	fp,sp,32
8020028c:	2005883a 	mov	r2,r4
80200290:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
80200294:	00e008b4 	movhi	r3,32802
80200298:	18db3404 	addi	r3,r3,27856
8020029c:	00a008b4 	movhi	r2,32802
802002a0:	108f3904 	addi	r2,r2,15588
802002a4:	1009883a 	mov	r4,r2
802002a8:	00800884 	movi	r2,34
802002ac:	100d883a 	mov	r6,r2
802002b0:	200b883a 	mov	r5,r4
802002b4:	1809883a 	mov	r4,r3
802002b8:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
802002bc:	012008b4 	movhi	r4,32802
802002c0:	211b3404 	addi	r4,r4,27856
802002c4:	020fba00 	call	8020fba0 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802002c8:	00bfe804 	movi	r2,-96
802002cc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
802002d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802002d4:	e0bfff03 	ldbu	r2,-4(fp)
802002d8:	10000326 	beq	r2,zero,802002e8 <bDdr2EepromTest+0x6c>
802002dc:	10800060 	cmpeqi	r2,r2,1
802002e0:	10000a1e 	bne	r2,zero,8020030c <bDdr2EepromTest+0x90>
802002e4:	00001206 	br	80200330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802002e8:	00a04034 	movhi	r2,33024
802002ec:	10827c04 	addi	r2,r2,2544
802002f0:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802002f4:	00a04034 	movhi	r2,33024
802002f8:	10828004 	addi	r2,r2,2560
802002fc:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200300:	00800044 	movi	r2,1
80200304:	e0bff915 	stw	r2,-28(fp)
		break;
80200308:	00001906 	br	80200370 <bDdr2EepromTest+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8020030c:	00a04034 	movhi	r2,33024
80200310:	10825804 	addi	r2,r2,2400
80200314:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200318:	00a04034 	movhi	r2,33024
8020031c:	10825c04 	addi	r2,r2,2416
80200320:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200324:	00800044 	movi	r2,1
80200328:	e0bff915 	stw	r2,-28(fp)
		break;
8020032c:	00001006 	br	80200370 <bDdr2EepromTest+0xf4>
	default:
		bSuccess = FALSE;
80200330:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80200334:	00e008b4 	movhi	r3,32802
80200338:	18db3404 	addi	r3,r3,27856
8020033c:	00a008b4 	movhi	r2,32802
80200340:	108f4204 	addi	r2,r2,15624
80200344:	1009883a 	mov	r4,r2
80200348:	00800bc4 	movi	r2,47
8020034c:	100d883a 	mov	r6,r2
80200350:	200b883a 	mov	r5,r4
80200354:	1809883a 	mov	r4,r3
80200358:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020035c:	012008b4 	movhi	r4,32802
80200360:	211b3404 	addi	r4,r4,27856
80200364:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
80200368:	e0bff917 	ldw	r2,-28(fp)
8020036c:	0000e706 	br	8020070c <bDdr2EepromTest+0x490>
	}

	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
80200370:	00e008b4 	movhi	r3,32802
80200374:	18db3404 	addi	r3,r3,27856
80200378:	00a008b4 	movhi	r2,32802
8020037c:	108f4e04 	addi	r2,r2,15672
80200380:	1009883a 	mov	r4,r2
80200384:	008005c4 	movi	r2,23
80200388:	100d883a 	mov	r6,r2
8020038c:	200b883a 	mov	r5,r4
80200390:	1809883a 	mov	r4,r3
80200394:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80200398:	012008b4 	movhi	r4,32802
8020039c:	211b3404 	addi	r4,r4,27856
802003a0:	020fba00 	call	8020fba0 <printf>
#endif
	usleep(20 * 1000);
802003a4:	01138804 	movi	r4,20000
802003a8:	021f2d00 	call	8021f2d0 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003ac:	e03ffc15 	stw	zero,-16(fp)
802003b0:	00002f06 	br	80200470 <bDdr2EepromTest+0x1f4>
		ucControlAddr = iI;
802003b4:	e0bffc17 	ldw	r2,-16(fp)
802003b8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003bc:	e0bffd03 	ldbu	r2,-12(fp)
802003c0:	10c03fcc 	andi	r3,r2,255
802003c4:	18c0201c 	xori	r3,r3,128
802003c8:	18ffe004 	addi	r3,r3,-128
802003cc:	e13ffd43 	ldbu	r4,-11(fp)
802003d0:	e0bffe04 	addi	r2,fp,-8
802003d4:	d8800015 	stw	r2,0(sp)
802003d8:	200f883a 	mov	r7,r4
802003dc:	180d883a 	mov	r6,r3
802003e0:	e17ffb17 	ldw	r5,-20(fp)
802003e4:	e13ffa17 	ldw	r4,-24(fp)
802003e8:	020b6300 	call	8020b630 <I2C_Read>
802003ec:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
802003f0:	e0bff917 	ldw	r2,-28(fp)
802003f4:	10000e26 	beq	r2,zero,80200430 <bDdr2EepromTest+0x1b4>
#if DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
802003f8:	e0bffd43 	ldbu	r2,-11(fp)
802003fc:	e0fffe03 	ldbu	r3,-8(fp)
80200400:	18c03fcc 	andi	r3,r3,255
80200404:	180f883a 	mov	r7,r3
80200408:	100d883a 	mov	r6,r2
8020040c:	016008b4 	movhi	r5,32802
80200410:	294f5404 	addi	r5,r5,15696
80200414:	012008b4 	movhi	r4,32802
80200418:	211b3404 	addi	r4,r4,27856
8020041c:	020fd080 	call	8020fd08 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
80200420:	012008b4 	movhi	r4,32802
80200424:	211b3404 	addi	r4,r4,27856
80200428:	020fba00 	call	8020fba0 <printf>
8020042c:	00000d06 	br	80200464 <bDdr2EepromTest+0x1e8>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
80200430:	00e008b4 	movhi	r3,32802
80200434:	18db3404 	addi	r3,r3,27856
80200438:	00a008b4 	movhi	r2,32802
8020043c:	108f5904 	addi	r2,r2,15716
80200440:	1009883a 	mov	r4,r2
80200444:	008005c4 	movi	r2,23
80200448:	100d883a 	mov	r6,r2
8020044c:	200b883a 	mov	r5,r4
80200450:	1809883a 	mov	r4,r3
80200454:	020fa280 	call	8020fa28 <memcpy>
			debug(fp, cDebugBuffer);
80200458:	012008b4 	movhi	r4,32802
8020045c:	211b3404 	addi	r4,r4,27856
80200460:	020fba00 	call	8020fba0 <printf>
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200464:	e0bffc17 	ldw	r2,-16(fp)
80200468:	10800044 	addi	r2,r2,1
8020046c:	e0bffc15 	stw	r2,-16(fp)
80200470:	e0bffc17 	ldw	r2,-16(fp)
80200474:	10804008 	cmpgei	r2,r2,256
80200478:	1000021e 	bne	r2,zero,80200484 <bDdr2EepromTest+0x208>
8020047c:	e0bff917 	ldw	r2,-28(fp)
80200480:	103fcc1e 	bne	r2,zero,802003b4 <__reset+0xfa1e03b4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
80200484:	e0bff917 	ldw	r2,-28(fp)
80200488:	10000e26 	beq	r2,zero,802004c4 <bDdr2EepromTest+0x248>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
8020048c:	00e008b4 	movhi	r3,32802
80200490:	18db3404 	addi	r3,r3,27856
80200494:	00a008b4 	movhi	r2,32802
80200498:	108f5f04 	addi	r2,r2,15740
8020049c:	1009883a 	mov	r4,r2
802004a0:	00800884 	movi	r2,34
802004a4:	100d883a 	mov	r6,r2
802004a8:	200b883a 	mov	r5,r4
802004ac:	1809883a 	mov	r4,r3
802004b0:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
802004b4:	012008b4 	movhi	r4,32802
802004b8:	211b3404 	addi	r4,r4,27856
802004bc:	020fba00 	call	8020fba0 <printf>
802004c0:	00000d06 	br	802004f8 <bDdr2EepromTest+0x27c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
802004c4:	00e008b4 	movhi	r3,32802
802004c8:	18db3404 	addi	r3,r3,27856
802004cc:	00a008b4 	movhi	r2,32802
802004d0:	108f6804 	addi	r2,r2,15776
802004d4:	1009883a 	mov	r4,r2
802004d8:	008007c4 	movi	r2,31
802004dc:	100d883a 	mov	r6,r2
802004e0:	200b883a 	mov	r5,r4
802004e4:	1809883a 	mov	r4,r3
802004e8:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
802004ec:	012008b4 	movhi	r4,32802
802004f0:	211b3404 	addi	r4,r4,27856
802004f4:	020fba00 	call	8020fba0 <printf>
#endif
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
802004f8:	00e008b4 	movhi	r3,32802
802004fc:	18db3404 	addi	r3,r3,27856
80200500:	00a008b4 	movhi	r2,32802
80200504:	108f7004 	addi	r2,r2,15808
80200508:	1009883a 	mov	r4,r2
8020050c:	00800604 	movi	r2,24
80200510:	100d883a 	mov	r6,r2
80200514:	200b883a 	mov	r5,r4
80200518:	1809883a 	mov	r4,r3
8020051c:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80200520:	012008b4 	movhi	r4,32802
80200524:	211b3404 	addi	r4,r4,27856
80200528:	020fba00 	call	8020fba0 <printf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
8020052c:	00800484 	movi	r2,18
80200530:	e0bffd85 	stb	r2,-10(fp)
80200534:	00bfe004 	movi	r2,-128
80200538:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
8020053c:	01138804 	movi	r4,20000
80200540:	021f2d00 	call	8021f2d0 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200544:	e0bffd03 	ldbu	r2,-12(fp)
80200548:	10c03fcc 	andi	r3,r2,255
8020054c:	18c0201c 	xori	r3,r3,128
80200550:	18ffe004 	addi	r3,r3,-128
80200554:	e13ffdc3 	ldbu	r4,-9(fp)
80200558:	e0bffd83 	ldbu	r2,-10(fp)
8020055c:	d8800015 	stw	r2,0(sp)
80200560:	200f883a 	mov	r7,r4
80200564:	180d883a 	mov	r6,r3
80200568:	e17ffb17 	ldw	r5,-20(fp)
8020056c:	e13ffa17 	ldw	r4,-24(fp)
80200570:	020b5580 	call	8020b558 <I2C_Write>
80200574:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200578:	e0bff917 	ldw	r2,-28(fp)
8020057c:	10000e1e 	bne	r2,zero,802005b8 <bDdr2EepromTest+0x33c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
80200580:	00e008b4 	movhi	r3,32802
80200584:	18db3404 	addi	r3,r3,27856
80200588:	00a008b4 	movhi	r2,32802
8020058c:	108f7604 	addi	r2,r2,15832
80200590:	1009883a 	mov	r4,r2
80200594:	00800604 	movi	r2,24
80200598:	100d883a 	mov	r6,r2
8020059c:	200b883a 	mov	r5,r4
802005a0:	1809883a 	mov	r4,r3
802005a4:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
802005a8:	012008b4 	movhi	r4,32802
802005ac:	211b3404 	addi	r4,r4,27856
802005b0:	020fba00 	call	8020fba0 <printf>
802005b4:	00002f06 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802005b8:	e0bffd03 	ldbu	r2,-12(fp)
802005bc:	10c03fcc 	andi	r3,r2,255
802005c0:	18c0201c 	xori	r3,r3,128
802005c4:	18ffe004 	addi	r3,r3,-128
802005c8:	e13ffdc3 	ldbu	r4,-9(fp)
802005cc:	e0bffe44 	addi	r2,fp,-7
802005d0:	d8800015 	stw	r2,0(sp)
802005d4:	200f883a 	mov	r7,r4
802005d8:	180d883a 	mov	r6,r3
802005dc:	e17ffb17 	ldw	r5,-20(fp)
802005e0:	e13ffa17 	ldw	r4,-24(fp)
802005e4:	020b6300 	call	8020b630 <I2C_Read>
802005e8:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
802005ec:	e0bff917 	ldw	r2,-28(fp)
802005f0:	10000e1e 	bne	r2,zero,8020062c <bDdr2EepromTest+0x3b0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
802005f4:	00e008b4 	movhi	r3,32802
802005f8:	18db3404 	addi	r3,r3,27856
802005fc:	00a008b4 	movhi	r2,32802
80200600:	108f7c04 	addi	r2,r2,15856
80200604:	1009883a 	mov	r4,r2
80200608:	00800884 	movi	r2,34
8020060c:	100d883a 	mov	r6,r2
80200610:	200b883a 	mov	r5,r4
80200614:	1809883a 	mov	r4,r3
80200618:	020fa280 	call	8020fa28 <memcpy>
			debug(fp, cDebugBuffer);
8020061c:	012008b4 	movhi	r4,32802
80200620:	211b3404 	addi	r4,r4,27856
80200624:	020fba00 	call	8020fba0 <printf>
80200628:	00001206 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
		} else {
			if (ucReadData != ucWriteData) {
8020062c:	e0bffe43 	ldbu	r2,-7(fp)
80200630:	10c03fcc 	andi	r3,r2,255
80200634:	e0bffd83 	ldbu	r2,-10(fp)
80200638:	18800e26 	beq	r3,r2,80200674 <bDdr2EepromTest+0x3f8>
				bSuccess = FALSE;
8020063c:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200640:	e0bffe43 	ldbu	r2,-7(fp)
80200644:	10803fcc 	andi	r2,r2,255
80200648:	e0fffd83 	ldbu	r3,-10(fp)
8020064c:	180f883a 	mov	r7,r3
80200650:	100d883a 	mov	r6,r2
80200654:	016008b4 	movhi	r5,32802
80200658:	294f8504 	addi	r5,r5,15892
8020065c:	012008b4 	movhi	r4,32802
80200660:	211b3404 	addi	r4,r4,27856
80200664:	020fd080 	call	8020fd08 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
80200668:	012008b4 	movhi	r4,32802
8020066c:	211b3404 	addi	r4,r4,27856
80200670:	020fba00 	call	8020fba0 <printf>
#endif
			}
		}
	}
	if (bSuccess) {
80200674:	e0bff917 	ldw	r2,-28(fp)
80200678:	10000e26 	beq	r2,zero,802006b4 <bDdr2EepromTest+0x438>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
8020067c:	00e008b4 	movhi	r3,32802
80200680:	18db3404 	addi	r3,r3,27856
80200684:	00a008b4 	movhi	r2,32802
80200688:	108f9404 	addi	r2,r2,15952
8020068c:	1009883a 	mov	r4,r2
80200690:	008008c4 	movi	r2,35
80200694:	100d883a 	mov	r6,r2
80200698:	200b883a 	mov	r5,r4
8020069c:	1809883a 	mov	r4,r3
802006a0:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
802006a4:	012008b4 	movhi	r4,32802
802006a8:	211b3404 	addi	r4,r4,27856
802006ac:	020fba00 	call	8020fba0 <printf>
802006b0:	00000d06 	br	802006e8 <bDdr2EepromTest+0x46c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
802006b4:	00e008b4 	movhi	r3,32802
802006b8:	18db3404 	addi	r3,r3,27856
802006bc:	00a008b4 	movhi	r2,32802
802006c0:	108f9d04 	addi	r2,r2,15988
802006c4:	1009883a 	mov	r4,r2
802006c8:	00800804 	movi	r2,32
802006cc:	100d883a 	mov	r6,r2
802006d0:	200b883a 	mov	r5,r4
802006d4:	1809883a 	mov	r4,r3
802006d8:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
802006dc:	012008b4 	movhi	r4,32802
802006e0:	211b3404 	addi	r4,r4,27856
802006e4:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
802006e8:	00a008b4 	movhi	r2,32802
802006ec:	109b3404 	addi	r2,r2,27856
802006f0:	00c00284 	movi	r3,10
802006f4:	10c00005 	stb	r3,0(r2)
802006f8:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
802006fc:	012008b4 	movhi	r4,32802
80200700:	211b3404 	addi	r4,r4,27856
80200704:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
80200708:	e0bff917 	ldw	r2,-28(fp)
}
8020070c:	e037883a 	mov	sp,fp
80200710:	dfc00117 	ldw	ra,4(sp)
80200714:	df000017 	ldw	fp,0(sp)
80200718:	dec00204 	addi	sp,sp,8
8020071c:	f800283a 	ret

80200720 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
80200720:	deffb704 	addi	sp,sp,-292
80200724:	dfc04815 	stw	ra,288(sp)
80200728:	df004715 	stw	fp,284(sp)
8020072c:	df004704 	addi	fp,sp,284
80200730:	2005883a 	mov	r2,r4
80200734:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
80200738:	00e008b4 	movhi	r3,32802
8020073c:	18db3404 	addi	r3,r3,27856
80200740:	00a008b4 	movhi	r2,32802
80200744:	108fa504 	addi	r2,r2,16020
80200748:	1009883a 	mov	r4,r2
8020074c:	00800884 	movi	r2,34
80200750:	100d883a 	mov	r6,r2
80200754:	200b883a 	mov	r5,r4
80200758:	1809883a 	mov	r4,r3
8020075c:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80200760:	012008b4 	movhi	r4,32802
80200764:	211b3404 	addi	r4,r4,27856
80200768:	020fba00 	call	8020fba0 <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
8020076c:	00bfe804 	movi	r2,-96
80200770:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
80200774:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200778:	e0bfff03 	ldbu	r2,-4(fp)
8020077c:	10000326 	beq	r2,zero,8020078c <bDdr2EepromDump+0x6c>
80200780:	10800060 	cmpeqi	r2,r2,1
80200784:	10000a1e 	bne	r2,zero,802007b0 <bDdr2EepromDump+0x90>
80200788:	00001206 	br	802007d4 <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8020078c:	00a04034 	movhi	r2,33024
80200790:	10827c04 	addi	r2,r2,2544
80200794:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200798:	00a04034 	movhi	r2,33024
8020079c:	10828004 	addi	r2,r2,2560
802007a0:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007a4:	00800044 	movi	r2,1
802007a8:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007ac:	00001906 	br	80200814 <bDdr2EepromDump+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802007b0:	00a04034 	movhi	r2,33024
802007b4:	10825804 	addi	r2,r2,2400
802007b8:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
802007bc:	00a04034 	movhi	r2,33024
802007c0:	10825c04 	addi	r2,r2,2416
802007c4:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007c8:	00800044 	movi	r2,1
802007cc:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007d0:	00001006 	br	80200814 <bDdr2EepromDump+0xf4>
	default:
		bSuccess = FALSE;
802007d4:	e03fbe15 	stw	zero,-264(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
802007d8:	00e008b4 	movhi	r3,32802
802007dc:	18db3404 	addi	r3,r3,27856
802007e0:	00a008b4 	movhi	r2,32802
802007e4:	108fae04 	addi	r2,r2,16056
802007e8:	1009883a 	mov	r4,r2
802007ec:	00800bc4 	movi	r2,47
802007f0:	100d883a 	mov	r6,r2
802007f4:	200b883a 	mov	r5,r4
802007f8:	1809883a 	mov	r4,r3
802007fc:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
80200800:	012008b4 	movhi	r4,32802
80200804:	211b3404 	addi	r4,r4,27856
80200808:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
8020080c:	e0bfbe17 	ldw	r2,-264(fp)
80200810:	00029b06 	br	80201280 <bDdr2EepromDump+0xb60>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200814:	e0bfbd03 	ldbu	r2,-268(fp)
80200818:	10c03fcc 	andi	r3,r2,255
8020081c:	18c0201c 	xori	r3,r3,128
80200820:	18ffe004 	addi	r3,r3,-128
80200824:	e13fbf04 	addi	r4,fp,-260
80200828:	00804004 	movi	r2,256
8020082c:	d8800015 	stw	r2,0(sp)
80200830:	200f883a 	mov	r7,r4
80200834:	180d883a 	mov	r6,r3
80200838:	e17fbb17 	ldw	r5,-276(fp)
8020083c:	e13fba17 	ldw	r4,-280(fp)
80200840:	020b7300 	call	8020b730 <I2C_MultipleRead>
80200844:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200848:	e0bfbe17 	ldw	r2,-264(fp)
8020084c:	10027626 	beq	r2,zero,80201228 <bDdr2EepromDump+0xb08>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200850:	e03fbc15 	stw	zero,-272(fp)
80200854:	00026e06 	br	80201210 <bDdr2EepromDump+0xaf0>
			if (iI == 0) {
80200858:	e0bfbc17 	ldw	r2,-272(fp)
8020085c:	1000101e 	bne	r2,zero,802008a0 <bDdr2EepromDump+0x180>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
80200860:	e0ffbf04 	addi	r3,fp,-260
80200864:	e0bfbc17 	ldw	r2,-272(fp)
80200868:	1885883a 	add	r2,r3,r2
8020086c:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200870:	10803fcc 	andi	r2,r2,255
80200874:	100f883a 	mov	r7,r2
80200878:	e1bfbc17 	ldw	r6,-272(fp)
8020087c:	016008b4 	movhi	r5,32802
80200880:	294fba04 	addi	r5,r5,16104
80200884:	012008b4 	movhi	r4,32802
80200888:	211b3404 	addi	r4,r4,27856
8020088c:	020fd080 	call	8020fd08 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
80200890:	012008b4 	movhi	r4,32802
80200894:	211b3404 	addi	r4,r4,27856
80200898:	020fba00 	call	8020fba0 <printf>
8020089c:	00025906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 1) {
802008a0:	e0bfbc17 	ldw	r2,-272(fp)
802008a4:	10800058 	cmpnei	r2,r2,1
802008a8:	10000e1e 	bne	r2,zero,802008e4 <bDdr2EepromDump+0x1c4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802008ac:	00e008b4 	movhi	r3,32802
802008b0:	18db3404 	addi	r3,r3,27856
802008b4:	00a008b4 	movhi	r2,32802
802008b8:	108fc604 	addi	r2,r2,16152
802008bc:	1009883a 	mov	r4,r2
802008c0:	00800c04 	movi	r2,48
802008c4:	100d883a 	mov	r6,r2
802008c8:	200b883a 	mov	r5,r4
802008cc:	1809883a 	mov	r4,r3
802008d0:	020fa280 	call	8020fa28 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
802008d4:	012008b4 	movhi	r4,32802
802008d8:	211b3404 	addi	r4,r4,27856
802008dc:	020fba00 	call	8020fba0 <printf>
802008e0:	00024806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 2) {
802008e4:	e0bfbc17 	ldw	r2,-272(fp)
802008e8:	10800098 	cmpnei	r2,r2,2
802008ec:	10000e1e 	bne	r2,zero,80200928 <bDdr2EepromDump+0x208>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
802008f0:	00e008b4 	movhi	r3,32802
802008f4:	18db3404 	addi	r3,r3,27856
802008f8:	00a008b4 	movhi	r2,32802
802008fc:	108fd204 	addi	r2,r2,16200
80200900:	1009883a 	mov	r4,r2
80200904:	008007c4 	movi	r2,31
80200908:	100d883a 	mov	r6,r2
8020090c:	200b883a 	mov	r5,r4
80200910:	1809883a 	mov	r4,r3
80200914:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200918:	012008b4 	movhi	r4,32802
8020091c:	211b3404 	addi	r4,r4,27856
80200920:	020fba00 	call	8020fba0 <printf>
80200924:	00023706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 3) {
80200928:	e0bfbc17 	ldw	r2,-272(fp)
8020092c:	108000d8 	cmpnei	r2,r2,3
80200930:	10000e1e 	bne	r2,zero,8020096c <bDdr2EepromDump+0x24c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200934:	00e008b4 	movhi	r3,32802
80200938:	18db3404 	addi	r3,r3,27856
8020093c:	00a008b4 	movhi	r2,32802
80200940:	108fda04 	addi	r2,r2,16232
80200944:	1009883a 	mov	r4,r2
80200948:	008009c4 	movi	r2,39
8020094c:	100d883a 	mov	r6,r2
80200950:	200b883a 	mov	r5,r4
80200954:	1809883a 	mov	r4,r3
80200958:	020fa280 	call	8020fa28 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
8020095c:	012008b4 	movhi	r4,32802
80200960:	211b3404 	addi	r4,r4,27856
80200964:	020fba00 	call	8020fba0 <printf>
80200968:	00022606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 4) {
8020096c:	e0bfbc17 	ldw	r2,-272(fp)
80200970:	10800118 	cmpnei	r2,r2,4
80200974:	10000e1e 	bne	r2,zero,802009b0 <bDdr2EepromDump+0x290>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200978:	00e008b4 	movhi	r3,32802
8020097c:	18db3404 	addi	r3,r3,27856
80200980:	00a008b4 	movhi	r2,32802
80200984:	108fe404 	addi	r2,r2,16272
80200988:	1009883a 	mov	r4,r2
8020098c:	00800a84 	movi	r2,42
80200990:	100d883a 	mov	r6,r2
80200994:	200b883a 	mov	r5,r4
80200998:	1809883a 	mov	r4,r3
8020099c:	020fa280 	call	8020fa28 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
802009a0:	012008b4 	movhi	r4,32802
802009a4:	211b3404 	addi	r4,r4,27856
802009a8:	020fba00 	call	8020fba0 <printf>
802009ac:	00021506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 5) {
802009b0:	e0bfbc17 	ldw	r2,-272(fp)
802009b4:	10800158 	cmpnei	r2,r2,5
802009b8:	10000e1e 	bne	r2,zero,802009f4 <bDdr2EepromDump+0x2d4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802009bc:	00e008b4 	movhi	r3,32802
802009c0:	18db3404 	addi	r3,r3,27856
802009c4:	00a008b4 	movhi	r2,32802
802009c8:	108fef04 	addi	r2,r2,16316
802009cc:	1009883a 	mov	r4,r2
802009d0:	00800c04 	movi	r2,48
802009d4:	100d883a 	mov	r6,r2
802009d8:	200b883a 	mov	r5,r4
802009dc:	1809883a 	mov	r4,r3
802009e0:	020fa280 	call	8020fa28 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
802009e4:	012008b4 	movhi	r4,32802
802009e8:	211b3404 	addi	r4,r4,27856
802009ec:	020fba00 	call	8020fba0 <printf>
802009f0:	00020406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 6) {
802009f4:	e0bfbc17 	ldw	r2,-272(fp)
802009f8:	10800198 	cmpnei	r2,r2,6
802009fc:	10000e1e 	bne	r2,zero,80200a38 <bDdr2EepromDump+0x318>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
80200a00:	00e008b4 	movhi	r3,32802
80200a04:	18db3404 	addi	r3,r3,27856
80200a08:	00a008b4 	movhi	r2,32802
80200a0c:	108ffb04 	addi	r2,r2,16364
80200a10:	1009883a 	mov	r4,r2
80200a14:	00800544 	movi	r2,21
80200a18:	100d883a 	mov	r6,r2
80200a1c:	200b883a 	mov	r5,r4
80200a20:	1809883a 	mov	r4,r3
80200a24:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200a28:	012008b4 	movhi	r4,32802
80200a2c:	211b3404 	addi	r4,r4,27856
80200a30:	020fba00 	call	8020fba0 <printf>
80200a34:	0001f306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 7) {
80200a38:	e0bfbc17 	ldw	r2,-272(fp)
80200a3c:	108001d8 	cmpnei	r2,r2,7
80200a40:	10000e1e 	bne	r2,zero,80200a7c <bDdr2EepromDump+0x35c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
80200a44:	00e008b4 	movhi	r3,32802
80200a48:	18db3404 	addi	r3,r3,27856
80200a4c:	00a008b4 	movhi	r2,32802
80200a50:	10900104 	addi	r2,r2,16388
80200a54:	1009883a 	mov	r4,r2
80200a58:	00800804 	movi	r2,32
80200a5c:	100d883a 	mov	r6,r2
80200a60:	200b883a 	mov	r5,r4
80200a64:	1809883a 	mov	r4,r3
80200a68:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200a6c:	012008b4 	movhi	r4,32802
80200a70:	211b3404 	addi	r4,r4,27856
80200a74:	020fba00 	call	8020fba0 <printf>
80200a78:	0001e206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 16) {
80200a7c:	e0bfbc17 	ldw	r2,-272(fp)
80200a80:	10800418 	cmpnei	r2,r2,16
80200a84:	10000e1e 	bne	r2,zero,80200ac0 <bDdr2EepromDump+0x3a0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200a88:	00e008b4 	movhi	r3,32802
80200a8c:	18db3404 	addi	r3,r3,27856
80200a90:	00a008b4 	movhi	r2,32802
80200a94:	10900904 	addi	r2,r2,16420
80200a98:	1009883a 	mov	r4,r2
80200a9c:	00800d04 	movi	r2,52
80200aa0:	100d883a 	mov	r6,r2
80200aa4:	200b883a 	mov	r5,r4
80200aa8:	1809883a 	mov	r4,r3
80200aac:	020fa280 	call	8020fa28 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
80200ab0:	012008b4 	movhi	r4,32802
80200ab4:	211b3404 	addi	r4,r4,27856
80200ab8:	020fba00 	call	8020fba0 <printf>
80200abc:	0001d106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 13) {
80200ac0:	e0bfbc17 	ldw	r2,-272(fp)
80200ac4:	10800358 	cmpnei	r2,r2,13
80200ac8:	10000e1e 	bne	r2,zero,80200b04 <bDdr2EepromDump+0x3e4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
80200acc:	00e008b4 	movhi	r3,32802
80200ad0:	18db3404 	addi	r3,r3,27856
80200ad4:	00a008b4 	movhi	r2,32802
80200ad8:	10901604 	addi	r2,r2,16472
80200adc:	1009883a 	mov	r4,r2
80200ae0:	008005c4 	movi	r2,23
80200ae4:	100d883a 	mov	r6,r2
80200ae8:	200b883a 	mov	r5,r4
80200aec:	1809883a 	mov	r4,r3
80200af0:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200af4:	012008b4 	movhi	r4,32802
80200af8:	211b3404 	addi	r4,r4,27856
80200afc:	020fba00 	call	8020fba0 <printf>
80200b00:	0001c006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 14) {
80200b04:	e0bfbc17 	ldw	r2,-272(fp)
80200b08:	10800398 	cmpnei	r2,r2,14
80200b0c:	10000e1e 	bne	r2,zero,80200b48 <bDdr2EepromDump+0x428>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
80200b10:	00e008b4 	movhi	r3,32802
80200b14:	18db3404 	addi	r3,r3,27856
80200b18:	00a008b4 	movhi	r2,32802
80200b1c:	10901c04 	addi	r2,r2,16496
80200b20:	1009883a 	mov	r4,r2
80200b24:	008004c4 	movi	r2,19
80200b28:	100d883a 	mov	r6,r2
80200b2c:	200b883a 	mov	r5,r4
80200b30:	1809883a 	mov	r4,r3
80200b34:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200b38:	012008b4 	movhi	r4,32802
80200b3c:	211b3404 	addi	r4,r4,27856
80200b40:	020fba00 	call	8020fba0 <printf>
80200b44:	0001af06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 17) {
80200b48:	e0bfbc17 	ldw	r2,-272(fp)
80200b4c:	10800458 	cmpnei	r2,r2,17
80200b50:	10000e1e 	bne	r2,zero,80200b8c <bDdr2EepromDump+0x46c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
80200b54:	00e008b4 	movhi	r3,32802
80200b58:	18db3404 	addi	r3,r3,27856
80200b5c:	00a008b4 	movhi	r2,32802
80200b60:	10902104 	addi	r2,r2,16516
80200b64:	1009883a 	mov	r4,r2
80200b68:	00800684 	movi	r2,26
80200b6c:	100d883a 	mov	r6,r2
80200b70:	200b883a 	mov	r5,r4
80200b74:	1809883a 	mov	r4,r3
80200b78:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200b7c:	012008b4 	movhi	r4,32802
80200b80:	211b3404 	addi	r4,r4,27856
80200b84:	020fba00 	call	8020fba0 <printf>
80200b88:	00019e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 18) {
80200b8c:	e0bfbc17 	ldw	r2,-272(fp)
80200b90:	10800498 	cmpnei	r2,r2,18
80200b94:	10000e1e 	bne	r2,zero,80200bd0 <bDdr2EepromDump+0x4b0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200b98:	00e008b4 	movhi	r3,32802
80200b9c:	18db3404 	addi	r3,r3,27856
80200ba0:	00a008b4 	movhi	r2,32802
80200ba4:	10902804 	addi	r2,r2,16544
80200ba8:	1009883a 	mov	r4,r2
80200bac:	00800d44 	movi	r2,53
80200bb0:	100d883a 	mov	r6,r2
80200bb4:	200b883a 	mov	r5,r4
80200bb8:	1809883a 	mov	r4,r3
80200bbc:	020fa280 	call	8020fa28 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
80200bc0:	012008b4 	movhi	r4,32802
80200bc4:	211b3404 	addi	r4,r4,27856
80200bc8:	020fba00 	call	8020fba0 <printf>
80200bcc:	00018d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 20) {
80200bd0:	e0bfbc17 	ldw	r2,-272(fp)
80200bd4:	10800518 	cmpnei	r2,r2,20
80200bd8:	10000e1e 	bne	r2,zero,80200c14 <bDdr2EepromDump+0x4f4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200bdc:	00e008b4 	movhi	r3,32802
80200be0:	18db3404 	addi	r3,r3,27856
80200be4:	00a008b4 	movhi	r2,32802
80200be8:	10903604 	addi	r2,r2,16600
80200bec:	1009883a 	mov	r4,r2
80200bf0:	00801204 	movi	r2,72
80200bf4:	100d883a 	mov	r6,r2
80200bf8:	200b883a 	mov	r5,r4
80200bfc:	1809883a 	mov	r4,r3
80200c00:	020fa280 	call	8020fa28 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
80200c04:	012008b4 	movhi	r4,32802
80200c08:	211b3404 	addi	r4,r4,27856
80200c0c:	020fba00 	call	8020fba0 <printf>
80200c10:	00017c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 22) {
80200c14:	e0bfbc17 	ldw	r2,-272(fp)
80200c18:	10800598 	cmpnei	r2,r2,22
80200c1c:	10000e1e 	bne	r2,zero,80200c58 <bDdr2EepromDump+0x538>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
80200c20:	00e008b4 	movhi	r3,32802
80200c24:	18db3404 	addi	r3,r3,27856
80200c28:	00a008b4 	movhi	r2,32802
80200c2c:	10904804 	addi	r2,r2,16672
80200c30:	1009883a 	mov	r4,r2
80200c34:	00800784 	movi	r2,30
80200c38:	100d883a 	mov	r6,r2
80200c3c:	200b883a 	mov	r5,r4
80200c40:	1809883a 	mov	r4,r3
80200c44:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200c48:	012008b4 	movhi	r4,32802
80200c4c:	211b3404 	addi	r4,r4,27856
80200c50:	020fba00 	call	8020fba0 <printf>
80200c54:	00016b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 27) {
80200c58:	e0bfbc17 	ldw	r2,-272(fp)
80200c5c:	108006d8 	cmpnei	r2,r2,27
80200c60:	10000e1e 	bne	r2,zero,80200c9c <bDdr2EepromDump+0x57c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200c64:	00e008b4 	movhi	r3,32802
80200c68:	18db3404 	addi	r3,r3,27856
80200c6c:	00a008b4 	movhi	r2,32802
80200c70:	10905004 	addi	r2,r2,16704
80200c74:	1009883a 	mov	r4,r2
80200c78:	00800a04 	movi	r2,40
80200c7c:	100d883a 	mov	r6,r2
80200c80:	200b883a 	mov	r5,r4
80200c84:	1809883a 	mov	r4,r3
80200c88:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200c8c:	012008b4 	movhi	r4,32802
80200c90:	211b3404 	addi	r4,r4,27856
80200c94:	020fba00 	call	8020fba0 <printf>
80200c98:	00015a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 28) {
80200c9c:	e0bfbc17 	ldw	r2,-272(fp)
80200ca0:	10800718 	cmpnei	r2,r2,28
80200ca4:	10000e1e 	bne	r2,zero,80200ce0 <bDdr2EepromDump+0x5c0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ca8:	00e008b4 	movhi	r3,32802
80200cac:	18db3404 	addi	r3,r3,27856
80200cb0:	00a008b4 	movhi	r2,32802
80200cb4:	10905a04 	addi	r2,r2,16744
80200cb8:	1009883a 	mov	r4,r2
80200cbc:	00800cc4 	movi	r2,51
80200cc0:	100d883a 	mov	r6,r2
80200cc4:	200b883a 	mov	r5,r4
80200cc8:	1809883a 	mov	r4,r3
80200ccc:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200cd0:	012008b4 	movhi	r4,32802
80200cd4:	211b3404 	addi	r4,r4,27856
80200cd8:	020fba00 	call	8020fba0 <printf>
80200cdc:	00014906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 29) {
80200ce0:	e0bfbc17 	ldw	r2,-272(fp)
80200ce4:	10800758 	cmpnei	r2,r2,29
80200ce8:	10000e1e 	bne	r2,zero,80200d24 <bDdr2EepromDump+0x604>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200cec:	00e008b4 	movhi	r3,32802
80200cf0:	18db3404 	addi	r3,r3,27856
80200cf4:	00a008b4 	movhi	r2,32802
80200cf8:	10906704 	addi	r2,r2,16796
80200cfc:	1009883a 	mov	r4,r2
80200d00:	008009c4 	movi	r2,39
80200d04:	100d883a 	mov	r6,r2
80200d08:	200b883a 	mov	r5,r4
80200d0c:	1809883a 	mov	r4,r3
80200d10:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200d14:	012008b4 	movhi	r4,32802
80200d18:	211b3404 	addi	r4,r4,27856
80200d1c:	020fba00 	call	8020fba0 <printf>
80200d20:	00013806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 30) {
80200d24:	e0bfbc17 	ldw	r2,-272(fp)
80200d28:	10800798 	cmpnei	r2,r2,30
80200d2c:	10000e1e 	bne	r2,zero,80200d68 <bDdr2EepromDump+0x648>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d30:	00e008b4 	movhi	r3,32802
80200d34:	18db3404 	addi	r3,r3,27856
80200d38:	00a008b4 	movhi	r2,32802
80200d3c:	10907104 	addi	r2,r2,16836
80200d40:	1009883a 	mov	r4,r2
80200d44:	00800b04 	movi	r2,44
80200d48:	100d883a 	mov	r6,r2
80200d4c:	200b883a 	mov	r5,r4
80200d50:	1809883a 	mov	r4,r3
80200d54:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
80200d58:	012008b4 	movhi	r4,32802
80200d5c:	211b3404 	addi	r4,r4,27856
80200d60:	020fba00 	call	8020fba0 <printf>
80200d64:	00012706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 31) {
80200d68:	e0bfbc17 	ldw	r2,-272(fp)
80200d6c:	108007d8 	cmpnei	r2,r2,31
80200d70:	10000e1e 	bne	r2,zero,80200dac <bDdr2EepromDump+0x68c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d74:	00e008b4 	movhi	r3,32802
80200d78:	18db3404 	addi	r3,r3,27856
80200d7c:	00a008b4 	movhi	r2,32802
80200d80:	10907c04 	addi	r2,r2,16880
80200d84:	1009883a 	mov	r4,r2
80200d88:	008010c4 	movi	r2,67
80200d8c:	100d883a 	mov	r6,r2
80200d90:	200b883a 	mov	r5,r4
80200d94:	1809883a 	mov	r4,r3
80200d98:	020fa280 	call	8020fa28 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
80200d9c:	012008b4 	movhi	r4,32802
80200da0:	211b3404 	addi	r4,r4,27856
80200da4:	020fba00 	call	8020fba0 <printf>
80200da8:	00011606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 36) {
80200dac:	e0bfbc17 	ldw	r2,-272(fp)
80200db0:	10800918 	cmpnei	r2,r2,36
80200db4:	10000e1e 	bne	r2,zero,80200df0 <bDdr2EepromDump+0x6d0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200db8:	00e008b4 	movhi	r3,32802
80200dbc:	18db3404 	addi	r3,r3,27856
80200dc0:	00a008b4 	movhi	r2,32802
80200dc4:	10908d04 	addi	r2,r2,16948
80200dc8:	1009883a 	mov	r4,r2
80200dcc:	00800a84 	movi	r2,42
80200dd0:	100d883a 	mov	r6,r2
80200dd4:	200b883a 	mov	r5,r4
80200dd8:	1809883a 	mov	r4,r3
80200ddc:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200de0:	012008b4 	movhi	r4,32802
80200de4:	211b3404 	addi	r4,r4,27856
80200de8:	020fba00 	call	8020fba0 <printf>
80200dec:	00010506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 37) {
80200df0:	e0bfbc17 	ldw	r2,-272(fp)
80200df4:	10800958 	cmpnei	r2,r2,37
80200df8:	10000e1e 	bne	r2,zero,80200e34 <bDdr2EepromDump+0x714>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200dfc:	00e008b4 	movhi	r3,32802
80200e00:	18db3404 	addi	r3,r3,27856
80200e04:	00a008b4 	movhi	r2,32802
80200e08:	10909804 	addi	r2,r2,16992
80200e0c:	1009883a 	mov	r4,r2
80200e10:	00800cc4 	movi	r2,51
80200e14:	100d883a 	mov	r6,r2
80200e18:	200b883a 	mov	r5,r4
80200e1c:	1809883a 	mov	r4,r3
80200e20:	020fa280 	call	8020fa28 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e24:	012008b4 	movhi	r4,32802
80200e28:	211b3404 	addi	r4,r4,27856
80200e2c:	020fba00 	call	8020fba0 <printf>
80200e30:	0000f406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 38) {
80200e34:	e0bfbc17 	ldw	r2,-272(fp)
80200e38:	10800998 	cmpnei	r2,r2,38
80200e3c:	10000e1e 	bne	r2,zero,80200e78 <bDdr2EepromDump+0x758>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e40:	00e008b4 	movhi	r3,32802
80200e44:	18db3404 	addi	r3,r3,27856
80200e48:	00a008b4 	movhi	r2,32802
80200e4c:	1090a504 	addi	r2,r2,17044
80200e50:	1009883a 	mov	r4,r2
80200e54:	00800dc4 	movi	r2,55
80200e58:	100d883a 	mov	r6,r2
80200e5c:	200b883a 	mov	r5,r4
80200e60:	1809883a 	mov	r4,r3
80200e64:	020fa280 	call	8020fa28 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e68:	012008b4 	movhi	r4,32802
80200e6c:	211b3404 	addi	r4,r4,27856
80200e70:	020fba00 	call	8020fba0 <printf>
80200e74:	0000e306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 41) {
80200e78:	e0bfbc17 	ldw	r2,-272(fp)
80200e7c:	10800a58 	cmpnei	r2,r2,41
80200e80:	10000e1e 	bne	r2,zero,80200ebc <bDdr2EepromDump+0x79c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e84:	00e008b4 	movhi	r3,32802
80200e88:	18db3404 	addi	r3,r3,27856
80200e8c:	00a008b4 	movhi	r2,32802
80200e90:	1090b304 	addi	r2,r2,17100
80200e94:	1009883a 	mov	r4,r2
80200e98:	00800c84 	movi	r2,50
80200e9c:	100d883a 	mov	r6,r2
80200ea0:	200b883a 	mov	r5,r4
80200ea4:	1809883a 	mov	r4,r3
80200ea8:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
80200eac:	012008b4 	movhi	r4,32802
80200eb0:	211b3404 	addi	r4,r4,27856
80200eb4:	020fba00 	call	8020fba0 <printf>
80200eb8:	0000d206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 42) {
80200ebc:	e0bfbc17 	ldw	r2,-272(fp)
80200ec0:	10800a98 	cmpnei	r2,r2,42
80200ec4:	10000e1e 	bne	r2,zero,80200f00 <bDdr2EepromDump+0x7e0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ec8:	00e008b4 	movhi	r3,32802
80200ecc:	18db3404 	addi	r3,r3,27856
80200ed0:	00a008b4 	movhi	r2,32802
80200ed4:	1090c004 	addi	r2,r2,17152
80200ed8:	1009883a 	mov	r4,r2
80200edc:	00800cc4 	movi	r2,51
80200ee0:	100d883a 	mov	r6,r2
80200ee4:	200b883a 	mov	r5,r4
80200ee8:	1809883a 	mov	r4,r3
80200eec:	020fa280 	call	8020fa28 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
80200ef0:	012008b4 	movhi	r4,32802
80200ef4:	211b3404 	addi	r4,r4,27856
80200ef8:	020fba00 	call	8020fba0 <printf>
80200efc:	0000c106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 62) {
80200f00:	e0bfbc17 	ldw	r2,-272(fp)
80200f04:	10800f98 	cmpnei	r2,r2,62
80200f08:	10000e1e 	bne	r2,zero,80200f44 <bDdr2EepromDump+0x824>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
80200f0c:	00e008b4 	movhi	r3,32802
80200f10:	18db3404 	addi	r3,r3,27856
80200f14:	00a008b4 	movhi	r2,32802
80200f18:	1090cd04 	addi	r2,r2,17204
80200f1c:	1009883a 	mov	r4,r2
80200f20:	00800404 	movi	r2,16
80200f24:	100d883a 	mov	r6,r2
80200f28:	200b883a 	mov	r5,r4
80200f2c:	1809883a 	mov	r4,r3
80200f30:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200f34:	012008b4 	movhi	r4,32802
80200f38:	211b3404 	addi	r4,r4,27856
80200f3c:	020fba00 	call	8020fba0 <printf>
80200f40:	0000b006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 63) {
80200f44:	e0bfbc17 	ldw	r2,-272(fp)
80200f48:	10800fd8 	cmpnei	r2,r2,63
80200f4c:	10001d1e 	bne	r2,zero,80200fc4 <bDdr2EepromDump+0x8a4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
80200f50:	00a008b4 	movhi	r2,32802
80200f54:	109b3404 	addi	r2,r2,27856
80200f58:	00c00a04 	movi	r3,40
80200f5c:	10c00005 	stb	r3,0(r2)
80200f60:	00c010c4 	movi	r3,67
80200f64:	10c00045 	stb	r3,1(r2)
80200f68:	00c01a04 	movi	r3,104
80200f6c:	10c00085 	stb	r3,2(r2)
80200f70:	00c01944 	movi	r3,101
80200f74:	10c000c5 	stb	r3,3(r2)
80200f78:	00c018c4 	movi	r3,99
80200f7c:	10c00105 	stb	r3,4(r2)
80200f80:	00c01ac4 	movi	r3,107
80200f84:	10c00145 	stb	r3,5(r2)
80200f88:	00c01cc4 	movi	r3,115
80200f8c:	10c00185 	stb	r3,6(r2)
80200f90:	00c01d44 	movi	r3,117
80200f94:	10c001c5 	stb	r3,7(r2)
80200f98:	00c01b44 	movi	r3,109
80200f9c:	10c00205 	stb	r3,8(r2)
80200fa0:	00c00a44 	movi	r3,41
80200fa4:	10c00245 	stb	r3,9(r2)
80200fa8:	00c00284 	movi	r3,10
80200fac:	10c00285 	stb	r3,10(r2)
80200fb0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
80200fb4:	012008b4 	movhi	r4,32802
80200fb8:	211b3404 	addi	r4,r4,27856
80200fbc:	020fba00 	call	8020fba0 <printf>
80200fc0:	00009006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 64) {
80200fc4:	e0bfbc17 	ldw	r2,-272(fp)
80200fc8:	10801018 	cmpnei	r2,r2,64
80200fcc:	10000e1e 	bne	r2,zero,80201008 <bDdr2EepromDump+0x8e8>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
80200fd0:	00e008b4 	movhi	r3,32802
80200fd4:	18db3404 	addi	r3,r3,27856
80200fd8:	00a008b4 	movhi	r2,32802
80200fdc:	1090d104 	addi	r2,r2,17220
80200fe0:	1009883a 	mov	r4,r2
80200fe4:	00800804 	movi	r2,32
80200fe8:	100d883a 	mov	r6,r2
80200fec:	200b883a 	mov	r5,r4
80200ff0:	1809883a 	mov	r4,r3
80200ff4:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80200ff8:	012008b4 	movhi	r4,32802
80200ffc:	211b3404 	addi	r4,r4,27856
80201000:	020fba00 	call	8020fba0 <printf>
80201004:	00007f06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 72) {
80201008:	e0bfbc17 	ldw	r2,-272(fp)
8020100c:	10801218 	cmpnei	r2,r2,72
80201010:	10000e1e 	bne	r2,zero,8020104c <bDdr2EepromDump+0x92c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201014:	00e008b4 	movhi	r3,32802
80201018:	18db3404 	addi	r3,r3,27856
8020101c:	00a008b4 	movhi	r2,32802
80201020:	1090d904 	addi	r2,r2,17252
80201024:	1009883a 	mov	r4,r2
80201028:	00800dc4 	movi	r2,55
8020102c:	100d883a 	mov	r6,r2
80201030:	200b883a 	mov	r5,r4
80201034:	1809883a 	mov	r4,r3
80201038:	020fa280 	call	8020fa28 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8020103c:	012008b4 	movhi	r4,32802
80201040:	211b3404 	addi	r4,r4,27856
80201044:	020fba00 	call	8020fba0 <printf>
80201048:	00006e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 73) {
8020104c:	e0bfbc17 	ldw	r2,-272(fp)
80201050:	10801258 	cmpnei	r2,r2,73
80201054:	10000e1e 	bne	r2,zero,80201090 <bDdr2EepromDump+0x970>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
80201058:	00e008b4 	movhi	r3,32802
8020105c:	18db3404 	addi	r3,r3,27856
80201060:	00a008b4 	movhi	r2,32802
80201064:	1090e704 	addi	r2,r2,17308
80201068:	1009883a 	mov	r4,r2
8020106c:	00800784 	movi	r2,30
80201070:	100d883a 	mov	r6,r2
80201074:	200b883a 	mov	r5,r4
80201078:	1809883a 	mov	r4,r3
8020107c:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
80201080:	012008b4 	movhi	r4,32802
80201084:	211b3404 	addi	r4,r4,27856
80201088:	020fba00 	call	8020fba0 <printf>
8020108c:	00005d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 91) {
80201090:	e0bfbc17 	ldw	r2,-272(fp)
80201094:	108016d8 	cmpnei	r2,r2,91
80201098:	10000e1e 	bne	r2,zero,802010d4 <bDdr2EepromDump+0x9b4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
8020109c:	00e008b4 	movhi	r3,32802
802010a0:	18db3404 	addi	r3,r3,27856
802010a4:	00a008b4 	movhi	r2,32802
802010a8:	1090ef04 	addi	r2,r2,17340
802010ac:	1009883a 	mov	r4,r2
802010b0:	00800804 	movi	r2,32
802010b4:	100d883a 	mov	r6,r2
802010b8:	200b883a 	mov	r5,r4
802010bc:	1809883a 	mov	r4,r3
802010c0:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
802010c4:	012008b4 	movhi	r4,32802
802010c8:	211b3404 	addi	r4,r4,27856
802010cc:	020fba00 	call	8020fba0 <printf>
802010d0:	00004c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 93) {
802010d4:	e0bfbc17 	ldw	r2,-272(fp)
802010d8:	10801758 	cmpnei	r2,r2,93
802010dc:	10000e1e 	bne	r2,zero,80201118 <bDdr2EepromDump+0x9f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802010e0:	00e008b4 	movhi	r3,32802
802010e4:	18db3404 	addi	r3,r3,27856
802010e8:	00a008b4 	movhi	r2,32802
802010ec:	1090f704 	addi	r2,r2,17372
802010f0:	1009883a 	mov	r4,r2
802010f4:	008009c4 	movi	r2,39
802010f8:	100d883a 	mov	r6,r2
802010fc:	200b883a 	mov	r5,r4
80201100:	1809883a 	mov	r4,r3
80201104:	020fa280 	call	8020fa28 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
80201108:	012008b4 	movhi	r4,32802
8020110c:	211b3404 	addi	r4,r4,27856
80201110:	020fba00 	call	8020fba0 <printf>
80201114:	00003b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 94) {
80201118:	e0bfbc17 	ldw	r2,-272(fp)
8020111c:	10801798 	cmpnei	r2,r2,94
80201120:	10000e1e 	bne	r2,zero,8020115c <bDdr2EepromDump+0xa3c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
80201124:	00e008b4 	movhi	r3,32802
80201128:	18db3404 	addi	r3,r3,27856
8020112c:	00a008b4 	movhi	r2,32802
80201130:	10910104 	addi	r2,r2,17412
80201134:	1009883a 	mov	r4,r2
80201138:	008006c4 	movi	r2,27
8020113c:	100d883a 	mov	r6,r2
80201140:	200b883a 	mov	r5,r4
80201144:	1809883a 	mov	r4,r3
80201148:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
8020114c:	012008b4 	movhi	r4,32802
80201150:	211b3404 	addi	r4,r4,27856
80201154:	020fba00 	call	8020fba0 <printf>
80201158:	00002a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 95) {
8020115c:	e0bfbc17 	ldw	r2,-272(fp)
80201160:	108017d8 	cmpnei	r2,r2,95
80201164:	10000e1e 	bne	r2,zero,802011a0 <bDdr2EepromDump+0xa80>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201168:	00e008b4 	movhi	r3,32802
8020116c:	18db3404 	addi	r3,r3,27856
80201170:	00a008b4 	movhi	r2,32802
80201174:	10910804 	addi	r2,r2,17440
80201178:	1009883a 	mov	r4,r2
8020117c:	00800a04 	movi	r2,40
80201180:	100d883a 	mov	r6,r2
80201184:	200b883a 	mov	r5,r4
80201188:	1809883a 	mov	r4,r3
8020118c:	020fa280 	call	8020fa28 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
80201190:	012008b4 	movhi	r4,32802
80201194:	211b3404 	addi	r4,r4,27856
80201198:	020fba00 	call	8020fba0 <printf>
8020119c:	00001906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 99) {
802011a0:	e0bfbc17 	ldw	r2,-272(fp)
802011a4:	108018d8 	cmpnei	r2,r2,99
802011a8:	10000e1e 	bne	r2,zero,802011e4 <bDdr2EepromDump+0xac4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
802011ac:	00e008b4 	movhi	r3,32802
802011b0:	18db3404 	addi	r3,r3,27856
802011b4:	00a008b4 	movhi	r2,32802
802011b8:	10911204 	addi	r2,r2,17480
802011bc:	1009883a 	mov	r4,r2
802011c0:	00800984 	movi	r2,38
802011c4:	100d883a 	mov	r6,r2
802011c8:	200b883a 	mov	r5,r4
802011cc:	1809883a 	mov	r4,r3
802011d0:	020fa280 	call	8020fa28 <memcpy>
				debug(fp, cDebugBuffer);
802011d4:	012008b4 	movhi	r4,32802
802011d8:	211b3404 	addi	r4,r4,27856
802011dc:	020fba00 	call	8020fba0 <printf>
802011e0:	00000806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else {
#if DEBUG_ON
				sprintf(cDebugBuffer, "\n");
802011e4:	00a008b4 	movhi	r2,32802
802011e8:	109b3404 	addi	r2,r2,27856
802011ec:	00c00284 	movi	r3,10
802011f0:	10c00005 	stb	r3,0(r2)
802011f4:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
802011f8:	012008b4 	movhi	r4,32802
802011fc:	211b3404 	addi	r4,r4,27856
80201200:	020fba00 	call	8020fba0 <printf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80201204:	e0bfbc17 	ldw	r2,-272(fp)
80201208:	10800044 	addi	r2,r2,1
8020120c:	e0bfbc15 	stw	r2,-272(fp)
80201210:	e0bfbc17 	ldw	r2,-272(fp)
80201214:	10804008 	cmpgei	r2,r2,256
80201218:	1000101e 	bne	r2,zero,8020125c <bDdr2EepromDump+0xb3c>
8020121c:	e0bfbe17 	ldw	r2,-264(fp)
80201220:	103d8d1e 	bne	r2,zero,80200858 <__reset+0xfa1e0858>
80201224:	00000d06 	br	8020125c <bDdr2EepromDump+0xb3c>
#endif
			}
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
80201228:	00e008b4 	movhi	r3,32802
8020122c:	18db3404 	addi	r3,r3,27856
80201230:	00a008b4 	movhi	r2,32802
80201234:	10911c04 	addi	r2,r2,17520
80201238:	1009883a 	mov	r4,r2
8020123c:	008005c4 	movi	r2,23
80201240:	100d883a 	mov	r6,r2
80201244:	200b883a 	mov	r5,r4
80201248:	1809883a 	mov	r4,r3
8020124c:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
80201250:	012008b4 	movhi	r4,32802
80201254:	211b3404 	addi	r4,r4,27856
80201258:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
8020125c:	00a008b4 	movhi	r2,32802
80201260:	109b3404 	addi	r2,r2,27856
80201264:	00c00284 	movi	r3,10
80201268:	10c00005 	stb	r3,0(r2)
8020126c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201270:	012008b4 	movhi	r4,32802
80201274:	211b3404 	addi	r4,r4,27856
80201278:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
8020127c:	e0bfbe17 	ldw	r2,-264(fp)
}
80201280:	e037883a 	mov	sp,fp
80201284:	dfc00117 	ldw	ra,4(sp)
80201288:	df000017 	ldw	fp,0(sp)
8020128c:	dec00204 	addi	sp,sp,8
80201290:	f800283a 	ret

80201294 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
80201294:	defffb04 	addi	sp,sp,-20
80201298:	dfc00415 	stw	ra,16(sp)
8020129c:	df000315 	stw	fp,12(sp)
802012a0:	df000304 	addi	fp,sp,12
802012a4:	2005883a 	mov	r2,r4
802012a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802012ac:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802012b0:	00a00034 	movhi	r2,32768
802012b4:	10882204 	addi	r2,r2,8328
802012b8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802012bc:	e0bfff03 	ldbu	r2,-4(fp)
802012c0:	10000326 	beq	r2,zero,802012d0 <bDdr2SwitchMemory+0x3c>
802012c4:	10800060 	cmpeqi	r2,r2,1
802012c8:	1000061e 	bne	r2,zero,802012e4 <bDdr2SwitchMemory+0x50>
802012cc:	00000b06 	br	802012fc <bDdr2SwitchMemory+0x68>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802012d0:	e0bffe17 	ldw	r2,-8(fp)
802012d4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802012d8:	00800044 	movi	r2,1
802012dc:	e0bffd15 	stw	r2,-12(fp)
		break;
802012e0:	00001406 	br	80201334 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802012e4:	e0bffe17 	ldw	r2,-8(fp)
802012e8:	00e00034 	movhi	r3,32768
802012ec:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
802012f0:	00800044 	movi	r2,1
802012f4:	e0bffd15 	stw	r2,-12(fp)
		break;
802012f8:	00000e06 	br	80201334 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
802012fc:	e03ffd15 	stw	zero,-12(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201300:	00e008b4 	movhi	r3,32802
80201304:	18db3404 	addi	r3,r3,27856
80201308:	00a008b4 	movhi	r2,32802
8020130c:	10912204 	addi	r2,r2,17544
80201310:	1009883a 	mov	r4,r2
80201314:	00800f04 	movi	r2,60
80201318:	100d883a 	mov	r6,r2
8020131c:	200b883a 	mov	r5,r4
80201320:	1809883a 	mov	r4,r3
80201324:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
80201328:	012008b4 	movhi	r4,32802
8020132c:	211b3404 	addi	r4,r4,27856
80201330:	020fba00 	call	8020fba0 <printf>
		;
#endif
	}

	return bSuccess;
80201334:	e0bffd17 	ldw	r2,-12(fp)
}
80201338:	e037883a 	mov	sp,fp
8020133c:	dfc00117 	ldw	ra,4(sp)
80201340:	df000017 	ldw	fp,0(sp)
80201344:	dec00204 	addi	sp,sp,8
80201348:	f800283a 	ret

8020134c <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
8020134c:	deffe204 	addi	sp,sp,-120
80201350:	dfc01d15 	stw	ra,116(sp)
80201354:	df001c15 	stw	fp,112(sp)
80201358:	dc401b15 	stw	r17,108(sp)
8020135c:	dc001a15 	stw	r16,104(sp)
80201360:	df001c04 	addi	fp,sp,112
80201364:	2005883a 	mov	r2,r4
80201368:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8020136c:	00e008b4 	movhi	r3,32802
80201370:	18db3404 	addi	r3,r3,27856
80201374:	00a008b4 	movhi	r2,32802
80201378:	10913104 	addi	r2,r2,17604
8020137c:	1009883a 	mov	r4,r2
80201380:	00800a04 	movi	r2,40
80201384:	100d883a 	mov	r6,r2
80201388:	200b883a 	mov	r5,r4
8020138c:	1809883a 	mov	r4,r3
80201390:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80201394:	012008b4 	movhi	r4,32802
80201398:	211b3404 	addi	r4,r4,27856
8020139c:	020fba00 	call	8020fba0 <printf>
#endif
	bool bSuccess = FALSE;
802013a0:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802013a4:	e0bffd03 	ldbu	r2,-12(fp)
802013a8:	10000326 	beq	r2,zero,802013b8 <bDdr2MemoryWriteTest+0x6c>
802013ac:	10800060 	cmpeqi	r2,r2,1
802013b0:	10000a1e 	bne	r2,zero,802013dc <bDdr2MemoryWriteTest+0x90>
802013b4:	00001206 	br	80201400 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013b8:	e0bffd03 	ldbu	r2,-12(fp)
802013bc:	1009883a 	mov	r4,r2
802013c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013c4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802013c8:	00a00034 	movhi	r2,32768
802013cc:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013d0:	00800044 	movi	r2,1
802013d4:	e0bfe515 	stw	r2,-108(fp)
		break;
802013d8:	00001906 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013dc:	e0bffd03 	ldbu	r2,-12(fp)
802013e0:	1009883a 	mov	r4,r2
802013e4:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013e8:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802013ec:	00a00034 	movhi	r2,32768
802013f0:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013f4:	00800044 	movi	r2,1
802013f8:	e0bfe515 	stw	r2,-108(fp)
		break;
802013fc:	00001006 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	default:
		bSuccess = FALSE;
80201400:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201404:	00e008b4 	movhi	r3,32802
80201408:	18db3404 	addi	r3,r3,27856
8020140c:	00a008b4 	movhi	r2,32802
80201410:	108f4204 	addi	r2,r2,15624
80201414:	1009883a 	mov	r4,r2
80201418:	00800bc4 	movi	r2,47
8020141c:	100d883a 	mov	r6,r2
80201420:	200b883a 	mov	r5,r4
80201424:	1809883a 	mov	r4,r3
80201428:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020142c:	012008b4 	movhi	r4,32802
80201430:	211b3404 	addi	r4,r4,27856
80201434:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
80201438:	e0bfe517 	ldw	r2,-108(fp)
8020143c:	00010a06 	br	80201868 <bDdr2MemoryWriteTest+0x51c>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201440:	e0bfe717 	ldw	r2,-100(fp)
80201444:	1004d53a 	srli	r2,r2,20
80201448:	100d883a 	mov	r6,r2
8020144c:	016008b4 	movhi	r5,32802
80201450:	29513b04 	addi	r5,r5,17644
80201454:	012008b4 	movhi	r4,32802
80201458:	211b3404 	addi	r4,r4,27856
8020145c:	020fd080 	call	8020fd08 <sprintf>
	debug(fp, cDebugBuffer);
80201460:	012008b4 	movhi	r4,32802
80201464:	211b3404 	addi	r4,r4,27856
80201468:	020fba00 	call	8020fba0 <printf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8020146c:	00800104 	movi	r2,4
80201470:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
80201474:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80201478:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8020147c:	e03fe815 	stw	zero,-96(fp)
80201480:	00001506 	br	802014d8 <bDdr2MemoryWriteTest+0x18c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80201484:	e0ffe717 	ldw	r3,-100(fp)
80201488:	00b33374 	movhi	r2,52429
8020148c:	10b33344 	addi	r2,r2,-13107
80201490:	1888383a 	mulxuu	r4,r3,r2
80201494:	1885383a 	mul	r2,r3,r2
80201498:	1021883a 	mov	r16,r2
8020149c:	2023883a 	mov	r17,r4
802014a0:	8804d0fa 	srli	r2,r17,3
802014a4:	e0ffe817 	ldw	r3,-96(fp)
802014a8:	18c00044 	addi	r3,r3,1
802014ac:	10c7383a 	mul	r3,r2,r3
802014b0:	e0bfe817 	ldw	r2,-96(fp)
802014b4:	1085883a 	add	r2,r2,r2
802014b8:	1085883a 	add	r2,r2,r2
802014bc:	e13fe504 	addi	r4,fp,-108
802014c0:	2085883a 	add	r2,r4,r2
802014c4:	10800e04 	addi	r2,r2,56
802014c8:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
802014cc:	e0bfe817 	ldw	r2,-96(fp)
802014d0:	10800044 	addi	r2,r2,1
802014d4:	e0bfe815 	stw	r2,-96(fp)
802014d8:	e0bfe817 	ldw	r2,-96(fp)
802014dc:	10800290 	cmplti	r2,r2,10
802014e0:	103fe81e 	bne	r2,zero,80201484 <__reset+0xfa1e1484>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802014e4:	d0a03d17 	ldw	r2,-32524(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
802014e8:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802014ec:	00804004 	movi	r2,256
802014f0:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
802014f4:	e03fe815 	stw	zero,-96(fp)
802014f8:	00001e06 	br	80201574 <bDdr2MemoryWriteTest+0x228>
		if (iI == 0) {
802014fc:	e0bfe817 	ldw	r2,-96(fp)
80201500:	1000091e 	bne	r2,zero,80201528 <bDdr2MemoryWriteTest+0x1dc>
			xSZData[iI] = uliInitValue;
80201504:	00a008b4 	movhi	r2,32802
80201508:	109b7404 	addi	r2,r2,28112
8020150c:	e0ffe817 	ldw	r3,-96(fp)
80201510:	18c7883a 	add	r3,r3,r3
80201514:	18c7883a 	add	r3,r3,r3
80201518:	10c5883a 	add	r2,r2,r3
8020151c:	e0fff017 	ldw	r3,-64(fp)
80201520:	10c00015 	stw	r3,0(r2)
80201524:	00001006 	br	80201568 <bDdr2MemoryWriteTest+0x21c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
80201528:	e0bfe817 	ldw	r2,-96(fp)
8020152c:	10ffffc4 	addi	r3,r2,-1
80201530:	00a008b4 	movhi	r2,32802
80201534:	109b7404 	addi	r2,r2,28112
80201538:	18c7883a 	add	r3,r3,r3
8020153c:	18c7883a 	add	r3,r3,r3
80201540:	10c5883a 	add	r2,r2,r3
80201544:	10800017 	ldw	r2,0(r2)
80201548:	11000364 	muli	r4,r2,13
8020154c:	00a008b4 	movhi	r2,32802
80201550:	109b7404 	addi	r2,r2,28112
80201554:	e0ffe817 	ldw	r3,-96(fp)
80201558:	18c7883a 	add	r3,r3,r3
8020155c:	18c7883a 	add	r3,r3,r3
80201560:	10c5883a 	add	r2,r2,r3
80201564:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
80201568:	e0bfe817 	ldw	r2,-96(fp)
8020156c:	10800044 	addi	r2,r2,1
80201570:	e0bfe815 	stw	r2,-96(fp)
80201574:	e0ffe817 	ldw	r3,-96(fp)
80201578:	e0bfeb17 	ldw	r2,-84(fp)
8020157c:	18bfdf16 	blt	r3,r2,802014fc <__reset+0xfa1e14fc>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
80201580:	e0bfeb17 	ldw	r2,-84(fp)
80201584:	10ffffc4 	addi	r3,r2,-1
80201588:	00a008b4 	movhi	r2,32802
8020158c:	109b7404 	addi	r2,r2,28112
80201590:	18c7883a 	add	r3,r3,r3
80201594:	18c7883a 	add	r3,r3,r3
80201598:	10c7883a 	add	r3,r2,r3
8020159c:	00aaaaf4 	movhi	r2,43691
802015a0:	10aaaa84 	addi	r2,r2,-21846
802015a4:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802015a8:	e0bfeb17 	ldw	r2,-84(fp)
802015ac:	10ffff84 	addi	r3,r2,-2
802015b0:	00a008b4 	movhi	r2,32802
802015b4:	109b7404 	addi	r2,r2,28112
802015b8:	18c7883a 	add	r3,r3,r3
802015bc:	18c7883a 	add	r3,r3,r3
802015c0:	10c7883a 	add	r3,r2,r3
802015c4:	00955574 	movhi	r2,21845
802015c8:	10955544 	addi	r2,r2,21845
802015cc:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
802015d0:	e0bfeb17 	ldw	r2,-84(fp)
802015d4:	10ffff44 	addi	r3,r2,-3
802015d8:	00a008b4 	movhi	r2,32802
802015dc:	109b7404 	addi	r2,r2,28112
802015e0:	18c7883a 	add	r3,r3,r3
802015e4:	18c7883a 	add	r3,r3,r3
802015e8:	10c5883a 	add	r2,r2,r3
802015ec:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
802015f0:	e0bfeb17 	ldw	r2,-84(fp)
802015f4:	10ffff04 	addi	r3,r2,-4
802015f8:	00a008b4 	movhi	r2,32802
802015fc:	109b7404 	addi	r2,r2,28112
80201600:	18c7883a 	add	r3,r3,r3
80201604:	18c7883a 	add	r3,r3,r3
80201608:	10c5883a 	add	r2,r2,r3
8020160c:	00ffffc4 	movi	r3,-1
80201610:	10c00015 	stw	r3,0(r2)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
80201614:	00e008b4 	movhi	r3,32802
80201618:	18db3404 	addi	r3,r3,27856
8020161c:	00a008b4 	movhi	r2,32802
80201620:	10914104 	addi	r2,r2,17668
80201624:	1009883a 	mov	r4,r2
80201628:	00800444 	movi	r2,17
8020162c:	100d883a 	mov	r6,r2
80201630:	200b883a 	mov	r5,r4
80201634:	1809883a 	mov	r4,r3
80201638:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
8020163c:	012008b4 	movhi	r4,32802
80201640:	211b3404 	addi	r4,r4,27856
80201644:	020fba00 	call	8020fba0 <printf>
80201648:	d0a03d17 	ldw	r2,-32524(gp)
#endif
	iTimeStart = alt_nticks();
8020164c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80201650:	e0bfe617 	ldw	r2,-104(fp)
80201654:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80201658:	00810004 	movi	r2,1024
8020165c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201660:	e0ffe917 	ldw	r3,-92(fp)
80201664:	e0bfee17 	ldw	r2,-72(fp)
80201668:	1885283a 	div	r2,r3,r2
8020166c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80201670:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80201674:	00003806 	br	80201758 <bDdr2MemoryWriteTest+0x40c>
		iNRemainedLen = uliByteLen - iNPos;
80201678:	e0bfec17 	ldw	r2,-80(fp)
8020167c:	e0ffe717 	ldw	r3,-100(fp)
80201680:	1885c83a 	sub	r2,r3,r2
80201684:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201688:	e0bfe917 	ldw	r2,-92(fp)
8020168c:	e0fff217 	ldw	r3,-56(fp)
80201690:	1880060e 	bge	r3,r2,802016ac <bDdr2MemoryWriteTest+0x360>
			iNAccessLen = iNRemainedLen;
80201694:	e0bff217 	ldw	r2,-56(fp)
80201698:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
8020169c:	e0ffe917 	ldw	r3,-92(fp)
802016a0:	e0bfee17 	ldw	r2,-72(fp)
802016a4:	1885283a 	div	r2,r3,r2
802016a8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802016ac:	e0bfe917 	ldw	r2,-92(fp)
802016b0:	100d883a 	mov	r6,r2
802016b4:	016008b4 	movhi	r5,32802
802016b8:	295b7404 	addi	r5,r5,28112
802016bc:	e13fea17 	ldw	r4,-88(fp)
802016c0:	020fa280 	call	8020fa28 <memcpy>
		pxDes += iNItemNum;
802016c4:	e0bfeb17 	ldw	r2,-84(fp)
802016c8:	1085883a 	add	r2,r2,r2
802016cc:	1085883a 	add	r2,r2,r2
802016d0:	1007883a 	mov	r3,r2
802016d4:	e0bfea17 	ldw	r2,-88(fp)
802016d8:	10c5883a 	add	r2,r2,r3
802016dc:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802016e0:	e0ffec17 	ldw	r3,-80(fp)
802016e4:	e0bfe917 	ldw	r2,-92(fp)
802016e8:	1885883a 	add	r2,r3,r2
802016ec:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
802016f0:	e0bfed17 	ldw	r2,-76(fp)
802016f4:	10800288 	cmpgei	r2,r2,10
802016f8:	1000171e 	bne	r2,zero,80201758 <bDdr2MemoryWriteTest+0x40c>
802016fc:	e0bfed17 	ldw	r2,-76(fp)
80201700:	1085883a 	add	r2,r2,r2
80201704:	1085883a 	add	r2,r2,r2
80201708:	e0ffe504 	addi	r3,fp,-108
8020170c:	1885883a 	add	r2,r3,r2
80201710:	10800e04 	addi	r2,r2,56
80201714:	10800017 	ldw	r2,0(r2)
80201718:	e0ffec17 	ldw	r3,-80(fp)
8020171c:	18800e36 	bltu	r3,r2,80201758 <bDdr2MemoryWriteTest+0x40c>
			iNProgressIndex++;
80201720:	e0bfed17 	ldw	r2,-76(fp)
80201724:	10800044 	addi	r2,r2,1
80201728:	e0bfed15 	stw	r2,-76(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
8020172c:	e0bfed17 	ldw	r2,-76(fp)
80201730:	108002a4 	muli	r2,r2,10
80201734:	100d883a 	mov	r6,r2
80201738:	016008b4 	movhi	r5,32802
8020173c:	29514604 	addi	r5,r5,17688
80201740:	012008b4 	movhi	r4,32802
80201744:	211b3404 	addi	r4,r4,27856
80201748:	020fd080 	call	8020fd08 <sprintf>
			debug(fp, cDebugBuffer);
8020174c:	012008b4 	movhi	r4,32802
80201750:	211b3404 	addi	r4,r4,27856
80201754:	020fba00 	call	8020fba0 <printf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
80201758:	e0ffec17 	ldw	r3,-80(fp)
8020175c:	e0bfe717 	ldw	r2,-100(fp)
80201760:	18bfc536 	bltu	r3,r2,80201678 <__reset+0xfa1e1678>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80201764:	021e9740 	call	8021e974 <alt_dcache_flush_all>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201768:	00a008b4 	movhi	r2,32802
8020176c:	109b3404 	addi	r2,r2,27856
80201770:	00c00284 	movi	r3,10
80201774:	10c00005 	stb	r3,0(r2)
80201778:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8020177c:	012008b4 	movhi	r4,32802
80201780:	211b3404 	addi	r4,r4,27856
80201784:	020fba00 	call	8020fba0 <printf>
80201788:	d0e03d17 	ldw	r3,-32524(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
8020178c:	e0bff117 	ldw	r2,-60(fp)
80201790:	1885c83a 	sub	r2,r3,r2
80201794:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
80201798:	e0bfe517 	ldw	r2,-108(fp)
8020179c:	10001c26 	beq	r2,zero,80201810 <bDdr2MemoryWriteTest+0x4c4>
#if DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
802017a0:	e13fef17 	ldw	r4,-68(fp)
802017a4:	020e3540 	call	8020e354 <__floatsisf>
802017a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802017ac:	d0a03c17 	ldw	r2,-32528(gp)
802017b0:	1009883a 	mov	r4,r2
802017b4:	020e4780 	call	8020e478 <__floatunsisf>
802017b8:	1007883a 	mov	r3,r2
802017bc:	180b883a 	mov	r5,r3
802017c0:	8009883a 	mov	r4,r16
802017c4:	020df140 	call	8020df14 <__divsf3>
802017c8:	1007883a 	mov	r3,r2
802017cc:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer,
802017d0:	1009883a 	mov	r4,r2
802017d4:	020f7b40 	call	8020f7b4 <__extendsfdf2>
802017d8:	1009883a 	mov	r4,r2
802017dc:	180b883a 	mov	r5,r3
802017e0:	d9400015 	stw	r5,0(sp)
802017e4:	200f883a 	mov	r7,r4
802017e8:	e1bfe717 	ldw	r6,-100(fp)
802017ec:	016008b4 	movhi	r5,32802
802017f0:	29514804 	addi	r5,r5,17696
802017f4:	012008b4 	movhi	r4,32802
802017f8:	211b3404 	addi	r4,r4,27856
802017fc:	020fd080 	call	8020fd08 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201800:	012008b4 	movhi	r4,32802
80201804:	211b3404 	addi	r4,r4,27856
80201808:	020fba00 	call	8020fba0 <printf>
8020180c:	00000d06 	br	80201844 <bDdr2MemoryWriteTest+0x4f8>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
80201810:	00e008b4 	movhi	r3,32802
80201814:	18db3404 	addi	r3,r3,27856
80201818:	00a008b4 	movhi	r2,32802
8020181c:	10915404 	addi	r2,r2,17744
80201820:	1009883a 	mov	r4,r2
80201824:	00800584 	movi	r2,22
80201828:	100d883a 	mov	r6,r2
8020182c:	200b883a 	mov	r5,r4
80201830:	1809883a 	mov	r4,r3
80201834:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
80201838:	012008b4 	movhi	r4,32802
8020183c:	211b3404 	addi	r4,r4,27856
80201840:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201844:	00a008b4 	movhi	r2,32802
80201848:	109b3404 	addi	r2,r2,27856
8020184c:	00c00284 	movi	r3,10
80201850:	10c00005 	stb	r3,0(r2)
80201854:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201858:	012008b4 	movhi	r4,32802
8020185c:	211b3404 	addi	r4,r4,27856
80201860:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
80201864:	e0bfe517 	ldw	r2,-108(fp)
}
80201868:	e6fffe04 	addi	sp,fp,-8
8020186c:	dfc00317 	ldw	ra,12(sp)
80201870:	df000217 	ldw	fp,8(sp)
80201874:	dc400117 	ldw	r17,4(sp)
80201878:	dc000017 	ldw	r16,0(sp)
8020187c:	dec00404 	addi	sp,sp,16
80201880:	f800283a 	ret

80201884 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
80201884:	deffe204 	addi	sp,sp,-120
80201888:	dfc01d15 	stw	ra,116(sp)
8020188c:	df001c15 	stw	fp,112(sp)
80201890:	dc401b15 	stw	r17,108(sp)
80201894:	dc001a15 	stw	r16,104(sp)
80201898:	df001c04 	addi	fp,sp,112
8020189c:	2005883a 	mov	r2,r4
802018a0:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
802018a4:	00e008b4 	movhi	r3,32802
802018a8:	18db3404 	addi	r3,r3,27856
802018ac:	00a008b4 	movhi	r2,32802
802018b0:	10915a04 	addi	r2,r2,17768
802018b4:	1009883a 	mov	r4,r2
802018b8:	008009c4 	movi	r2,39
802018bc:	100d883a 	mov	r6,r2
802018c0:	200b883a 	mov	r5,r4
802018c4:	1809883a 	mov	r4,r3
802018c8:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
802018cc:	012008b4 	movhi	r4,32802
802018d0:	211b3404 	addi	r4,r4,27856
802018d4:	020fba00 	call	8020fba0 <printf>
#endif
	bool bSuccess = FALSE;
802018d8:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802018dc:	e0bffd03 	ldbu	r2,-12(fp)
802018e0:	10000326 	beq	r2,zero,802018f0 <bDdr2MemoryReadTest+0x6c>
802018e4:	10800060 	cmpeqi	r2,r2,1
802018e8:	10000a1e 	bne	r2,zero,80201914 <bDdr2MemoryReadTest+0x90>
802018ec:	00001206 	br	80201938 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802018f0:	e0bffd03 	ldbu	r2,-12(fp)
802018f4:	1009883a 	mov	r4,r2
802018f8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802018fc:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201900:	00a00034 	movhi	r2,32768
80201904:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80201908:	00800044 	movi	r2,1
8020190c:	e0bfe515 	stw	r2,-108(fp)
		break;
80201910:	00001906 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201914:	e0bffd03 	ldbu	r2,-12(fp)
80201918:	1009883a 	mov	r4,r2
8020191c:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201920:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201924:	00a00034 	movhi	r2,32768
80201928:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
8020192c:	00800044 	movi	r2,1
80201930:	e0bfe515 	stw	r2,-108(fp)
		break;
80201934:	00001006 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	default:
		bSuccess = FALSE;
80201938:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
8020193c:	00e008b4 	movhi	r3,32802
80201940:	18db3404 	addi	r3,r3,27856
80201944:	00a008b4 	movhi	r2,32802
80201948:	108f4204 	addi	r2,r2,15624
8020194c:	1009883a 	mov	r4,r2
80201950:	00800bc4 	movi	r2,47
80201954:	100d883a 	mov	r6,r2
80201958:	200b883a 	mov	r5,r4
8020195c:	1809883a 	mov	r4,r3
80201960:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201964:	012008b4 	movhi	r4,32802
80201968:	211b3404 	addi	r4,r4,27856
8020196c:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
80201970:	e0bfe517 	ldw	r2,-108(fp)
80201974:	0000ec06 	br	80201d28 <bDdr2MemoryReadTest+0x4a4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
80201978:	e0bfe717 	ldw	r2,-100(fp)
8020197c:	1004d53a 	srli	r2,r2,20
80201980:	100d883a 	mov	r6,r2
80201984:	016008b4 	movhi	r5,32802
80201988:	29516404 	addi	r5,r5,17808
8020198c:	012008b4 	movhi	r4,32802
80201990:	211b3404 	addi	r4,r4,27856
80201994:	020fd080 	call	8020fd08 <sprintf>
	debug(fp, cDebugBuffer);
80201998:	012008b4 	movhi	r4,32802
8020199c:	211b3404 	addi	r4,r4,27856
802019a0:	020fba00 	call	8020fba0 <printf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802019a4:	00804004 	movi	r2,256
802019a8:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
802019ac:	00800104 	movi	r2,4
802019b0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
802019b4:	e0ffec17 	ldw	r3,-80(fp)
802019b8:	e0bfef17 	ldw	r2,-68(fp)
802019bc:	1885383a 	mul	r2,r3,r2
802019c0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
802019c4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802019c8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
802019cc:	e03fe815 	stw	zero,-96(fp)
802019d0:	00001506 	br	80201a28 <bDdr2MemoryReadTest+0x1a4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802019d4:	e0ffe717 	ldw	r3,-100(fp)
802019d8:	00b33374 	movhi	r2,52429
802019dc:	10b33344 	addi	r2,r2,-13107
802019e0:	1888383a 	mulxuu	r4,r3,r2
802019e4:	1885383a 	mul	r2,r3,r2
802019e8:	1021883a 	mov	r16,r2
802019ec:	2023883a 	mov	r17,r4
802019f0:	8804d0fa 	srli	r2,r17,3
802019f4:	e0ffe817 	ldw	r3,-96(fp)
802019f8:	18c00044 	addi	r3,r3,1
802019fc:	10c7383a 	mul	r3,r2,r3
80201a00:	e0bfe817 	ldw	r2,-96(fp)
80201a04:	1085883a 	add	r2,r2,r2
80201a08:	1085883a 	add	r2,r2,r2
80201a0c:	e13fe504 	addi	r4,fp,-108
80201a10:	2085883a 	add	r2,r4,r2
80201a14:	10800e04 	addi	r2,r2,56
80201a18:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80201a1c:	e0bfe817 	ldw	r2,-96(fp)
80201a20:	10800044 	addi	r2,r2,1
80201a24:	e0bfe815 	stw	r2,-96(fp)
80201a28:	e0bfe817 	ldw	r2,-96(fp)
80201a2c:	10800290 	cmplti	r2,r2,10
80201a30:	103fe81e 	bne	r2,zero,802019d4 <__reset+0xfa1e19d4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80201a34:	e03fee15 	stw	zero,-72(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
80201a38:	00e008b4 	movhi	r3,32802
80201a3c:	18db3404 	addi	r3,r3,27856
80201a40:	00a008b4 	movhi	r2,32802
80201a44:	10916a04 	addi	r2,r2,17832
80201a48:	1009883a 	mov	r4,r2
80201a4c:	008006c4 	movi	r2,27
80201a50:	100d883a 	mov	r6,r2
80201a54:	200b883a 	mov	r5,r4
80201a58:	1809883a 	mov	r4,r3
80201a5c:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80201a60:	012008b4 	movhi	r4,32802
80201a64:	211b3404 	addi	r4,r4,27856
80201a68:	020fba00 	call	8020fba0 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201a6c:	d0a03d17 	ldw	r2,-32524(gp)
#endif
	iTimeStart = alt_nticks();
80201a70:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80201a74:	e0bfe617 	ldw	r2,-104(fp)
80201a78:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80201a7c:	00810004 	movi	r2,1024
80201a80:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201a84:	e0ffe917 	ldw	r3,-92(fp)
80201a88:	e0bfef17 	ldw	r2,-68(fp)
80201a8c:	1885283a 	div	r2,r3,r2
80201a90:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80201a94:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80201a98:	00005e06 	br	80201c14 <bDdr2MemoryReadTest+0x390>
		iNRemainedLen = uliByteLen - iNPos;
80201a9c:	e0bfed17 	ldw	r2,-76(fp)
80201aa0:	e0ffe717 	ldw	r3,-100(fp)
80201aa4:	1885c83a 	sub	r2,r3,r2
80201aa8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201aac:	e0bfe917 	ldw	r2,-92(fp)
80201ab0:	e0fff217 	ldw	r3,-56(fp)
80201ab4:	1880060e 	bge	r3,r2,80201ad0 <bDdr2MemoryReadTest+0x24c>
			iNAccessLen = iNRemainedLen;
80201ab8:	e0bff217 	ldw	r2,-56(fp)
80201abc:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80201ac0:	e0ffe917 	ldw	r3,-92(fp)
80201ac4:	e0bfef17 	ldw	r2,-68(fp)
80201ac8:	1885283a 	div	r2,r3,r2
80201acc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80201ad0:	00a008b4 	movhi	r2,32802
80201ad4:	109b7404 	addi	r2,r2,28112
80201ad8:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201adc:	e03fe815 	stw	zero,-96(fp)
80201ae0:	00002906 	br	80201b88 <bDdr2MemoryReadTest+0x304>
			if (*pxSrc++ != *pxDes++) {
80201ae4:	e0bfeb17 	ldw	r2,-84(fp)
80201ae8:	10c00104 	addi	r3,r2,4
80201aec:	e0ffeb15 	stw	r3,-84(fp)
80201af0:	10c00017 	ldw	r3,0(r2)
80201af4:	e0bfea17 	ldw	r2,-88(fp)
80201af8:	11000104 	addi	r4,r2,4
80201afc:	e13fea15 	stw	r4,-88(fp)
80201b00:	10800017 	ldw	r2,0(r2)
80201b04:	18801d26 	beq	r3,r2,80201b7c <bDdr2MemoryReadTest+0x2f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b08:	e0bfeb17 	ldw	r2,-84(fp)
80201b0c:	10bfff04 	addi	r2,r2,-4
80201b10:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b14:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b18:	00a008b4 	movhi	r2,32802
80201b1c:	109b7404 	addi	r2,r2,28112
80201b20:	e0ffe817 	ldw	r3,-96(fp)
80201b24:	18c7883a 	add	r3,r3,r3
80201b28:	18c7883a 	add	r3,r3,r3
80201b2c:	10c5883a 	add	r2,r2,r3
80201b30:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b34:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
80201b38:	e0ffed17 	ldw	r3,-76(fp)
80201b3c:	e0bfef17 	ldw	r2,-68(fp)
80201b40:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b44:	e0bfe817 	ldw	r2,-96(fp)
80201b48:	1885883a 	add	r2,r3,r2
80201b4c:	d8800015 	stw	r2,0(sp)
80201b50:	280f883a 	mov	r7,r5
80201b54:	200d883a 	mov	r6,r4
80201b58:	016008b4 	movhi	r5,32802
80201b5c:	29517104 	addi	r5,r5,17860
80201b60:	012008b4 	movhi	r4,32802
80201b64:	211b3404 	addi	r4,r4,27856
80201b68:	020fd080 	call	8020fd08 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
80201b6c:	012008b4 	movhi	r4,32802
80201b70:	211b3404 	addi	r4,r4,27856
80201b74:	020fba00 	call	8020fba0 <printf>
#endif
				bSuccess = FALSE;
80201b78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201b7c:	e0bfe817 	ldw	r2,-96(fp)
80201b80:	10800044 	addi	r2,r2,1
80201b84:	e0bfe815 	stw	r2,-96(fp)
80201b88:	e0ffe817 	ldw	r3,-96(fp)
80201b8c:	e0bfec17 	ldw	r2,-80(fp)
80201b90:	1880020e 	bge	r3,r2,80201b9c <bDdr2MemoryReadTest+0x318>
80201b94:	e0bfe517 	ldw	r2,-108(fp)
80201b98:	103fd21e 	bne	r2,zero,80201ae4 <__reset+0xfa1e1ae4>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80201b9c:	e0ffed17 	ldw	r3,-76(fp)
80201ba0:	e0bfe917 	ldw	r2,-92(fp)
80201ba4:	1885883a 	add	r2,r3,r2
80201ba8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80201bac:	e0bfee17 	ldw	r2,-72(fp)
80201bb0:	10800288 	cmpgei	r2,r2,10
80201bb4:	1000171e 	bne	r2,zero,80201c14 <bDdr2MemoryReadTest+0x390>
80201bb8:	e0bfee17 	ldw	r2,-72(fp)
80201bbc:	1085883a 	add	r2,r2,r2
80201bc0:	1085883a 	add	r2,r2,r2
80201bc4:	e0ffe504 	addi	r3,fp,-108
80201bc8:	1885883a 	add	r2,r3,r2
80201bcc:	10800e04 	addi	r2,r2,56
80201bd0:	10800017 	ldw	r2,0(r2)
80201bd4:	e0ffed17 	ldw	r3,-76(fp)
80201bd8:	18800e36 	bltu	r3,r2,80201c14 <bDdr2MemoryReadTest+0x390>
			iNProgressIndex++;
80201bdc:	e0bfee17 	ldw	r2,-72(fp)
80201be0:	10800044 	addi	r2,r2,1
80201be4:	e0bfee15 	stw	r2,-72(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
80201be8:	e0bfee17 	ldw	r2,-72(fp)
80201bec:	108002a4 	muli	r2,r2,10
80201bf0:	100d883a 	mov	r6,r2
80201bf4:	016008b4 	movhi	r5,32802
80201bf8:	29514604 	addi	r5,r5,17688
80201bfc:	012008b4 	movhi	r4,32802
80201c00:	211b3404 	addi	r4,r4,27856
80201c04:	020fd080 	call	8020fd08 <sprintf>
			debug(fp, cDebugBuffer);
80201c08:	012008b4 	movhi	r4,32802
80201c0c:	211b3404 	addi	r4,r4,27856
80201c10:	020fba00 	call	8020fba0 <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80201c14:	e0bfe517 	ldw	r2,-108(fp)
80201c18:	10000326 	beq	r2,zero,80201c28 <bDdr2MemoryReadTest+0x3a4>
80201c1c:	e0ffed17 	ldw	r3,-76(fp)
80201c20:	e0bfe717 	ldw	r2,-100(fp)
80201c24:	18bf9d36 	bltu	r3,r2,80201a9c <__reset+0xfa1e1a9c>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201c28:	00a008b4 	movhi	r2,32802
80201c2c:	109b3404 	addi	r2,r2,27856
80201c30:	00c00284 	movi	r3,10
80201c34:	10c00005 	stb	r3,0(r2)
80201c38:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201c3c:	012008b4 	movhi	r4,32802
80201c40:	211b3404 	addi	r4,r4,27856
80201c44:	020fba00 	call	8020fba0 <printf>
80201c48:	d0e03d17 	ldw	r3,-32524(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80201c4c:	e0bff117 	ldw	r2,-60(fp)
80201c50:	1885c83a 	sub	r2,r3,r2
80201c54:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
80201c58:	e0bfe517 	ldw	r2,-108(fp)
80201c5c:	10001c26 	beq	r2,zero,80201cd0 <bDdr2MemoryReadTest+0x44c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
80201c60:	e13ff017 	ldw	r4,-64(fp)
80201c64:	020e3540 	call	8020e354 <__floatsisf>
80201c68:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80201c6c:	d0a03c17 	ldw	r2,-32528(gp)
80201c70:	1009883a 	mov	r4,r2
80201c74:	020e4780 	call	8020e478 <__floatunsisf>
80201c78:	1007883a 	mov	r3,r2
80201c7c:	180b883a 	mov	r5,r3
80201c80:	8009883a 	mov	r4,r16
80201c84:	020df140 	call	8020df14 <__divsf3>
80201c88:	1007883a 	mov	r3,r2
80201c8c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
80201c90:	1009883a 	mov	r4,r2
80201c94:	020f7b40 	call	8020f7b4 <__extendsfdf2>
80201c98:	1009883a 	mov	r4,r2
80201c9c:	180b883a 	mov	r5,r3
80201ca0:	d9400015 	stw	r5,0(sp)
80201ca4:	200f883a 	mov	r7,r4
80201ca8:	e1bfe717 	ldw	r6,-100(fp)
80201cac:	016008b4 	movhi	r5,32802
80201cb0:	29517f04 	addi	r5,r5,17916
80201cb4:	012008b4 	movhi	r4,32802
80201cb8:	211b3404 	addi	r4,r4,27856
80201cbc:	020fd080 	call	8020fd08 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201cc0:	012008b4 	movhi	r4,32802
80201cc4:	211b3404 	addi	r4,r4,27856
80201cc8:	020fba00 	call	8020fba0 <printf>
80201ccc:	00000d06 	br	80201d04 <bDdr2MemoryReadTest+0x480>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
80201cd0:	00e008b4 	movhi	r3,32802
80201cd4:	18db3404 	addi	r3,r3,27856
80201cd8:	00a008b4 	movhi	r2,32802
80201cdc:	10918b04 	addi	r2,r2,17964
80201ce0:	1009883a 	mov	r4,r2
80201ce4:	00800544 	movi	r2,21
80201ce8:	100d883a 	mov	r6,r2
80201cec:	200b883a 	mov	r5,r4
80201cf0:	1809883a 	mov	r4,r3
80201cf4:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
80201cf8:	012008b4 	movhi	r4,32802
80201cfc:	211b3404 	addi	r4,r4,27856
80201d00:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201d04:	00a008b4 	movhi	r2,32802
80201d08:	109b3404 	addi	r2,r2,27856
80201d0c:	00c00284 	movi	r3,10
80201d10:	10c00005 	stb	r3,0(r2)
80201d14:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201d18:	012008b4 	movhi	r4,32802
80201d1c:	211b3404 	addi	r4,r4,27856
80201d20:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
80201d24:	e0bfe517 	ldw	r2,-108(fp)
}
80201d28:	e6fffe04 	addi	sp,fp,-8
80201d2c:	dfc00317 	ldw	ra,12(sp)
80201d30:	df000217 	ldw	fp,8(sp)
80201d34:	dc400117 	ldw	r17,4(sp)
80201d38:	dc000017 	ldw	r16,0(sp)
80201d3c:	dec00404 	addi	sp,sp,16
80201d40:	f800283a 	ret

80201d44 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80201d44:	deffec04 	addi	sp,sp,-80
80201d48:	dfc01315 	stw	ra,76(sp)
80201d4c:	df001215 	stw	fp,72(sp)
80201d50:	dcc01115 	stw	r19,68(sp)
80201d54:	dc801015 	stw	r18,64(sp)
80201d58:	dc400f15 	stw	r17,60(sp)
80201d5c:	dc000e15 	stw	r16,56(sp)
80201d60:	df001204 	addi	fp,sp,72
80201d64:	2005883a 	mov	r2,r4
80201d68:	e17ffa15 	stw	r5,-24(fp)
80201d6c:	e1bffb15 	stw	r6,-20(fp)
80201d70:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
80201d74:	00e008b4 	movhi	r3,32802
80201d78:	18db3404 	addi	r3,r3,27856
80201d7c:	00a008b4 	movhi	r2,32802
80201d80:	10919104 	addi	r2,r2,17988
80201d84:	1009883a 	mov	r4,r2
80201d88:	00800bc4 	movi	r2,47
80201d8c:	100d883a 	mov	r6,r2
80201d90:	200b883a 	mov	r5,r4
80201d94:	1809883a 	mov	r4,r3
80201d98:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80201d9c:	012008b4 	movhi	r4,32802
80201da0:	211b3404 	addi	r4,r4,27856
80201da4:	020fba00 	call	8020fba0 <printf>
#endif
	bool bSuccess = FALSE;
80201da8:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80201dac:	e0bff903 	ldbu	r2,-28(fp)
80201db0:	10000326 	beq	r2,zero,80201dc0 <bDdr2MemoryRandomWriteTest+0x7c>
80201db4:	10800060 	cmpeqi	r2,r2,1
80201db8:	10000a1e 	bne	r2,zero,80201de4 <bDdr2MemoryRandomWriteTest+0xa0>
80201dbc:	00001206 	br	80201e08 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201dc0:	e0bff903 	ldbu	r2,-28(fp)
80201dc4:	1009883a 	mov	r4,r2
80201dc8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201dcc:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201dd0:	00a00034 	movhi	r2,32768
80201dd4:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dd8:	00800044 	movi	r2,1
80201ddc:	e0bfef15 	stw	r2,-68(fp)
		break;
80201de0:	00001906 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201de4:	e0bff903 	ldbu	r2,-28(fp)
80201de8:	1009883a 	mov	r4,r2
80201dec:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201df0:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201df4:	00a00034 	movhi	r2,32768
80201df8:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dfc:	00800044 	movi	r2,1
80201e00:	e0bfef15 	stw	r2,-68(fp)
		break;
80201e04:	00001006 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	default:
		bSuccess = FALSE;
80201e08:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201e0c:	00e008b4 	movhi	r3,32802
80201e10:	18db3404 	addi	r3,r3,27856
80201e14:	00a008b4 	movhi	r2,32802
80201e18:	108f4204 	addi	r2,r2,15624
80201e1c:	1009883a 	mov	r4,r2
80201e20:	00800bc4 	movi	r2,47
80201e24:	100d883a 	mov	r6,r2
80201e28:	200b883a 	mov	r5,r4
80201e2c:	1809883a 	mov	r4,r3
80201e30:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201e34:	012008b4 	movhi	r4,32802
80201e38:	211b3404 	addi	r4,r4,27856
80201e3c:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
80201e40:	e0bfef17 	ldw	r2,-68(fp)
80201e44:	0000bc06 	br	80202138 <bDdr2MemoryRandomWriteTest+0x3f4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201e48:	e0bff117 	ldw	r2,-60(fp)
80201e4c:	1004d53a 	srli	r2,r2,20
80201e50:	100d883a 	mov	r6,r2
80201e54:	016008b4 	movhi	r5,32802
80201e58:	29513b04 	addi	r5,r5,17644
80201e5c:	012008b4 	movhi	r4,32802
80201e60:	211b3404 	addi	r4,r4,27856
80201e64:	020fd080 	call	8020fd08 <sprintf>
	debug(fp, cDebugBuffer);
80201e68:	012008b4 	movhi	r4,32802
80201e6c:	211b3404 	addi	r4,r4,27856
80201e70:	020fba00 	call	8020fba0 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201e74:	d0a03d17 	ldw	r2,-32524(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80201e78:	d0a01415 	stw	r2,-32688(gp)
	uliCurrentState = uliInitialState;
80201e7c:	d0a01417 	ldw	r2,-32688(gp)
80201e80:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80201e84:	e0fff017 	ldw	r3,-64(fp)
80201e88:	e0bff117 	ldw	r2,-60(fp)
80201e8c:	1885883a 	add	r2,r3,r2
80201e90:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80201e94:	e0fff117 	ldw	r3,-60(fp)
80201e98:	00b33374 	movhi	r2,52429
80201e9c:	10b33344 	addi	r2,r2,-13107
80201ea0:	1888383a 	mulxuu	r4,r3,r2
80201ea4:	1885383a 	mul	r2,r3,r2
80201ea8:	1025883a 	mov	r18,r2
80201eac:	2027883a 	mov	r19,r4
80201eb0:	9806d13a 	srli	r3,r19,4
80201eb4:	e0bff017 	ldw	r2,-64(fp)
80201eb8:	1885883a 	add	r2,r3,r2
80201ebc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80201ec0:	00800144 	movi	r2,5
80201ec4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
80201ec8:	00e008b4 	movhi	r3,32802
80201ecc:	18db3404 	addi	r3,r3,27856
80201ed0:	00a008b4 	movhi	r2,32802
80201ed4:	10919d04 	addi	r2,r2,18036
80201ed8:	1009883a 	mov	r4,r2
80201edc:	00800584 	movi	r2,22
80201ee0:	100d883a 	mov	r6,r2
80201ee4:	200b883a 	mov	r5,r4
80201ee8:	1809883a 	mov	r4,r3
80201eec:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80201ef0:	012008b4 	movhi	r4,32802
80201ef4:	211b3404 	addi	r4,r4,27856
80201ef8:	020fba00 	call	8020fba0 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
80201efc:	e0bffa17 	ldw	r2,-24(fp)
80201f00:	10800058 	cmpnei	r2,r2,1
80201f04:	1000081e 	bne	r2,zero,80201f28 <bDdr2MemoryRandomWriteTest+0x1e4>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80201f08:	016008b4 	movhi	r5,32802
80201f0c:	2951a304 	addi	r5,r5,18060
80201f10:	012008b4 	movhi	r4,32802
80201f14:	211b3404 	addi	r4,r4,27856
80201f18:	020fd080 	call	8020fd08 <sprintf>
		debug(fp, cDebugBuffer);
80201f1c:	012008b4 	movhi	r4,32802
80201f20:	211b3404 	addi	r4,r4,27856
80201f24:	020fba00 	call	8020fba0 <printf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
80201f28:	e03ff615 	stw	zero,-40(fp)
80201f2c:	d0a03d17 	ldw	r2,-32524(gp)

	TimeStart = alt_nticks();
80201f30:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201f34:	e0bff017 	ldw	r2,-64(fp)
80201f38:	e0bff215 	stw	r2,-56(fp)
80201f3c:	00002a06 	br	80201fe8 <bDdr2MemoryRandomWriteTest+0x2a4>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80201f40:	e0bff804 	addi	r2,fp,-32
80201f44:	1009883a 	mov	r4,r2
80201f48:	02025980 	call	80202598 <uliXorshift32>
80201f4c:	1007883a 	mov	r3,r2
80201f50:	e0bff217 	ldw	r2,-56(fp)
80201f54:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80201f58:	e0bffa17 	ldw	r2,-24(fp)
80201f5c:	10800060 	cmpeqi	r2,r2,1
80201f60:	1009883a 	mov	r4,r2
80201f64:	e0bff217 	ldw	r2,-56(fp)
80201f68:	e0fff317 	ldw	r3,-52(fp)
80201f6c:	1885803a 	cmpltu	r2,r3,r2
80201f70:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80201f74:	10803fcc 	andi	r2,r2,255
80201f78:	10001826 	beq	r2,zero,80201fdc <bDdr2MemoryRandomWriteTest+0x298>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
80201f7c:	e0bff403 	ldbu	r2,-48(fp)
80201f80:	100d883a 	mov	r6,r2
80201f84:	016008b4 	movhi	r5,32802
80201f88:	2951a504 	addi	r5,r5,18068
80201f8c:	012008b4 	movhi	r4,32802
80201f90:	211b3404 	addi	r4,r4,27856
80201f94:	020fd080 	call	8020fd08 <sprintf>
			debug(fp, cDebugBuffer);
80201f98:	012008b4 	movhi	r4,32802
80201f9c:	211b3404 	addi	r4,r4,27856
80201fa0:	020fba00 	call	8020fba0 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
80201fa4:	e0fff117 	ldw	r3,-60(fp)
80201fa8:	00b33374 	movhi	r2,52429
80201fac:	10b33344 	addi	r2,r2,-13107
80201fb0:	1888383a 	mulxuu	r4,r3,r2
80201fb4:	1885383a 	mul	r2,r3,r2
80201fb8:	1021883a 	mov	r16,r2
80201fbc:	2023883a 	mov	r17,r4
80201fc0:	8804d13a 	srli	r2,r17,4
80201fc4:	e0fff317 	ldw	r3,-52(fp)
80201fc8:	1885883a 	add	r2,r3,r2
80201fcc:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80201fd0:	e0bff403 	ldbu	r2,-48(fp)
80201fd4:	10800144 	addi	r2,r2,5
80201fd8:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80201fdc:	e0bff217 	ldw	r2,-56(fp)
80201fe0:	10800104 	addi	r2,r2,4
80201fe4:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80201fe8:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201fec:	e0bff517 	ldw	r2,-44(fp)
80201ff0:	18bfd336 	bltu	r3,r2,80201f40 <__reset+0xfa1e1f40>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80201ff4:	021e9740 	call	8021e974 <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
80201ff8:	e0bffa17 	ldw	r2,-24(fp)
80201ffc:	10800058 	cmpnei	r2,r2,1
80202000:	1000081e 	bne	r2,zero,80202024 <bDdr2MemoryRandomWriteTest+0x2e0>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202004:	016008b4 	movhi	r5,32802
80202008:	2951a804 	addi	r5,r5,18080
8020200c:	012008b4 	movhi	r4,32802
80202010:	211b3404 	addi	r4,r4,27856
80202014:	020fd080 	call	8020fd08 <sprintf>
		debug(fp, cDebugBuffer);
80202018:	012008b4 	movhi	r4,32802
8020201c:	211b3404 	addi	r4,r4,27856
80202020:	020fba00 	call	8020fba0 <printf>
#endif
	}

	if (bSuccess) {
80202024:	e0bfef17 	ldw	r2,-68(fp)
80202028:	10002d26 	beq	r2,zero,802020e0 <bDdr2MemoryRandomWriteTest+0x39c>
		if (bTime == TRUE) {
8020202c:	e0bffb17 	ldw	r2,-20(fp)
80202030:	10800058 	cmpnei	r2,r2,1
80202034:	1000201e 	bne	r2,zero,802020b8 <bDdr2MemoryRandomWriteTest+0x374>
80202038:	d0e03d17 	ldw	r3,-32524(gp)
			TimeElapsed = alt_nticks() - TimeStart;
8020203c:	e0bff717 	ldw	r2,-36(fp)
80202040:	1885c83a 	sub	r2,r3,r2
80202044:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202048:	e13ff617 	ldw	r4,-40(fp)
8020204c:	020e3540 	call	8020e354 <__floatsisf>
80202050:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202054:	d0a03c17 	ldw	r2,-32528(gp)
80202058:	1009883a 	mov	r4,r2
8020205c:	020e4780 	call	8020e478 <__floatunsisf>
80202060:	1007883a 	mov	r3,r2
80202064:	180b883a 	mov	r5,r3
80202068:	8009883a 	mov	r4,r16
8020206c:	020df140 	call	8020df14 <__divsf3>
80202070:	1007883a 	mov	r3,r2
80202074:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
80202078:	1009883a 	mov	r4,r2
8020207c:	020f7b40 	call	8020f7b4 <__extendsfdf2>
80202080:	1009883a 	mov	r4,r2
80202084:	180b883a 	mov	r5,r3
80202088:	d9400015 	stw	r5,0(sp)
8020208c:	200f883a 	mov	r7,r4
80202090:	e1bff117 	ldw	r6,-60(fp)
80202094:	016008b4 	movhi	r5,32802
80202098:	2951ab04 	addi	r5,r5,18092
8020209c:	012008b4 	movhi	r4,32802
802020a0:	211b3404 	addi	r4,r4,27856
802020a4:	020fd080 	call	8020fd08 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802020a8:	012008b4 	movhi	r4,32802
802020ac:	211b3404 	addi	r4,r4,27856
802020b0:	020fba00 	call	8020fba0 <printf>
802020b4:	00001706 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
802020b8:	e1bff117 	ldw	r6,-60(fp)
802020bc:	016008b4 	movhi	r5,32802
802020c0:	2951b704 	addi	r5,r5,18140
802020c4:	012008b4 	movhi	r4,32802
802020c8:	211b3404 	addi	r4,r4,27856
802020cc:	020fd080 	call	8020fd08 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
802020d0:	012008b4 	movhi	r4,32802
802020d4:	211b3404 	addi	r4,r4,27856
802020d8:	020fba00 	call	8020fba0 <printf>
802020dc:	00000d06 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
802020e0:	00e008b4 	movhi	r3,32802
802020e4:	18db3404 	addi	r3,r3,27856
802020e8:	00a008b4 	movhi	r2,32802
802020ec:	10915404 	addi	r2,r2,17744
802020f0:	1009883a 	mov	r4,r2
802020f4:	00800584 	movi	r2,22
802020f8:	100d883a 	mov	r6,r2
802020fc:	200b883a 	mov	r5,r4
80202100:	1809883a 	mov	r4,r3
80202104:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
80202108:	012008b4 	movhi	r4,32802
8020210c:	211b3404 	addi	r4,r4,27856
80202110:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202114:	00a008b4 	movhi	r2,32802
80202118:	109b3404 	addi	r2,r2,27856
8020211c:	00c00284 	movi	r3,10
80202120:	10c00005 	stb	r3,0(r2)
80202124:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202128:	012008b4 	movhi	r4,32802
8020212c:	211b3404 	addi	r4,r4,27856
80202130:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
80202134:	e0bfef17 	ldw	r2,-68(fp)
}
80202138:	e6fffc04 	addi	sp,fp,-16
8020213c:	dfc00517 	ldw	ra,20(sp)
80202140:	df000417 	ldw	fp,16(sp)
80202144:	dcc00317 	ldw	r19,12(sp)
80202148:	dc800217 	ldw	r18,8(sp)
8020214c:	dc400117 	ldw	r17,4(sp)
80202150:	dc000017 	ldw	r16,0(sp)
80202154:	dec00604 	addi	sp,sp,24
80202158:	f800283a 	ret

8020215c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
8020215c:	deffec04 	addi	sp,sp,-80
80202160:	dfc01315 	stw	ra,76(sp)
80202164:	df001215 	stw	fp,72(sp)
80202168:	dcc01115 	stw	r19,68(sp)
8020216c:	dc801015 	stw	r18,64(sp)
80202170:	dc400f15 	stw	r17,60(sp)
80202174:	dc000e15 	stw	r16,56(sp)
80202178:	df001204 	addi	fp,sp,72
8020217c:	2005883a 	mov	r2,r4
80202180:	e17ffa15 	stw	r5,-24(fp)
80202184:	e1bffb15 	stw	r6,-20(fp)
80202188:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
8020218c:	00e008b4 	movhi	r3,32802
80202190:	18db3404 	addi	r3,r3,27856
80202194:	00a008b4 	movhi	r2,32802
80202198:	1091c104 	addi	r2,r2,18180
8020219c:	1009883a 	mov	r4,r2
802021a0:	00800b84 	movi	r2,46
802021a4:	100d883a 	mov	r6,r2
802021a8:	200b883a 	mov	r5,r4
802021ac:	1809883a 	mov	r4,r3
802021b0:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
802021b4:	012008b4 	movhi	r4,32802
802021b8:	211b3404 	addi	r4,r4,27856
802021bc:	020fba00 	call	8020fba0 <printf>
#endif
	bool bSuccess = FALSE;
802021c0:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802021c4:	e0bff903 	ldbu	r2,-28(fp)
802021c8:	10000326 	beq	r2,zero,802021d8 <bDdr2MemoryRandomReadTest+0x7c>
802021cc:	10800060 	cmpeqi	r2,r2,1
802021d0:	10000a1e 	bne	r2,zero,802021fc <bDdr2MemoryRandomReadTest+0xa0>
802021d4:	00001206 	br	80202220 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021d8:	e0bff903 	ldbu	r2,-28(fp)
802021dc:	1009883a 	mov	r4,r2
802021e0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802021e4:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802021e8:	00a00034 	movhi	r2,32768
802021ec:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
802021f0:	00800044 	movi	r2,1
802021f4:	e0bfef15 	stw	r2,-68(fp)
		break;
802021f8:	00001906 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021fc:	e0bff903 	ldbu	r2,-28(fp)
80202200:	1009883a 	mov	r4,r2
80202204:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80202208:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8020220c:	00a00034 	movhi	r2,32768
80202210:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80202214:	00800044 	movi	r2,1
80202218:	e0bfef15 	stw	r2,-68(fp)
		break;
8020221c:	00001006 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	default:
		bSuccess = FALSE;
80202220:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80202224:	00e008b4 	movhi	r3,32802
80202228:	18db3404 	addi	r3,r3,27856
8020222c:	00a008b4 	movhi	r2,32802
80202230:	108f4204 	addi	r2,r2,15624
80202234:	1009883a 	mov	r4,r2
80202238:	00800bc4 	movi	r2,47
8020223c:	100d883a 	mov	r6,r2
80202240:	200b883a 	mov	r5,r4
80202244:	1809883a 	mov	r4,r3
80202248:	020fa280 	call	8020fa28 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020224c:	012008b4 	movhi	r4,32802
80202250:	211b3404 	addi	r4,r4,27856
80202254:	020fba00 	call	8020fba0 <printf>
		;
#endif
		return bSuccess;
80202258:	e0bfef17 	ldw	r2,-68(fp)
8020225c:	0000c506 	br	80202574 <bDdr2MemoryRandomReadTest+0x418>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80202260:	e0bff117 	ldw	r2,-60(fp)
80202264:	1004d53a 	srli	r2,r2,20
80202268:	100d883a 	mov	r6,r2
8020226c:	016008b4 	movhi	r5,32802
80202270:	29513b04 	addi	r5,r5,17644
80202274:	012008b4 	movhi	r4,32802
80202278:	211b3404 	addi	r4,r4,27856
8020227c:	020fd080 	call	8020fd08 <sprintf>
	debug(fp, cDebugBuffer);
80202280:	012008b4 	movhi	r4,32802
80202284:	211b3404 	addi	r4,r4,27856
80202288:	020fba00 	call	8020fba0 <printf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
8020228c:	d0a01417 	ldw	r2,-32688(gp)
80202290:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80202294:	e0fff017 	ldw	r3,-64(fp)
80202298:	e0bff117 	ldw	r2,-60(fp)
8020229c:	1885883a 	add	r2,r3,r2
802022a0:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
802022a4:	e0fff117 	ldw	r3,-60(fp)
802022a8:	00b33374 	movhi	r2,52429
802022ac:	10b33344 	addi	r2,r2,-13107
802022b0:	1888383a 	mulxuu	r4,r3,r2
802022b4:	1885383a 	mul	r2,r3,r2
802022b8:	1025883a 	mov	r18,r2
802022bc:	2027883a 	mov	r19,r4
802022c0:	9806d13a 	srli	r3,r19,4
802022c4:	e0bff017 	ldw	r2,-64(fp)
802022c8:	1885883a 	add	r2,r3,r2
802022cc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
802022d0:	00800144 	movi	r2,5
802022d4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
802022d8:	00e008b4 	movhi	r3,32802
802022dc:	18db3404 	addi	r3,r3,27856
802022e0:	00a008b4 	movhi	r2,32802
802022e4:	1091cd04 	addi	r2,r2,18228
802022e8:	1009883a 	mov	r4,r2
802022ec:	00800604 	movi	r2,24
802022f0:	100d883a 	mov	r6,r2
802022f4:	200b883a 	mov	r5,r4
802022f8:	1809883a 	mov	r4,r3
802022fc:	020fa280 	call	8020fa28 <memcpy>
	debug(fp, cDebugBuffer);
80202300:	012008b4 	movhi	r4,32802
80202304:	211b3404 	addi	r4,r4,27856
80202308:	020fba00 	call	8020fba0 <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8020230c:	e0bffa17 	ldw	r2,-24(fp)
80202310:	10800058 	cmpnei	r2,r2,1
80202314:	1000081e 	bne	r2,zero,80202338 <bDdr2MemoryRandomReadTest+0x1dc>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80202318:	016008b4 	movhi	r5,32802
8020231c:	2951a304 	addi	r5,r5,18060
80202320:	012008b4 	movhi	r4,32802
80202324:	211b3404 	addi	r4,r4,27856
80202328:	020fd080 	call	8020fd08 <sprintf>
		debug(fp, cDebugBuffer);
8020232c:	012008b4 	movhi	r4,32802
80202330:	211b3404 	addi	r4,r4,27856
80202334:	020fba00 	call	8020fba0 <printf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
80202338:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020233c:	d0a03d17 	ldw	r2,-32524(gp)

	TimeStart = alt_nticks();
80202340:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80202344:	e0bff017 	ldw	r2,-64(fp)
80202348:	e0bff215 	stw	r2,-56(fp)
8020234c:	00003606 	br	80202428 <bDdr2MemoryRandomReadTest+0x2cc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80202350:	e0bff804 	addi	r2,fp,-32
80202354:	1009883a 	mov	r4,r2
80202358:	02025980 	call	80202598 <uliXorshift32>
8020235c:	1007883a 	mov	r3,r2
80202360:	e0bff217 	ldw	r2,-56(fp)
80202364:	10800017 	ldw	r2,0(r2)
80202368:	18800e26 	beq	r3,r2,802023a4 <bDdr2MemoryRandomReadTest+0x248>
			bSuccess = FALSE;
8020236c:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
80202370:	e0bffa17 	ldw	r2,-24(fp)
80202374:	10800058 	cmpnei	r2,r2,1
80202378:	10000a1e 	bne	r2,zero,802023a4 <bDdr2MemoryRandomReadTest+0x248>
#if DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
8020237c:	e0bff217 	ldw	r2,-56(fp)
80202380:	100d883a 	mov	r6,r2
80202384:	016008b4 	movhi	r5,32802
80202388:	2951d304 	addi	r5,r5,18252
8020238c:	012008b4 	movhi	r4,32802
80202390:	211b3404 	addi	r4,r4,27856
80202394:	020fd080 	call	8020fd08 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
80202398:	012008b4 	movhi	r4,32802
8020239c:	211b3404 	addi	r4,r4,27856
802023a0:	020fba00 	call	8020fba0 <printf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
802023a4:	e0bffa17 	ldw	r2,-24(fp)
802023a8:	10800058 	cmpnei	r2,r2,1
802023ac:	10001b1e 	bne	r2,zero,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
802023b0:	e0bff217 	ldw	r2,-56(fp)
802023b4:	e0fff317 	ldw	r3,-52(fp)
802023b8:	1880182e 	bgeu	r3,r2,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
802023bc:	e0bff403 	ldbu	r2,-48(fp)
802023c0:	100d883a 	mov	r6,r2
802023c4:	016008b4 	movhi	r5,32802
802023c8:	2951a504 	addi	r5,r5,18068
802023cc:	012008b4 	movhi	r4,32802
802023d0:	211b3404 	addi	r4,r4,27856
802023d4:	020fd080 	call	8020fd08 <sprintf>
			debug(fp, cDebugBuffer);
802023d8:	012008b4 	movhi	r4,32802
802023dc:	211b3404 	addi	r4,r4,27856
802023e0:	020fba00 	call	8020fba0 <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
802023e4:	e0fff117 	ldw	r3,-60(fp)
802023e8:	00b33374 	movhi	r2,52429
802023ec:	10b33344 	addi	r2,r2,-13107
802023f0:	1888383a 	mulxuu	r4,r3,r2
802023f4:	1885383a 	mul	r2,r3,r2
802023f8:	1021883a 	mov	r16,r2
802023fc:	2023883a 	mov	r17,r4
80202400:	8804d13a 	srli	r2,r17,4
80202404:	e0fff317 	ldw	r3,-52(fp)
80202408:	1885883a 	add	r2,r3,r2
8020240c:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80202410:	e0bff403 	ldbu	r2,-48(fp)
80202414:	10800144 	addi	r2,r2,5
80202418:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
8020241c:	e0bff217 	ldw	r2,-56(fp)
80202420:	10800104 	addi	r2,r2,4
80202424:	e0bff215 	stw	r2,-56(fp)
80202428:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8020242c:	e0bff517 	ldw	r2,-44(fp)
80202430:	18bfc736 	bltu	r3,r2,80202350 <__reset+0xfa1e2350>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
80202434:	e0bffa17 	ldw	r2,-24(fp)
80202438:	10800058 	cmpnei	r2,r2,1
8020243c:	1000081e 	bne	r2,zero,80202460 <bDdr2MemoryRandomReadTest+0x304>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202440:	016008b4 	movhi	r5,32802
80202444:	2951a804 	addi	r5,r5,18080
80202448:	012008b4 	movhi	r4,32802
8020244c:	211b3404 	addi	r4,r4,27856
80202450:	020fd080 	call	8020fd08 <sprintf>
		debug(fp, cDebugBuffer);
80202454:	012008b4 	movhi	r4,32802
80202458:	211b3404 	addi	r4,r4,27856
8020245c:	020fba00 	call	8020fba0 <printf>
#endif
	}

	if (bSuccess) {
80202460:	e0bfef17 	ldw	r2,-68(fp)
80202464:	10002d26 	beq	r2,zero,8020251c <bDdr2MemoryRandomReadTest+0x3c0>
		if (bTime == TRUE) {
80202468:	e0bffb17 	ldw	r2,-20(fp)
8020246c:	10800058 	cmpnei	r2,r2,1
80202470:	1000201e 	bne	r2,zero,802024f4 <bDdr2MemoryRandomReadTest+0x398>
80202474:	d0e03d17 	ldw	r3,-32524(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80202478:	e0bff717 	ldw	r2,-36(fp)
8020247c:	1885c83a 	sub	r2,r3,r2
80202480:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202484:	e13ff617 	ldw	r4,-40(fp)
80202488:	020e3540 	call	8020e354 <__floatsisf>
8020248c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202490:	d0a03c17 	ldw	r2,-32528(gp)
80202494:	1009883a 	mov	r4,r2
80202498:	020e4780 	call	8020e478 <__floatunsisf>
8020249c:	1007883a 	mov	r3,r2
802024a0:	180b883a 	mov	r5,r3
802024a4:	8009883a 	mov	r4,r16
802024a8:	020df140 	call	8020df14 <__divsf3>
802024ac:	1007883a 	mov	r3,r2
802024b0:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
802024b4:	1009883a 	mov	r4,r2
802024b8:	020f7b40 	call	8020f7b4 <__extendsfdf2>
802024bc:	1009883a 	mov	r4,r2
802024c0:	180b883a 	mov	r5,r3
802024c4:	d9400015 	stw	r5,0(sp)
802024c8:	200f883a 	mov	r7,r4
802024cc:	e1bff117 	ldw	r6,-60(fp)
802024d0:	016008b4 	movhi	r5,32802
802024d4:	2951db04 	addi	r5,r5,18284
802024d8:	012008b4 	movhi	r4,32802
802024dc:	211b3404 	addi	r4,r4,27856
802024e0:	020fd080 	call	8020fd08 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802024e4:	012008b4 	movhi	r4,32802
802024e8:	211b3404 	addi	r4,r4,27856
802024ec:	020fba00 	call	8020fba0 <printf>
802024f0:	00001706 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
802024f4:	e1bff117 	ldw	r6,-60(fp)
802024f8:	016008b4 	movhi	r5,32802
802024fc:	2951e704 	addi	r5,r5,18332
80202500:	012008b4 	movhi	r4,32802
80202504:	211b3404 	addi	r4,r4,27856
80202508:	020fd080 	call	8020fd08 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
8020250c:	012008b4 	movhi	r4,32802
80202510:	211b3404 	addi	r4,r4,27856
80202514:	020fba00 	call	8020fba0 <printf>
80202518:	00000d06 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
8020251c:	00e008b4 	movhi	r3,32802
80202520:	18db3404 	addi	r3,r3,27856
80202524:	00a008b4 	movhi	r2,32802
80202528:	10918b04 	addi	r2,r2,17964
8020252c:	1009883a 	mov	r4,r2
80202530:	00800544 	movi	r2,21
80202534:	100d883a 	mov	r6,r2
80202538:	200b883a 	mov	r5,r4
8020253c:	1809883a 	mov	r4,r3
80202540:	020fa280 	call	8020fa28 <memcpy>
		debug(fp, cDebugBuffer);
80202544:	012008b4 	movhi	r4,32802
80202548:	211b3404 	addi	r4,r4,27856
8020254c:	020fba00 	call	8020fba0 <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202550:	00a008b4 	movhi	r2,32802
80202554:	109b3404 	addi	r2,r2,27856
80202558:	00c00284 	movi	r3,10
8020255c:	10c00005 	stb	r3,0(r2)
80202560:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202564:	012008b4 	movhi	r4,32802
80202568:	211b3404 	addi	r4,r4,27856
8020256c:	020fba00 	call	8020fba0 <printf>
#endif

	return bSuccess;
80202570:	e0bfef17 	ldw	r2,-68(fp)
}
80202574:	e6fffc04 	addi	sp,fp,-16
80202578:	dfc00517 	ldw	ra,20(sp)
8020257c:	df000417 	ldw	fp,16(sp)
80202580:	dcc00317 	ldw	r19,12(sp)
80202584:	dc800217 	ldw	r18,8(sp)
80202588:	dc400117 	ldw	r17,4(sp)
8020258c:	dc000017 	ldw	r16,0(sp)
80202590:	dec00604 	addi	sp,sp,24
80202594:	f800283a 	ret

80202598 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80202598:	defffd04 	addi	sp,sp,-12
8020259c:	df000215 	stw	fp,8(sp)
802025a0:	df000204 	addi	fp,sp,8
802025a4:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
802025a8:	e0bfff17 	ldw	r2,-4(fp)
802025ac:	10800017 	ldw	r2,0(r2)
802025b0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
802025b4:	e0bffe17 	ldw	r2,-8(fp)
802025b8:	1004937a 	slli	r2,r2,13
802025bc:	e0fffe17 	ldw	r3,-8(fp)
802025c0:	1884f03a 	xor	r2,r3,r2
802025c4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
802025c8:	e0bffe17 	ldw	r2,-8(fp)
802025cc:	1004d47a 	srli	r2,r2,17
802025d0:	e0fffe17 	ldw	r3,-8(fp)
802025d4:	1884f03a 	xor	r2,r3,r2
802025d8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
802025dc:	e0bffe17 	ldw	r2,-8(fp)
802025e0:	1004917a 	slli	r2,r2,5
802025e4:	e0fffe17 	ldw	r3,-8(fp)
802025e8:	1884f03a 	xor	r2,r3,r2
802025ec:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
802025f0:	e0bfff17 	ldw	r2,-4(fp)
802025f4:	e0fffe17 	ldw	r3,-8(fp)
802025f8:	10c00015 	stw	r3,0(r2)

	return uliX;
802025fc:	e0bffe17 	ldw	r2,-8(fp)
}
80202600:	e037883a 	mov	sp,fp
80202604:	df000017 	ldw	fp,0(sp)
80202608:	dec00104 	addi	sp,sp,4
8020260c:	f800283a 	ret

80202610 <bSdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
80202610:	defffb04 	addi	sp,sp,-20
80202614:	dfc00415 	stw	ra,16(sp)
80202618:	df000315 	stw	fp,12(sp)
8020261c:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
80202620:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80202624:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80202628:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
8020262c:	012008b4 	movhi	r4,32802
80202630:	2111f104 	addi	r4,r4,18372
80202634:	02226540 	call	80222654 <alt_msgdma_open>
80202638:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
8020263c:	d0a01517 	ldw	r2,-32684(gp)
80202640:	10001a26 	beq	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202644:	d0a01517 	ldw	r2,-32684(gp)
80202648:	10800317 	ldw	r2,12(r2)
8020264c:	10800104 	addi	r2,r2,4
80202650:	00c00084 	movi	r3,2
80202654:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202658:	00000b06 	br	80202688 <bSdmaInitM1Dma+0x78>
			usleep(1);
8020265c:	01000044 	movi	r4,1
80202660:	021f2d00 	call	8021f2d0 <usleep>
			usiCounter++;
80202664:	e0bfff0b 	ldhu	r2,-4(fp)
80202668:	10800044 	addi	r2,r2,1
8020266c:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80202670:	e0bfff0b 	ldhu	r2,-4(fp)
80202674:	1084e230 	cmpltui	r2,r2,5000
80202678:	1000031e 	bne	r2,zero,80202688 <bSdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
8020267c:	00800044 	movi	r2,1
80202680:	e0bffe15 	stw	r2,-8(fp)
				break;
80202684:	00000506 	br	8020269c <bSdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202688:	d0a01517 	ldw	r2,-32684(gp)
8020268c:	10800317 	ldw	r2,12(r2)
80202690:	10800037 	ldwio	r2,0(r2)
80202694:	1080100c 	andi	r2,r2,64
80202698:	103ff01e 	bne	r2,zero,8020265c <__reset+0xfa1e265c>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
8020269c:	e0bffe17 	ldw	r2,-8(fp)
802026a0:	1000021e 	bne	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802026a4:	00800044 	movi	r2,1
802026a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802026ac:	e0bffd17 	ldw	r2,-12(fp)
}
802026b0:	e037883a 	mov	sp,fp
802026b4:	dfc00117 	ldw	ra,4(sp)
802026b8:	df000017 	ldw	fp,0(sp)
802026bc:	dec00204 	addi	sp,sp,8
802026c0:	f800283a 	ret

802026c4 <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
802026c4:	defffb04 	addi	sp,sp,-20
802026c8:	dfc00415 	stw	ra,16(sp)
802026cc:	df000315 	stw	fp,12(sp)
802026d0:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802026d4:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802026d8:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802026dc:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
802026e0:	012008b4 	movhi	r4,32802
802026e4:	2111f604 	addi	r4,r4,18392
802026e8:	02226540 	call	80222654 <alt_msgdma_open>
802026ec:	d0a01615 	stw	r2,-32680(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802026f0:	d0a01617 	ldw	r2,-32680(gp)
802026f4:	1000021e 	bne	r2,zero,80202700 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
802026f8:	e03ffd15 	stw	zero,-12(fp)
802026fc:	00001a06 	br	80202768 <bSdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202700:	d0a01617 	ldw	r2,-32680(gp)
80202704:	10800317 	ldw	r2,12(r2)
80202708:	10800104 	addi	r2,r2,4
8020270c:	00c00084 	movi	r3,2
80202710:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202714:	00000b06 	br	80202744 <bSdmaInitM2Dma+0x80>
			usleep(1);
80202718:	01000044 	movi	r4,1
8020271c:	021f2d00 	call	8021f2d0 <usleep>
			usiCounter++;
80202720:	e0bfff0b 	ldhu	r2,-4(fp)
80202724:	10800044 	addi	r2,r2,1
80202728:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020272c:	e0bfff0b 	ldhu	r2,-4(fp)
80202730:	1084e230 	cmpltui	r2,r2,5000
80202734:	1000031e 	bne	r2,zero,80202744 <bSdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80202738:	00800044 	movi	r2,1
8020273c:	e0bffe15 	stw	r2,-8(fp)
				break;
80202740:	00000506 	br	80202758 <bSdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202744:	d0a01617 	ldw	r2,-32680(gp)
80202748:	10800317 	ldw	r2,12(r2)
8020274c:	10800037 	ldwio	r2,0(r2)
80202750:	1080100c 	andi	r2,r2,64
80202754:	103ff01e 	bne	r2,zero,80202718 <__reset+0xfa1e2718>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80202758:	e0bffe17 	ldw	r2,-8(fp)
8020275c:	1000021e 	bne	r2,zero,80202768 <bSdmaInitM2Dma+0xa4>
			bStatus = TRUE;
80202760:	00800044 	movi	r2,1
80202764:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80202768:	e0bffd17 	ldw	r2,-12(fp)
}
8020276c:	e037883a 	mov	sp,fp
80202770:	dfc00117 	ldw	ra,4(sp)
80202774:	df000017 	ldw	fp,0(sp)
80202778:	dec00204 	addi	sp,sp,8
8020277c:	f800283a 	ret

80202780 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202780:	deffe604 	addi	sp,sp,-104
80202784:	dfc01915 	stw	ra,100(sp)
80202788:	df001815 	stw	fp,96(sp)
8020278c:	dc001715 	stw	r16,92(sp)
80202790:	df001804 	addi	fp,sp,96
80202794:	e13ffb15 	stw	r4,-20(fp)
80202798:	2809883a 	mov	r4,r5
8020279c:	3007883a 	mov	r3,r6
802027a0:	3805883a 	mov	r2,r7
802027a4:	e13ffc0d 	sth	r4,-16(fp)
802027a8:	e0fffd05 	stb	r3,-12(fp)
802027ac:	e0bffe05 	stb	r2,-8(fp)
802027b0:	defff004 	addi	sp,sp,-64
802027b4:	d8800904 	addi	r2,sp,36
802027b8:	108007c4 	addi	r2,r2,31
802027bc:	1004d17a 	srli	r2,r2,5
802027c0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802027c4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
802027c8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
802027cc:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
802027d0:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
802027d4:	e03ffa15 	stw	zero,-24(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
802027d8:	e03ff615 	stw	zero,-40(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802027dc:	e03ff70d 	sth	zero,-36(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802027e0:	00800044 	movi	r2,1
802027e4:	e0bff515 	stw	r2,-44(fp)
	bStatus = FALSE;
802027e8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
802027ec:	e03ff415 	stw	zero,-48(fp)
	switch (ucChBufferId) {
802027f0:	e0bffe03 	ldbu	r2,-8(fp)
802027f4:	10c00228 	cmpgeui	r3,r2,8
802027f8:	1800c41e 	bne	r3,zero,80202b0c <bSdmaDmaM1Transfer+0x38c>
802027fc:	100690ba 	slli	r3,r2,2
80202800:	00a00834 	movhi	r2,32800
80202804:	108a0504 	addi	r2,r2,10260
80202808:	1885883a 	add	r2,r3,r2
8020280c:	10800017 	ldw	r2,0(r2)
80202810:	1000683a 	jmp	r2
80202814:	80202834 	orhi	zero,r16,32928
80202818:	80202888 	cmpgei	zero,r16,-32606
8020281c:	802028e4 	muli	zero,r16,-32605
80202820:	80202940 	call	88020294 <__reset+0x2000294>
80202824:	8020299c 	xori	zero,r16,32934
80202828:	802029f8 	rdprs	zero,r16,-32601
8020282c:	80202a54 	ori	zero,r16,32937
80202830:	80202ab0 	cmpltui	zero,r16,32938
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202834:	e0bffd03 	ldbu	r2,-12(fp)
80202838:	10000926 	beq	r2,zero,80202860 <bSdmaDmaM1Transfer+0xe0>
8020283c:	10800060 	cmpeqi	r2,r2,1
80202840:	10000d26 	beq	r2,zero,80202878 <bSdmaDmaM1Transfer+0xf8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202844:	00a00014 	movui	r2,32768
80202848:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
8020284c:	00800044 	movi	r2,1
80202850:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1RightBufferEmpty();
80202854:	02060fc0 	call	802060fc <bFeebGetCh1RightBufferEmpty>
80202858:	e0bff415 	stw	r2,-48(fp)
			break;
8020285c:	00000906 	br	80202884 <bSdmaDmaM1Transfer+0x104>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202860:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202864:	00800044 	movi	r2,1
80202868:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1LeftBufferEmpty();
8020286c:	02060700 	call	80206070 <bFeebGetCh1LeftBufferEmpty>
80202870:	e0bff415 	stw	r2,-48(fp)
			break;
80202874:	00000306 	br	80202884 <bSdmaDmaM1Transfer+0x104>
		default:
			bChannelFlag = FALSE;
80202878:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
8020287c:	e03ff415 	stw	zero,-48(fp)
			break;
80202880:	0001883a 	nop
		}
		break;
80202884:	0000a306 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202888:	e0bffd03 	ldbu	r2,-12(fp)
8020288c:	10000a26 	beq	r2,zero,802028b8 <bSdmaDmaM1Transfer+0x138>
80202890:	10800060 	cmpeqi	r2,r2,1
80202894:	10000f26 	beq	r2,zero,802028d4 <bSdmaDmaM1Transfer+0x154>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202898:	008000b4 	movhi	r2,2
8020289c:	10a00004 	addi	r2,r2,-32768
802028a0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
802028a4:	00800044 	movi	r2,1
802028a8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2RightBufferEmpty();
802028ac:	02062140 	call	80206214 <bFeebGetCh2RightBufferEmpty>
802028b0:	e0bff415 	stw	r2,-48(fp)
			break;
802028b4:	00000a06 	br	802028e0 <bSdmaDmaM1Transfer+0x160>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
802028b8:	00800074 	movhi	r2,1
802028bc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
802028c0:	00800044 	movi	r2,1
802028c4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2LeftBufferEmpty();
802028c8:	02061880 	call	80206188 <bFeebGetCh2LeftBufferEmpty>
802028cc:	e0bff415 	stw	r2,-48(fp)
			break;
802028d0:	00000306 	br	802028e0 <bSdmaDmaM1Transfer+0x160>
		default:
			bChannelFlag = FALSE;
802028d4:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
802028d8:	e03ff415 	stw	zero,-48(fp)
			break;
802028dc:	0001883a 	nop
		}
		break;
802028e0:	00008c06 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
802028e4:	e0bffd03 	ldbu	r2,-12(fp)
802028e8:	10000a26 	beq	r2,zero,80202914 <bSdmaDmaM1Transfer+0x194>
802028ec:	10800060 	cmpeqi	r2,r2,1
802028f0:	10000f26 	beq	r2,zero,80202930 <bSdmaDmaM1Transfer+0x1b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
802028f4:	008000f4 	movhi	r2,3
802028f8:	10a00004 	addi	r2,r2,-32768
802028fc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202900:	00800044 	movi	r2,1
80202904:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3RightBufferEmpty();
80202908:	020632c0 	call	8020632c <bFeebGetCh3RightBufferEmpty>
8020290c:	e0bff415 	stw	r2,-48(fp)
			break;
80202910:	00000a06 	br	8020293c <bSdmaDmaM1Transfer+0x1bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202914:	008000b4 	movhi	r2,2
80202918:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
8020291c:	00800044 	movi	r2,1
80202920:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3LeftBufferEmpty();
80202924:	02062a00 	call	802062a0 <bFeebGetCh3LeftBufferEmpty>
80202928:	e0bff415 	stw	r2,-48(fp)
			break;
8020292c:	00000306 	br	8020293c <bSdmaDmaM1Transfer+0x1bc>
		default:
			bChannelFlag = FALSE;
80202930:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202934:	e03ff415 	stw	zero,-48(fp)
			break;
80202938:	0001883a 	nop
		}
		break;
8020293c:	00007506 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202940:	e0bffd03 	ldbu	r2,-12(fp)
80202944:	10000a26 	beq	r2,zero,80202970 <bSdmaDmaM1Transfer+0x1f0>
80202948:	10800060 	cmpeqi	r2,r2,1
8020294c:	10000f26 	beq	r2,zero,8020298c <bSdmaDmaM1Transfer+0x20c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202950:	00800134 	movhi	r2,4
80202954:	10a00004 	addi	r2,r2,-32768
80202958:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
8020295c:	00800044 	movi	r2,1
80202960:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4RightBufferEmpty();
80202964:	02064440 	call	80206444 <bFeebGetCh4RightBufferEmpty>
80202968:	e0bff415 	stw	r2,-48(fp)
			break;
8020296c:	00000a06 	br	80202998 <bSdmaDmaM1Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202970:	008000f4 	movhi	r2,3
80202974:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202978:	00800044 	movi	r2,1
8020297c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4LeftBufferEmpty();
80202980:	02063b80 	call	802063b8 <bFeebGetCh4LeftBufferEmpty>
80202984:	e0bff415 	stw	r2,-48(fp)
			break;
80202988:	00000306 	br	80202998 <bSdmaDmaM1Transfer+0x218>
		default:
			bChannelFlag = FALSE;
8020298c:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202990:	e03ff415 	stw	zero,-48(fp)
			break;
80202994:	0001883a 	nop
		}
		break;
80202998:	00005e06 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
8020299c:	e0bffd03 	ldbu	r2,-12(fp)
802029a0:	10000a26 	beq	r2,zero,802029cc <bSdmaDmaM1Transfer+0x24c>
802029a4:	10800060 	cmpeqi	r2,r2,1
802029a8:	10000f26 	beq	r2,zero,802029e8 <bSdmaDmaM1Transfer+0x268>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
802029ac:	00800174 	movhi	r2,5
802029b0:	10a00004 	addi	r2,r2,-32768
802029b4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
802029b8:	00800044 	movi	r2,1
802029bc:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5RightBufferEmpty();
802029c0:	020655c0 	call	8020655c <bFeebGetCh5RightBufferEmpty>
802029c4:	e0bff415 	stw	r2,-48(fp)
			break;
802029c8:	00000a06 	br	802029f4 <bSdmaDmaM1Transfer+0x274>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
802029cc:	00800134 	movhi	r2,4
802029d0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
802029d4:	00800044 	movi	r2,1
802029d8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5LeftBufferEmpty();
802029dc:	02064d00 	call	802064d0 <bFeebGetCh5LeftBufferEmpty>
802029e0:	e0bff415 	stw	r2,-48(fp)
			break;
802029e4:	00000306 	br	802029f4 <bSdmaDmaM1Transfer+0x274>
		default:
			bChannelFlag = FALSE;
802029e8:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
802029ec:	e03ff415 	stw	zero,-48(fp)
			break;
802029f0:	0001883a 	nop
		}
		break;
802029f4:	00004706 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
802029f8:	e0bffd03 	ldbu	r2,-12(fp)
802029fc:	10000a26 	beq	r2,zero,80202a28 <bSdmaDmaM1Transfer+0x2a8>
80202a00:	10800060 	cmpeqi	r2,r2,1
80202a04:	10000f26 	beq	r2,zero,80202a44 <bSdmaDmaM1Transfer+0x2c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202a08:	008001b4 	movhi	r2,6
80202a0c:	10a00004 	addi	r2,r2,-32768
80202a10:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202a14:	00800044 	movi	r2,1
80202a18:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6RightBufferEmpty();
80202a1c:	02066740 	call	80206674 <bFeebGetCh6RightBufferEmpty>
80202a20:	e0bff415 	stw	r2,-48(fp)
			break;
80202a24:	00000a06 	br	80202a50 <bSdmaDmaM1Transfer+0x2d0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202a28:	00800174 	movhi	r2,5
80202a2c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202a30:	00800044 	movi	r2,1
80202a34:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6LeftBufferEmpty();
80202a38:	02065e80 	call	802065e8 <bFeebGetCh6LeftBufferEmpty>
80202a3c:	e0bff415 	stw	r2,-48(fp)
			break;
80202a40:	00000306 	br	80202a50 <bSdmaDmaM1Transfer+0x2d0>
		default:
			bChannelFlag = FALSE;
80202a44:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202a48:	e03ff415 	stw	zero,-48(fp)
			break;
80202a4c:	0001883a 	nop
		}
		break;
80202a50:	00003006 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202a54:	e0bffd03 	ldbu	r2,-12(fp)
80202a58:	10000a26 	beq	r2,zero,80202a84 <bSdmaDmaM1Transfer+0x304>
80202a5c:	10800060 	cmpeqi	r2,r2,1
80202a60:	10000f26 	beq	r2,zero,80202aa0 <bSdmaDmaM1Transfer+0x320>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202a64:	008001f4 	movhi	r2,7
80202a68:	10a00004 	addi	r2,r2,-32768
80202a6c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202a70:	00800044 	movi	r2,1
80202a74:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7RightBufferEmpty();
80202a78:	020678c0 	call	8020678c <bFeebGetCh7RightBufferEmpty>
80202a7c:	e0bff415 	stw	r2,-48(fp)
			break;
80202a80:	00000a06 	br	80202aac <bSdmaDmaM1Transfer+0x32c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202a84:	008001b4 	movhi	r2,6
80202a88:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202a8c:	00800044 	movi	r2,1
80202a90:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7LeftBufferEmpty();
80202a94:	02067000 	call	80206700 <bFeebGetCh7LeftBufferEmpty>
80202a98:	e0bff415 	stw	r2,-48(fp)
			break;
80202a9c:	00000306 	br	80202aac <bSdmaDmaM1Transfer+0x32c>
		default:
			bChannelFlag = FALSE;
80202aa0:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202aa4:	e03ff415 	stw	zero,-48(fp)
			break;
80202aa8:	0001883a 	nop
		}
		break;
80202aac:	00001906 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202ab0:	e0bffd03 	ldbu	r2,-12(fp)
80202ab4:	10000a26 	beq	r2,zero,80202ae0 <bSdmaDmaM1Transfer+0x360>
80202ab8:	10800060 	cmpeqi	r2,r2,1
80202abc:	10000f26 	beq	r2,zero,80202afc <bSdmaDmaM1Transfer+0x37c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202ac0:	00800234 	movhi	r2,8
80202ac4:	10a00004 	addi	r2,r2,-32768
80202ac8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202acc:	00800044 	movi	r2,1
80202ad0:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8RightBufferEmpty();
80202ad4:	02068a40 	call	802068a4 <bFeebGetCh8RightBufferEmpty>
80202ad8:	e0bff415 	stw	r2,-48(fp)
			break;
80202adc:	00000a06 	br	80202b08 <bSdmaDmaM1Transfer+0x388>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202ae0:	008001f4 	movhi	r2,7
80202ae4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202ae8:	00800044 	movi	r2,1
80202aec:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8LeftBufferEmpty();
80202af0:	02068180 	call	80206818 <bFeebGetCh8LeftBufferEmpty>
80202af4:	e0bff415 	stw	r2,-48(fp)
			break;
80202af8:	00000306 	br	80202b08 <bSdmaDmaM1Transfer+0x388>
		default:
			bChannelFlag = FALSE;
80202afc:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202b00:	e03ff415 	stw	zero,-48(fp)
			break;
80202b04:	0001883a 	nop
		}
		break;
80202b08:	00000206 	br	80202b14 <bSdmaDmaM1Transfer+0x394>
	default:
		bChannelFlag = FALSE;
80202b0c:	e03ff515 	stw	zero,-44(fp)
		break;
80202b10:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
80202b14:	e0bffb17 	ldw	r2,-20(fp)
80202b18:	e0bff815 	stw	r2,-32(fp)
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80202b1c:	e03ff915 	stw	zero,-28(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202b20:	e0bffc0b 	ldhu	r2,-16(fp)
80202b24:	10802224 	muli	r2,r2,136
80202b28:	1080060c 	andi	r2,r2,24
80202b2c:	10000826 	beq	r2,zero,80202b50 <bSdmaDmaM1Transfer+0x3d0>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202b30:	e0bffc0b 	ldhu	r2,-16(fp)
80202b34:	10802224 	muli	r2,r2,136
80202b38:	1004d17a 	srli	r2,r2,5
80202b3c:	10bfffcc 	andi	r2,r2,65535
80202b40:	10800044 	addi	r2,r2,1
80202b44:	1004917a 	slli	r2,r2,5
80202b48:	e0bff70d 	sth	r2,-36(fp)
80202b4c:	00000306 	br	80202b5c <bSdmaDmaM1Transfer+0x3dc>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202b50:	e0bffc0b 	ldhu	r2,-16(fp)
80202b54:	10802224 	muli	r2,r2,136
80202b58:	e0bff70d 	sth	r2,-36(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202b5c:	e0bff817 	ldw	r2,-32(fp)
80202b60:	108007cc 	andi	r2,r2,31
80202b64:	10000226 	beq	r2,zero,80202b70 <bSdmaDmaM1Transfer+0x3f0>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202b68:	e03ff615 	stw	zero,-40(fp)
80202b6c:	00000206 	br	80202b78 <bSdmaDmaM1Transfer+0x3f8>
	} else {
		bAddressFlag = TRUE;
80202b70:	00800044 	movi	r2,1
80202b74:	e0bff615 	stw	r2,-40(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202b78:	e0bff517 	ldw	r2,-44(fp)
80202b7c:	10003126 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b80:	e0bff417 	ldw	r2,-48(fp)
80202b84:	10002f26 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b88:	e0bff617 	ldw	r2,-40(fp)
80202b8c:	10002d26 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
80202b90:	e0bffc0b 	ldhu	r2,-16(fp)
80202b94:	10800468 	cmpgeui	r2,r2,17
80202b98:	10002a1e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>

		if (pxDmaM1Dev != NULL) {
80202b9c:	d0a01517 	ldw	r2,-32684(gp)
80202ba0:	10002826 	beq	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202ba4:	00000206 	br	80202bb0 <bSdmaDmaM1Transfer+0x430>
				alt_busy_sleep(1); /* delay 1us */
80202ba8:	01000044 	movi	r4,1
80202bac:	021e7400 	call	8021e740 <alt_busy_sleep>

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202bb0:	d0a01517 	ldw	r2,-32684(gp)
80202bb4:	10800317 	ldw	r2,12(r2)
80202bb8:	10800037 	ldwio	r2,0(r2)
80202bbc:	1080010c 	andi	r2,r2,4
80202bc0:	103ff91e 	bne	r2,zero,80202ba8 <__reset+0xfa1e2ba8>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
80202bc4:	d2201517 	ldw	r8,-32684(gp)
80202bc8:	e1bff817 	ldw	r6,-32(fp)
80202bcc:	e1fff217 	ldw	r7,-56(fp)
80202bd0:	e0bff70b 	ldhu	r2,-36(fp)
80202bd4:	e0fff917 	ldw	r3,-28(fp)
80202bd8:	e13ff317 	ldw	r4,-52(fp)
80202bdc:	01400044 	movi	r5,1
80202be0:	d9400815 	stw	r5,32(sp)
80202be4:	01400044 	movi	r5,1
80202be8:	d9400715 	stw	r5,28(sp)
80202bec:	01400044 	movi	r5,1
80202bf0:	d9400615 	stw	r5,24(sp)
80202bf4:	01400044 	movi	r5,1
80202bf8:	d9400515 	stw	r5,20(sp)
80202bfc:	01400044 	movi	r5,1
80202c00:	d9400415 	stw	r5,16(sp)
80202c04:	d9000315 	stw	r4,12(sp)
80202c08:	d8c00215 	stw	r3,8(sp)
80202c0c:	e0fffa17 	ldw	r3,-24(fp)
80202c10:	d8c00115 	stw	r3,4(sp)
80202c14:	d8800015 	stw	r2,0(sp)
80202c18:	800b883a 	mov	r5,r16
80202c1c:	4009883a 	mov	r4,r8
80202c20:	020c55c0 	call	8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>
80202c24:	1000071e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80202c28:	d0a01517 	ldw	r2,-32684(gp)
80202c2c:	800b883a 	mov	r5,r16
80202c30:	1009883a 	mov	r4,r2
80202c34:	020c6140 	call	8020c614 <iMsgdmaExtendedDescriptorAsyncTransfer>
80202c38:	1000021e 	bne	r2,zero,80202c44 <bSdmaDmaM1Transfer+0x4c4>
					bStatus = TRUE;
80202c3c:	00800044 	movi	r2,1
80202c40:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
80202c44:	e0bff117 	ldw	r2,-60(fp)
}
80202c48:	e6ffff04 	addi	sp,fp,-4
80202c4c:	dfc00217 	ldw	ra,8(sp)
80202c50:	df000117 	ldw	fp,4(sp)
80202c54:	dc000017 	ldw	r16,0(sp)
80202c58:	dec00304 	addi	sp,sp,12
80202c5c:	f800283a 	ret

80202c60 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202c60:	deffe604 	addi	sp,sp,-104
80202c64:	dfc01915 	stw	ra,100(sp)
80202c68:	df001815 	stw	fp,96(sp)
80202c6c:	dc001715 	stw	r16,92(sp)
80202c70:	df001804 	addi	fp,sp,96
80202c74:	e13ffb15 	stw	r4,-20(fp)
80202c78:	2809883a 	mov	r4,r5
80202c7c:	3007883a 	mov	r3,r6
80202c80:	3805883a 	mov	r2,r7
80202c84:	e13ffc0d 	sth	r4,-16(fp)
80202c88:	e0fffd05 	stb	r3,-12(fp)
80202c8c:	e0bffe05 	stb	r2,-8(fp)
80202c90:	defff004 	addi	sp,sp,-64
80202c94:	d8800904 	addi	r2,sp,36
80202c98:	108007c4 	addi	r2,r2,31
80202c9c:	1004d17a 	srli	r2,r2,5
80202ca0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80202ca4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
80202ca8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
80202cac:	e03ff815 	stw	zero,-32(fp)
	alt_u32 uliSrcAddrHigh = 0;
80202cb0:	e03ff915 	stw	zero,-28(fp)

	alt_u32 uliControlBits = 0x00000000;
80202cb4:	e03ffa15 	stw	zero,-24(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
80202cb8:	e03ff615 	stw	zero,-40(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
80202cbc:	e03ff70d 	sth	zero,-36(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
80202cc0:	00800044 	movi	r2,1
80202cc4:	e0bff515 	stw	r2,-44(fp)
	bStatus = FALSE;
80202cc8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
80202ccc:	e03ff415 	stw	zero,-48(fp)
	switch (ucChBufferId) {
80202cd0:	e0bffe03 	ldbu	r2,-8(fp)
80202cd4:	10c00228 	cmpgeui	r3,r2,8
80202cd8:	1800c41e 	bne	r3,zero,80202fec <bSdmaDmaM2Transfer+0x38c>
80202cdc:	100690ba 	slli	r3,r2,2
80202ce0:	00a00834 	movhi	r2,32800
80202ce4:	108b3d04 	addi	r2,r2,11508
80202ce8:	1885883a 	add	r2,r3,r2
80202cec:	10800017 	ldw	r2,0(r2)
80202cf0:	1000683a 	jmp	r2
80202cf4:	80202d14 	ori	zero,r16,32948
80202cf8:	80202d68 	cmpgeui	zero,r16,32949
80202cfc:	80202dc4 	addi	zero,r16,-32585
80202d00:	80202e20 	cmpeqi	zero,r16,-32584
80202d04:	80202e7c 	xorhi	zero,r16,32953
80202d08:	80202ed8 	cmpnei	zero,r16,-32581
80202d0c:	80202f34 	orhi	zero,r16,32956
80202d10:	80202f90 	cmplti	zero,r16,-32578
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202d14:	e0bffd03 	ldbu	r2,-12(fp)
80202d18:	10000926 	beq	r2,zero,80202d40 <bSdmaDmaM2Transfer+0xe0>
80202d1c:	10800060 	cmpeqi	r2,r2,1
80202d20:	10000d26 	beq	r2,zero,80202d58 <bSdmaDmaM2Transfer+0xf8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202d24:	00a00014 	movui	r2,32768
80202d28:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
80202d2c:	00800044 	movi	r2,1
80202d30:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1RightBufferEmpty();
80202d34:	02060fc0 	call	802060fc <bFeebGetCh1RightBufferEmpty>
80202d38:	e0bff415 	stw	r2,-48(fp)
			break;
80202d3c:	00000906 	br	80202d64 <bSdmaDmaM2Transfer+0x104>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202d40:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202d44:	00800044 	movi	r2,1
80202d48:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh1LeftBufferEmpty();
80202d4c:	02060700 	call	80206070 <bFeebGetCh1LeftBufferEmpty>
80202d50:	e0bff415 	stw	r2,-48(fp)
			break;
80202d54:	00000306 	br	80202d64 <bSdmaDmaM2Transfer+0x104>
		default:
			bChannelFlag = FALSE;
80202d58:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202d5c:	e03ff415 	stw	zero,-48(fp)
			break;
80202d60:	0001883a 	nop
		}
		break;
80202d64:	0000a306 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202d68:	e0bffd03 	ldbu	r2,-12(fp)
80202d6c:	10000a26 	beq	r2,zero,80202d98 <bSdmaDmaM2Transfer+0x138>
80202d70:	10800060 	cmpeqi	r2,r2,1
80202d74:	10000f26 	beq	r2,zero,80202db4 <bSdmaDmaM2Transfer+0x154>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202d78:	008000b4 	movhi	r2,2
80202d7c:	10a00004 	addi	r2,r2,-32768
80202d80:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202d84:	00800044 	movi	r2,1
80202d88:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2RightBufferEmpty();
80202d8c:	02062140 	call	80206214 <bFeebGetCh2RightBufferEmpty>
80202d90:	e0bff415 	stw	r2,-48(fp)
			break;
80202d94:	00000a06 	br	80202dc0 <bSdmaDmaM2Transfer+0x160>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
80202d98:	00800074 	movhi	r2,1
80202d9c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
80202da0:	00800044 	movi	r2,1
80202da4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh2LeftBufferEmpty();
80202da8:	02061880 	call	80206188 <bFeebGetCh2LeftBufferEmpty>
80202dac:	e0bff415 	stw	r2,-48(fp)
			break;
80202db0:	00000306 	br	80202dc0 <bSdmaDmaM2Transfer+0x160>
		default:
			bChannelFlag = FALSE;
80202db4:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202db8:	e03ff415 	stw	zero,-48(fp)
			break;
80202dbc:	0001883a 	nop
		}
		break;
80202dc0:	00008c06 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
80202dc4:	e0bffd03 	ldbu	r2,-12(fp)
80202dc8:	10000a26 	beq	r2,zero,80202df4 <bSdmaDmaM2Transfer+0x194>
80202dcc:	10800060 	cmpeqi	r2,r2,1
80202dd0:	10000f26 	beq	r2,zero,80202e10 <bSdmaDmaM2Transfer+0x1b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
80202dd4:	008000f4 	movhi	r2,3
80202dd8:	10a00004 	addi	r2,r2,-32768
80202ddc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202de0:	00800044 	movi	r2,1
80202de4:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3RightBufferEmpty();
80202de8:	020632c0 	call	8020632c <bFeebGetCh3RightBufferEmpty>
80202dec:	e0bff415 	stw	r2,-48(fp)
			break;
80202df0:	00000a06 	br	80202e1c <bSdmaDmaM2Transfer+0x1bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202df4:	008000b4 	movhi	r2,2
80202df8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
80202dfc:	00800044 	movi	r2,1
80202e00:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh3LeftBufferEmpty();
80202e04:	02062a00 	call	802062a0 <bFeebGetCh3LeftBufferEmpty>
80202e08:	e0bff415 	stw	r2,-48(fp)
			break;
80202e0c:	00000306 	br	80202e1c <bSdmaDmaM2Transfer+0x1bc>
		default:
			bChannelFlag = FALSE;
80202e10:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202e14:	e03ff415 	stw	zero,-48(fp)
			break;
80202e18:	0001883a 	nop
		}
		break;
80202e1c:	00007506 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202e20:	e0bffd03 	ldbu	r2,-12(fp)
80202e24:	10000a26 	beq	r2,zero,80202e50 <bSdmaDmaM2Transfer+0x1f0>
80202e28:	10800060 	cmpeqi	r2,r2,1
80202e2c:	10000f26 	beq	r2,zero,80202e6c <bSdmaDmaM2Transfer+0x20c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202e30:	00800134 	movhi	r2,4
80202e34:	10a00004 	addi	r2,r2,-32768
80202e38:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
80202e3c:	00800044 	movi	r2,1
80202e40:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4RightBufferEmpty();
80202e44:	02064440 	call	80206444 <bFeebGetCh4RightBufferEmpty>
80202e48:	e0bff415 	stw	r2,-48(fp)
			break;
80202e4c:	00000a06 	br	80202e78 <bSdmaDmaM2Transfer+0x218>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202e50:	008000f4 	movhi	r2,3
80202e54:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202e58:	00800044 	movi	r2,1
80202e5c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh4LeftBufferEmpty();
80202e60:	02063b80 	call	802063b8 <bFeebGetCh4LeftBufferEmpty>
80202e64:	e0bff415 	stw	r2,-48(fp)
			break;
80202e68:	00000306 	br	80202e78 <bSdmaDmaM2Transfer+0x218>
		default:
			bChannelFlag = FALSE;
80202e6c:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202e70:	e03ff415 	stw	zero,-48(fp)
			break;
80202e74:	0001883a 	nop
		}
		break;
80202e78:	00005e06 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
80202e7c:	e0bffd03 	ldbu	r2,-12(fp)
80202e80:	10000a26 	beq	r2,zero,80202eac <bSdmaDmaM2Transfer+0x24c>
80202e84:	10800060 	cmpeqi	r2,r2,1
80202e88:	10000f26 	beq	r2,zero,80202ec8 <bSdmaDmaM2Transfer+0x268>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
80202e8c:	00800174 	movhi	r2,5
80202e90:	10a00004 	addi	r2,r2,-32768
80202e94:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202e98:	00800044 	movi	r2,1
80202e9c:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5RightBufferEmpty();
80202ea0:	020655c0 	call	8020655c <bFeebGetCh5RightBufferEmpty>
80202ea4:	e0bff415 	stw	r2,-48(fp)
			break;
80202ea8:	00000a06 	br	80202ed4 <bSdmaDmaM2Transfer+0x274>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202eac:	00800134 	movhi	r2,4
80202eb0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
80202eb4:	00800044 	movi	r2,1
80202eb8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh5LeftBufferEmpty();
80202ebc:	02064d00 	call	802064d0 <bFeebGetCh5LeftBufferEmpty>
80202ec0:	e0bff415 	stw	r2,-48(fp)
			break;
80202ec4:	00000306 	br	80202ed4 <bSdmaDmaM2Transfer+0x274>
		default:
			bChannelFlag = FALSE;
80202ec8:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202ecc:	e03ff415 	stw	zero,-48(fp)
			break;
80202ed0:	0001883a 	nop
		}
		break;
80202ed4:	00004706 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
80202ed8:	e0bffd03 	ldbu	r2,-12(fp)
80202edc:	10000a26 	beq	r2,zero,80202f08 <bSdmaDmaM2Transfer+0x2a8>
80202ee0:	10800060 	cmpeqi	r2,r2,1
80202ee4:	10000f26 	beq	r2,zero,80202f24 <bSdmaDmaM2Transfer+0x2c4>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202ee8:	008001b4 	movhi	r2,6
80202eec:	10a00004 	addi	r2,r2,-32768
80202ef0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202ef4:	00800044 	movi	r2,1
80202ef8:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6RightBufferEmpty();
80202efc:	02066740 	call	80206674 <bFeebGetCh6RightBufferEmpty>
80202f00:	e0bff415 	stw	r2,-48(fp)
			break;
80202f04:	00000a06 	br	80202f30 <bSdmaDmaM2Transfer+0x2d0>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202f08:	00800174 	movhi	r2,5
80202f0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202f10:	00800044 	movi	r2,1
80202f14:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh6LeftBufferEmpty();
80202f18:	02065e80 	call	802065e8 <bFeebGetCh6LeftBufferEmpty>
80202f1c:	e0bff415 	stw	r2,-48(fp)
			break;
80202f20:	00000306 	br	80202f30 <bSdmaDmaM2Transfer+0x2d0>
		default:
			bChannelFlag = FALSE;
80202f24:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202f28:	e03ff415 	stw	zero,-48(fp)
			break;
80202f2c:	0001883a 	nop
		}
		break;
80202f30:	00003006 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202f34:	e0bffd03 	ldbu	r2,-12(fp)
80202f38:	10000a26 	beq	r2,zero,80202f64 <bSdmaDmaM2Transfer+0x304>
80202f3c:	10800060 	cmpeqi	r2,r2,1
80202f40:	10000f26 	beq	r2,zero,80202f80 <bSdmaDmaM2Transfer+0x320>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202f44:	008001f4 	movhi	r2,7
80202f48:	10a00004 	addi	r2,r2,-32768
80202f4c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202f50:	00800044 	movi	r2,1
80202f54:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7RightBufferEmpty();
80202f58:	020678c0 	call	8020678c <bFeebGetCh7RightBufferEmpty>
80202f5c:	e0bff415 	stw	r2,-48(fp)
			break;
80202f60:	00000a06 	br	80202f8c <bSdmaDmaM2Transfer+0x32c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202f64:	008001b4 	movhi	r2,6
80202f68:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202f6c:	00800044 	movi	r2,1
80202f70:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh7LeftBufferEmpty();
80202f74:	02067000 	call	80206700 <bFeebGetCh7LeftBufferEmpty>
80202f78:	e0bff415 	stw	r2,-48(fp)
			break;
80202f7c:	00000306 	br	80202f8c <bSdmaDmaM2Transfer+0x32c>
		default:
			bChannelFlag = FALSE;
80202f80:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202f84:	e03ff415 	stw	zero,-48(fp)
			break;
80202f88:	0001883a 	nop
		}
		break;
80202f8c:	00001906 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202f90:	e0bffd03 	ldbu	r2,-12(fp)
80202f94:	10000a26 	beq	r2,zero,80202fc0 <bSdmaDmaM2Transfer+0x360>
80202f98:	10800060 	cmpeqi	r2,r2,1
80202f9c:	10000f26 	beq	r2,zero,80202fdc <bSdmaDmaM2Transfer+0x37c>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202fa0:	00800234 	movhi	r2,8
80202fa4:	10a00004 	addi	r2,r2,-32768
80202fa8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202fac:	00800044 	movi	r2,1
80202fb0:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8RightBufferEmpty();
80202fb4:	02068a40 	call	802068a4 <bFeebGetCh8RightBufferEmpty>
80202fb8:	e0bff415 	stw	r2,-48(fp)
			break;
80202fbc:	00000a06 	br	80202fe8 <bSdmaDmaM2Transfer+0x388>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202fc0:	008001f4 	movhi	r2,7
80202fc4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202fc8:	00800044 	movi	r2,1
80202fcc:	e0bff315 	stw	r2,-52(fp)
			bBufferEmptyFlag = bFeebGetCh8LeftBufferEmpty();
80202fd0:	02068180 	call	80206818 <bFeebGetCh8LeftBufferEmpty>
80202fd4:	e0bff415 	stw	r2,-48(fp)
			break;
80202fd8:	00000306 	br	80202fe8 <bSdmaDmaM2Transfer+0x388>
		default:
			bChannelFlag = FALSE;
80202fdc:	e03ff515 	stw	zero,-44(fp)
			bBufferEmptyFlag = FALSE;
80202fe0:	e03ff415 	stw	zero,-48(fp)
			break;
80202fe4:	0001883a 	nop
		}
		break;
80202fe8:	00000206 	br	80202ff4 <bSdmaDmaM2Transfer+0x394>
	default:
		bChannelFlag = FALSE;
80202fec:	e03ff515 	stw	zero,-44(fp)
		break;
80202ff0:	0001883a 	nop
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
80202ff4:	e0fffb17 	ldw	r3,-20(fp)
	default:
		bChannelFlag = FALSE;
		break;
	}

	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
80202ff8:	00a00034 	movhi	r2,32768
80202ffc:	1885883a 	add	r2,r3,r2
80203000:	e0bff815 	stw	r2,-32(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80203004:	e03ff915 	stw	zero,-28(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80203008:	e0bffc0b 	ldhu	r2,-16(fp)
8020300c:	10802224 	muli	r2,r2,136
80203010:	1080060c 	andi	r2,r2,24
80203014:	10000826 	beq	r2,zero,80203038 <bSdmaDmaM2Transfer+0x3d8>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80203018:	e0bffc0b 	ldhu	r2,-16(fp)
8020301c:	10802224 	muli	r2,r2,136
80203020:	1004d17a 	srli	r2,r2,5
80203024:	10bfffcc 	andi	r2,r2,65535
80203028:	10800044 	addi	r2,r2,1
8020302c:	1004917a 	slli	r2,r2,5
80203030:	e0bff70d 	sth	r2,-36(fp)
80203034:	00000306 	br	80203044 <bSdmaDmaM2Transfer+0x3e4>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80203038:	e0bffc0b 	ldhu	r2,-16(fp)
8020303c:	10802224 	muli	r2,r2,136
80203040:	e0bff70d 	sth	r2,-36(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80203044:	e0bff817 	ldw	r2,-32(fp)
80203048:	108007cc 	andi	r2,r2,31
8020304c:	10000226 	beq	r2,zero,80203058 <bSdmaDmaM2Transfer+0x3f8>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80203050:	e03ff615 	stw	zero,-40(fp)
80203054:	00000206 	br	80203060 <bSdmaDmaM2Transfer+0x400>
	} else {
		bAddressFlag = TRUE;
80203058:	00800044 	movi	r2,1
8020305c:	e0bff615 	stw	r2,-40(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80203060:	e0bff517 	ldw	r2,-44(fp)
80203064:	10003126 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203068:	e0bff417 	ldw	r2,-48(fp)
8020306c:	10002f26 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203070:	e0bff617 	ldw	r2,-40(fp)
80203074:	10002d26 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
80203078:	e0bffc0b 	ldhu	r2,-16(fp)
8020307c:	10800468 	cmpgeui	r2,r2,17
80203080:	10002a1e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
		if (pxDmaM2Dev != NULL) {
80203084:	d0a01617 	ldw	r2,-32680(gp)
80203088:	10002826 	beq	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020308c:	00000206 	br	80203098 <bSdmaDmaM2Transfer+0x438>
				alt_busy_sleep(1); /* delay 1us */
80203090:	01000044 	movi	r4,1
80203094:	021e7400 	call	8021e740 <alt_busy_sleep>
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203098:	d0a01617 	ldw	r2,-32680(gp)
8020309c:	10800317 	ldw	r2,12(r2)
802030a0:	10800037 	ldwio	r2,0(r2)
802030a4:	1080010c 	andi	r2,r2,4
802030a8:	103ff91e 	bne	r2,zero,80203090 <__reset+0xfa1e3090>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
802030ac:	d2201617 	ldw	r8,-32680(gp)
802030b0:	e1bff817 	ldw	r6,-32(fp)
802030b4:	e1fff217 	ldw	r7,-56(fp)
802030b8:	e0bff70b 	ldhu	r2,-36(fp)
802030bc:	e0fff917 	ldw	r3,-28(fp)
802030c0:	e13ff317 	ldw	r4,-52(fp)
802030c4:	01400044 	movi	r5,1
802030c8:	d9400815 	stw	r5,32(sp)
802030cc:	01400044 	movi	r5,1
802030d0:	d9400715 	stw	r5,28(sp)
802030d4:	01400044 	movi	r5,1
802030d8:	d9400615 	stw	r5,24(sp)
802030dc:	01400044 	movi	r5,1
802030e0:	d9400515 	stw	r5,20(sp)
802030e4:	01400044 	movi	r5,1
802030e8:	d9400415 	stw	r5,16(sp)
802030ec:	d9000315 	stw	r4,12(sp)
802030f0:	d8c00215 	stw	r3,8(sp)
802030f4:	e0fffa17 	ldw	r3,-24(fp)
802030f8:	d8c00115 	stw	r3,4(sp)
802030fc:	d8800015 	stw	r2,0(sp)
80203100:	800b883a 	mov	r5,r16
80203104:	4009883a 	mov	r4,r8
80203108:	020c55c0 	call	8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>
8020310c:	1000071e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203110:	d0a01617 	ldw	r2,-32680(gp)
80203114:	800b883a 	mov	r5,r16
80203118:	1009883a 	mov	r4,r2
8020311c:	020c6500 	call	8020c650 <iMsgdmaExtendedDescriptorSyncTransfer>
80203120:	1000021e 	bne	r2,zero,8020312c <bSdmaDmaM2Transfer+0x4cc>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
80203124:	00800044 	movi	r2,1
80203128:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
8020312c:	e0bff117 	ldw	r2,-60(fp)
}
80203130:	e6ffff04 	addi	sp,fp,-4
80203134:	dfc00217 	ldw	ra,8(sp)
80203138:	df000117 	ldw	fp,4(sp)
8020313c:	dc000017 	ldw	r16,0(sp)
80203140:	dec00304 	addi	sp,sp,12
80203144:	f800283a 	ret

80203148 <bCommSetGlobalIrqEn>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bCommSetGlobalIrqEn(bool bGlobalIrqEnable, alt_u8 ucCommCh) {
80203148:	defff804 	addi	sp,sp,-32
8020314c:	dfc00715 	stw	ra,28(sp)
80203150:	df000615 	stw	fp,24(sp)
80203154:	df000604 	addi	fp,sp,24
80203158:	e13ffe15 	stw	r4,-8(fp)
8020315c:	2805883a 	mov	r2,r5
80203160:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203164:	e03ffa15 	stw	zero,-24(fp)
	bool bValidCh = FALSE;
80203168:	e03ffb15 	stw	zero,-20(fp)
	volatile alt_u32 uliReg = 0;
8020316c:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliCommAddr = 0;
80203170:	e03ffc15 	stw	zero,-16(fp)

	switch (ucCommCh) {
80203174:	e0bfff03 	ldbu	r2,-4(fp)
80203178:	10c00228 	cmpgeui	r3,r2,8
8020317c:	18003e1e 	bne	r3,zero,80203278 <bCommSetGlobalIrqEn+0x130>
80203180:	100690ba 	slli	r3,r2,2
80203184:	00a00834 	movhi	r2,32800
80203188:	108c6604 	addi	r2,r2,12696
8020318c:	1885883a 	add	r2,r3,r2
80203190:	10800017 	ldw	r2,0(r2)
80203194:	1000683a 	jmp	r2
80203198:	802031b8 	rdprs	zero,r16,-32570
8020319c:	802031d0 	cmplti	zero,r16,-32569
802031a0:	802031e8 	cmpgeui	zero,r16,32967
802031a4:	80203200 	call	88020320 <__reset+0x2000320>
802031a8:	80203218 	cmpnei	zero,r16,-32568
802031ac:	80203230 	cmpltui	zero,r16,32968
802031b0:	80203248 	cmpgei	zero,r16,-32567
802031b4:	80203260 	cmpeqi	zero,r16,-32567
	case eCommSpwCh1:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
802031b8:	00a00034 	movhi	r2,32768
802031bc:	10870004 	addi	r2,r2,7168
802031c0:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031c4:	00800044 	movi	r2,1
802031c8:	e0bffb15 	stw	r2,-20(fp)
		break;
802031cc:	00002c06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh2:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
802031d0:	00a00034 	movhi	r2,32768
802031d4:	10870004 	addi	r2,r2,7168
802031d8:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031dc:	00800044 	movi	r2,1
802031e0:	e0bffb15 	stw	r2,-20(fp)
		break;
802031e4:	00002606 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh3:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
802031e8:	00a00034 	movhi	r2,32768
802031ec:	10870004 	addi	r2,r2,7168
802031f0:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
802031f4:	00800044 	movi	r2,1
802031f8:	e0bffb15 	stw	r2,-20(fp)
		break;
802031fc:	00002006 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh4:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80203200:	00a00034 	movhi	r2,32768
80203204:	10870004 	addi	r2,r2,7168
80203208:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020320c:	00800044 	movi	r2,1
80203210:	e0bffb15 	stw	r2,-20(fp)
		break;
80203214:	00001a06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh5:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80203218:	00a00034 	movhi	r2,32768
8020321c:	10870004 	addi	r2,r2,7168
80203220:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
80203224:	00800044 	movi	r2,1
80203228:	e0bffb15 	stw	r2,-20(fp)
		break;
8020322c:	00001406 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh6:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80203230:	00a00034 	movhi	r2,32768
80203234:	10870004 	addi	r2,r2,7168
80203238:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020323c:	00800044 	movi	r2,1
80203240:	e0bffb15 	stw	r2,-20(fp)
		break;
80203244:	00000e06 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh7:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
80203248:	00a00034 	movhi	r2,32768
8020324c:	10870004 	addi	r2,r2,7168
80203250:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
80203254:	00800044 	movi	r2,1
80203258:	e0bffb15 	stw	r2,-20(fp)
		break;
8020325c:	00000806 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	case eCommSpwCh8:
		puliCommAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
80203260:	00a00034 	movhi	r2,32768
80203264:	10870004 	addi	r2,r2,7168
80203268:	e0bffc15 	stw	r2,-16(fp)
		bValidCh = TRUE;
8020326c:	00800044 	movi	r2,1
80203270:	e0bffb15 	stw	r2,-20(fp)
		break;
80203274:	00000206 	br	80203280 <bCommSetGlobalIrqEn+0x138>
	default:
		bValidCh = FALSE;
80203278:	e03ffb15 	stw	zero,-20(fp)
		break;
8020327c:	0001883a 	nop
	}

	if (bValidCh) {
80203280:	e0bffb17 	ldw	r2,-20(fp)
80203284:	10001626 	beq	r2,zero,802032e0 <bCommSetGlobalIrqEn+0x198>
		uliReg = uliCommReadReg(puliCommAddr,
80203288:	01400444 	movi	r5,17
8020328c:	e13ffc17 	ldw	r4,-16(fp)
80203290:	02034500 	call	80203450 <uliCommReadReg>
80203294:	e0bffd15 	stw	r2,-12(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (bGlobalIrqEnable) {
80203298:	e0bffe17 	ldw	r2,-8(fp)
8020329c:	10000426 	beq	r2,zero,802032b0 <bCommSetGlobalIrqEn+0x168>
			uliReg |= COMM_IRQ_GLOBAL_EN_MSK;
802032a0:	e0bffd17 	ldw	r2,-12(fp)
802032a4:	10800074 	orhi	r2,r2,1
802032a8:	e0bffd15 	stw	r2,-12(fp)
802032ac:	00000506 	br	802032c4 <bCommSetGlobalIrqEn+0x17c>
		} else {
			uliReg &= (~COMM_IRQ_GLOBAL_EN_MSK);
802032b0:	e0fffd17 	ldw	r3,-12(fp)
802032b4:	00bffff4 	movhi	r2,65535
802032b8:	10bfffc4 	addi	r2,r2,-1
802032bc:	1884703a 	and	r2,r3,r2
802032c0:	e0bffd15 	stw	r2,-12(fp)
		}

		vCommWriteReg(puliCommAddr, COMM_IRQ_CONTROL_REG_OFST, uliReg);
802032c4:	e0bffd17 	ldw	r2,-12(fp)
802032c8:	100d883a 	mov	r6,r2
802032cc:	01400444 	movi	r5,17
802032d0:	e13ffc17 	ldw	r4,-16(fp)
802032d4:	02034040 	call	80203404 <vCommWriteReg>

		bStatus = TRUE;
802032d8:	00800044 	movi	r2,1
802032dc:	e0bffa15 	stw	r2,-24(fp)
	}

	return bStatus;
802032e0:	e0bffa17 	ldw	r2,-24(fp)
}
802032e4:	e037883a 	mov	sp,fp
802032e8:	dfc00117 	ldw	ra,4(sp)
802032ec:	df000017 	ldw	fp,0(sp)
802032f0:	dec00204 	addi	sp,sp,8
802032f4:	f800283a 	ret

802032f8 <bCommInitCh>:

bool bCommInitCh(TCommChannel *pxCommCh, alt_u8 ucCommCh) {
802032f8:	defffa04 	addi	sp,sp,-24
802032fc:	dfc00515 	stw	ra,20(sp)
80203300:	df000415 	stw	fp,16(sp)
80203304:	df000404 	addi	fp,sp,16
80203308:	e13ffe15 	stw	r4,-8(fp)
8020330c:	2805883a 	mov	r2,r5
80203310:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203314:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80203318:	e03ffd15 	stw	zero,-12(fp)

	if (!bSpwcInitCh(&(pxCommCh->xSpacewire), ucCommCh)) {
8020331c:	e0bffe17 	ldw	r2,-8(fp)
80203320:	10805c04 	addi	r2,r2,368
80203324:	e0ffff03 	ldbu	r3,-4(fp)
80203328:	180b883a 	mov	r5,r3
8020332c:	1009883a 	mov	r4,r2
80203330:	020b06c0 	call	8020b06c <bSpwcInitCh>
80203334:	1000021e 	bne	r2,zero,80203340 <bCommInitCh+0x48>
		bInitFail = TRUE;
80203338:	00800044 	movi	r2,1
8020333c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vFeebInitIrq(ucCommCh)) {
80203340:	e0bfff03 	ldbu	r2,-4(fp)
80203344:	1009883a 	mov	r4,r2
80203348:	0205a240 	call	80205a24 <vFeebInitIrq>
8020334c:	1000021e 	bne	r2,zero,80203358 <bCommInitCh+0x60>
		bInitFail = TRUE;
80203350:	00800044 	movi	r2,1
80203354:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bFeebInitCh(&(pxCommCh->xFeeBuffer), ucCommCh)) {
80203358:	e0bffe17 	ldw	r2,-8(fp)
8020335c:	10800904 	addi	r2,r2,36
80203360:	e0ffff03 	ldbu	r3,-4(fp)
80203364:	180b883a 	mov	r5,r3
80203368:	1009883a 	mov	r4,r2
8020336c:	02075800 	call	80207580 <bFeebInitCh>
80203370:	1000021e 	bne	r2,zero,8020337c <bCommInitCh+0x84>
		bInitFail = TRUE;
80203374:	00800044 	movi	r2,1
80203378:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bRmapInitCh(&(pxCommCh->xRmap), ucCommCh)) {
8020337c:	e0bffe17 	ldw	r2,-8(fp)
80203380:	10801604 	addi	r2,r2,88
80203384:	e0ffff03 	ldbu	r3,-4(fp)
80203388:	180b883a 	mov	r5,r3
8020338c:	1009883a 	mov	r4,r2
80203390:	020a6a80 	call	8020a6a8 <bRmapInitCh>
80203394:	1000021e 	bne	r2,zero,802033a0 <bCommInitCh+0xa8>
		bInitFail = TRUE;
80203398:	00800044 	movi	r2,1
8020339c:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!vRmapInitIrq(ucCommCh)) {
802033a0:	e0bfff03 	ldbu	r2,-4(fp)
802033a4:	1009883a 	mov	r4,r2
802033a8:	02080300 	call	80208030 <vRmapInitIrq>
802033ac:	1000021e 	bne	r2,zero,802033b8 <bCommInitCh+0xc0>
		bInitFail = TRUE;
802033b0:	00800044 	movi	r2,1
802033b4:	e0bffd15 	stw	r2,-12(fp)
	}
	if (!bDpktInitCh(&(pxCommCh->xDataPacket), ucCommCh)) {
802033b8:	e0bffe17 	ldw	r2,-8(fp)
802033bc:	10800104 	addi	r2,r2,4
802033c0:	e0ffff03 	ldbu	r3,-4(fp)
802033c4:	180b883a 	mov	r5,r3
802033c8:	1009883a 	mov	r4,r2
802033cc:	0203b480 	call	80203b48 <bDpktInitCh>
802033d0:	1000021e 	bne	r2,zero,802033dc <bCommInitCh+0xe4>
		bInitFail = TRUE;
802033d4:	00800044 	movi	r2,1
802033d8:	e0bffd15 	stw	r2,-12(fp)
	}

	if (!bInitFail) {
802033dc:	e0bffd17 	ldw	r2,-12(fp)
802033e0:	1000021e 	bne	r2,zero,802033ec <bCommInitCh+0xf4>
		bStatus = TRUE;
802033e4:	00800044 	movi	r2,1
802033e8:	e0bffc15 	stw	r2,-16(fp)
	}

	return bStatus;
802033ec:	e0bffc17 	ldw	r2,-16(fp)
}
802033f0:	e037883a 	mov	sp,fp
802033f4:	dfc00117 	ldw	ra,4(sp)
802033f8:	df000017 	ldw	fp,0(sp)
802033fc:	dec00204 	addi	sp,sp,8
80203400:	f800283a 	ret

80203404 <vCommWriteReg>:
//! [public functions]

//! [private functions]
static void vCommWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
80203404:	defffc04 	addi	sp,sp,-16
80203408:	df000315 	stw	fp,12(sp)
8020340c:	df000304 	addi	fp,sp,12
80203410:	e13ffd15 	stw	r4,-12(fp)
80203414:	e17ffe15 	stw	r5,-8(fp)
80203418:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020341c:	e0bffe17 	ldw	r2,-8(fp)
80203420:	1085883a 	add	r2,r2,r2
80203424:	1085883a 	add	r2,r2,r2
80203428:	1007883a 	mov	r3,r2
8020342c:	e0bffd17 	ldw	r2,-12(fp)
80203430:	10c5883a 	add	r2,r2,r3
80203434:	e0ffff17 	ldw	r3,-4(fp)
80203438:	10c00015 	stw	r3,0(r2)
}
8020343c:	0001883a 	nop
80203440:	e037883a 	mov	sp,fp
80203444:	df000017 	ldw	fp,0(sp)
80203448:	dec00104 	addi	sp,sp,4
8020344c:	f800283a 	ret

80203450 <uliCommReadReg>:

static alt_u32 uliCommReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80203450:	defffc04 	addi	sp,sp,-16
80203454:	df000315 	stw	fp,12(sp)
80203458:	df000304 	addi	fp,sp,12
8020345c:	e13ffe15 	stw	r4,-8(fp)
80203460:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
80203464:	e0bfff17 	ldw	r2,-4(fp)
80203468:	1085883a 	add	r2,r2,r2
8020346c:	1085883a 	add	r2,r2,r2
80203470:	1007883a 	mov	r3,r2
80203474:	e0bffe17 	ldw	r2,-8(fp)
80203478:	10c5883a 	add	r2,r2,r3
8020347c:	10800017 	ldw	r2,0(r2)
80203480:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
80203484:	e0bffd17 	ldw	r2,-12(fp)
}
80203488:	e037883a 	mov	sp,fp
8020348c:	df000017 	ldw	fp,0(sp)
80203490:	dec00104 	addi	sp,sp,4
80203494:	f800283a 	ret

80203498 <bDpktSetPacketConfig>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bDpktSetPacketConfig(TDpktChannel *pxDpktCh) {
80203498:	defffb04 	addi	sp,sp,-20
8020349c:	dfc00415 	stw	ra,16(sp)
802034a0:	df000315 	stw	fp,12(sp)
802034a4:	df000304 	addi	fp,sp,12
802034a8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802034ac:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802034b0:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
802034b4:	e0bfff17 	ldw	r2,-4(fp)
802034b8:	10009826 	beq	r2,zero,8020371c <bDpktSetPacketConfig+0x284>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802034bc:	e0bfff17 	ldw	r2,-4(fp)
802034c0:	10800017 	ldw	r2,0(r2)
802034c4:	01400204 	movi	r5,8
802034c8:	1009883a 	mov	r4,r2
802034cc:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802034d0:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
802034d4:	e0bffe17 	ldw	r2,-8(fp)
802034d8:	10bfffec 	andhi	r2,r2,65535
802034dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
802034e0:	e0bfff17 	ldw	r2,-4(fp)
802034e4:	1080010b 	ldhu	r2,4(r2)
802034e8:	10ffffcc 	andi	r3,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
802034ec:	e0bffe17 	ldw	r2,-8(fp)
802034f0:	1884b03a 	or	r2,r3,r2
802034f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
802034f8:	e0bffe17 	ldw	r2,-8(fp)
802034fc:	10bfffcc 	andi	r2,r2,65535
80203500:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));
80203504:	e0bfff17 	ldw	r2,-4(fp)
80203508:	1080018b 	ldhu	r2,6(r2)
8020350c:	10bfffcc 	andi	r2,r2,65535
80203510:	1004943a 	slli	r2,r2,16
80203514:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_CCD_X_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_X_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdXSize << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_Y_SIZE_MSK
80203518:	e0bffe17 	ldw	r2,-8(fp)
8020351c:	1884b03a 	or	r2,r3,r2
80203520:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiCcdYSize << 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_1_REG_OFST,
80203524:	e0bfff17 	ldw	r2,-4(fp)
80203528:	10800017 	ldw	r2,0(r2)
8020352c:	e0fffe17 	ldw	r3,-8(fp)
80203530:	180d883a 	mov	r6,r3
80203534:	01400204 	movi	r5,8
80203538:	1009883a 	mov	r4,r2
8020353c:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203540:	e0bfff17 	ldw	r2,-4(fp)
80203544:	10800017 	ldw	r2,0(r2)
80203548:	01400244 	movi	r5,9
8020354c:	1009883a 	mov	r4,r2
80203550:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203554:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
80203558:	e0bffe17 	ldw	r2,-8(fp)
8020355c:	10bfffec 	andhi	r2,r2,65535
80203560:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
80203564:	e0bfff17 	ldw	r2,-4(fp)
80203568:	1080020b 	ldhu	r2,8(r2)
8020356c:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
80203570:	e0bffe17 	ldw	r2,-8(fp)
80203574:	1884b03a 	or	r2,r3,r2
80203578:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
8020357c:	e0bffe17 	ldw	r2,-8(fp)
80203580:	10bfffcc 	andi	r2,r2,65535
80203584:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
80203588:	e0bfff17 	ldw	r2,-4(fp)
8020358c:	1080028b 	ldhu	r2,10(r2)
										<< 16));
80203590:	10bfffcc 	andi	r2,r2,65535
80203594:	1004943a 	slli	r2,r2,16
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
80203598:	1007883a 	mov	r3,r2

		uliReg &= (~COMM_DATA_PKT_DATA_Y_SIZE_MSK);
		uliReg |= (COMM_DATA_PKT_DATA_Y_SIZE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.usiDataYSize << 0));
		uliReg &= (~COMM_DATA_PKT_OVER_Y_SIZE_MSK);
		uliReg |=
8020359c:	e0bffe17 	ldw	r2,-8(fp)
802035a0:	1884b03a 	or	r2,r3,r2
802035a4:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_OVER_Y_SIZE_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize
										<< 16));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_2_REG_OFST,
802035a8:	e0bfff17 	ldw	r2,-4(fp)
802035ac:	10800017 	ldw	r2,0(r2)
802035b0:	e0fffe17 	ldw	r3,-8(fp)
802035b4:	180d883a 	mov	r6,r3
802035b8:	01400244 	movi	r5,9
802035bc:	1009883a 	mov	r4,r2
802035c0:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802035c4:	e0bfff17 	ldw	r2,-4(fp)
802035c8:	10800017 	ldw	r2,0(r2)
802035cc:	01400284 	movi	r5,10
802035d0:	1009883a 	mov	r4,r2
802035d4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802035d8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
802035dc:	e0bffe17 	ldw	r2,-8(fp)
802035e0:	10bfffec 	andhi	r2,r2,65535
802035e4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
802035e8:	e0bfff17 	ldw	r2,-4(fp)
802035ec:	1080030b 	ldhu	r2,12(r2)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
802035f0:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LENGTH_MSK);
		uliReg |=
802035f4:	e0bffe17 	ldw	r2,-8(fp)
802035f8:	1884b03a 	or	r2,r3,r2
802035fc:	e0bffe15 	stw	r2,-8(fp)
				(COMM_DATA_PKT_LENGTH_MSK
						& (alt_u32)(
								pxDpktCh->xDpktDataPacketConfig.usiPacketLength
										<< 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_3_REG_OFST,
80203600:	e0bfff17 	ldw	r2,-4(fp)
80203604:	10800017 	ldw	r2,0(r2)
80203608:	e0fffe17 	ldw	r3,-8(fp)
8020360c:	180d883a 	mov	r6,r3
80203610:	01400284 	movi	r5,10
80203614:	1009883a 	mov	r4,r2
80203618:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
8020361c:	e0bfff17 	ldw	r2,-4(fp)
80203620:	10800017 	ldw	r2,0(r2)
80203624:	014002c4 	movi	r5,11
80203628:	1009883a 	mov	r4,r2
8020362c:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203630:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
80203634:	e0fffe17 	ldw	r3,-8(fp)
80203638:	00bfc004 	movi	r2,-256
8020363c:	1884703a 	and	r2,r3,r2
80203640:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
80203644:	e0bfff17 	ldw	r2,-4(fp)
80203648:	10800383 	ldbu	r2,14(r2)
8020364c:	10c03fcc 	andi	r3,r2,255
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
80203650:	e0bffe17 	ldw	r2,-8(fp)
80203654:	1884b03a 	or	r2,r3,r2
80203658:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
8020365c:	e0fffe17 	ldw	r3,-8(fp)
80203660:	00bffff4 	movhi	r2,65535
80203664:	10803fc4 	addi	r2,r2,255
80203668:	1884703a 	and	r2,r3,r2
8020366c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
80203670:	e0bfff17 	ldw	r2,-4(fp)
80203674:	108003c3 	ldbu	r2,15(r2)
80203678:	10803fcc 	andi	r2,r2,255
8020367c:	1004923a 	slli	r2,r2,8
80203680:	10ffffcc 	andi	r3,r2,65535

		uliReg &= (~COMM_DATA_PKT_FEE_MODE_MSK);
		uliReg |= (COMM_DATA_PKT_FEE_MODE_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
80203684:	e0bffe17 	ldw	r2,-8(fp)
80203688:	1884b03a 	or	r2,r3,r2
8020368c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
80203690:	e0fffe17 	ldw	r3,-8(fp)
80203694:	00bfc074 	movhi	r2,65281
80203698:	10bfffc4 	addi	r2,r2,-1
8020369c:	1884703a 	and	r2,r3,r2
802036a0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
802036a4:	e0bfff17 	ldw	r2,-4(fp)
802036a8:	10800403 	ldbu	r2,16(r2)
802036ac:	10803fcc 	andi	r2,r2,255
802036b0:	1004943a 	slli	r2,r2,16
802036b4:	10c03fec 	andhi	r3,r2,255
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucFeeMode << 0));
		uliReg &= (~COMM_DATA_PKT_CCD_NUMBER_MSK);
		uliReg |= (COMM_DATA_PKT_CCD_NUMBER_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
802036b8:	e0bffe17 	ldw	r2,-8(fp)
802036bc:	1884b03a 	or	r2,r3,r2
802036c0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
		uliReg &= (~COMM_DATA_PKT_LOGICAL_ADDR_MSK);
802036c4:	e0fffe17 	ldw	r3,-8(fp)
802036c8:	00804034 	movhi	r2,256
802036cc:	10bfffc4 	addi	r2,r2,-1
802036d0:	1884703a 	and	r2,r3,r2
802036d4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_LOGICAL_ADDR_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr << 24));
802036d8:	e0bfff17 	ldw	r2,-4(fp)
802036dc:	10800443 	ldbu	r2,17(r2)
802036e0:	10803fcc 	andi	r2,r2,255
802036e4:	1004963a 	slli	r2,r2,24
802036e8:	1007883a 	mov	r3,r2
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucCcdNumber << 8));
		uliReg &= (~COMM_DATA_PKT_PROTOCOL_ID_MSK);
		uliReg |= (COMM_DATA_PKT_PROTOCOL_ID_MSK
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucProtocolId << 16));
		uliReg &= (~COMM_DATA_PKT_LOGICAL_ADDR_MSK);
		uliReg |= (COMM_DATA_PKT_LOGICAL_ADDR_MSK
802036ec:	e0bffe17 	ldw	r2,-8(fp)
802036f0:	1884b03a 	or	r2,r3,r2
802036f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr << 24));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_CFG_4_REG_OFST,
802036f8:	e0bfff17 	ldw	r2,-4(fp)
802036fc:	10800017 	ldw	r2,0(r2)
80203700:	e0fffe17 	ldw	r3,-8(fp)
80203704:	180d883a 	mov	r6,r3
80203708:	014002c4 	movi	r5,11
8020370c:	1009883a 	mov	r4,r2
80203710:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
80203714:	00800044 	movi	r2,1
80203718:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020371c:	e0bffd17 	ldw	r2,-12(fp)
}
80203720:	e037883a 	mov	sp,fp
80203724:	dfc00117 	ldw	ra,4(sp)
80203728:	df000017 	ldw	fp,0(sp)
8020372c:	dec00204 	addi	sp,sp,8
80203730:	f800283a 	ret

80203734 <bDpktGetPacketConfig>:

bool bDpktGetPacketConfig(TDpktChannel *pxDpktCh) {
80203734:	defffb04 	addi	sp,sp,-20
80203738:	dfc00415 	stw	ra,16(sp)
8020373c:	df000315 	stw	fp,12(sp)
80203740:	df000304 	addi	fp,sp,12
80203744:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203748:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020374c:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
80203750:	e0bfff17 	ldw	r2,-4(fp)
80203754:	10004526 	beq	r2,zero,8020386c <bDpktGetPacketConfig+0x138>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203758:	e0bfff17 	ldw	r2,-4(fp)
8020375c:	10800017 	ldw	r2,0(r2)
80203760:	01400204 	movi	r5,8
80203764:	1009883a 	mov	r4,r2
80203768:	0203d5c0 	call	80203d5c <uliDpktReadReg>
8020376c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
80203770:	e0bffe17 	ldw	r2,-8(fp)
80203774:	1007883a 	mov	r3,r2
80203778:	e0bfff17 	ldw	r2,-4(fp)
8020377c:	10c0010d 	sth	r3,4(r2)
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);
80203780:	e0bffe17 	ldw	r2,-8(fp)
80203784:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_1_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiCcdXSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_CCD_X_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiCcdYSize = (alt_u16)(
80203788:	1007883a 	mov	r3,r2
8020378c:	e0bfff17 	ldw	r2,-4(fp)
80203790:	10c0018d 	sth	r3,6(r2)
				(uliReg & COMM_DATA_PKT_CCD_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203794:	e0bfff17 	ldw	r2,-4(fp)
80203798:	10800017 	ldw	r2,0(r2)
8020379c:	01400244 	movi	r5,9
802037a0:	1009883a 	mov	r4,r2
802037a4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802037a8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
802037ac:	e0bffe17 	ldw	r2,-8(fp)
802037b0:	1007883a 	mov	r3,r2
802037b4:	e0bfff17 	ldw	r2,-4(fp)
802037b8:	10c0020d 	sth	r3,8(r2)
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);
802037bc:	e0bffe17 	ldw	r2,-8(fp)
802037c0:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_2_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiDataYSize = (alt_u16)(
				(uliReg & COMM_DATA_PKT_DATA_Y_SIZE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.usiOverscanYSize = (alt_u16)(
802037c4:	1007883a 	mov	r3,r2
802037c8:	e0bfff17 	ldw	r2,-4(fp)
802037cc:	10c0028d 	sth	r3,10(r2)
				(uliReg & COMM_DATA_PKT_OVER_Y_SIZE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802037d0:	e0bfff17 	ldw	r2,-4(fp)
802037d4:	10800017 	ldw	r2,0(r2)
802037d8:	01400284 	movi	r5,10
802037dc:	1009883a 	mov	r4,r2
802037e0:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802037e4:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_3_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.usiPacketLength = (alt_u16)(
802037e8:	e0bffe17 	ldw	r2,-8(fp)
802037ec:	1007883a 	mov	r3,r2
802037f0:	e0bfff17 	ldw	r2,-4(fp)
802037f4:	10c0030d 	sth	r3,12(r2)
				(uliReg & COMM_DATA_PKT_LENGTH_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802037f8:	e0bfff17 	ldw	r2,-4(fp)
802037fc:	10800017 	ldw	r2,0(r2)
80203800:	014002c4 	movi	r5,11
80203804:	1009883a 	mov	r4,r2
80203808:	0203d5c0 	call	80203d5c <uliDpktReadReg>
8020380c:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
80203810:	e0bffe17 	ldw	r2,-8(fp)
80203814:	1007883a 	mov	r3,r2
80203818:	e0bfff17 	ldw	r2,-4(fp)
8020381c:	10c00385 	stb	r3,14(r2)
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
80203820:	e0bffe17 	ldw	r2,-8(fp)
80203824:	10bfc00c 	andi	r2,r2,65280
80203828:	1004d23a 	srli	r2,r2,8
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_CFG_4_REG_OFST);

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
8020382c:	1007883a 	mov	r3,r2
80203830:	e0bfff17 	ldw	r2,-4(fp)
80203834:	10c003c5 	stb	r3,15(r2)
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
80203838:	e0bffe17 	ldw	r2,-8(fp)
8020383c:	10803fec 	andhi	r2,r2,255
80203840:	1004d43a 	srli	r2,r2,16

		pxDpktCh->xDpktDataPacketConfig.ucFeeMode= (alt_u8)(
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
80203844:	1007883a 	mov	r3,r2
80203848:	e0bfff17 	ldw	r2,-4(fp)
8020384c:	10c00405 	stb	r3,16(r2)
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
		pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr= (alt_u8)(
				(uliReg & COMM_DATA_PKT_LOGICAL_ADDR_MSK) >> 24);
80203850:	e0bffe17 	ldw	r2,-8(fp)
80203854:	1004d63a 	srli	r2,r2,24
				(uliReg & COMM_DATA_PKT_FEE_MODE_MSK) >> 0);
		pxDpktCh->xDpktDataPacketConfig.ucCcdNumber= (alt_u8)(
				(uliReg & COMM_DATA_PKT_CCD_NUMBER_MSK) >> 8);
		pxDpktCh->xDpktDataPacketConfig.ucProtocolId= (alt_u8)(
				(uliReg & COMM_DATA_PKT_PROTOCOL_ID_MSK) >> 16);
		pxDpktCh->xDpktDataPacketConfig.ucLogicalAddr= (alt_u8)(
80203858:	1007883a 	mov	r3,r2
8020385c:	e0bfff17 	ldw	r2,-4(fp)
80203860:	10c00445 	stb	r3,17(r2)
				(uliReg & COMM_DATA_PKT_LOGICAL_ADDR_MSK) >> 24);

		bStatus = TRUE;
80203864:	00800044 	movi	r2,1
80203868:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020386c:	e0bffd17 	ldw	r2,-12(fp)
}
80203870:	e037883a 	mov	sp,fp
80203874:	dfc00117 	ldw	ra,4(sp)
80203878:	df000017 	ldw	fp,0(sp)
8020387c:	dec00204 	addi	sp,sp,8
80203880:	f800283a 	ret

80203884 <bDpktGetPacketHeader>:

bool bDpktGetPacketHeader(TDpktChannel *pxDpktCh) {
80203884:	defffb04 	addi	sp,sp,-20
80203888:	dfc00415 	stw	ra,16(sp)
8020388c:	df000315 	stw	fp,12(sp)
80203890:	df000304 	addi	fp,sp,12
80203894:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203898:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020389c:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
802038a0:	e0bfff17 	ldw	r2,-4(fp)
802038a4:	10002026 	beq	r2,zero,80203928 <bDpktGetPacketHeader+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802038a8:	e0bfff17 	ldw	r2,-4(fp)
802038ac:	10800017 	ldw	r2,0(r2)
802038b0:	01400304 	movi	r5,12
802038b4:	1009883a 	mov	r4,r2
802038b8:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802038bc:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
802038c0:	e0bffe17 	ldw	r2,-8(fp)
802038c4:	1007883a 	mov	r3,r2
802038c8:	e0bfff17 	ldw	r2,-4(fp)
802038cc:	10c0048d 	sth	r3,18(r2)
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);
802038d0:	e0bffe17 	ldw	r2,-8(fp)
802038d4:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_1_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiLength = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_LENGTH_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiType = (alt_u16)(
802038d8:	1007883a 	mov	r3,r2
802038dc:	e0bfff17 	ldw	r2,-4(fp)
802038e0:	10c0050d 	sth	r3,20(r2)
				(uliReg & COMM_DATA_PKT_HDR_TYPE_MSK) >> 16);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802038e4:	e0bfff17 	ldw	r2,-4(fp)
802038e8:	10800017 	ldw	r2,0(r2)
802038ec:	01400344 	movi	r5,13
802038f0:	1009883a 	mov	r4,r2
802038f4:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802038f8:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
802038fc:	e0bffe17 	ldw	r2,-8(fp)
80203900:	1007883a 	mov	r3,r2
80203904:	e0bfff17 	ldw	r2,-4(fp)
80203908:	10c0058d 	sth	r3,22(r2)
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);
8020390c:	e0bffe17 	ldw	r2,-8(fp)
80203910:	1004d43a 	srli	r2,r2,16
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_HDR_2_REG_OFST);

		pxDpktCh->xDpktDataPacketHeader.usiFrameCounter = (alt_u16)(
				(uliReg & COMM_DATA_PKT_HDR_FRAME_CNT_MSK) >> 0);
		pxDpktCh->xDpktDataPacketHeader.usiSequenceCounter = (alt_u16)(
80203914:	1007883a 	mov	r3,r2
80203918:	e0bfff17 	ldw	r2,-4(fp)
8020391c:	10c0060d 	sth	r3,24(r2)
				(uliReg & COMM_DATA_PKT_SEQ_CNT_MSK) >> 16);

		bStatus = TRUE;
80203920:	00800044 	movi	r2,1
80203924:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203928:	e0bffd17 	ldw	r2,-12(fp)
}
8020392c:	e037883a 	mov	sp,fp
80203930:	dfc00117 	ldw	ra,4(sp)
80203934:	df000017 	ldw	fp,0(sp)
80203938:	dec00204 	addi	sp,sp,8
8020393c:	f800283a 	ret

80203940 <bDpktSetPixelDelay>:

bool bDpktSetPixelDelay(TDpktChannel *pxDpktCh) {
80203940:	defffb04 	addi	sp,sp,-20
80203944:	dfc00415 	stw	ra,16(sp)
80203948:	df000315 	stw	fp,12(sp)
8020394c:	df000304 	addi	fp,sp,12
80203950:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203954:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80203958:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
8020395c:	e0bfff17 	ldw	r2,-4(fp)
80203960:	10004426 	beq	r2,zero,80203a74 <bDpktSetPixelDelay+0x134>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203964:	e0bfff17 	ldw	r2,-4(fp)
80203968:	10800017 	ldw	r2,0(r2)
8020396c:	01400384 	movi	r5,14
80203970:	1009883a 	mov	r4,r2
80203974:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203978:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
8020397c:	e0bffe17 	ldw	r2,-8(fp)
80203980:	10bfffec 	andhi	r2,r2,65535
80203984:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));
80203988:	e0bfff17 	ldw	r2,-4(fp)
8020398c:	1080068b 	ldhu	r2,26(r2)
80203990:	10ffffcc 	andi	r3,r2,65535

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_LINE_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_LINE_DLY_MSK
80203994:	e0bffe17 	ldw	r2,-8(fp)
80203998:	1884b03a 	or	r2,r3,r2
8020399c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiLineDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_1_REG_OFST,
802039a0:	e0bfff17 	ldw	r2,-4(fp)
802039a4:	10800017 	ldw	r2,0(r2)
802039a8:	e0fffe17 	ldw	r3,-8(fp)
802039ac:	180d883a 	mov	r6,r3
802039b0:	01400384 	movi	r5,14
802039b4:	1009883a 	mov	r4,r2
802039b8:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
802039bc:	e0bfff17 	ldw	r2,-4(fp)
802039c0:	10800017 	ldw	r2,0(r2)
802039c4:	014003c4 	movi	r5,15
802039c8:	1009883a 	mov	r4,r2
802039cc:	0203d5c0 	call	80203d5c <uliDpktReadReg>
802039d0:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
802039d4:	e0bffe17 	ldw	r2,-8(fp)
802039d8:	10bfffec 	andhi	r2,r2,65535
802039dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));
802039e0:	e0bfff17 	ldw	r2,-4(fp)
802039e4:	1080070b 	ldhu	r2,28(r2)
802039e8:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_COLUMN_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_COLUMN_DLY_MSK
802039ec:	e0bffe17 	ldw	r2,-8(fp)
802039f0:	1884b03a 	or	r2,r3,r2
802039f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiColumnDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_2_REG_OFST,
802039f8:	e0bfff17 	ldw	r2,-4(fp)
802039fc:	10800017 	ldw	r2,0(r2)
80203a00:	e0fffe17 	ldw	r3,-8(fp)
80203a04:	180d883a 	mov	r6,r3
80203a08:	014003c4 	movi	r5,15
80203a0c:	1009883a 	mov	r4,r2
80203a10:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203a14:	e0bfff17 	ldw	r2,-4(fp)
80203a18:	10800017 	ldw	r2,0(r2)
80203a1c:	01400404 	movi	r5,16
80203a20:	1009883a 	mov	r4,r2
80203a24:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203a28:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
80203a2c:	e0bffe17 	ldw	r2,-8(fp)
80203a30:	10bfffec 	andhi	r2,r2,65535
80203a34:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));
80203a38:	e0bfff17 	ldw	r2,-4(fp)
80203a3c:	1080078b 	ldhu	r2,30(r2)
80203a40:	10ffffcc 	andi	r3,r2,65535
				uliReg);
		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		uliReg &= (~COMM_DATA_PKT_ADC_DLY_MSK);
		uliReg |= (COMM_DATA_PKT_ADC_DLY_MSK
80203a44:	e0bffe17 	ldw	r2,-8(fp)
80203a48:	1884b03a 	or	r2,r3,r2
80203a4c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxDpktCh->xDpktPixelDelay.usiAdcDelay << 0));

		vDpktWriteReg(pxDpktCh->puliDpktChAddr, COMM_DATA_PKT_PX_DLY_3_REG_OFST,
80203a50:	e0bfff17 	ldw	r2,-4(fp)
80203a54:	10800017 	ldw	r2,0(r2)
80203a58:	e0fffe17 	ldw	r3,-8(fp)
80203a5c:	180d883a 	mov	r6,r3
80203a60:	01400404 	movi	r5,16
80203a64:	1009883a 	mov	r4,r2
80203a68:	0203d100 	call	80203d10 <vDpktWriteReg>
				uliReg);

		bStatus = TRUE;
80203a6c:	00800044 	movi	r2,1
80203a70:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203a74:	e0bffd17 	ldw	r2,-12(fp)
}
80203a78:	e037883a 	mov	sp,fp
80203a7c:	dfc00117 	ldw	ra,4(sp)
80203a80:	df000017 	ldw	fp,0(sp)
80203a84:	dec00204 	addi	sp,sp,8
80203a88:	f800283a 	ret

80203a8c <bDpktGetPixelDelay>:

bool bDpktGetPixelDelay(TDpktChannel *pxDpktCh) {
80203a8c:	defffb04 	addi	sp,sp,-20
80203a90:	dfc00415 	stw	ra,16(sp)
80203a94:	df000315 	stw	fp,12(sp)
80203a98:	df000304 	addi	fp,sp,12
80203a9c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80203aa0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80203aa4:	e03ffe15 	stw	zero,-8(fp)

	if (pxDpktCh != NULL) {
80203aa8:	e0bfff17 	ldw	r2,-4(fp)
80203aac:	10002026 	beq	r2,zero,80203b30 <bDpktGetPixelDelay+0xa4>

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203ab0:	e0bfff17 	ldw	r2,-4(fp)
80203ab4:	10800017 	ldw	r2,0(r2)
80203ab8:	01400384 	movi	r5,14
80203abc:	1009883a 	mov	r4,r2
80203ac0:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203ac4:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_1_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiLineDelay = (alt_u16)(
80203ac8:	e0bffe17 	ldw	r2,-8(fp)
80203acc:	1007883a 	mov	r3,r2
80203ad0:	e0bfff17 	ldw	r2,-4(fp)
80203ad4:	10c0068d 	sth	r3,26(r2)
				(uliReg & COMM_DATA_PKT_LINE_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203ad8:	e0bfff17 	ldw	r2,-4(fp)
80203adc:	10800017 	ldw	r2,0(r2)
80203ae0:	014003c4 	movi	r5,15
80203ae4:	1009883a 	mov	r4,r2
80203ae8:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203aec:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_2_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiColumnDelay = (alt_u16)(
80203af0:	e0bffe17 	ldw	r2,-8(fp)
80203af4:	1007883a 	mov	r3,r2
80203af8:	e0bfff17 	ldw	r2,-4(fp)
80203afc:	10c0070d 	sth	r3,28(r2)
				(uliReg & COMM_DATA_PKT_COLUMN_DLY_MSK) >> 0);

		uliReg = uliDpktReadReg(pxDpktCh->puliDpktChAddr,
80203b00:	e0bfff17 	ldw	r2,-4(fp)
80203b04:	10800017 	ldw	r2,0(r2)
80203b08:	01400404 	movi	r5,16
80203b0c:	1009883a 	mov	r4,r2
80203b10:	0203d5c0 	call	80203d5c <uliDpktReadReg>
80203b14:	e0bffe15 	stw	r2,-8(fp)
				COMM_DATA_PKT_PX_DLY_3_REG_OFST);

		pxDpktCh->xDpktPixelDelay.usiAdcDelay = (alt_u16)(
80203b18:	e0bffe17 	ldw	r2,-8(fp)
80203b1c:	1007883a 	mov	r3,r2
80203b20:	e0bfff17 	ldw	r2,-4(fp)
80203b24:	10c0078d 	sth	r3,30(r2)
				(uliReg & COMM_DATA_PKT_ADC_DLY_MSK) >> 0);

		bStatus = TRUE;
80203b28:	00800044 	movi	r2,1
80203b2c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80203b30:	e0bffd17 	ldw	r2,-12(fp)
}
80203b34:	e037883a 	mov	sp,fp
80203b38:	dfc00117 	ldw	ra,4(sp)
80203b3c:	df000017 	ldw	fp,0(sp)
80203b40:	dec00204 	addi	sp,sp,8
80203b44:	f800283a 	ret

80203b48 <bDpktInitCh>:

bool bDpktInitCh(TDpktChannel *pxDpktCh, alt_u8 ucCommCh) {
80203b48:	defff904 	addi	sp,sp,-28
80203b4c:	dfc00615 	stw	ra,24(sp)
80203b50:	df000515 	stw	fp,20(sp)
80203b54:	df000504 	addi	fp,sp,20
80203b58:	e13ffe15 	stw	r4,-8(fp)
80203b5c:	2805883a 	mov	r2,r5
80203b60:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80203b64:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
80203b68:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
80203b6c:	e03ffd15 	stw	zero,-12(fp)

	if (pxDpktCh != NULL) {
80203b70:	e0bffe17 	ldw	r2,-8(fp)
80203b74:	10006026 	beq	r2,zero,80203cf8 <bDpktInitCh+0x1b0>

		switch (ucCommCh) {
80203b78:	e0bfff03 	ldbu	r2,-4(fp)
80203b7c:	10c00228 	cmpgeui	r3,r2,8
80203b80:	1800461e 	bne	r3,zero,80203c9c <bDpktInitCh+0x154>
80203b84:	100690ba 	slli	r3,r2,2
80203b88:	00a00834 	movhi	r2,32800
80203b8c:	108ee704 	addi	r2,r2,15260
80203b90:	1885883a 	add	r2,r3,r2
80203b94:	10800017 	ldw	r2,0(r2)
80203b98:	1000683a 	jmp	r2
80203b9c:	80203bbc 	xorhi	zero,r16,33006
80203ba0:	80203bd8 	cmpnei	zero,r16,-32529
80203ba4:	80203bf4 	orhi	zero,r16,33007
80203ba8:	80203c10 	cmplti	zero,r16,-32528
80203bac:	80203c2c 	andhi	zero,r16,33008
80203bb0:	80203c48 	cmpgei	zero,r16,-32527
80203bb4:	80203c64 	muli	zero,r16,-32527
80203bb8:	80203c80 	call	880203c8 <__reset+0x20003c8>
		case eCommSpwCh1:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
80203bbc:	e0fffe17 	ldw	r3,-8(fp)
80203bc0:	00a00034 	movhi	r2,32768
80203bc4:	10870004 	addi	r2,r2,7168
80203bc8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203bcc:	00800044 	movi	r2,1
80203bd0:	e0bffc15 	stw	r2,-16(fp)
			break;
80203bd4:	00003306 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh2:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
80203bd8:	e0fffe17 	ldw	r3,-8(fp)
80203bdc:	00a00034 	movhi	r2,32768
80203be0:	10870004 	addi	r2,r2,7168
80203be4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203be8:	00800044 	movi	r2,1
80203bec:	e0bffc15 	stw	r2,-16(fp)
			break;
80203bf0:	00002c06 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh3:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
80203bf4:	e0fffe17 	ldw	r3,-8(fp)
80203bf8:	00a00034 	movhi	r2,32768
80203bfc:	10870004 	addi	r2,r2,7168
80203c00:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c04:	00800044 	movi	r2,1
80203c08:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c0c:	00002506 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh4:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80203c10:	e0fffe17 	ldw	r3,-8(fp)
80203c14:	00a00034 	movhi	r2,32768
80203c18:	10870004 	addi	r2,r2,7168
80203c1c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c20:	00800044 	movi	r2,1
80203c24:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c28:	00001e06 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh5:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80203c2c:	e0fffe17 	ldw	r3,-8(fp)
80203c30:	00a00034 	movhi	r2,32768
80203c34:	10870004 	addi	r2,r2,7168
80203c38:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c3c:	00800044 	movi	r2,1
80203c40:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c44:	00001706 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh6:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80203c48:	e0fffe17 	ldw	r3,-8(fp)
80203c4c:	00a00034 	movhi	r2,32768
80203c50:	10870004 	addi	r2,r2,7168
80203c54:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c58:	00800044 	movi	r2,1
80203c5c:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c60:	00001006 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh7:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
80203c64:	e0fffe17 	ldw	r3,-8(fp)
80203c68:	00a00034 	movhi	r2,32768
80203c6c:	10870004 	addi	r2,r2,7168
80203c70:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c74:	00800044 	movi	r2,1
80203c78:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c7c:	00000906 	br	80203ca4 <bDpktInitCh+0x15c>
		case eCommSpwCh8:
			pxDpktCh->puliDpktChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
80203c80:	e0fffe17 	ldw	r3,-8(fp)
80203c84:	00a00034 	movhi	r2,32768
80203c88:	10870004 	addi	r2,r2,7168
80203c8c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80203c90:	00800044 	movi	r2,1
80203c94:	e0bffc15 	stw	r2,-16(fp)
			break;
80203c98:	00000206 	br	80203ca4 <bDpktInitCh+0x15c>
		default:
			bValidCh = FALSE;
80203c9c:	e03ffc15 	stw	zero,-16(fp)
			break;
80203ca0:	0001883a 	nop
		}

		if (bValidCh) {
80203ca4:	e0bffc17 	ldw	r2,-16(fp)
80203ca8:	10001326 	beq	r2,zero,80203cf8 <bDpktInitCh+0x1b0>
			if (!bDpktGetPacketConfig(pxDpktCh)) {
80203cac:	e13ffe17 	ldw	r4,-8(fp)
80203cb0:	02037340 	call	80203734 <bDpktGetPacketConfig>
80203cb4:	1000021e 	bne	r2,zero,80203cc0 <bDpktInitCh+0x178>
				bInitFail = TRUE;
80203cb8:	00800044 	movi	r2,1
80203cbc:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDpktGetPacketHeader(pxDpktCh)) {
80203cc0:	e13ffe17 	ldw	r4,-8(fp)
80203cc4:	02038840 	call	80203884 <bDpktGetPacketHeader>
80203cc8:	1000021e 	bne	r2,zero,80203cd4 <bDpktInitCh+0x18c>
				bInitFail = TRUE;
80203ccc:	00800044 	movi	r2,1
80203cd0:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bDpktGetPixelDelay(pxDpktCh)) {
80203cd4:	e13ffe17 	ldw	r4,-8(fp)
80203cd8:	0203a8c0 	call	80203a8c <bDpktGetPixelDelay>
80203cdc:	1000021e 	bne	r2,zero,80203ce8 <bDpktInitCh+0x1a0>
				bInitFail = TRUE;
80203ce0:	00800044 	movi	r2,1
80203ce4:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80203ce8:	e0bffd17 	ldw	r2,-12(fp)
80203cec:	1000021e 	bne	r2,zero,80203cf8 <bDpktInitCh+0x1b0>
				bStatus = TRUE;
80203cf0:	00800044 	movi	r2,1
80203cf4:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80203cf8:	e0bffb17 	ldw	r2,-20(fp)
}
80203cfc:	e037883a 	mov	sp,fp
80203d00:	dfc00117 	ldw	ra,4(sp)
80203d04:	df000017 	ldw	fp,0(sp)
80203d08:	dec00204 	addi	sp,sp,8
80203d0c:	f800283a 	ret

80203d10 <vDpktWriteReg>:
//! [public functions]

//! [private functions]
static void vDpktWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
80203d10:	defffc04 	addi	sp,sp,-16
80203d14:	df000315 	stw	fp,12(sp)
80203d18:	df000304 	addi	fp,sp,12
80203d1c:	e13ffd15 	stw	r4,-12(fp)
80203d20:	e17ffe15 	stw	r5,-8(fp)
80203d24:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80203d28:	e0bffe17 	ldw	r2,-8(fp)
80203d2c:	1085883a 	add	r2,r2,r2
80203d30:	1085883a 	add	r2,r2,r2
80203d34:	1007883a 	mov	r3,r2
80203d38:	e0bffd17 	ldw	r2,-12(fp)
80203d3c:	10c5883a 	add	r2,r2,r3
80203d40:	e0ffff17 	ldw	r3,-4(fp)
80203d44:	10c00015 	stw	r3,0(r2)
}
80203d48:	0001883a 	nop
80203d4c:	e037883a 	mov	sp,fp
80203d50:	df000017 	ldw	fp,0(sp)
80203d54:	dec00104 	addi	sp,sp,4
80203d58:	f800283a 	ret

80203d5c <uliDpktReadReg>:

static alt_u32 uliDpktReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
80203d5c:	defffc04 	addi	sp,sp,-16
80203d60:	df000315 	stw	fp,12(sp)
80203d64:	df000304 	addi	fp,sp,12
80203d68:	e13ffe15 	stw	r4,-8(fp)
80203d6c:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
80203d70:	e0bfff17 	ldw	r2,-4(fp)
80203d74:	1085883a 	add	r2,r2,r2
80203d78:	1085883a 	add	r2,r2,r2
80203d7c:	1007883a 	mov	r3,r2
80203d80:	e0bffe17 	ldw	r2,-8(fp)
80203d84:	10c5883a 	add	r2,r2,r3
80203d88:	10800017 	ldw	r2,0(r2)
80203d8c:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
80203d90:	e0bffd17 	ldw	r2,-12(fp)
}
80203d94:	e037883a 	mov	sp,fp
80203d98:	df000017 	ldw	fp,0(sp)
80203d9c:	dec00104 	addi	sp,sp,4
80203da0:	f800283a 	ret

80203da4 <usiAdcPxDelayCalcPeriodNs>:

/*
 * Return the necessary delay value for a
 * ADC Pixel Delay period in uliPeriodNs ns.
 */
alt_u16 usiAdcPxDelayCalcPeriodNs(alt_u32 uliPeriodNs){
80203da4:	defffc04 	addi	sp,sp,-16
80203da8:	dfc00315 	stw	ra,12(sp)
80203dac:	df000215 	stw	fp,8(sp)
80203db0:	df000204 	addi	fp,sp,8
80203db4:	e13fff15 	stw	r4,-4(fp)
     * Delay[ns] / 10 = Delay[ns] * 1e-1
     * AdcPxDelay = Delay[ns] * 1e-1
     */

    alt_u16 usiAdcPxDelay;
    usiAdcPxDelay = (alt_u16) ((float) uliPeriodNs * 1e-1);
80203db8:	e13fff17 	ldw	r4,-4(fp)
80203dbc:	020e4780 	call	8020e478 <__floatunsisf>
80203dc0:	1007883a 	mov	r3,r2
80203dc4:	1809883a 	mov	r4,r3
80203dc8:	020f7b40 	call	8020f7b4 <__extendsfdf2>
80203dcc:	1011883a 	mov	r8,r2
80203dd0:	1813883a 	mov	r9,r3
80203dd4:	01a666b4 	movhi	r6,39322
80203dd8:	31a66684 	addi	r6,r6,-26214
80203ddc:	01cfeeb4 	movhi	r7,16314
80203de0:	39e66644 	addi	r7,r7,-26215
80203de4:	4009883a 	mov	r4,r8
80203de8:	480b883a 	mov	r5,r9
80203dec:	020e6440 	call	8020e644 <__muldf3>
80203df0:	1009883a 	mov	r4,r2
80203df4:	180b883a 	mov	r5,r3
80203df8:	2005883a 	mov	r2,r4
80203dfc:	2807883a 	mov	r3,r5
80203e00:	1009883a 	mov	r4,r2
80203e04:	180b883a 	mov	r5,r3
80203e08:	020dea00 	call	8020dea0 <__fixunsdfsi>
80203e0c:	e0bffe0d 	sth	r2,-8(fp)
    if (6 < usiAdcPxDelay) {
80203e10:	e0bffe0b 	ldhu	r2,-8(fp)
80203e14:	108001f0 	cmpltui	r2,r2,7
80203e18:	1000041e 	bne	r2,zero,80203e2c <usiAdcPxDelayCalcPeriodNs+0x88>
        usiAdcPxDelay -= 6;
80203e1c:	e0bffe0b 	ldhu	r2,-8(fp)
80203e20:	10bffe84 	addi	r2,r2,-6
80203e24:	e0bffe0d 	sth	r2,-8(fp)
80203e28:	00000106 	br	80203e30 <usiAdcPxDelayCalcPeriodNs+0x8c>
    } else {
        usiAdcPxDelay = 0;
80203e2c:	e03ffe0d 	sth	zero,-8(fp)
    }

    return usiAdcPxDelay;
80203e30:	e0bffe0b 	ldhu	r2,-8(fp)
}
80203e34:	e037883a 	mov	sp,fp
80203e38:	dfc00117 	ldw	ra,4(sp)
80203e3c:	df000017 	ldw	fp,0(sp)
80203e40:	dec00204 	addi	sp,sp,8
80203e44:	f800283a 	ret

80203e48 <usiLineTrDelayCalcPeriodNs>:

/*
 * Return the necessary delay value for a
 * Line Transfer Delay period in uliPeriodNs ns.
 */
alt_u16 usiLineTrDelayCalcPeriodNs(alt_u32 uliPeriodNs) {
80203e48:	defffc04 	addi	sp,sp,-16
80203e4c:	dfc00315 	stw	ra,12(sp)
80203e50:	df000215 	stw	fp,8(sp)
80203e54:	df000204 	addi	fp,sp,8
80203e58:	e13fff15 	stw	r4,-4(fp)
	 * Delay[ns] / 100 = Delay[ns] * 1e-2
	 * LineTrDelay = Delay[ns] * 1e-2
	 */

	alt_u16 LineTrDelay;
	LineTrDelay = (alt_u16) ((float) uliPeriodNs * 1e-2);
80203e5c:	e13fff17 	ldw	r4,-4(fp)
80203e60:	020e4780 	call	8020e478 <__floatunsisf>
80203e64:	1007883a 	mov	r3,r2
80203e68:	1809883a 	mov	r4,r3
80203e6c:	020f7b40 	call	8020f7b4 <__extendsfdf2>
80203e70:	1011883a 	mov	r8,r2
80203e74:	1813883a 	mov	r9,r3
80203e78:	0191ebb4 	movhi	r6,18350
80203e7c:	31851ec4 	addi	r6,r6,5243
80203e80:	01cfe134 	movhi	r7,16260
80203e84:	39deb844 	addi	r7,r7,31457
80203e88:	4009883a 	mov	r4,r8
80203e8c:	480b883a 	mov	r5,r9
80203e90:	020e6440 	call	8020e644 <__muldf3>
80203e94:	1009883a 	mov	r4,r2
80203e98:	180b883a 	mov	r5,r3
80203e9c:	2005883a 	mov	r2,r4
80203ea0:	2807883a 	mov	r3,r5
80203ea4:	1009883a 	mov	r4,r2
80203ea8:	180b883a 	mov	r5,r3
80203eac:	020dea00 	call	8020dea0 <__fixunsdfsi>
80203eb0:	e0bffe0d 	sth	r2,-8(fp)

	return LineTrDelay;
80203eb4:	e0bffe0b 	ldhu	r2,-8(fp)
}
80203eb8:	e037883a 	mov	sp,fp
80203ebc:	dfc00117 	ldw	ra,4(sp)
80203ec0:	df000017 	ldw	fp,0(sp)
80203ec4:	dec00204 	addi	sp,sp,8
80203ec8:	f800283a 	ret

80203ecc <vFeebCh1HandleIrq>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
void vFeebCh1HandleIrq(void* pvContext) {
80203ecc:	defffa04 	addi	sp,sp,-24
80203ed0:	dfc00515 	stw	ra,20(sp)
80203ed4:	df000415 	stw	fp,16(sp)
80203ed8:	dc000315 	stw	r16,12(sp)
80203edc:	df000404 	addi	fp,sp,16
80203ee0:	e13ffe15 	stw	r4,-8(fp)
80203ee4:	d809883a 	mov	r4,sp
80203ee8:	2021883a 	mov	r16,r4
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80203eec:	01000104 	movi	r4,4
80203ef0:	21003fcc 	andi	r4,r4,255
80203ef4:	213fffc4 	addi	r4,r4,-1
80203ef8:	e13ffc15 	stw	r4,-16(fp)
80203efc:	01000104 	movi	r4,4
80203f00:	21003fcc 	andi	r4,r4,255
80203f04:	2013883a 	mov	r9,r4
80203f08:	0015883a 	mov	r10,zero
80203f0c:	4808d6fa 	srli	r4,r9,27
80203f10:	500c917a 	slli	r6,r10,5
80203f14:	218cb03a 	or	r6,r4,r6
80203f18:	480a917a 	slli	r5,r9,5
80203f1c:	01000104 	movi	r4,4
80203f20:	21003fcc 	andi	r4,r4,255
80203f24:	200f883a 	mov	r7,r4
80203f28:	0011883a 	mov	r8,zero
80203f2c:	3808d6fa 	srli	r4,r7,27
80203f30:	4006917a 	slli	r3,r8,5
80203f34:	20c6b03a 	or	r3,r4,r3
80203f38:	3804917a 	slli	r2,r7,5
80203f3c:	00800104 	movi	r2,4
80203f40:	10803fcc 	andi	r2,r2,255
80203f44:	1085883a 	add	r2,r2,r2
80203f48:	1085883a 	add	r2,r2,r2
80203f4c:	108000c4 	addi	r2,r2,3
80203f50:	108000c4 	addi	r2,r2,3
80203f54:	1004d0ba 	srli	r2,r2,2
80203f58:	1085883a 	add	r2,r2,r2
80203f5c:	1085883a 	add	r2,r2,r2
80203f60:	d8b7c83a 	sub	sp,sp,r2
80203f64:	d805883a 	mov	r2,sp
80203f68:	108000c4 	addi	r2,r2,3
80203f6c:	1004d0ba 	srli	r2,r2,2
80203f70:	1085883a 	add	r2,r2,r2
80203f74:	1085883a 	add	r2,r2,r2
80203f78:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh1IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80203f7c:	e0bffd17 	ldw	r2,-12(fp)
80203f80:	1009883a 	mov	r4,r2
80203f84:	0204bc40 	call	80204bc4 <vFeebCh1IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80203f88:	e0bffd17 	ldw	r2,-12(fp)
80203f8c:	10800017 	ldw	r2,0(r2)
80203f90:	10000726 	beq	r2,zero,80203fb0 <vFeebCh1HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80203f94:	0009883a 	mov	r4,zero
80203f98:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>

//		printf("entrou \n");

		if (bSdmaDmaM1Transfer((alt_u32 *)0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
80203f9c:	000f883a 	mov	r7,zero
80203fa0:	000d883a 	mov	r6,zero
80203fa4:	01400404 	movi	r5,16
80203fa8:	0009883a 	mov	r4,zero
80203fac:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
		} else {
//			printf("DMA Fail \n");
		}

	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80203fb0:	e0bffd17 	ldw	r2,-12(fp)
80203fb4:	10800117 	ldw	r2,4(r2)
80203fb8:	10000726 	beq	r2,zero,80203fd8 <vFeebCh1HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80203fbc:	01000044 	movi	r4,1
80203fc0:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>

//		printf("entrou \n");

		if (bSdmaDmaM1Transfer((alt_u32 *)2176, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
80203fc4:	000f883a 	mov	r7,zero
80203fc8:	000d883a 	mov	r6,zero
80203fcc:	01400404 	movi	r5,16
80203fd0:	01022004 	movi	r4,2176
80203fd4:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
		} else {
//			printf("DMA Fail \n");
		}

	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80203fd8:	e0bffd17 	ldw	r2,-12(fp)
80203fdc:	10800217 	ldw	r2,8(r2)
80203fe0:	10000226 	beq	r2,zero,80203fec <vFeebCh1HandleIrq+0x120>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80203fe4:	01000084 	movi	r4,2
80203fe8:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80203fec:	e0bffd17 	ldw	r2,-12(fp)
80203ff0:	10800317 	ldw	r2,12(r2)
80203ff4:	10000226 	beq	r2,zero,80204000 <vFeebCh1HandleIrq+0x134>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh1IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80203ff8:	010000c4 	movi	r4,3
80203ffc:	02046440 	call	80204644 <vFeebCh1IrqFlagClrBufferEmpty>
80204000:	8037883a 	mov	sp,r16
	}

}
80204004:	0001883a 	nop
80204008:	e6ffff04 	addi	sp,fp,-4
8020400c:	dfc00217 	ldw	ra,8(sp)
80204010:	df000117 	ldw	fp,4(sp)
80204014:	dc000017 	ldw	r16,0(sp)
80204018:	dec00304 	addi	sp,sp,12
8020401c:	f800283a 	ret

80204020 <vFeebCh2HandleIrq>:

void vFeebCh2HandleIrq(void* pvContext) {
80204020:	defffa04 	addi	sp,sp,-24
80204024:	dfc00515 	stw	ra,20(sp)
80204028:	df000415 	stw	fp,16(sp)
8020402c:	dc000315 	stw	r16,12(sp)
80204030:	df000404 	addi	fp,sp,16
80204034:	e13ffe15 	stw	r4,-8(fp)
80204038:	d809883a 	mov	r4,sp
8020403c:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80204040:	01000104 	movi	r4,4
80204044:	21003fcc 	andi	r4,r4,255
80204048:	213fffc4 	addi	r4,r4,-1
8020404c:	e13ffc15 	stw	r4,-16(fp)
80204050:	01000104 	movi	r4,4
80204054:	21003fcc 	andi	r4,r4,255
80204058:	2013883a 	mov	r9,r4
8020405c:	0015883a 	mov	r10,zero
80204060:	4808d6fa 	srli	r4,r9,27
80204064:	500c917a 	slli	r6,r10,5
80204068:	218cb03a 	or	r6,r4,r6
8020406c:	480a917a 	slli	r5,r9,5
80204070:	01000104 	movi	r4,4
80204074:	21003fcc 	andi	r4,r4,255
80204078:	200f883a 	mov	r7,r4
8020407c:	0011883a 	mov	r8,zero
80204080:	3808d6fa 	srli	r4,r7,27
80204084:	4006917a 	slli	r3,r8,5
80204088:	20c6b03a 	or	r3,r4,r3
8020408c:	3804917a 	slli	r2,r7,5
80204090:	00800104 	movi	r2,4
80204094:	10803fcc 	andi	r2,r2,255
80204098:	1085883a 	add	r2,r2,r2
8020409c:	1085883a 	add	r2,r2,r2
802040a0:	108000c4 	addi	r2,r2,3
802040a4:	108000c4 	addi	r2,r2,3
802040a8:	1004d0ba 	srli	r2,r2,2
802040ac:	1085883a 	add	r2,r2,r2
802040b0:	1085883a 	add	r2,r2,r2
802040b4:	d8b7c83a 	sub	sp,sp,r2
802040b8:	d805883a 	mov	r2,sp
802040bc:	108000c4 	addi	r2,r2,3
802040c0:	1004d0ba 	srli	r2,r2,2
802040c4:	1085883a 	add	r2,r2,r2
802040c8:	1085883a 	add	r2,r2,r2
802040cc:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh2IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
802040d0:	e0bffd17 	ldw	r2,-12(fp)
802040d4:	1009883a 	mov	r4,r2
802040d8:	0204cb80 	call	80204cb8 <vFeebCh2IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
802040dc:	e0bffd17 	ldw	r2,-12(fp)
802040e0:	10800017 	ldw	r2,0(r2)
802040e4:	10000226 	beq	r2,zero,802040f0 <vFeebCh2HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
802040e8:	0009883a 	mov	r4,zero
802040ec:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
802040f0:	e0bffd17 	ldw	r2,-12(fp)
802040f4:	10800117 	ldw	r2,4(r2)
802040f8:	10000226 	beq	r2,zero,80204104 <vFeebCh2HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
802040fc:	01000044 	movi	r4,1
80204100:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204104:	e0bffd17 	ldw	r2,-12(fp)
80204108:	10800217 	ldw	r2,8(r2)
8020410c:	10000226 	beq	r2,zero,80204118 <vFeebCh2HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204110:	01000084 	movi	r4,2
80204114:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204118:	e0bffd17 	ldw	r2,-12(fp)
8020411c:	10800317 	ldw	r2,12(r2)
80204120:	10000226 	beq	r2,zero,8020412c <vFeebCh2HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh2IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80204124:	010000c4 	movi	r4,3
80204128:	02046f40 	call	802046f4 <vFeebCh2IrqFlagClrBufferEmpty>
8020412c:	8037883a 	mov	sp,r16
	}

}
80204130:	0001883a 	nop
80204134:	e6ffff04 	addi	sp,fp,-4
80204138:	dfc00217 	ldw	ra,8(sp)
8020413c:	df000117 	ldw	fp,4(sp)
80204140:	dc000017 	ldw	r16,0(sp)
80204144:	dec00304 	addi	sp,sp,12
80204148:	f800283a 	ret

8020414c <vFeebCh3HandleIrq>:

void vFeebCh3HandleIrq(void* pvContext) {
8020414c:	defffa04 	addi	sp,sp,-24
80204150:	dfc00515 	stw	ra,20(sp)
80204154:	df000415 	stw	fp,16(sp)
80204158:	dc000315 	stw	r16,12(sp)
8020415c:	df000404 	addi	fp,sp,16
80204160:	e13ffe15 	stw	r4,-8(fp)
80204164:	d809883a 	mov	r4,sp
80204168:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
8020416c:	01000104 	movi	r4,4
80204170:	21003fcc 	andi	r4,r4,255
80204174:	213fffc4 	addi	r4,r4,-1
80204178:	e13ffc15 	stw	r4,-16(fp)
8020417c:	01000104 	movi	r4,4
80204180:	21003fcc 	andi	r4,r4,255
80204184:	2013883a 	mov	r9,r4
80204188:	0015883a 	mov	r10,zero
8020418c:	4808d6fa 	srli	r4,r9,27
80204190:	500c917a 	slli	r6,r10,5
80204194:	218cb03a 	or	r6,r4,r6
80204198:	480a917a 	slli	r5,r9,5
8020419c:	01000104 	movi	r4,4
802041a0:	21003fcc 	andi	r4,r4,255
802041a4:	200f883a 	mov	r7,r4
802041a8:	0011883a 	mov	r8,zero
802041ac:	3808d6fa 	srli	r4,r7,27
802041b0:	4006917a 	slli	r3,r8,5
802041b4:	20c6b03a 	or	r3,r4,r3
802041b8:	3804917a 	slli	r2,r7,5
802041bc:	00800104 	movi	r2,4
802041c0:	10803fcc 	andi	r2,r2,255
802041c4:	1085883a 	add	r2,r2,r2
802041c8:	1085883a 	add	r2,r2,r2
802041cc:	108000c4 	addi	r2,r2,3
802041d0:	108000c4 	addi	r2,r2,3
802041d4:	1004d0ba 	srli	r2,r2,2
802041d8:	1085883a 	add	r2,r2,r2
802041dc:	1085883a 	add	r2,r2,r2
802041e0:	d8b7c83a 	sub	sp,sp,r2
802041e4:	d805883a 	mov	r2,sp
802041e8:	108000c4 	addi	r2,r2,3
802041ec:	1004d0ba 	srli	r2,r2,2
802041f0:	1085883a 	add	r2,r2,r2
802041f4:	1085883a 	add	r2,r2,r2
802041f8:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh3IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
802041fc:	e0bffd17 	ldw	r2,-12(fp)
80204200:	1009883a 	mov	r4,r2
80204204:	0204dac0 	call	80204dac <vFeebCh3IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204208:	e0bffd17 	ldw	r2,-12(fp)
8020420c:	10800017 	ldw	r2,0(r2)
80204210:	10000226 	beq	r2,zero,8020421c <vFeebCh3HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204214:	0009883a 	mov	r4,zero
80204218:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
8020421c:	e0bffd17 	ldw	r2,-12(fp)
80204220:	10800117 	ldw	r2,4(r2)
80204224:	10000226 	beq	r2,zero,80204230 <vFeebCh3HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204228:	01000044 	movi	r4,1
8020422c:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204230:	e0bffd17 	ldw	r2,-12(fp)
80204234:	10800217 	ldw	r2,8(r2)
80204238:	10000226 	beq	r2,zero,80204244 <vFeebCh3HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
8020423c:	01000084 	movi	r4,2
80204240:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204244:	e0bffd17 	ldw	r2,-12(fp)
80204248:	10800317 	ldw	r2,12(r2)
8020424c:	10000226 	beq	r2,zero,80204258 <vFeebCh3HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh3IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
80204250:	010000c4 	movi	r4,3
80204254:	02047a40 	call	802047a4 <vFeebCh3IrqFlagClrBufferEmpty>
80204258:	8037883a 	mov	sp,r16
	}

}
8020425c:	0001883a 	nop
80204260:	e6ffff04 	addi	sp,fp,-4
80204264:	dfc00217 	ldw	ra,8(sp)
80204268:	df000117 	ldw	fp,4(sp)
8020426c:	dc000017 	ldw	r16,0(sp)
80204270:	dec00304 	addi	sp,sp,12
80204274:	f800283a 	ret

80204278 <vFeebCh4HandleIrq>:

void vFeebCh4HandleIrq(void* pvContext) {
80204278:	defffa04 	addi	sp,sp,-24
8020427c:	dfc00515 	stw	ra,20(sp)
80204280:	df000415 	stw	fp,16(sp)
80204284:	dc000315 	stw	r16,12(sp)
80204288:	df000404 	addi	fp,sp,16
8020428c:	e13ffe15 	stw	r4,-8(fp)
80204290:	d809883a 	mov	r4,sp
80204294:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
80204298:	01000104 	movi	r4,4
8020429c:	21003fcc 	andi	r4,r4,255
802042a0:	213fffc4 	addi	r4,r4,-1
802042a4:	e13ffc15 	stw	r4,-16(fp)
802042a8:	01000104 	movi	r4,4
802042ac:	21003fcc 	andi	r4,r4,255
802042b0:	2013883a 	mov	r9,r4
802042b4:	0015883a 	mov	r10,zero
802042b8:	4808d6fa 	srli	r4,r9,27
802042bc:	500c917a 	slli	r6,r10,5
802042c0:	218cb03a 	or	r6,r4,r6
802042c4:	480a917a 	slli	r5,r9,5
802042c8:	01000104 	movi	r4,4
802042cc:	21003fcc 	andi	r4,r4,255
802042d0:	200f883a 	mov	r7,r4
802042d4:	0011883a 	mov	r8,zero
802042d8:	3808d6fa 	srli	r4,r7,27
802042dc:	4006917a 	slli	r3,r8,5
802042e0:	20c6b03a 	or	r3,r4,r3
802042e4:	3804917a 	slli	r2,r7,5
802042e8:	00800104 	movi	r2,4
802042ec:	10803fcc 	andi	r2,r2,255
802042f0:	1085883a 	add	r2,r2,r2
802042f4:	1085883a 	add	r2,r2,r2
802042f8:	108000c4 	addi	r2,r2,3
802042fc:	108000c4 	addi	r2,r2,3
80204300:	1004d0ba 	srli	r2,r2,2
80204304:	1085883a 	add	r2,r2,r2
80204308:	1085883a 	add	r2,r2,r2
8020430c:	d8b7c83a 	sub	sp,sp,r2
80204310:	d805883a 	mov	r2,sp
80204314:	108000c4 	addi	r2,r2,3
80204318:	1004d0ba 	srli	r2,r2,2
8020431c:	1085883a 	add	r2,r2,r2
80204320:	1085883a 	add	r2,r2,r2
80204324:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh4IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204328:	e0bffd17 	ldw	r2,-12(fp)
8020432c:	1009883a 	mov	r4,r2
80204330:	0204ea00 	call	80204ea0 <vFeebCh4IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204334:	e0bffd17 	ldw	r2,-12(fp)
80204338:	10800017 	ldw	r2,0(r2)
8020433c:	10000226 	beq	r2,zero,80204348 <vFeebCh4HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204340:	0009883a 	mov	r4,zero
80204344:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80204348:	e0bffd17 	ldw	r2,-12(fp)
8020434c:	10800117 	ldw	r2,4(r2)
80204350:	10000226 	beq	r2,zero,8020435c <vFeebCh4HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204354:	01000044 	movi	r4,1
80204358:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
8020435c:	e0bffd17 	ldw	r2,-12(fp)
80204360:	10800217 	ldw	r2,8(r2)
80204364:	10000226 	beq	r2,zero,80204370 <vFeebCh4HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204368:	01000084 	movi	r4,2
8020436c:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
80204370:	e0bffd17 	ldw	r2,-12(fp)
80204374:	10800317 	ldw	r2,12(r2)
80204378:	10000226 	beq	r2,zero,80204384 <vFeebCh4HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh4IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
8020437c:	010000c4 	movi	r4,3
80204380:	02048540 	call	80204854 <vFeebCh4IrqFlagClrBufferEmpty>
80204384:	8037883a 	mov	sp,r16
	}

}
80204388:	0001883a 	nop
8020438c:	e6ffff04 	addi	sp,fp,-4
80204390:	dfc00217 	ldw	ra,8(sp)
80204394:	df000117 	ldw	fp,4(sp)
80204398:	dc000017 	ldw	r16,0(sp)
8020439c:	dec00304 	addi	sp,sp,12
802043a0:	f800283a 	ret

802043a4 <vFeebCh5HandleIrq>:

void vFeebCh5HandleIrq(void* pvContext) {
802043a4:	defffa04 	addi	sp,sp,-24
802043a8:	dfc00515 	stw	ra,20(sp)
802043ac:	df000415 	stw	fp,16(sp)
802043b0:	dc000315 	stw	r16,12(sp)
802043b4:	df000404 	addi	fp,sp,16
802043b8:	e13ffe15 	stw	r4,-8(fp)
802043bc:	d809883a 	mov	r4,sp
802043c0:	2021883a 	mov	r16,r4
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
802043c4:	01000104 	movi	r4,4
802043c8:	21003fcc 	andi	r4,r4,255
802043cc:	213fffc4 	addi	r4,r4,-1
802043d0:	e13ffc15 	stw	r4,-16(fp)
802043d4:	01000104 	movi	r4,4
802043d8:	21003fcc 	andi	r4,r4,255
802043dc:	2013883a 	mov	r9,r4
802043e0:	0015883a 	mov	r10,zero
802043e4:	4808d6fa 	srli	r4,r9,27
802043e8:	500c917a 	slli	r6,r10,5
802043ec:	218cb03a 	or	r6,r4,r6
802043f0:	480a917a 	slli	r5,r9,5
802043f4:	01000104 	movi	r4,4
802043f8:	21003fcc 	andi	r4,r4,255
802043fc:	200f883a 	mov	r7,r4
80204400:	0011883a 	mov	r8,zero
80204404:	3808d6fa 	srli	r4,r7,27
80204408:	4006917a 	slli	r3,r8,5
8020440c:	20c6b03a 	or	r3,r4,r3
80204410:	3804917a 	slli	r2,r7,5
80204414:	00800104 	movi	r2,4
80204418:	10803fcc 	andi	r2,r2,255
8020441c:	1085883a 	add	r2,r2,r2
80204420:	1085883a 	add	r2,r2,r2
80204424:	108000c4 	addi	r2,r2,3
80204428:	108000c4 	addi	r2,r2,3
8020442c:	1004d0ba 	srli	r2,r2,2
80204430:	1085883a 	add	r2,r2,r2
80204434:	1085883a 	add	r2,r2,r2
80204438:	d8b7c83a 	sub	sp,sp,r2
8020443c:	d805883a 	mov	r2,sp
80204440:	108000c4 	addi	r2,r2,3
80204444:	1004d0ba 	srli	r2,r2,2
80204448:	1085883a 	add	r2,r2,r2
8020444c:	1085883a 	add	r2,r2,r2
80204450:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh5IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204454:	e0bffd17 	ldw	r2,-12(fp)
80204458:	1009883a 	mov	r4,r2
8020445c:	0204f940 	call	80204f94 <vFeebCh5IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
80204460:	e0bffd17 	ldw	r2,-12(fp)
80204464:	10800017 	ldw	r2,0(r2)
80204468:	10000226 	beq	r2,zero,80204474 <vFeebCh5HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
8020446c:	0009883a 	mov	r4,zero
80204470:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
80204474:	e0bffd17 	ldw	r2,-12(fp)
80204478:	10800117 	ldw	r2,4(r2)
8020447c:	10000226 	beq	r2,zero,80204488 <vFeebCh5HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
80204480:	01000044 	movi	r4,1
80204484:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
80204488:	e0bffd17 	ldw	r2,-12(fp)
8020448c:	10800217 	ldw	r2,8(r2)
80204490:	10000226 	beq	r2,zero,8020449c <vFeebCh5HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
80204494:	01000084 	movi	r4,2
80204498:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
8020449c:	e0bffd17 	ldw	r2,-12(fp)
802044a0:	10800317 	ldw	r2,12(r2)
802044a4:	10000226 	beq	r2,zero,802044b0 <vFeebCh5HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh5IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
802044a8:	010000c4 	movi	r4,3
802044ac:	02049040 	call	80204904 <vFeebCh5IrqFlagClrBufferEmpty>
802044b0:	8037883a 	mov	sp,r16
	}

}
802044b4:	0001883a 	nop
802044b8:	e6ffff04 	addi	sp,fp,-4
802044bc:	dfc00217 	ldw	ra,8(sp)
802044c0:	df000117 	ldw	fp,4(sp)
802044c4:	dc000017 	ldw	r16,0(sp)
802044c8:	dec00304 	addi	sp,sp,12
802044cc:	f800283a 	ret

802044d0 <vFeebCh6HandleIrq>:

void vFeebCh6HandleIrq(void* pvContext) {
802044d0:	defffa04 	addi	sp,sp,-24
802044d4:	dfc00515 	stw	ra,20(sp)
802044d8:	df000415 	stw	fp,16(sp)
802044dc:	dc000315 	stw	r16,12(sp)
802044e0:	df000404 	addi	fp,sp,16
802044e4:	e13ffe15 	stw	r4,-8(fp)
802044e8:	d809883a 	mov	r4,sp
802044ec:	2021883a 	mov	r16,r4
//	//volatile int* pviHoldContext = (volatile int*) pvContext;

	// Get Irq Buffer Empty Flags
	bool bIrqEmptyBufferFlags[ucFeebIrqEmptyBufferFlagsQtd];
802044f0:	01000104 	movi	r4,4
802044f4:	21003fcc 	andi	r4,r4,255
802044f8:	213fffc4 	addi	r4,r4,-1
802044fc:	e13ffc15 	stw	r4,-16(fp)
80204500:	01000104 	movi	r4,4
80204504:	21003fcc 	andi	r4,r4,255
80204508:	2013883a 	mov	r9,r4
8020450c:	0015883a 	mov	r10,zero
80204510:	4808d6fa 	srli	r4,r9,27
80204514:	500c917a 	slli	r6,r10,5
80204518:	218cb03a 	or	r6,r4,r6
8020451c:	480a917a 	slli	r5,r9,5
80204520:	01000104 	movi	r4,4
80204524:	21003fcc 	andi	r4,r4,255
80204528:	200f883a 	mov	r7,r4
8020452c:	0011883a 	mov	r8,zero
80204530:	3808d6fa 	srli	r4,r7,27
80204534:	4006917a 	slli	r3,r8,5
80204538:	20c6b03a 	or	r3,r4,r3
8020453c:	3804917a 	slli	r2,r7,5
80204540:	00800104 	movi	r2,4
80204544:	10803fcc 	andi	r2,r2,255
80204548:	1085883a 	add	r2,r2,r2
8020454c:	1085883a 	add	r2,r2,r2
80204550:	108000c4 	addi	r2,r2,3
80204554:	108000c4 	addi	r2,r2,3
80204558:	1004d0ba 	srli	r2,r2,2
8020455c:	1085883a 	add	r2,r2,r2
80204560:	1085883a 	add	r2,r2,r2
80204564:	d8b7c83a 	sub	sp,sp,r2
80204568:	d805883a 	mov	r2,sp
8020456c:	108000c4 	addi	r2,r2,3
80204570:	1004d0ba 	srli	r2,r2,2
80204574:	1085883a 	add	r2,r2,r2
80204578:	1085883a 	add	r2,r2,r2
8020457c:	e0bffd15 	stw	r2,-12(fp)
	vFeebCh6IrqFlagBufferEmpty(bIrqEmptyBufferFlags);
80204580:	e0bffd17 	ldw	r2,-12(fp)
80204584:	1009883a 	mov	r4,r2
80204588:	02050880 	call	80205088 <vFeebCh6IrqFlagBufferEmpty>

	// Check Irq Buffer Empty Flags
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag]) {
8020458c:	e0bffd17 	ldw	r2,-12(fp)
80204590:	10800017 	ldw	r2,0(r2)
80204594:	10000226 	beq	r2,zero,802045a0 <vFeebCh6HandleIrq+0xd0>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer0Flag);
80204598:	0009883a 	mov	r4,zero
8020459c:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag]) {
802045a0:	e0bffd17 	ldw	r2,-12(fp)
802045a4:	10800117 	ldw	r2,4(r2)
802045a8:	10000226 	beq	r2,zero,802045b4 <vFeebCh6HandleIrq+0xe4>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqLeftEmptyBuffer1Flag);
802045ac:	01000044 	movi	r4,1
802045b0:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag]) {
802045b4:	e0bffd17 	ldw	r2,-12(fp)
802045b8:	10800217 	ldw	r2,8(r2)
802045bc:	10000226 	beq	r2,zero,802045c8 <vFeebCh6HandleIrq+0xf8>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer0Flag);
802045c0:	01000084 	movi	r4,2
802045c4:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
	}
	if (bIrqEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag]) {
802045c8:	e0bffd17 	ldw	r2,-12(fp)
802045cc:	10800317 	ldw	r2,12(r2)
802045d0:	10000226 	beq	r2,zero,802045dc <vFeebCh6HandleIrq+0x10c>

		/*Sync the Meb task and tell that has a PUS command waiting*/

		vFeebCh6IrqFlagClrBufferEmpty(eFeebIrqRightEmptyBuffer1Flag);
802045d4:	010000c4 	movi	r4,3
802045d8:	02049b40 	call	802049b4 <vFeebCh6IrqFlagClrBufferEmpty>
802045dc:	8037883a 	mov	sp,r16
	}

}
802045e0:	0001883a 	nop
802045e4:	e6ffff04 	addi	sp,fp,-4
802045e8:	dfc00217 	ldw	ra,8(sp)
802045ec:	df000117 	ldw	fp,4(sp)
802045f0:	dc000017 	ldw	r16,0(sp)
802045f4:	dec00304 	addi	sp,sp,12
802045f8:	f800283a 	ret

802045fc <vFeebCh7HandleIrq>:

void vFeebCh7HandleIrq(void* pvContext) {
802045fc:	defffe04 	addi	sp,sp,-8
80204600:	df000115 	stw	fp,4(sp)
80204604:	df000104 	addi	fp,sp,4
80204608:	e13fff15 	stw	r4,-4(fp)
//	if (xDefaults.usiDebugLevel <= dlMinorMessage) {
//		fprintf(fp, "IntF6\n");
//	}
//#endif

}
8020460c:	0001883a 	nop
80204610:	e037883a 	mov	sp,fp
80204614:	df000017 	ldw	fp,0(sp)
80204618:	dec00104 	addi	sp,sp,4
8020461c:	f800283a 	ret

80204620 <vFeebCh8HandleIrq>:

void vFeebCh8HandleIrq(void* pvContext) {
80204620:	defffe04 	addi	sp,sp,-8
80204624:	df000115 	stw	fp,4(sp)
80204628:	df000104 	addi	fp,sp,4
8020462c:	e13fff15 	stw	r4,-4(fp)
//	if (xDefaults.usiDebugLevel <= dlMinorMessage) {
//		fprintf(fp, "IntF7\n");
//	}
//#endif

}
80204630:	0001883a 	nop
80204634:	e037883a 	mov	sp,fp
80204638:	df000017 	ldw	fp,0(sp)
8020463c:	dec00104 	addi	sp,sp,4
80204640:	f800283a 	ret

80204644 <vFeebCh1IrqFlagClrBufferEmpty>:

void vFeebCh1IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204644:	defffc04 	addi	sp,sp,-16
80204648:	dfc00315 	stw	ra,12(sp)
8020464c:	df000215 	stw	fp,8(sp)
80204650:	df000204 	addi	fp,sp,8
80204654:	2005883a 	mov	r2,r4
80204658:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020465c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204660:	e0bfff03 	ldbu	r2,-4(fp)
80204664:	10c00060 	cmpeqi	r3,r2,1
80204668:	18000c1e 	bne	r3,zero,8020469c <vFeebCh1IrqFlagClrBufferEmpty+0x58>
8020466c:	10c00088 	cmpgei	r3,r2,2
80204670:	1800021e 	bne	r3,zero,8020467c <vFeebCh1IrqFlagClrBufferEmpty+0x38>
80204674:	10000626 	beq	r2,zero,80204690 <vFeebCh1IrqFlagClrBufferEmpty+0x4c>
80204678:	00001106 	br	802046c0 <vFeebCh1IrqFlagClrBufferEmpty+0x7c>
8020467c:	10c000a0 	cmpeqi	r3,r2,2
80204680:	1800091e 	bne	r3,zero,802046a8 <vFeebCh1IrqFlagClrBufferEmpty+0x64>
80204684:	108000e0 	cmpeqi	r2,r2,3
80204688:	10000a1e 	bne	r2,zero,802046b4 <vFeebCh1IrqFlagClrBufferEmpty+0x70>
8020468c:	00000c06 	br	802046c0 <vFeebCh1IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204690:	00810004 	movi	r2,1024
80204694:	e0bffe15 	stw	r2,-8(fp)
		break;
80204698:	00000b06 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020469c:	00820004 	movi	r2,2048
802046a0:	e0bffe15 	stw	r2,-8(fp)
		break;
802046a4:	00000806 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
802046a8:	00804004 	movi	r2,256
802046ac:	e0bffe15 	stw	r2,-8(fp)
		break;
802046b0:	00000506 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
802046b4:	00808004 	movi	r2,512
802046b8:	e0bffe15 	stw	r2,-8(fp)
		break;
802046bc:	00000206 	br	802046c8 <vFeebCh1IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
802046c0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
802046c4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802046c8:	e1bffe17 	ldw	r6,-8(fp)
802046cc:	014004c4 	movi	r5,19
802046d0:	01200034 	movhi	r4,32768
802046d4:	21070004 	addi	r4,r4,7168
802046d8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
802046dc:	0001883a 	nop
802046e0:	e037883a 	mov	sp,fp
802046e4:	dfc00117 	ldw	ra,4(sp)
802046e8:	df000017 	ldw	fp,0(sp)
802046ec:	dec00204 	addi	sp,sp,8
802046f0:	f800283a 	ret

802046f4 <vFeebCh2IrqFlagClrBufferEmpty>:

void vFeebCh2IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802046f4:	defffc04 	addi	sp,sp,-16
802046f8:	dfc00315 	stw	ra,12(sp)
802046fc:	df000215 	stw	fp,8(sp)
80204700:	df000204 	addi	fp,sp,8
80204704:	2005883a 	mov	r2,r4
80204708:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020470c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204710:	e0bfff03 	ldbu	r2,-4(fp)
80204714:	10c00060 	cmpeqi	r3,r2,1
80204718:	18000c1e 	bne	r3,zero,8020474c <vFeebCh2IrqFlagClrBufferEmpty+0x58>
8020471c:	10c00088 	cmpgei	r3,r2,2
80204720:	1800021e 	bne	r3,zero,8020472c <vFeebCh2IrqFlagClrBufferEmpty+0x38>
80204724:	10000626 	beq	r2,zero,80204740 <vFeebCh2IrqFlagClrBufferEmpty+0x4c>
80204728:	00001106 	br	80204770 <vFeebCh2IrqFlagClrBufferEmpty+0x7c>
8020472c:	10c000a0 	cmpeqi	r3,r2,2
80204730:	1800091e 	bne	r3,zero,80204758 <vFeebCh2IrqFlagClrBufferEmpty+0x64>
80204734:	108000e0 	cmpeqi	r2,r2,3
80204738:	10000a1e 	bne	r2,zero,80204764 <vFeebCh2IrqFlagClrBufferEmpty+0x70>
8020473c:	00000c06 	br	80204770 <vFeebCh2IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204740:	00810004 	movi	r2,1024
80204744:	e0bffe15 	stw	r2,-8(fp)
		break;
80204748:	00000b06 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020474c:	00820004 	movi	r2,2048
80204750:	e0bffe15 	stw	r2,-8(fp)
		break;
80204754:	00000806 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204758:	00804004 	movi	r2,256
8020475c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204760:	00000506 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204764:	00808004 	movi	r2,512
80204768:	e0bffe15 	stw	r2,-8(fp)
		break;
8020476c:	00000206 	br	80204778 <vFeebCh2IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204770:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204774:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80204778:	e1bffe17 	ldw	r6,-8(fp)
8020477c:	014004c4 	movi	r5,19
80204780:	01200034 	movhi	r4,32768
80204784:	21070004 	addi	r4,r4,7168
80204788:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020478c:	0001883a 	nop
80204790:	e037883a 	mov	sp,fp
80204794:	dfc00117 	ldw	ra,4(sp)
80204798:	df000017 	ldw	fp,0(sp)
8020479c:	dec00204 	addi	sp,sp,8
802047a0:	f800283a 	ret

802047a4 <vFeebCh3IrqFlagClrBufferEmpty>:

void vFeebCh3IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802047a4:	defffc04 	addi	sp,sp,-16
802047a8:	dfc00315 	stw	ra,12(sp)
802047ac:	df000215 	stw	fp,8(sp)
802047b0:	df000204 	addi	fp,sp,8
802047b4:	2005883a 	mov	r2,r4
802047b8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
802047bc:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
802047c0:	e0bfff03 	ldbu	r2,-4(fp)
802047c4:	10c00060 	cmpeqi	r3,r2,1
802047c8:	18000c1e 	bne	r3,zero,802047fc <vFeebCh3IrqFlagClrBufferEmpty+0x58>
802047cc:	10c00088 	cmpgei	r3,r2,2
802047d0:	1800021e 	bne	r3,zero,802047dc <vFeebCh3IrqFlagClrBufferEmpty+0x38>
802047d4:	10000626 	beq	r2,zero,802047f0 <vFeebCh3IrqFlagClrBufferEmpty+0x4c>
802047d8:	00001106 	br	80204820 <vFeebCh3IrqFlagClrBufferEmpty+0x7c>
802047dc:	10c000a0 	cmpeqi	r3,r2,2
802047e0:	1800091e 	bne	r3,zero,80204808 <vFeebCh3IrqFlagClrBufferEmpty+0x64>
802047e4:	108000e0 	cmpeqi	r2,r2,3
802047e8:	10000a1e 	bne	r2,zero,80204814 <vFeebCh3IrqFlagClrBufferEmpty+0x70>
802047ec:	00000c06 	br	80204820 <vFeebCh3IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
802047f0:	00810004 	movi	r2,1024
802047f4:	e0bffe15 	stw	r2,-8(fp)
		break;
802047f8:	00000b06 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
802047fc:	00820004 	movi	r2,2048
80204800:	e0bffe15 	stw	r2,-8(fp)
		break;
80204804:	00000806 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204808:	00804004 	movi	r2,256
8020480c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204810:	00000506 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204814:	00808004 	movi	r2,512
80204818:	e0bffe15 	stw	r2,-8(fp)
		break;
8020481c:	00000206 	br	80204828 <vFeebCh3IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204820:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204824:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80204828:	e1bffe17 	ldw	r6,-8(fp)
8020482c:	014004c4 	movi	r5,19
80204830:	01200034 	movhi	r4,32768
80204834:	21070004 	addi	r4,r4,7168
80204838:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020483c:	0001883a 	nop
80204840:	e037883a 	mov	sp,fp
80204844:	dfc00117 	ldw	ra,4(sp)
80204848:	df000017 	ldw	fp,0(sp)
8020484c:	dec00204 	addi	sp,sp,8
80204850:	f800283a 	ret

80204854 <vFeebCh4IrqFlagClrBufferEmpty>:

void vFeebCh4IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204854:	defffc04 	addi	sp,sp,-16
80204858:	dfc00315 	stw	ra,12(sp)
8020485c:	df000215 	stw	fp,8(sp)
80204860:	df000204 	addi	fp,sp,8
80204864:	2005883a 	mov	r2,r4
80204868:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020486c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204870:	e0bfff03 	ldbu	r2,-4(fp)
80204874:	10c00060 	cmpeqi	r3,r2,1
80204878:	18000c1e 	bne	r3,zero,802048ac <vFeebCh4IrqFlagClrBufferEmpty+0x58>
8020487c:	10c00088 	cmpgei	r3,r2,2
80204880:	1800021e 	bne	r3,zero,8020488c <vFeebCh4IrqFlagClrBufferEmpty+0x38>
80204884:	10000626 	beq	r2,zero,802048a0 <vFeebCh4IrqFlagClrBufferEmpty+0x4c>
80204888:	00001106 	br	802048d0 <vFeebCh4IrqFlagClrBufferEmpty+0x7c>
8020488c:	10c000a0 	cmpeqi	r3,r2,2
80204890:	1800091e 	bne	r3,zero,802048b8 <vFeebCh4IrqFlagClrBufferEmpty+0x64>
80204894:	108000e0 	cmpeqi	r2,r2,3
80204898:	10000a1e 	bne	r2,zero,802048c4 <vFeebCh4IrqFlagClrBufferEmpty+0x70>
8020489c:	00000c06 	br	802048d0 <vFeebCh4IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
802048a0:	00810004 	movi	r2,1024
802048a4:	e0bffe15 	stw	r2,-8(fp)
		break;
802048a8:	00000b06 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
802048ac:	00820004 	movi	r2,2048
802048b0:	e0bffe15 	stw	r2,-8(fp)
		break;
802048b4:	00000806 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
802048b8:	00804004 	movi	r2,256
802048bc:	e0bffe15 	stw	r2,-8(fp)
		break;
802048c0:	00000506 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
802048c4:	00808004 	movi	r2,512
802048c8:	e0bffe15 	stw	r2,-8(fp)
		break;
802048cc:	00000206 	br	802048d8 <vFeebCh4IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
802048d0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
802048d4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
802048d8:	e1bffe17 	ldw	r6,-8(fp)
802048dc:	014004c4 	movi	r5,19
802048e0:	01200034 	movhi	r4,32768
802048e4:	21070004 	addi	r4,r4,7168
802048e8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
802048ec:	0001883a 	nop
802048f0:	e037883a 	mov	sp,fp
802048f4:	dfc00117 	ldw	ra,4(sp)
802048f8:	df000017 	ldw	fp,0(sp)
802048fc:	dec00204 	addi	sp,sp,8
80204900:	f800283a 	ret

80204904 <vFeebCh5IrqFlagClrBufferEmpty>:

void vFeebCh5IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204904:	defffc04 	addi	sp,sp,-16
80204908:	dfc00315 	stw	ra,12(sp)
8020490c:	df000215 	stw	fp,8(sp)
80204910:	df000204 	addi	fp,sp,8
80204914:	2005883a 	mov	r2,r4
80204918:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
8020491c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204920:	e0bfff03 	ldbu	r2,-4(fp)
80204924:	10c00060 	cmpeqi	r3,r2,1
80204928:	18000c1e 	bne	r3,zero,8020495c <vFeebCh5IrqFlagClrBufferEmpty+0x58>
8020492c:	10c00088 	cmpgei	r3,r2,2
80204930:	1800021e 	bne	r3,zero,8020493c <vFeebCh5IrqFlagClrBufferEmpty+0x38>
80204934:	10000626 	beq	r2,zero,80204950 <vFeebCh5IrqFlagClrBufferEmpty+0x4c>
80204938:	00001106 	br	80204980 <vFeebCh5IrqFlagClrBufferEmpty+0x7c>
8020493c:	10c000a0 	cmpeqi	r3,r2,2
80204940:	1800091e 	bne	r3,zero,80204968 <vFeebCh5IrqFlagClrBufferEmpty+0x64>
80204944:	108000e0 	cmpeqi	r2,r2,3
80204948:	10000a1e 	bne	r2,zero,80204974 <vFeebCh5IrqFlagClrBufferEmpty+0x70>
8020494c:	00000c06 	br	80204980 <vFeebCh5IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204950:	00810004 	movi	r2,1024
80204954:	e0bffe15 	stw	r2,-8(fp)
		break;
80204958:	00000b06 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
8020495c:	00820004 	movi	r2,2048
80204960:	e0bffe15 	stw	r2,-8(fp)
		break;
80204964:	00000806 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204968:	00804004 	movi	r2,256
8020496c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204970:	00000506 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204974:	00808004 	movi	r2,512
80204978:	e0bffe15 	stw	r2,-8(fp)
		break;
8020497c:	00000206 	br	80204988 <vFeebCh5IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204980:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204984:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80204988:	e1bffe17 	ldw	r6,-8(fp)
8020498c:	014004c4 	movi	r5,19
80204990:	01200034 	movhi	r4,32768
80204994:	21070004 	addi	r4,r4,7168
80204998:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
8020499c:	0001883a 	nop
802049a0:	e037883a 	mov	sp,fp
802049a4:	dfc00117 	ldw	ra,4(sp)
802049a8:	df000017 	ldw	fp,0(sp)
802049ac:	dec00204 	addi	sp,sp,8
802049b0:	f800283a 	ret

802049b4 <vFeebCh6IrqFlagClrBufferEmpty>:

void vFeebCh6IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
802049b4:	defffc04 	addi	sp,sp,-16
802049b8:	dfc00315 	stw	ra,12(sp)
802049bc:	df000215 	stw	fp,8(sp)
802049c0:	df000204 	addi	fp,sp,8
802049c4:	2005883a 	mov	r2,r4
802049c8:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
802049cc:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
802049d0:	e0bfff03 	ldbu	r2,-4(fp)
802049d4:	10c00060 	cmpeqi	r3,r2,1
802049d8:	18000c1e 	bne	r3,zero,80204a0c <vFeebCh6IrqFlagClrBufferEmpty+0x58>
802049dc:	10c00088 	cmpgei	r3,r2,2
802049e0:	1800021e 	bne	r3,zero,802049ec <vFeebCh6IrqFlagClrBufferEmpty+0x38>
802049e4:	10000626 	beq	r2,zero,80204a00 <vFeebCh6IrqFlagClrBufferEmpty+0x4c>
802049e8:	00001106 	br	80204a30 <vFeebCh6IrqFlagClrBufferEmpty+0x7c>
802049ec:	10c000a0 	cmpeqi	r3,r2,2
802049f0:	1800091e 	bne	r3,zero,80204a18 <vFeebCh6IrqFlagClrBufferEmpty+0x64>
802049f4:	108000e0 	cmpeqi	r2,r2,3
802049f8:	10000a1e 	bne	r2,zero,80204a24 <vFeebCh6IrqFlagClrBufferEmpty+0x70>
802049fc:	00000c06 	br	80204a30 <vFeebCh6IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204a00:	00810004 	movi	r2,1024
80204a04:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a08:	00000b06 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204a0c:	00820004 	movi	r2,2048
80204a10:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a14:	00000806 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204a18:	00804004 	movi	r2,256
80204a1c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a20:	00000506 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204a24:	00808004 	movi	r2,512
80204a28:	e0bffe15 	stw	r2,-8(fp)
		break;
80204a2c:	00000206 	br	80204a38 <vFeebCh6IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204a30:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204a34:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80204a38:	e1bffe17 	ldw	r6,-8(fp)
80204a3c:	014004c4 	movi	r5,19
80204a40:	01200034 	movhi	r4,32768
80204a44:	21070004 	addi	r4,r4,7168
80204a48:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204a4c:	0001883a 	nop
80204a50:	e037883a 	mov	sp,fp
80204a54:	dfc00117 	ldw	ra,4(sp)
80204a58:	df000017 	ldw	fp,0(sp)
80204a5c:	dec00204 	addi	sp,sp,8
80204a60:	f800283a 	ret

80204a64 <vFeebCh7IrqFlagClrBufferEmpty>:

void vFeebCh7IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204a64:	defffc04 	addi	sp,sp,-16
80204a68:	dfc00315 	stw	ra,12(sp)
80204a6c:	df000215 	stw	fp,8(sp)
80204a70:	df000204 	addi	fp,sp,8
80204a74:	2005883a 	mov	r2,r4
80204a78:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
80204a7c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204a80:	e0bfff03 	ldbu	r2,-4(fp)
80204a84:	10c00060 	cmpeqi	r3,r2,1
80204a88:	18000c1e 	bne	r3,zero,80204abc <vFeebCh7IrqFlagClrBufferEmpty+0x58>
80204a8c:	10c00088 	cmpgei	r3,r2,2
80204a90:	1800021e 	bne	r3,zero,80204a9c <vFeebCh7IrqFlagClrBufferEmpty+0x38>
80204a94:	10000626 	beq	r2,zero,80204ab0 <vFeebCh7IrqFlagClrBufferEmpty+0x4c>
80204a98:	00001106 	br	80204ae0 <vFeebCh7IrqFlagClrBufferEmpty+0x7c>
80204a9c:	10c000a0 	cmpeqi	r3,r2,2
80204aa0:	1800091e 	bne	r3,zero,80204ac8 <vFeebCh7IrqFlagClrBufferEmpty+0x64>
80204aa4:	108000e0 	cmpeqi	r2,r2,3
80204aa8:	10000a1e 	bne	r2,zero,80204ad4 <vFeebCh7IrqFlagClrBufferEmpty+0x70>
80204aac:	00000c06 	br	80204ae0 <vFeebCh7IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204ab0:	00810004 	movi	r2,1024
80204ab4:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ab8:	00000b06 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204abc:	00820004 	movi	r2,2048
80204ac0:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ac4:	00000806 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204ac8:	00804004 	movi	r2,256
80204acc:	e0bffe15 	stw	r2,-8(fp)
		break;
80204ad0:	00000506 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204ad4:	00808004 	movi	r2,512
80204ad8:	e0bffe15 	stw	r2,-8(fp)
		break;
80204adc:	00000206 	br	80204ae8 <vFeebCh7IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204ae0:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204ae4:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80204ae8:	e1bffe17 	ldw	r6,-8(fp)
80204aec:	014004c4 	movi	r5,19
80204af0:	01200034 	movhi	r4,32768
80204af4:	21070004 	addi	r4,r4,7168
80204af8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204afc:	0001883a 	nop
80204b00:	e037883a 	mov	sp,fp
80204b04:	dfc00117 	ldw	ra,4(sp)
80204b08:	df000017 	ldw	fp,0(sp)
80204b0c:	dec00204 	addi	sp,sp,8
80204b10:	f800283a 	ret

80204b14 <vFeebCh8IrqFlagClrBufferEmpty>:

void vFeebCh8IrqFlagClrBufferEmpty(alt_u8 ucEmptyBufferFlag) {
80204b14:	defffc04 	addi	sp,sp,-16
80204b18:	dfc00315 	stw	ra,12(sp)
80204b1c:	df000215 	stw	fp,8(sp)
80204b20:	df000204 	addi	fp,sp,8
80204b24:	2005883a 	mov	r2,r4
80204b28:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 uliEmptyFlagClearMask = 0;
80204b2c:	e03ffe15 	stw	zero,-8(fp)

	switch (ucEmptyBufferFlag) {
80204b30:	e0bfff03 	ldbu	r2,-4(fp)
80204b34:	10c00060 	cmpeqi	r3,r2,1
80204b38:	18000c1e 	bne	r3,zero,80204b6c <vFeebCh8IrqFlagClrBufferEmpty+0x58>
80204b3c:	10c00088 	cmpgei	r3,r2,2
80204b40:	1800021e 	bne	r3,zero,80204b4c <vFeebCh8IrqFlagClrBufferEmpty+0x38>
80204b44:	10000626 	beq	r2,zero,80204b60 <vFeebCh8IrqFlagClrBufferEmpty+0x4c>
80204b48:	00001106 	br	80204b90 <vFeebCh8IrqFlagClrBufferEmpty+0x7c>
80204b4c:	10c000a0 	cmpeqi	r3,r2,2
80204b50:	1800091e 	bne	r3,zero,80204b78 <vFeebCh8IrqFlagClrBufferEmpty+0x64>
80204b54:	108000e0 	cmpeqi	r2,r2,3
80204b58:	10000a1e 	bne	r2,zero,80204b84 <vFeebCh8IrqFlagClrBufferEmpty+0x70>
80204b5c:	00000c06 	br	80204b90 <vFeebCh8IrqFlagClrBufferEmpty+0x7c>
	case eFeebIrqLeftEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_0_E_FLG_CLR_MSK;
80204b60:	00810004 	movi	r2,1024
80204b64:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b68:	00000b06 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqLeftEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_L_BUFF_1_E_FLG_CLR_MSK;
80204b6c:	00820004 	movi	r2,2048
80204b70:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b74:	00000806 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer0Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_0_E_FLG_CLR_MSK;
80204b78:	00804004 	movi	r2,256
80204b7c:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b80:	00000506 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	case eFeebIrqRightEmptyBuffer1Flag:
		uliEmptyFlagClearMask = (alt_u32) COMM_IRQ_R_BUFF_1_E_FLG_CLR_MSK;
80204b84:	00808004 	movi	r2,512
80204b88:	e0bffe15 	stw	r2,-8(fp)
		break;
80204b8c:	00000206 	br	80204b98 <vFeebCh8IrqFlagClrBufferEmpty+0x84>
	default:
		uliEmptyFlagClearMask = 0;
80204b90:	e03ffe15 	stw	zero,-8(fp)
		;
		break;
80204b94:	0001883a 	nop
	}

	vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80204b98:	e1bffe17 	ldw	r6,-8(fp)
80204b9c:	014004c4 	movi	r5,19
80204ba0:	01200034 	movhi	r4,32768
80204ba4:	21070004 	addi	r4,r4,7168
80204ba8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_IRQ_FLAGS_CLR_REG_OFST, uliEmptyFlagClearMask);

}
80204bac:	0001883a 	nop
80204bb0:	e037883a 	mov	sp,fp
80204bb4:	dfc00117 	ldw	ra,4(sp)
80204bb8:	df000017 	ldw	fp,0(sp)
80204bbc:	dec00204 	addi	sp,sp,8
80204bc0:	f800283a 	ret

80204bc4 <vFeebCh1IrqFlagBufferEmpty>:

void vFeebCh1IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204bc4:	defffc04 	addi	sp,sp,-16
80204bc8:	dfc00315 	stw	ra,12(sp)
80204bcc:	df000215 	stw	fp,8(sp)
80204bd0:	df000204 	addi	fp,sp,8
80204bd4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204bd8:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204bdc:	e0bfff17 	ldw	r2,-4(fp)
80204be0:	10002f26 	beq	r2,zero,80204ca0 <vFeebCh1IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80204be4:	01400484 	movi	r5,18
80204be8:	01200034 	movhi	r4,32768
80204bec:	21070004 	addi	r4,r4,7168
80204bf0:	02077a80 	call	802077a8 <uliFeebReadReg>
80204bf4:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204bf8:	e0bffe17 	ldw	r2,-8(fp)
80204bfc:	1081000c 	andi	r2,r2,1024
80204c00:	10000426 	beq	r2,zero,80204c14 <vFeebCh1IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204c04:	e0bfff17 	ldw	r2,-4(fp)
80204c08:	00c00044 	movi	r3,1
80204c0c:	10c00015 	stw	r3,0(r2)
80204c10:	00000206 	br	80204c1c <vFeebCh1IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204c14:	e0bfff17 	ldw	r2,-4(fp)
80204c18:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204c1c:	e0bffe17 	ldw	r2,-8(fp)
80204c20:	1082000c 	andi	r2,r2,2048
80204c24:	10000526 	beq	r2,zero,80204c3c <vFeebCh1IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204c28:	e0bfff17 	ldw	r2,-4(fp)
80204c2c:	10800104 	addi	r2,r2,4
80204c30:	00c00044 	movi	r3,1
80204c34:	10c00015 	stw	r3,0(r2)
80204c38:	00000306 	br	80204c48 <vFeebCh1IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204c3c:	e0bfff17 	ldw	r2,-4(fp)
80204c40:	10800104 	addi	r2,r2,4
80204c44:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204c48:	e0bffe17 	ldw	r2,-8(fp)
80204c4c:	1080400c 	andi	r2,r2,256
80204c50:	10000526 	beq	r2,zero,80204c68 <vFeebCh1IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204c54:	e0bfff17 	ldw	r2,-4(fp)
80204c58:	10800204 	addi	r2,r2,8
80204c5c:	00c00044 	movi	r3,1
80204c60:	10c00015 	stw	r3,0(r2)
80204c64:	00000306 	br	80204c74 <vFeebCh1IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204c68:	e0bfff17 	ldw	r2,-4(fp)
80204c6c:	10800204 	addi	r2,r2,8
80204c70:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204c74:	e0bffe17 	ldw	r2,-8(fp)
80204c78:	1080800c 	andi	r2,r2,512
80204c7c:	10000526 	beq	r2,zero,80204c94 <vFeebCh1IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204c80:	e0bfff17 	ldw	r2,-4(fp)
80204c84:	10800304 	addi	r2,r2,12
80204c88:	00c00044 	movi	r3,1
80204c8c:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204c90:	00000306 	br	80204ca0 <vFeebCh1IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204c94:	e0bfff17 	ldw	r2,-4(fp)
80204c98:	10800304 	addi	r2,r2,12
80204c9c:	10000015 	stw	zero,0(r2)
		}

	}
}
80204ca0:	0001883a 	nop
80204ca4:	e037883a 	mov	sp,fp
80204ca8:	dfc00117 	ldw	ra,4(sp)
80204cac:	df000017 	ldw	fp,0(sp)
80204cb0:	dec00204 	addi	sp,sp,8
80204cb4:	f800283a 	ret

80204cb8 <vFeebCh2IrqFlagBufferEmpty>:

void vFeebCh2IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204cb8:	defffc04 	addi	sp,sp,-16
80204cbc:	dfc00315 	stw	ra,12(sp)
80204cc0:	df000215 	stw	fp,8(sp)
80204cc4:	df000204 	addi	fp,sp,8
80204cc8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204ccc:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204cd0:	e0bfff17 	ldw	r2,-4(fp)
80204cd4:	10002f26 	beq	r2,zero,80204d94 <vFeebCh2IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80204cd8:	01400484 	movi	r5,18
80204cdc:	01200034 	movhi	r4,32768
80204ce0:	21070004 	addi	r4,r4,7168
80204ce4:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ce8:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204cec:	e0bffe17 	ldw	r2,-8(fp)
80204cf0:	1081000c 	andi	r2,r2,1024
80204cf4:	10000426 	beq	r2,zero,80204d08 <vFeebCh2IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204cf8:	e0bfff17 	ldw	r2,-4(fp)
80204cfc:	00c00044 	movi	r3,1
80204d00:	10c00015 	stw	r3,0(r2)
80204d04:	00000206 	br	80204d10 <vFeebCh2IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204d08:	e0bfff17 	ldw	r2,-4(fp)
80204d0c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204d10:	e0bffe17 	ldw	r2,-8(fp)
80204d14:	1082000c 	andi	r2,r2,2048
80204d18:	10000526 	beq	r2,zero,80204d30 <vFeebCh2IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204d1c:	e0bfff17 	ldw	r2,-4(fp)
80204d20:	10800104 	addi	r2,r2,4
80204d24:	00c00044 	movi	r3,1
80204d28:	10c00015 	stw	r3,0(r2)
80204d2c:	00000306 	br	80204d3c <vFeebCh2IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204d30:	e0bfff17 	ldw	r2,-4(fp)
80204d34:	10800104 	addi	r2,r2,4
80204d38:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204d3c:	e0bffe17 	ldw	r2,-8(fp)
80204d40:	1080400c 	andi	r2,r2,256
80204d44:	10000526 	beq	r2,zero,80204d5c <vFeebCh2IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204d48:	e0bfff17 	ldw	r2,-4(fp)
80204d4c:	10800204 	addi	r2,r2,8
80204d50:	00c00044 	movi	r3,1
80204d54:	10c00015 	stw	r3,0(r2)
80204d58:	00000306 	br	80204d68 <vFeebCh2IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204d5c:	e0bfff17 	ldw	r2,-4(fp)
80204d60:	10800204 	addi	r2,r2,8
80204d64:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204d68:	e0bffe17 	ldw	r2,-8(fp)
80204d6c:	1080800c 	andi	r2,r2,512
80204d70:	10000526 	beq	r2,zero,80204d88 <vFeebCh2IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204d74:	e0bfff17 	ldw	r2,-4(fp)
80204d78:	10800304 	addi	r2,r2,12
80204d7c:	00c00044 	movi	r3,1
80204d80:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204d84:	00000306 	br	80204d94 <vFeebCh2IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204d88:	e0bfff17 	ldw	r2,-4(fp)
80204d8c:	10800304 	addi	r2,r2,12
80204d90:	10000015 	stw	zero,0(r2)
		}

	}
}
80204d94:	0001883a 	nop
80204d98:	e037883a 	mov	sp,fp
80204d9c:	dfc00117 	ldw	ra,4(sp)
80204da0:	df000017 	ldw	fp,0(sp)
80204da4:	dec00204 	addi	sp,sp,8
80204da8:	f800283a 	ret

80204dac <vFeebCh3IrqFlagBufferEmpty>:

void vFeebCh3IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204dac:	defffc04 	addi	sp,sp,-16
80204db0:	dfc00315 	stw	ra,12(sp)
80204db4:	df000215 	stw	fp,8(sp)
80204db8:	df000204 	addi	fp,sp,8
80204dbc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204dc0:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204dc4:	e0bfff17 	ldw	r2,-4(fp)
80204dc8:	10002f26 	beq	r2,zero,80204e88 <vFeebCh3IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80204dcc:	01400484 	movi	r5,18
80204dd0:	01200034 	movhi	r4,32768
80204dd4:	21070004 	addi	r4,r4,7168
80204dd8:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ddc:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204de0:	e0bffe17 	ldw	r2,-8(fp)
80204de4:	1081000c 	andi	r2,r2,1024
80204de8:	10000426 	beq	r2,zero,80204dfc <vFeebCh3IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204dec:	e0bfff17 	ldw	r2,-4(fp)
80204df0:	00c00044 	movi	r3,1
80204df4:	10c00015 	stw	r3,0(r2)
80204df8:	00000206 	br	80204e04 <vFeebCh3IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204dfc:	e0bfff17 	ldw	r2,-4(fp)
80204e00:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204e04:	e0bffe17 	ldw	r2,-8(fp)
80204e08:	1082000c 	andi	r2,r2,2048
80204e0c:	10000526 	beq	r2,zero,80204e24 <vFeebCh3IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204e10:	e0bfff17 	ldw	r2,-4(fp)
80204e14:	10800104 	addi	r2,r2,4
80204e18:	00c00044 	movi	r3,1
80204e1c:	10c00015 	stw	r3,0(r2)
80204e20:	00000306 	br	80204e30 <vFeebCh3IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204e24:	e0bfff17 	ldw	r2,-4(fp)
80204e28:	10800104 	addi	r2,r2,4
80204e2c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204e30:	e0bffe17 	ldw	r2,-8(fp)
80204e34:	1080400c 	andi	r2,r2,256
80204e38:	10000526 	beq	r2,zero,80204e50 <vFeebCh3IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204e3c:	e0bfff17 	ldw	r2,-4(fp)
80204e40:	10800204 	addi	r2,r2,8
80204e44:	00c00044 	movi	r3,1
80204e48:	10c00015 	stw	r3,0(r2)
80204e4c:	00000306 	br	80204e5c <vFeebCh3IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204e50:	e0bfff17 	ldw	r2,-4(fp)
80204e54:	10800204 	addi	r2,r2,8
80204e58:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204e5c:	e0bffe17 	ldw	r2,-8(fp)
80204e60:	1080800c 	andi	r2,r2,512
80204e64:	10000526 	beq	r2,zero,80204e7c <vFeebCh3IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204e68:	e0bfff17 	ldw	r2,-4(fp)
80204e6c:	10800304 	addi	r2,r2,12
80204e70:	00c00044 	movi	r3,1
80204e74:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204e78:	00000306 	br	80204e88 <vFeebCh3IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204e7c:	e0bfff17 	ldw	r2,-4(fp)
80204e80:	10800304 	addi	r2,r2,12
80204e84:	10000015 	stw	zero,0(r2)
		}

	}
}
80204e88:	0001883a 	nop
80204e8c:	e037883a 	mov	sp,fp
80204e90:	dfc00117 	ldw	ra,4(sp)
80204e94:	df000017 	ldw	fp,0(sp)
80204e98:	dec00204 	addi	sp,sp,8
80204e9c:	f800283a 	ret

80204ea0 <vFeebCh4IrqFlagBufferEmpty>:

void vFeebCh4IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204ea0:	defffc04 	addi	sp,sp,-16
80204ea4:	dfc00315 	stw	ra,12(sp)
80204ea8:	df000215 	stw	fp,8(sp)
80204eac:	df000204 	addi	fp,sp,8
80204eb0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204eb4:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204eb8:	e0bfff17 	ldw	r2,-4(fp)
80204ebc:	10002f26 	beq	r2,zero,80204f7c <vFeebCh4IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80204ec0:	01400484 	movi	r5,18
80204ec4:	01200034 	movhi	r4,32768
80204ec8:	21070004 	addi	r4,r4,7168
80204ecc:	02077a80 	call	802077a8 <uliFeebReadReg>
80204ed0:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204ed4:	e0bffe17 	ldw	r2,-8(fp)
80204ed8:	1081000c 	andi	r2,r2,1024
80204edc:	10000426 	beq	r2,zero,80204ef0 <vFeebCh4IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204ee0:	e0bfff17 	ldw	r2,-4(fp)
80204ee4:	00c00044 	movi	r3,1
80204ee8:	10c00015 	stw	r3,0(r2)
80204eec:	00000206 	br	80204ef8 <vFeebCh4IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204ef0:	e0bfff17 	ldw	r2,-4(fp)
80204ef4:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204ef8:	e0bffe17 	ldw	r2,-8(fp)
80204efc:	1082000c 	andi	r2,r2,2048
80204f00:	10000526 	beq	r2,zero,80204f18 <vFeebCh4IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204f04:	e0bfff17 	ldw	r2,-4(fp)
80204f08:	10800104 	addi	r2,r2,4
80204f0c:	00c00044 	movi	r3,1
80204f10:	10c00015 	stw	r3,0(r2)
80204f14:	00000306 	br	80204f24 <vFeebCh4IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80204f18:	e0bfff17 	ldw	r2,-4(fp)
80204f1c:	10800104 	addi	r2,r2,4
80204f20:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80204f24:	e0bffe17 	ldw	r2,-8(fp)
80204f28:	1080400c 	andi	r2,r2,256
80204f2c:	10000526 	beq	r2,zero,80204f44 <vFeebCh4IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80204f30:	e0bfff17 	ldw	r2,-4(fp)
80204f34:	10800204 	addi	r2,r2,8
80204f38:	00c00044 	movi	r3,1
80204f3c:	10c00015 	stw	r3,0(r2)
80204f40:	00000306 	br	80204f50 <vFeebCh4IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80204f44:	e0bfff17 	ldw	r2,-4(fp)
80204f48:	10800204 	addi	r2,r2,8
80204f4c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80204f50:	e0bffe17 	ldw	r2,-8(fp)
80204f54:	1080800c 	andi	r2,r2,512
80204f58:	10000526 	beq	r2,zero,80204f70 <vFeebCh4IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80204f5c:	e0bfff17 	ldw	r2,-4(fp)
80204f60:	10800304 	addi	r2,r2,12
80204f64:	00c00044 	movi	r3,1
80204f68:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80204f6c:	00000306 	br	80204f7c <vFeebCh4IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80204f70:	e0bfff17 	ldw	r2,-4(fp)
80204f74:	10800304 	addi	r2,r2,12
80204f78:	10000015 	stw	zero,0(r2)
		}

	}
}
80204f7c:	0001883a 	nop
80204f80:	e037883a 	mov	sp,fp
80204f84:	dfc00117 	ldw	ra,4(sp)
80204f88:	df000017 	ldw	fp,0(sp)
80204f8c:	dec00204 	addi	sp,sp,8
80204f90:	f800283a 	ret

80204f94 <vFeebCh5IrqFlagBufferEmpty>:

void vFeebCh5IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80204f94:	defffc04 	addi	sp,sp,-16
80204f98:	dfc00315 	stw	ra,12(sp)
80204f9c:	df000215 	stw	fp,8(sp)
80204fa0:	df000204 	addi	fp,sp,8
80204fa4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80204fa8:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80204fac:	e0bfff17 	ldw	r2,-4(fp)
80204fb0:	10002f26 	beq	r2,zero,80205070 <vFeebCh5IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80204fb4:	01400484 	movi	r5,18
80204fb8:	01200034 	movhi	r4,32768
80204fbc:	21070004 	addi	r4,r4,7168
80204fc0:	02077a80 	call	802077a8 <uliFeebReadReg>
80204fc4:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80204fc8:	e0bffe17 	ldw	r2,-8(fp)
80204fcc:	1081000c 	andi	r2,r2,1024
80204fd0:	10000426 	beq	r2,zero,80204fe4 <vFeebCh5IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
80204fd4:	e0bfff17 	ldw	r2,-4(fp)
80204fd8:	00c00044 	movi	r3,1
80204fdc:	10c00015 	stw	r3,0(r2)
80204fe0:	00000206 	br	80204fec <vFeebCh5IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
80204fe4:	e0bfff17 	ldw	r2,-4(fp)
80204fe8:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80204fec:	e0bffe17 	ldw	r2,-8(fp)
80204ff0:	1082000c 	andi	r2,r2,2048
80204ff4:	10000526 	beq	r2,zero,8020500c <vFeebCh5IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
80204ff8:	e0bfff17 	ldw	r2,-4(fp)
80204ffc:	10800104 	addi	r2,r2,4
80205000:	00c00044 	movi	r3,1
80205004:	10c00015 	stw	r3,0(r2)
80205008:	00000306 	br	80205018 <vFeebCh5IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
8020500c:	e0bfff17 	ldw	r2,-4(fp)
80205010:	10800104 	addi	r2,r2,4
80205014:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205018:	e0bffe17 	ldw	r2,-8(fp)
8020501c:	1080400c 	andi	r2,r2,256
80205020:	10000526 	beq	r2,zero,80205038 <vFeebCh5IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205024:	e0bfff17 	ldw	r2,-4(fp)
80205028:	10800204 	addi	r2,r2,8
8020502c:	00c00044 	movi	r3,1
80205030:	10c00015 	stw	r3,0(r2)
80205034:	00000306 	br	80205044 <vFeebCh5IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205038:	e0bfff17 	ldw	r2,-4(fp)
8020503c:	10800204 	addi	r2,r2,8
80205040:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205044:	e0bffe17 	ldw	r2,-8(fp)
80205048:	1080800c 	andi	r2,r2,512
8020504c:	10000526 	beq	r2,zero,80205064 <vFeebCh5IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205050:	e0bfff17 	ldw	r2,-4(fp)
80205054:	10800304 	addi	r2,r2,12
80205058:	00c00044 	movi	r3,1
8020505c:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205060:	00000306 	br	80205070 <vFeebCh5IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205064:	e0bfff17 	ldw	r2,-4(fp)
80205068:	10800304 	addi	r2,r2,12
8020506c:	10000015 	stw	zero,0(r2)
		}

	}
}
80205070:	0001883a 	nop
80205074:	e037883a 	mov	sp,fp
80205078:	dfc00117 	ldw	ra,4(sp)
8020507c:	df000017 	ldw	fp,0(sp)
80205080:	dec00204 	addi	sp,sp,8
80205084:	f800283a 	ret

80205088 <vFeebCh6IrqFlagBufferEmpty>:

void vFeebCh6IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80205088:	defffc04 	addi	sp,sp,-16
8020508c:	dfc00315 	stw	ra,12(sp)
80205090:	df000215 	stw	fp,8(sp)
80205094:	df000204 	addi	fp,sp,8
80205098:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
8020509c:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
802050a0:	e0bfff17 	ldw	r2,-4(fp)
802050a4:	10002f26 	beq	r2,zero,80205164 <vFeebCh6IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
802050a8:	01400484 	movi	r5,18
802050ac:	01200034 	movhi	r4,32768
802050b0:	21070004 	addi	r4,r4,7168
802050b4:	02077a80 	call	802077a8 <uliFeebReadReg>
802050b8:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802050bc:	e0bffe17 	ldw	r2,-8(fp)
802050c0:	1081000c 	andi	r2,r2,1024
802050c4:	10000426 	beq	r2,zero,802050d8 <vFeebCh6IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802050c8:	e0bfff17 	ldw	r2,-4(fp)
802050cc:	00c00044 	movi	r3,1
802050d0:	10c00015 	stw	r3,0(r2)
802050d4:	00000206 	br	802050e0 <vFeebCh6IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802050d8:	e0bfff17 	ldw	r2,-4(fp)
802050dc:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802050e0:	e0bffe17 	ldw	r2,-8(fp)
802050e4:	1082000c 	andi	r2,r2,2048
802050e8:	10000526 	beq	r2,zero,80205100 <vFeebCh6IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802050ec:	e0bfff17 	ldw	r2,-4(fp)
802050f0:	10800104 	addi	r2,r2,4
802050f4:	00c00044 	movi	r3,1
802050f8:	10c00015 	stw	r3,0(r2)
802050fc:	00000306 	br	8020510c <vFeebCh6IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
80205100:	e0bfff17 	ldw	r2,-4(fp)
80205104:	10800104 	addi	r2,r2,4
80205108:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
8020510c:	e0bffe17 	ldw	r2,-8(fp)
80205110:	1080400c 	andi	r2,r2,256
80205114:	10000526 	beq	r2,zero,8020512c <vFeebCh6IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205118:	e0bfff17 	ldw	r2,-4(fp)
8020511c:	10800204 	addi	r2,r2,8
80205120:	00c00044 	movi	r3,1
80205124:	10c00015 	stw	r3,0(r2)
80205128:	00000306 	br	80205138 <vFeebCh6IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
8020512c:	e0bfff17 	ldw	r2,-4(fp)
80205130:	10800204 	addi	r2,r2,8
80205134:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205138:	e0bffe17 	ldw	r2,-8(fp)
8020513c:	1080800c 	andi	r2,r2,512
80205140:	10000526 	beq	r2,zero,80205158 <vFeebCh6IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205144:	e0bfff17 	ldw	r2,-4(fp)
80205148:	10800304 	addi	r2,r2,12
8020514c:	00c00044 	movi	r3,1
80205150:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205154:	00000306 	br	80205164 <vFeebCh6IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205158:	e0bfff17 	ldw	r2,-4(fp)
8020515c:	10800304 	addi	r2,r2,12
80205160:	10000015 	stw	zero,0(r2)
		}

	}
}
80205164:	0001883a 	nop
80205168:	e037883a 	mov	sp,fp
8020516c:	dfc00117 	ldw	ra,4(sp)
80205170:	df000017 	ldw	fp,0(sp)
80205174:	dec00204 	addi	sp,sp,8
80205178:	f800283a 	ret

8020517c <vFeebCh7IrqFlagBufferEmpty>:

void vFeebCh7IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
8020517c:	defffc04 	addi	sp,sp,-16
80205180:	dfc00315 	stw	ra,12(sp)
80205184:	df000215 	stw	fp,8(sp)
80205188:	df000204 	addi	fp,sp,8
8020518c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80205190:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80205194:	e0bfff17 	ldw	r2,-4(fp)
80205198:	10002f26 	beq	r2,zero,80205258 <vFeebCh7IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
8020519c:	01400484 	movi	r5,18
802051a0:	01200034 	movhi	r4,32768
802051a4:	21070004 	addi	r4,r4,7168
802051a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802051ac:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802051b0:	e0bffe17 	ldw	r2,-8(fp)
802051b4:	1081000c 	andi	r2,r2,1024
802051b8:	10000426 	beq	r2,zero,802051cc <vFeebCh7IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802051bc:	e0bfff17 	ldw	r2,-4(fp)
802051c0:	00c00044 	movi	r3,1
802051c4:	10c00015 	stw	r3,0(r2)
802051c8:	00000206 	br	802051d4 <vFeebCh7IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802051cc:	e0bfff17 	ldw	r2,-4(fp)
802051d0:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802051d4:	e0bffe17 	ldw	r2,-8(fp)
802051d8:	1082000c 	andi	r2,r2,2048
802051dc:	10000526 	beq	r2,zero,802051f4 <vFeebCh7IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802051e0:	e0bfff17 	ldw	r2,-4(fp)
802051e4:	10800104 	addi	r2,r2,4
802051e8:	00c00044 	movi	r3,1
802051ec:	10c00015 	stw	r3,0(r2)
802051f0:	00000306 	br	80205200 <vFeebCh7IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
802051f4:	e0bfff17 	ldw	r2,-4(fp)
802051f8:	10800104 	addi	r2,r2,4
802051fc:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205200:	e0bffe17 	ldw	r2,-8(fp)
80205204:	1080400c 	andi	r2,r2,256
80205208:	10000526 	beq	r2,zero,80205220 <vFeebCh7IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
8020520c:	e0bfff17 	ldw	r2,-4(fp)
80205210:	10800204 	addi	r2,r2,8
80205214:	00c00044 	movi	r3,1
80205218:	10c00015 	stw	r3,0(r2)
8020521c:	00000306 	br	8020522c <vFeebCh7IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205220:	e0bfff17 	ldw	r2,-4(fp)
80205224:	10800204 	addi	r2,r2,8
80205228:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
8020522c:	e0bffe17 	ldw	r2,-8(fp)
80205230:	1080800c 	andi	r2,r2,512
80205234:	10000526 	beq	r2,zero,8020524c <vFeebCh7IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
80205238:	e0bfff17 	ldw	r2,-4(fp)
8020523c:	10800304 	addi	r2,r2,12
80205240:	00c00044 	movi	r3,1
80205244:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
80205248:	00000306 	br	80205258 <vFeebCh7IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
8020524c:	e0bfff17 	ldw	r2,-4(fp)
80205250:	10800304 	addi	r2,r2,12
80205254:	10000015 	stw	zero,0(r2)
		}

	}
}
80205258:	0001883a 	nop
8020525c:	e037883a 	mov	sp,fp
80205260:	dfc00117 	ldw	ra,4(sp)
80205264:	df000017 	ldw	fp,0(sp)
80205268:	dec00204 	addi	sp,sp,8
8020526c:	f800283a 	ret

80205270 <vFeebCh8IrqFlagBufferEmpty>:

void vFeebCh8IrqFlagBufferEmpty(bool *pbChEmptyBufferFlags) {
80205270:	defffc04 	addi	sp,sp,-16
80205274:	dfc00315 	stw	ra,12(sp)
80205278:	df000215 	stw	fp,8(sp)
8020527c:	df000204 	addi	fp,sp,8
80205280:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliIrqFlagsReg = 0;
80205284:	e03ffe15 	stw	zero,-8(fp)

	if (pbChEmptyBufferFlags != NULL) {
80205288:	e0bfff17 	ldw	r2,-4(fp)
8020528c:	10002f26 	beq	r2,zero,8020534c <vFeebCh8IrqFlagBufferEmpty+0xdc>

		uliIrqFlagsReg = uliFeebReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80205290:	01400484 	movi	r5,18
80205294:	01200034 	movhi	r4,32768
80205298:	21070004 	addi	r4,r4,7168
8020529c:	02077a80 	call	802077a8 <uliFeebReadReg>
802052a0:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
802052a4:	e0bffe17 	ldw	r2,-8(fp)
802052a8:	1081000c 	andi	r2,r2,1024
802052ac:	10000426 	beq	r2,zero,802052c0 <vFeebCh8IrqFlagBufferEmpty+0x50>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = TRUE;
802052b0:	e0bfff17 	ldw	r2,-4(fp)
802052b4:	00c00044 	movi	r3,1
802052b8:	10c00015 	stw	r3,0(r2)
802052bc:	00000206 	br	802052c8 <vFeebCh8IrqFlagBufferEmpty+0x58>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer0Flag] = FALSE;
802052c0:	e0bfff17 	ldw	r2,-4(fp)
802052c4:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
802052c8:	e0bffe17 	ldw	r2,-8(fp)
802052cc:	1082000c 	andi	r2,r2,2048
802052d0:	10000526 	beq	r2,zero,802052e8 <vFeebCh8IrqFlagBufferEmpty+0x78>
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = TRUE;
802052d4:	e0bfff17 	ldw	r2,-4(fp)
802052d8:	10800104 	addi	r2,r2,4
802052dc:	00c00044 	movi	r3,1
802052e0:	10c00015 	stw	r3,0(r2)
802052e4:	00000306 	br	802052f4 <vFeebCh8IrqFlagBufferEmpty+0x84>
		} else {
			pbChEmptyBufferFlags[eFeebIrqLeftEmptyBuffer1Flag] = FALSE;
802052e8:	e0bfff17 	ldw	r2,-4(fp)
802052ec:	10800104 	addi	r2,r2,4
802052f0:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
802052f4:	e0bffe17 	ldw	r2,-8(fp)
802052f8:	1080400c 	andi	r2,r2,256
802052fc:	10000526 	beq	r2,zero,80205314 <vFeebCh8IrqFlagBufferEmpty+0xa4>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = TRUE;
80205300:	e0bfff17 	ldw	r2,-4(fp)
80205304:	10800204 	addi	r2,r2,8
80205308:	00c00044 	movi	r3,1
8020530c:	10c00015 	stw	r3,0(r2)
80205310:	00000306 	br	80205320 <vFeebCh8IrqFlagBufferEmpty+0xb0>
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
80205314:	e0bfff17 	ldw	r2,-4(fp)
80205318:	10800204 	addi	r2,r2,8
8020531c:	10000015 	stw	zero,0(r2)
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205320:	e0bffe17 	ldw	r2,-8(fp)
80205324:	1080800c 	andi	r2,r2,512
80205328:	10000526 	beq	r2,zero,80205340 <vFeebCh8IrqFlagBufferEmpty+0xd0>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
8020532c:	e0bfff17 	ldw	r2,-4(fp)
80205330:	10800304 	addi	r2,r2,12
80205334:	00c00044 	movi	r3,1
80205338:	10c00015 	stw	r3,0(r2)
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
		}

	}
}
8020533c:	00000306 	br	8020534c <vFeebCh8IrqFlagBufferEmpty+0xdc>
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer0Flag] = FALSE;
		}
		if (uliIrqFlagsReg & (alt_u32) COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = TRUE;
		} else {
			pbChEmptyBufferFlags[eFeebIrqRightEmptyBuffer1Flag] = FALSE;
80205340:	e0bfff17 	ldw	r2,-4(fp)
80205344:	10800304 	addi	r2,r2,12
80205348:	10000015 	stw	zero,0(r2)
		}

	}
}
8020534c:	0001883a 	nop
80205350:	e037883a 	mov	sp,fp
80205354:	dfc00117 	ldw	ra,4(sp)
80205358:	df000017 	ldw	fp,0(sp)
8020535c:	dec00204 	addi	sp,sp,8
80205360:	f800283a 	ret

80205364 <bFeebCh1SetBufferSize>:

bool bFeebCh1SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205364:	defffa04 	addi	sp,sp,-24
80205368:	dfc00515 	stw	ra,20(sp)
8020536c:	df000415 	stw	fp,16(sp)
80205370:	df000404 	addi	fp,sp,16
80205374:	2007883a 	mov	r3,r4
80205378:	2805883a 	mov	r2,r5
8020537c:	e0fffe05 	stb	r3,-8(fp)
80205380:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205384:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205388:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020538c:	e0bffe03 	ldbu	r2,-8(fp)
80205390:	10002426 	beq	r2,zero,80205424 <bFeebCh1SetBufferSize+0xc0>
80205394:	e0bffe03 	ldbu	r2,-8(fp)
80205398:	10800468 	cmpgeui	r2,r2,17
8020539c:	1000211e 	bne	r2,zero,80205424 <bFeebCh1SetBufferSize+0xc0>
		switch (ucBufferSide) {
802053a0:	e0bfff03 	ldbu	r2,-4(fp)
802053a4:	10000326 	beq	r2,zero,802053b4 <bFeebCh1SetBufferSize+0x50>
802053a8:	10800060 	cmpeqi	r2,r2,1
802053ac:	10000e1e 	bne	r2,zero,802053e8 <bFeebCh1SetBufferSize+0x84>
802053b0:	00001a06 	br	8020541c <bFeebCh1SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802053b4:	e0bffe03 	ldbu	r2,-8(fp)
802053b8:	10bfffc4 	addi	r2,r2,-1
802053bc:	108003cc 	andi	r2,r2,15
802053c0:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802053c4:	e0bffd17 	ldw	r2,-12(fp)
802053c8:	100d883a 	mov	r6,r2
802053cc:	01400544 	movi	r5,21
802053d0:	01200034 	movhi	r4,32768
802053d4:	21070004 	addi	r4,r4,7168
802053d8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802053dc:	00800044 	movi	r2,1
802053e0:	e0bffc15 	stw	r2,-16(fp)
			break;
802053e4:	00000f06 	br	80205424 <bFeebCh1SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802053e8:	e0bffe03 	ldbu	r2,-8(fp)
802053ec:	10bfffc4 	addi	r2,r2,-1
802053f0:	108003cc 	andi	r2,r2,15
802053f4:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
802053f8:	e0bffd17 	ldw	r2,-12(fp)
802053fc:	100d883a 	mov	r6,r2
80205400:	01400504 	movi	r5,20
80205404:	01200034 	movhi	r4,32768
80205408:	21070004 	addi	r4,r4,7168
8020540c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205410:	00800044 	movi	r2,1
80205414:	e0bffc15 	stw	r2,-16(fp)
			break;
80205418:	00000206 	br	80205424 <bFeebCh1SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020541c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205420:	0001883a 	nop
		}
	}

	return bStatus;
80205424:	e0bffc17 	ldw	r2,-16(fp)
}
80205428:	e037883a 	mov	sp,fp
8020542c:	dfc00117 	ldw	ra,4(sp)
80205430:	df000017 	ldw	fp,0(sp)
80205434:	dec00204 	addi	sp,sp,8
80205438:	f800283a 	ret

8020543c <bFeebCh2SetBufferSize>:

bool bFeebCh2SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020543c:	defffa04 	addi	sp,sp,-24
80205440:	dfc00515 	stw	ra,20(sp)
80205444:	df000415 	stw	fp,16(sp)
80205448:	df000404 	addi	fp,sp,16
8020544c:	2007883a 	mov	r3,r4
80205450:	2805883a 	mov	r2,r5
80205454:	e0fffe05 	stb	r3,-8(fp)
80205458:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020545c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205460:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205464:	e0bffe03 	ldbu	r2,-8(fp)
80205468:	10002426 	beq	r2,zero,802054fc <bFeebCh2SetBufferSize+0xc0>
8020546c:	e0bffe03 	ldbu	r2,-8(fp)
80205470:	10800468 	cmpgeui	r2,r2,17
80205474:	1000211e 	bne	r2,zero,802054fc <bFeebCh2SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205478:	e0bfff03 	ldbu	r2,-4(fp)
8020547c:	10000326 	beq	r2,zero,8020548c <bFeebCh2SetBufferSize+0x50>
80205480:	10800060 	cmpeqi	r2,r2,1
80205484:	10000e1e 	bne	r2,zero,802054c0 <bFeebCh2SetBufferSize+0x84>
80205488:	00001a06 	br	802054f4 <bFeebCh2SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020548c:	e0bffe03 	ldbu	r2,-8(fp)
80205490:	10bfffc4 	addi	r2,r2,-1
80205494:	108003cc 	andi	r2,r2,15
80205498:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
8020549c:	e0bffd17 	ldw	r2,-12(fp)
802054a0:	100d883a 	mov	r6,r2
802054a4:	01400544 	movi	r5,21
802054a8:	01200034 	movhi	r4,32768
802054ac:	21070004 	addi	r4,r4,7168
802054b0:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802054b4:	00800044 	movi	r2,1
802054b8:	e0bffc15 	stw	r2,-16(fp)
			break;
802054bc:	00000f06 	br	802054fc <bFeebCh2SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802054c0:	e0bffe03 	ldbu	r2,-8(fp)
802054c4:	10bfffc4 	addi	r2,r2,-1
802054c8:	108003cc 	andi	r2,r2,15
802054cc:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
802054d0:	e0bffd17 	ldw	r2,-12(fp)
802054d4:	100d883a 	mov	r6,r2
802054d8:	01400504 	movi	r5,20
802054dc:	01200034 	movhi	r4,32768
802054e0:	21070004 	addi	r4,r4,7168
802054e4:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802054e8:	00800044 	movi	r2,1
802054ec:	e0bffc15 	stw	r2,-16(fp)
			break;
802054f0:	00000206 	br	802054fc <bFeebCh2SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802054f4:	e03ffc15 	stw	zero,-16(fp)
			break;
802054f8:	0001883a 	nop
		}
	}

	return bStatus;
802054fc:	e0bffc17 	ldw	r2,-16(fp)
}
80205500:	e037883a 	mov	sp,fp
80205504:	dfc00117 	ldw	ra,4(sp)
80205508:	df000017 	ldw	fp,0(sp)
8020550c:	dec00204 	addi	sp,sp,8
80205510:	f800283a 	ret

80205514 <bFeebCh3SetBufferSize>:

bool bFeebCh3SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205514:	defffa04 	addi	sp,sp,-24
80205518:	dfc00515 	stw	ra,20(sp)
8020551c:	df000415 	stw	fp,16(sp)
80205520:	df000404 	addi	fp,sp,16
80205524:	2007883a 	mov	r3,r4
80205528:	2805883a 	mov	r2,r5
8020552c:	e0fffe05 	stb	r3,-8(fp)
80205530:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205534:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205538:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020553c:	e0bffe03 	ldbu	r2,-8(fp)
80205540:	10002426 	beq	r2,zero,802055d4 <bFeebCh3SetBufferSize+0xc0>
80205544:	e0bffe03 	ldbu	r2,-8(fp)
80205548:	10800468 	cmpgeui	r2,r2,17
8020554c:	1000211e 	bne	r2,zero,802055d4 <bFeebCh3SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205550:	e0bfff03 	ldbu	r2,-4(fp)
80205554:	10000326 	beq	r2,zero,80205564 <bFeebCh3SetBufferSize+0x50>
80205558:	10800060 	cmpeqi	r2,r2,1
8020555c:	10000e1e 	bne	r2,zero,80205598 <bFeebCh3SetBufferSize+0x84>
80205560:	00001a06 	br	802055cc <bFeebCh3SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205564:	e0bffe03 	ldbu	r2,-8(fp)
80205568:	10bfffc4 	addi	r2,r2,-1
8020556c:	108003cc 	andi	r2,r2,15
80205570:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80205574:	e0bffd17 	ldw	r2,-12(fp)
80205578:	100d883a 	mov	r6,r2
8020557c:	01400544 	movi	r5,21
80205580:	01200034 	movhi	r4,32768
80205584:	21070004 	addi	r4,r4,7168
80205588:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
8020558c:	00800044 	movi	r2,1
80205590:	e0bffc15 	stw	r2,-16(fp)
			break;
80205594:	00000f06 	br	802055d4 <bFeebCh3SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205598:	e0bffe03 	ldbu	r2,-8(fp)
8020559c:	10bfffc4 	addi	r2,r2,-1
802055a0:	108003cc 	andi	r2,r2,15
802055a4:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
802055a8:	e0bffd17 	ldw	r2,-12(fp)
802055ac:	100d883a 	mov	r6,r2
802055b0:	01400504 	movi	r5,20
802055b4:	01200034 	movhi	r4,32768
802055b8:	21070004 	addi	r4,r4,7168
802055bc:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802055c0:	00800044 	movi	r2,1
802055c4:	e0bffc15 	stw	r2,-16(fp)
			break;
802055c8:	00000206 	br	802055d4 <bFeebCh3SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802055cc:	e03ffc15 	stw	zero,-16(fp)
			break;
802055d0:	0001883a 	nop
		}
	}

	return bStatus;
802055d4:	e0bffc17 	ldw	r2,-16(fp)
}
802055d8:	e037883a 	mov	sp,fp
802055dc:	dfc00117 	ldw	ra,4(sp)
802055e0:	df000017 	ldw	fp,0(sp)
802055e4:	dec00204 	addi	sp,sp,8
802055e8:	f800283a 	ret

802055ec <bFeebCh4SetBufferSize>:

bool bFeebCh4SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
802055ec:	defffa04 	addi	sp,sp,-24
802055f0:	dfc00515 	stw	ra,20(sp)
802055f4:	df000415 	stw	fp,16(sp)
802055f8:	df000404 	addi	fp,sp,16
802055fc:	2007883a 	mov	r3,r4
80205600:	2805883a 	mov	r2,r5
80205604:	e0fffe05 	stb	r3,-8(fp)
80205608:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020560c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205610:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205614:	e0bffe03 	ldbu	r2,-8(fp)
80205618:	10002426 	beq	r2,zero,802056ac <bFeebCh4SetBufferSize+0xc0>
8020561c:	e0bffe03 	ldbu	r2,-8(fp)
80205620:	10800468 	cmpgeui	r2,r2,17
80205624:	1000211e 	bne	r2,zero,802056ac <bFeebCh4SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205628:	e0bfff03 	ldbu	r2,-4(fp)
8020562c:	10000326 	beq	r2,zero,8020563c <bFeebCh4SetBufferSize+0x50>
80205630:	10800060 	cmpeqi	r2,r2,1
80205634:	10000e1e 	bne	r2,zero,80205670 <bFeebCh4SetBufferSize+0x84>
80205638:	00001a06 	br	802056a4 <bFeebCh4SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020563c:	e0bffe03 	ldbu	r2,-8(fp)
80205640:	10bfffc4 	addi	r2,r2,-1
80205644:	108003cc 	andi	r2,r2,15
80205648:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
8020564c:	e0bffd17 	ldw	r2,-12(fp)
80205650:	100d883a 	mov	r6,r2
80205654:	01400544 	movi	r5,21
80205658:	01200034 	movhi	r4,32768
8020565c:	21070004 	addi	r4,r4,7168
80205660:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205664:	00800044 	movi	r2,1
80205668:	e0bffc15 	stw	r2,-16(fp)
			break;
8020566c:	00000f06 	br	802056ac <bFeebCh4SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205670:	e0bffe03 	ldbu	r2,-8(fp)
80205674:	10bfffc4 	addi	r2,r2,-1
80205678:	108003cc 	andi	r2,r2,15
8020567c:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80205680:	e0bffd17 	ldw	r2,-12(fp)
80205684:	100d883a 	mov	r6,r2
80205688:	01400504 	movi	r5,20
8020568c:	01200034 	movhi	r4,32768
80205690:	21070004 	addi	r4,r4,7168
80205694:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205698:	00800044 	movi	r2,1
8020569c:	e0bffc15 	stw	r2,-16(fp)
			break;
802056a0:	00000206 	br	802056ac <bFeebCh4SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802056a4:	e03ffc15 	stw	zero,-16(fp)
			break;
802056a8:	0001883a 	nop
		}
	}

	return bStatus;
802056ac:	e0bffc17 	ldw	r2,-16(fp)
}
802056b0:	e037883a 	mov	sp,fp
802056b4:	dfc00117 	ldw	ra,4(sp)
802056b8:	df000017 	ldw	fp,0(sp)
802056bc:	dec00204 	addi	sp,sp,8
802056c0:	f800283a 	ret

802056c4 <bFeebCh5SetBufferSize>:

bool bFeebCh5SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
802056c4:	defffa04 	addi	sp,sp,-24
802056c8:	dfc00515 	stw	ra,20(sp)
802056cc:	df000415 	stw	fp,16(sp)
802056d0:	df000404 	addi	fp,sp,16
802056d4:	2007883a 	mov	r3,r4
802056d8:	2805883a 	mov	r2,r5
802056dc:	e0fffe05 	stb	r3,-8(fp)
802056e0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802056e4:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
802056e8:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
802056ec:	e0bffe03 	ldbu	r2,-8(fp)
802056f0:	10002426 	beq	r2,zero,80205784 <bFeebCh5SetBufferSize+0xc0>
802056f4:	e0bffe03 	ldbu	r2,-8(fp)
802056f8:	10800468 	cmpgeui	r2,r2,17
802056fc:	1000211e 	bne	r2,zero,80205784 <bFeebCh5SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205700:	e0bfff03 	ldbu	r2,-4(fp)
80205704:	10000326 	beq	r2,zero,80205714 <bFeebCh5SetBufferSize+0x50>
80205708:	10800060 	cmpeqi	r2,r2,1
8020570c:	10000e1e 	bne	r2,zero,80205748 <bFeebCh5SetBufferSize+0x84>
80205710:	00001a06 	br	8020577c <bFeebCh5SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205714:	e0bffe03 	ldbu	r2,-8(fp)
80205718:	10bfffc4 	addi	r2,r2,-1
8020571c:	108003cc 	andi	r2,r2,15
80205720:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80205724:	e0bffd17 	ldw	r2,-12(fp)
80205728:	100d883a 	mov	r6,r2
8020572c:	01400544 	movi	r5,21
80205730:	01200034 	movhi	r4,32768
80205734:	21070004 	addi	r4,r4,7168
80205738:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
8020573c:	00800044 	movi	r2,1
80205740:	e0bffc15 	stw	r2,-16(fp)
			break;
80205744:	00000f06 	br	80205784 <bFeebCh5SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205748:	e0bffe03 	ldbu	r2,-8(fp)
8020574c:	10bfffc4 	addi	r2,r2,-1
80205750:	108003cc 	andi	r2,r2,15
80205754:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80205758:	e0bffd17 	ldw	r2,-12(fp)
8020575c:	100d883a 	mov	r6,r2
80205760:	01400504 	movi	r5,20
80205764:	01200034 	movhi	r4,32768
80205768:	21070004 	addi	r4,r4,7168
8020576c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205770:	00800044 	movi	r2,1
80205774:	e0bffc15 	stw	r2,-16(fp)
			break;
80205778:	00000206 	br	80205784 <bFeebCh5SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020577c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205780:	0001883a 	nop
		}
	}

	return bStatus;
80205784:	e0bffc17 	ldw	r2,-16(fp)
}
80205788:	e037883a 	mov	sp,fp
8020578c:	dfc00117 	ldw	ra,4(sp)
80205790:	df000017 	ldw	fp,0(sp)
80205794:	dec00204 	addi	sp,sp,8
80205798:	f800283a 	ret

8020579c <bFeebCh6SetBufferSize>:

bool bFeebCh6SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020579c:	defffa04 	addi	sp,sp,-24
802057a0:	dfc00515 	stw	ra,20(sp)
802057a4:	df000415 	stw	fp,16(sp)
802057a8:	df000404 	addi	fp,sp,16
802057ac:	2007883a 	mov	r3,r4
802057b0:	2805883a 	mov	r2,r5
802057b4:	e0fffe05 	stb	r3,-8(fp)
802057b8:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
802057bc:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
802057c0:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
802057c4:	e0bffe03 	ldbu	r2,-8(fp)
802057c8:	10002426 	beq	r2,zero,8020585c <bFeebCh6SetBufferSize+0xc0>
802057cc:	e0bffe03 	ldbu	r2,-8(fp)
802057d0:	10800468 	cmpgeui	r2,r2,17
802057d4:	1000211e 	bne	r2,zero,8020585c <bFeebCh6SetBufferSize+0xc0>
		switch (ucBufferSide) {
802057d8:	e0bfff03 	ldbu	r2,-4(fp)
802057dc:	10000326 	beq	r2,zero,802057ec <bFeebCh6SetBufferSize+0x50>
802057e0:	10800060 	cmpeqi	r2,r2,1
802057e4:	10000e1e 	bne	r2,zero,80205820 <bFeebCh6SetBufferSize+0x84>
802057e8:	00001a06 	br	80205854 <bFeebCh6SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802057ec:	e0bffe03 	ldbu	r2,-8(fp)
802057f0:	10bfffc4 	addi	r2,r2,-1
802057f4:	108003cc 	andi	r2,r2,15
802057f8:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
802057fc:	e0bffd17 	ldw	r2,-12(fp)
80205800:	100d883a 	mov	r6,r2
80205804:	01400544 	movi	r5,21
80205808:	01200034 	movhi	r4,32768
8020580c:	21070004 	addi	r4,r4,7168
80205810:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205814:	00800044 	movi	r2,1
80205818:	e0bffc15 	stw	r2,-16(fp)
			break;
8020581c:	00000f06 	br	8020585c <bFeebCh6SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80205820:	e0bffe03 	ldbu	r2,-8(fp)
80205824:	10bfffc4 	addi	r2,r2,-1
80205828:	108003cc 	andi	r2,r2,15
8020582c:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80205830:	e0bffd17 	ldw	r2,-12(fp)
80205834:	100d883a 	mov	r6,r2
80205838:	01400504 	movi	r5,20
8020583c:	01200034 	movhi	r4,32768
80205840:	21070004 	addi	r4,r4,7168
80205844:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205848:	00800044 	movi	r2,1
8020584c:	e0bffc15 	stw	r2,-16(fp)
			break;
80205850:	00000206 	br	8020585c <bFeebCh6SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
80205854:	e03ffc15 	stw	zero,-16(fp)
			break;
80205858:	0001883a 	nop
		}
	}

	return bStatus;
8020585c:	e0bffc17 	ldw	r2,-16(fp)
}
80205860:	e037883a 	mov	sp,fp
80205864:	dfc00117 	ldw	ra,4(sp)
80205868:	df000017 	ldw	fp,0(sp)
8020586c:	dec00204 	addi	sp,sp,8
80205870:	f800283a 	ret

80205874 <bFeebCh7SetBufferSize>:

bool bFeebCh7SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
80205874:	defffa04 	addi	sp,sp,-24
80205878:	dfc00515 	stw	ra,20(sp)
8020587c:	df000415 	stw	fp,16(sp)
80205880:	df000404 	addi	fp,sp,16
80205884:	2007883a 	mov	r3,r4
80205888:	2805883a 	mov	r2,r5
8020588c:	e0fffe05 	stb	r3,-8(fp)
80205890:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205894:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205898:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
8020589c:	e0bffe03 	ldbu	r2,-8(fp)
802058a0:	10002426 	beq	r2,zero,80205934 <bFeebCh7SetBufferSize+0xc0>
802058a4:	e0bffe03 	ldbu	r2,-8(fp)
802058a8:	10800468 	cmpgeui	r2,r2,17
802058ac:	1000211e 	bne	r2,zero,80205934 <bFeebCh7SetBufferSize+0xc0>
		switch (ucBufferSide) {
802058b0:	e0bfff03 	ldbu	r2,-4(fp)
802058b4:	10000326 	beq	r2,zero,802058c4 <bFeebCh7SetBufferSize+0x50>
802058b8:	10800060 	cmpeqi	r2,r2,1
802058bc:	10000e1e 	bne	r2,zero,802058f8 <bFeebCh7SetBufferSize+0x84>
802058c0:	00001a06 	br	8020592c <bFeebCh7SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802058c4:	e0bffe03 	ldbu	r2,-8(fp)
802058c8:	10bfffc4 	addi	r2,r2,-1
802058cc:	108003cc 	andi	r2,r2,15
802058d0:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
802058d4:	e0bffd17 	ldw	r2,-12(fp)
802058d8:	100d883a 	mov	r6,r2
802058dc:	01400544 	movi	r5,21
802058e0:	01200034 	movhi	r4,32768
802058e4:	21070004 	addi	r4,r4,7168
802058e8:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802058ec:	00800044 	movi	r2,1
802058f0:	e0bffc15 	stw	r2,-16(fp)
			break;
802058f4:	00000f06 	br	80205934 <bFeebCh7SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802058f8:	e0bffe03 	ldbu	r2,-8(fp)
802058fc:	10bfffc4 	addi	r2,r2,-1
80205900:	108003cc 	andi	r2,r2,15
80205904:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80205908:	e0bffd17 	ldw	r2,-12(fp)
8020590c:	100d883a 	mov	r6,r2
80205910:	01400504 	movi	r5,20
80205914:	01200034 	movhi	r4,32768
80205918:	21070004 	addi	r4,r4,7168
8020591c:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
80205920:	00800044 	movi	r2,1
80205924:	e0bffc15 	stw	r2,-16(fp)
			break;
80205928:	00000206 	br	80205934 <bFeebCh7SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
8020592c:	e03ffc15 	stw	zero,-16(fp)
			break;
80205930:	0001883a 	nop
		}
	}

	return bStatus;
80205934:	e0bffc17 	ldw	r2,-16(fp)
}
80205938:	e037883a 	mov	sp,fp
8020593c:	dfc00117 	ldw	ra,4(sp)
80205940:	df000017 	ldw	fp,0(sp)
80205944:	dec00204 	addi	sp,sp,8
80205948:	f800283a 	ret

8020594c <bFeebCh8SetBufferSize>:

bool bFeebCh8SetBufferSize(alt_u8 ucBufferSizeInBlocks, alt_u8 ucBufferSide) {
8020594c:	defffa04 	addi	sp,sp,-24
80205950:	dfc00515 	stw	ra,20(sp)
80205954:	df000415 	stw	fp,16(sp)
80205958:	df000404 	addi	fp,sp,16
8020595c:	2007883a 	mov	r3,r4
80205960:	2805883a 	mov	r2,r5
80205964:	e0fffe05 	stb	r3,-8(fp)
80205968:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020596c:	e03ffc15 	stw	zero,-16(fp)
	volatile alt_u32 uliReg = 0;
80205970:	e03ffd15 	stw	zero,-12(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80205974:	e0bffe03 	ldbu	r2,-8(fp)
80205978:	10002426 	beq	r2,zero,80205a0c <bFeebCh8SetBufferSize+0xc0>
8020597c:	e0bffe03 	ldbu	r2,-8(fp)
80205980:	10800468 	cmpgeui	r2,r2,17
80205984:	1000211e 	bne	r2,zero,80205a0c <bFeebCh8SetBufferSize+0xc0>
		switch (ucBufferSide) {
80205988:	e0bfff03 	ldbu	r2,-4(fp)
8020598c:	10000326 	beq	r2,zero,8020599c <bFeebCh8SetBufferSize+0x50>
80205990:	10800060 	cmpeqi	r2,r2,1
80205994:	10000e1e 	bne	r2,zero,802059d0 <bFeebCh8SetBufferSize+0x84>
80205998:	00001a06 	br	80205a04 <bFeebCh8SetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
8020599c:	e0bffe03 	ldbu	r2,-8(fp)
802059a0:	10bfffc4 	addi	r2,r2,-1
802059a4:	108003cc 	andi	r2,r2,15
802059a8:	e0bffd15 	stw	r2,-12(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
802059ac:	e0bffd17 	ldw	r2,-12(fp)
802059b0:	100d883a 	mov	r6,r2
802059b4:	01400544 	movi	r5,21
802059b8:	01200034 	movhi	r4,32768
802059bc:	21070004 	addi	r4,r4,7168
802059c0:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802059c4:	00800044 	movi	r2,1
802059c8:	e0bffc15 	stw	r2,-16(fp)
			break;
802059cc:	00000f06 	br	80205a0c <bFeebCh8SetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
802059d0:	e0bffe03 	ldbu	r2,-8(fp)
802059d4:	10bfffc4 	addi	r2,r2,-1
802059d8:	108003cc 	andi	r2,r2,15
802059dc:	e0bffd15 	stw	r2,-12(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
802059e0:	e0bffd17 	ldw	r2,-12(fp)
802059e4:	100d883a 	mov	r6,r2
802059e8:	01400504 	movi	r5,20
802059ec:	01200034 	movhi	r4,32768
802059f0:	21070004 	addi	r4,r4,7168
802059f4:	020775c0 	call	8020775c <vFeebWriteReg>
			COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			bStatus = TRUE;
802059f8:	00800044 	movi	r2,1
802059fc:	e0bffc15 	stw	r2,-16(fp)
			break;
80205a00:	00000206 	br	80205a0c <bFeebCh8SetBufferSize+0xc0>
		default:
			bStatus = FALSE;
80205a04:	e03ffc15 	stw	zero,-16(fp)
			break;
80205a08:	0001883a 	nop
		}
	}

	return bStatus;
80205a0c:	e0bffc17 	ldw	r2,-16(fp)
}
80205a10:	e037883a 	mov	sp,fp
80205a14:	dfc00117 	ldw	ra,4(sp)
80205a18:	df000017 	ldw	fp,0(sp)
80205a1c:	dec00204 	addi	sp,sp,8
80205a20:	f800283a 	ret

80205a24 <vFeebInitIrq>:

bool vFeebInitIrq(alt_u8 ucCommCh) {
80205a24:	defffb04 	addi	sp,sp,-20
80205a28:	dfc00415 	stw	ra,16(sp)
80205a2c:	df000315 	stw	fp,12(sp)
80205a30:	df000304 	addi	fp,sp,12
80205a34:	2005883a 	mov	r2,r4
80205a38:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80205a3c:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
80205a40:	e0bfff03 	ldbu	r2,-4(fp)
80205a44:	10c00228 	cmpgeui	r3,r2,8
80205a48:	18005e1e 	bne	r3,zero,80205bc4 <vFeebInitIrq+0x1a0>
80205a4c:	100690ba 	slli	r3,r2,2
80205a50:	00a00834 	movhi	r2,32800
80205a54:	10969904 	addi	r2,r2,23140
80205a58:	1885883a 	add	r2,r3,r2
80205a5c:	10800017 	ldw	r2,0(r2)
80205a60:	1000683a 	jmp	r2
80205a64:	80205a84 	addi	zero,r16,-32406
80205a68:	80205aac 	andhi	zero,r16,33130
80205a6c:	80205ad4 	ori	zero,r16,33131
80205a70:	80205afc 	xorhi	zero,r16,33131
80205a74:	80205b24 	muli	zero,r16,-32404
80205a78:	80205b4c 	andi	zero,r16,33133
80205a7c:	80205b74 	orhi	zero,r16,33133
80205a80:	80205b9c 	xori	zero,r16,33134
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80205a84:	d0a01d04 	addi	r2,gp,-32652
80205a88:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_BUFFERS_IRQ, pvHoldContext,
80205a8c:	01a00834 	movhi	r6,32800
80205a90:	318fb304 	addi	r6,r6,16076
80205a94:	e17ffe17 	ldw	r5,-8(fp)
80205a98:	01000044 	movi	r4,1
80205a9c:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh1HandleIrq);

		bStatus = TRUE;
80205aa0:	00800044 	movi	r2,1
80205aa4:	e0bffd15 	stw	r2,-12(fp)
		break;
80205aa8:	00004806 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
80205aac:	d0a01e04 	addi	r2,gp,-32648
80205ab0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_BUFFERS_IRQ, pvHoldContext,
80205ab4:	01a00834 	movhi	r6,32800
80205ab8:	31900804 	addi	r6,r6,16416
80205abc:	e17ffe17 	ldw	r5,-8(fp)
80205ac0:	0009883a 	mov	r4,zero
80205ac4:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh2HandleIrq);
		bStatus = TRUE;
80205ac8:	00800044 	movi	r2,1
80205acc:	e0bffd15 	stw	r2,-12(fp)
		break;
80205ad0:	00003e06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
80205ad4:	d0a01f04 	addi	r2,gp,-32644
80205ad8:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_BUFFERS_IRQ, pvHoldContext,
80205adc:	01a00834 	movhi	r6,32800
80205ae0:	31905304 	addi	r6,r6,16716
80205ae4:	e17ffe17 	ldw	r5,-8(fp)
80205ae8:	01000084 	movi	r4,2
80205aec:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh3HandleIrq);
		bStatus = TRUE;
80205af0:	00800044 	movi	r2,1
80205af4:	e0bffd15 	stw	r2,-12(fp)
		break;
80205af8:	00003406 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80205afc:	d0a02004 	addi	r2,gp,-32640
80205b00:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_BUFFERS_IRQ, pvHoldContext,
80205b04:	01a00834 	movhi	r6,32800
80205b08:	31909e04 	addi	r6,r6,17016
80205b0c:	e17ffe17 	ldw	r5,-8(fp)
80205b10:	010000c4 	movi	r4,3
80205b14:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh4HandleIrq);
		bStatus = TRUE;
80205b18:	00800044 	movi	r2,1
80205b1c:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b20:	00002a06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
80205b24:	d0a02104 	addi	r2,gp,-32636
80205b28:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_BUFFERS_IRQ, pvHoldContext,
80205b2c:	01a00834 	movhi	r6,32800
80205b30:	3190e904 	addi	r6,r6,17316
80205b34:	e17ffe17 	ldw	r5,-8(fp)
80205b38:	01000444 	movi	r4,17
80205b3c:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh5HandleIrq);
		bStatus = TRUE;
80205b40:	00800044 	movi	r2,1
80205b44:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b48:	00002006 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80205b4c:	d0a02204 	addi	r2,gp,-32632
80205b50:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_BUFFERS_IRQ, pvHoldContext,
80205b54:	01a00834 	movhi	r6,32800
80205b58:	31913404 	addi	r6,r6,17616
80205b5c:	e17ffe17 	ldw	r5,-8(fp)
80205b60:	010004c4 	movi	r4,19
80205b64:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh6HandleIrq);
		bStatus = TRUE;
80205b68:	00800044 	movi	r2,1
80205b6c:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b70:	00001606 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
80205b74:	d0a02304 	addi	r2,gp,-32628
80205b78:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_BUFFERS_IRQ, pvHoldContext,
80205b7c:	01a00834 	movhi	r6,32800
80205b80:	31917f04 	addi	r6,r6,17916
80205b84:	e17ffe17 	ldw	r5,-8(fp)
80205b88:	013fffc4 	movi	r4,-1
80205b8c:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh7HandleIrq);
		bStatus = TRUE;
80205b90:	00800044 	movi	r2,1
80205b94:	e0bffd15 	stw	r2,-12(fp)
		break;
80205b98:	00000c06 	br	80205bcc <vFeebInitIrq+0x1a8>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
80205b9c:	d0a02404 	addi	r2,gp,-32624
80205ba0:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_BUFFERS_IRQ, pvHoldContext,
80205ba4:	01a00834 	movhi	r6,32800
80205ba8:	31918804 	addi	r6,r6,17952
80205bac:	e17ffe17 	ldw	r5,-8(fp)
80205bb0:	013fffc4 	movi	r4,-1
80205bb4:	021eaac0 	call	8021eaac <alt_irq_register>
				vFeebCh8HandleIrq);
		bStatus = TRUE;
80205bb8:	00800044 	movi	r2,1
80205bbc:	e0bffd15 	stw	r2,-12(fp)
		break;
80205bc0:	00000206 	br	80205bcc <vFeebInitIrq+0x1a8>
	default:
		bStatus = FALSE;
80205bc4:	e03ffd15 	stw	zero,-12(fp)
		break;
80205bc8:	0001883a 	nop
	}

	return bStatus;
80205bcc:	e0bffd17 	ldw	r2,-12(fp)
}
80205bd0:	e037883a 	mov	sp,fp
80205bd4:	dfc00117 	ldw	ra,4(sp)
80205bd8:	df000017 	ldw	fp,0(sp)
80205bdc:	dec00204 	addi	sp,sp,8
80205be0:	f800283a 	ret

80205be4 <bFeebSetIrqControl>:

bool bFeebSetIrqControl(TFeebChannel *pxFeebCh) {
80205be4:	defffb04 	addi	sp,sp,-20
80205be8:	dfc00415 	stw	ra,16(sp)
80205bec:	df000315 	stw	fp,12(sp)
80205bf0:	df000304 	addi	fp,sp,12
80205bf4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205bf8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205bfc:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205c00:	e0bfff17 	ldw	r2,-4(fp)
80205c04:	10002526 	beq	r2,zero,80205c9c <bFeebSetIrqControl+0xb8>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205c08:	e0bfff17 	ldw	r2,-4(fp)
80205c0c:	10800017 	ldw	r2,0(r2)
80205c10:	01400444 	movi	r5,17
80205c14:	1009883a 	mov	r4,r2
80205c18:	02077a80 	call	802077a8 <uliFeebReadReg>
80205c1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxFeebCh->xIrqControl.bLeftBufferEmptyEn) {
80205c20:	e0bfff17 	ldw	r2,-4(fp)
80205c24:	10800217 	ldw	r2,8(r2)
80205c28:	10000426 	beq	r2,zero,80205c3c <bFeebSetIrqControl+0x58>
			uliReg |= COMM_IRQ_LEFT_BUFF_EPY_EN_MSK;
80205c2c:	e0bffe17 	ldw	r2,-8(fp)
80205c30:	10808014 	ori	r2,r2,512
80205c34:	e0bffe15 	stw	r2,-8(fp)
80205c38:	00000406 	br	80205c4c <bFeebSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_LEFT_BUFF_EPY_EN_MSK);
80205c3c:	e0fffe17 	ldw	r3,-8(fp)
80205c40:	00bf7fc4 	movi	r2,-513
80205c44:	1884703a 	and	r2,r3,r2
80205c48:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxFeebCh->xIrqControl.bRightBufferEmptyEn) {
80205c4c:	e0bfff17 	ldw	r2,-4(fp)
80205c50:	10800317 	ldw	r2,12(r2)
80205c54:	10000426 	beq	r2,zero,80205c68 <bFeebSetIrqControl+0x84>
			uliReg |= COMM_IRQ_RIGH_BUFF_EPY_EN_MSK;
80205c58:	e0bffe17 	ldw	r2,-8(fp)
80205c5c:	10804014 	ori	r2,r2,256
80205c60:	e0bffe15 	stw	r2,-8(fp)
80205c64:	00000406 	br	80205c78 <bFeebSetIrqControl+0x94>
		} else {
			uliReg &= (~COMM_IRQ_RIGH_BUFF_EPY_EN_MSK);
80205c68:	e0fffe17 	ldw	r3,-8(fp)
80205c6c:	00bfbfc4 	movi	r2,-257
80205c70:	1884703a 	and	r2,r3,r2
80205c74:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_IRQ_CONTROL_REG_OFST,
80205c78:	e0bfff17 	ldw	r2,-4(fp)
80205c7c:	10800017 	ldw	r2,0(r2)
80205c80:	e0fffe17 	ldw	r3,-8(fp)
80205c84:	180d883a 	mov	r6,r3
80205c88:	01400444 	movi	r5,17
80205c8c:	1009883a 	mov	r4,r2
80205c90:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);
		bStatus = TRUE;
80205c94:	00800044 	movi	r2,1
80205c98:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205c9c:	e0bffd17 	ldw	r2,-12(fp)
}
80205ca0:	e037883a 	mov	sp,fp
80205ca4:	dfc00117 	ldw	ra,4(sp)
80205ca8:	df000017 	ldw	fp,0(sp)
80205cac:	dec00204 	addi	sp,sp,8
80205cb0:	f800283a 	ret

80205cb4 <bFeebGetIrqControl>:

bool bFeebGetIrqControl(TFeebChannel *pxFeebCh) {
80205cb4:	defffb04 	addi	sp,sp,-20
80205cb8:	dfc00415 	stw	ra,16(sp)
80205cbc:	df000315 	stw	fp,12(sp)
80205cc0:	df000304 	addi	fp,sp,12
80205cc4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205cc8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205ccc:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205cd0:	e0bfff17 	ldw	r2,-4(fp)
80205cd4:	10001a26 	beq	r2,zero,80205d40 <bFeebGetIrqControl+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205cd8:	e0bfff17 	ldw	r2,-4(fp)
80205cdc:	10800017 	ldw	r2,0(r2)
80205ce0:	01400444 	movi	r5,17
80205ce4:	1009883a 	mov	r4,r2
80205ce8:	02077a80 	call	802077a8 <uliFeebReadReg>
80205cec:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_LEFT_BUFF_EPY_EN_MSK) {
80205cf0:	e0bffe17 	ldw	r2,-8(fp)
80205cf4:	1080800c 	andi	r2,r2,512
80205cf8:	10000426 	beq	r2,zero,80205d0c <bFeebGetIrqControl+0x58>
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = TRUE;
80205cfc:	e0bfff17 	ldw	r2,-4(fp)
80205d00:	00c00044 	movi	r3,1
80205d04:	10c00215 	stw	r3,8(r2)
80205d08:	00000206 	br	80205d14 <bFeebGetIrqControl+0x60>
		} else {
			pxFeebCh->xIrqControl.bLeftBufferEmptyEn = FALSE;
80205d0c:	e0bfff17 	ldw	r2,-4(fp)
80205d10:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_IRQ_RIGH_BUFF_EPY_EN_MSK) {
80205d14:	e0bffe17 	ldw	r2,-8(fp)
80205d18:	1080400c 	andi	r2,r2,256
80205d1c:	10000426 	beq	r2,zero,80205d30 <bFeebGetIrqControl+0x7c>
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = TRUE;
80205d20:	e0bfff17 	ldw	r2,-4(fp)
80205d24:	00c00044 	movi	r3,1
80205d28:	10c00315 	stw	r3,12(r2)
80205d2c:	00000206 	br	80205d38 <bFeebGetIrqControl+0x84>
		} else {
			pxFeebCh->xIrqControl.bRightBufferEmptyEn = FALSE;
80205d30:	e0bfff17 	ldw	r2,-4(fp)
80205d34:	10000315 	stw	zero,12(r2)
		}

		bStatus = TRUE;
80205d38:	00800044 	movi	r2,1
80205d3c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205d40:	e0bffd17 	ldw	r2,-12(fp)
}
80205d44:	e037883a 	mov	sp,fp
80205d48:	dfc00117 	ldw	ra,4(sp)
80205d4c:	df000017 	ldw	fp,0(sp)
80205d50:	dec00204 	addi	sp,sp,8
80205d54:	f800283a 	ret

80205d58 <bFeebGetIrqFlags>:

bool bFeebGetIrqFlags(TFeebChannel *pxFeebCh) {
80205d58:	defffb04 	addi	sp,sp,-20
80205d5c:	dfc00415 	stw	ra,16(sp)
80205d60:	df000315 	stw	fp,12(sp)
80205d64:	df000304 	addi	fp,sp,12
80205d68:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205d6c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205d70:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205d74:	e0bfff17 	ldw	r2,-4(fp)
80205d78:	10002c26 	beq	r2,zero,80205e2c <bFeebGetIrqFlags+0xd4>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205d7c:	e0bfff17 	ldw	r2,-4(fp)
80205d80:	10800017 	ldw	r2,0(r2)
80205d84:	01400484 	movi	r5,18
80205d88:	1009883a 	mov	r4,r2
80205d8c:	02077a80 	call	802077a8 <uliFeebReadReg>
80205d90:	e0bffe15 	stw	r2,-8(fp)
				COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_L_BUFF_0_EPY_FLG_MSK) {
80205d94:	e0bffe17 	ldw	r2,-8(fp)
80205d98:	1081000c 	andi	r2,r2,1024
80205d9c:	10000426 	beq	r2,zero,80205db0 <bFeebGetIrqFlags+0x58>
			pxFeebCh->xIrqFlag.bLeftBufferEmpty0Flag = TRUE;
80205da0:	e0bfff17 	ldw	r2,-4(fp)
80205da4:	00c00044 	movi	r3,1
80205da8:	10c00415 	stw	r3,16(r2)
80205dac:	00000206 	br	80205db8 <bFeebGetIrqFlags+0x60>
		} else {
			pxFeebCh->xIrqFlag.bLeftBufferEmpty0Flag = FALSE;
80205db0:	e0bfff17 	ldw	r2,-4(fp)
80205db4:	10000415 	stw	zero,16(r2)
		}

		if (uliReg & COMM_IRQ_L_BUFF_1_EPY_FLG_MSK) {
80205db8:	e0bffe17 	ldw	r2,-8(fp)
80205dbc:	1082000c 	andi	r2,r2,2048
80205dc0:	10000426 	beq	r2,zero,80205dd4 <bFeebGetIrqFlags+0x7c>
			pxFeebCh->xIrqFlag.bLeftBufferEmpty1Flag = TRUE;
80205dc4:	e0bfff17 	ldw	r2,-4(fp)
80205dc8:	00c00044 	movi	r3,1
80205dcc:	10c00515 	stw	r3,20(r2)
80205dd0:	00000206 	br	80205ddc <bFeebGetIrqFlags+0x84>
		} else {
			pxFeebCh->xIrqFlag.bLeftBufferEmpty1Flag = FALSE;
80205dd4:	e0bfff17 	ldw	r2,-4(fp)
80205dd8:	10000515 	stw	zero,20(r2)
		}

		if (uliReg & COMM_IRQ_R_BUFF_0_EPY_FLG_MSK) {
80205ddc:	e0bffe17 	ldw	r2,-8(fp)
80205de0:	1080400c 	andi	r2,r2,256
80205de4:	10000426 	beq	r2,zero,80205df8 <bFeebGetIrqFlags+0xa0>
			pxFeebCh->xIrqFlag.bRightBufferEmpty0Flag = TRUE;
80205de8:	e0bfff17 	ldw	r2,-4(fp)
80205dec:	00c00044 	movi	r3,1
80205df0:	10c00615 	stw	r3,24(r2)
80205df4:	00000206 	br	80205e00 <bFeebGetIrqFlags+0xa8>
		} else {
			pxFeebCh->xIrqFlag.bRightBufferEmpty0Flag = FALSE;
80205df8:	e0bfff17 	ldw	r2,-4(fp)
80205dfc:	10000615 	stw	zero,24(r2)
		}

		if (uliReg & COMM_IRQ_R_BUFF_1_EPY_FLG_MSK) {
80205e00:	e0bffe17 	ldw	r2,-8(fp)
80205e04:	1080800c 	andi	r2,r2,512
80205e08:	10000426 	beq	r2,zero,80205e1c <bFeebGetIrqFlags+0xc4>
			pxFeebCh->xIrqFlag.bRightBufferEmpty1Flag = TRUE;
80205e0c:	e0bfff17 	ldw	r2,-4(fp)
80205e10:	00c00044 	movi	r3,1
80205e14:	10c00715 	stw	r3,28(r2)
80205e18:	00000206 	br	80205e24 <bFeebGetIrqFlags+0xcc>
		} else {
			pxFeebCh->xIrqFlag.bRightBufferEmpty1Flag = FALSE;
80205e1c:	e0bfff17 	ldw	r2,-4(fp)
80205e20:	10000715 	stw	zero,28(r2)
		}

		bStatus = TRUE;
80205e24:	00800044 	movi	r2,1
80205e28:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205e2c:	e0bffd17 	ldw	r2,-12(fp)
}
80205e30:	e037883a 	mov	sp,fp
80205e34:	dfc00117 	ldw	ra,4(sp)
80205e38:	df000017 	ldw	fp,0(sp)
80205e3c:	dec00204 	addi	sp,sp,8
80205e40:	f800283a 	ret

80205e44 <bFeebGetBuffersStatus>:

bool bFeebGetBuffersStatus(TFeebChannel *pxFeebCh) {
80205e44:	defffb04 	addi	sp,sp,-20
80205e48:	dfc00415 	stw	ra,16(sp)
80205e4c:	df000315 	stw	fp,12(sp)
80205e50:	df000304 	addi	fp,sp,12
80205e54:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80205e58:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205e5c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205e60:	e0bfff17 	ldw	r2,-4(fp)
80205e64:	10004426 	beq	r2,zero,80205f78 <bFeebGetBuffersStatus+0x134>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205e68:	e0bfff17 	ldw	r2,-4(fp)
80205e6c:	10800017 	ldw	r2,0(r2)
80205e70:	014000c4 	movi	r5,3
80205e74:	1009883a 	mov	r4,r2
80205e78:	02077a80 	call	802077a8 <uliFeebReadReg>
80205e7c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_LEFT_BUFF_EMPTY_MSK) {
80205e80:	e0bffe17 	ldw	r2,-8(fp)
80205e84:	1080008c 	andi	r2,r2,2
80205e88:	10000426 	beq	r2,zero,80205e9c <bFeebGetBuffersStatus+0x58>
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = TRUE;
80205e8c:	e0bfff17 	ldw	r2,-4(fp)
80205e90:	00c00044 	movi	r3,1
80205e94:	10c00815 	stw	r3,32(r2)
80205e98:	00000206 	br	80205ea4 <bFeebGetBuffersStatus+0x60>
		} else {
			pxFeebCh->xBufferStatus.bLeftBufferEmpty = FALSE;
80205e9c:	e0bfff17 	ldw	r2,-4(fp)
80205ea0:	10000815 	stw	zero,32(r2)
		}
		if (uliReg & COMM_WIND_RIGH_BUFF_EMPTY_MSK) {
80205ea4:	e0bffe17 	ldw	r2,-8(fp)
80205ea8:	1080004c 	andi	r2,r2,1
80205eac:	10000426 	beq	r2,zero,80205ec0 <bFeebGetBuffersStatus+0x7c>
			pxFeebCh->xBufferStatus.bRightBufferEmpty = TRUE;
80205eb0:	e0bfff17 	ldw	r2,-4(fp)
80205eb4:	00c00044 	movi	r3,1
80205eb8:	10c00915 	stw	r3,36(r2)
80205ebc:	00000206 	br	80205ec8 <bFeebGetBuffersStatus+0x84>
		} else {
			pxFeebCh->xBufferStatus.bRightBufferEmpty = FALSE;
80205ec0:	e0bfff17 	ldw	r2,-4(fp)
80205ec4:	10000915 	stw	zero,36(r2)
		}

		if (uliReg & COMM_WIND_RIGH_FEE_BUSY_MSK) {
80205ec8:	e0bffe17 	ldw	r2,-8(fp)
80205ecc:	1080400c 	andi	r2,r2,256
80205ed0:	10000426 	beq	r2,zero,80205ee4 <bFeebGetBuffersStatus+0xa0>
			pxFeebCh->xBufferStatus.bRightFeeBusy = TRUE;
80205ed4:	e0bfff17 	ldw	r2,-4(fp)
80205ed8:	00c00044 	movi	r3,1
80205edc:	10c00b15 	stw	r3,44(r2)
80205ee0:	00000206 	br	80205eec <bFeebGetBuffersStatus+0xa8>
		} else {
			pxFeebCh->xBufferStatus.bRightFeeBusy = FALSE;
80205ee4:	e0bfff17 	ldw	r2,-4(fp)
80205ee8:	10000b15 	stw	zero,44(r2)
		}
		if (uliReg & COMM_WIND_LEFT_FEE_BUSY_MSK) {
80205eec:	e0bffe17 	ldw	r2,-8(fp)
80205ef0:	1080800c 	andi	r2,r2,512
80205ef4:	10000426 	beq	r2,zero,80205f08 <bFeebGetBuffersStatus+0xc4>
			pxFeebCh->xBufferStatus.bLeftFeeBusy = TRUE;
80205ef8:	e0bfff17 	ldw	r2,-4(fp)
80205efc:	00c00044 	movi	r3,1
80205f00:	10c00a15 	stw	r3,40(r2)
80205f04:	00000206 	br	80205f10 <bFeebGetBuffersStatus+0xcc>
		} else {
			pxFeebCh->xBufferStatus.bLeftFeeBusy = FALSE;
80205f08:	e0bfff17 	ldw	r2,-4(fp)
80205f0c:	10000a15 	stw	zero,40(r2)
		}

		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205f10:	e0bfff17 	ldw	r2,-4(fp)
80205f14:	10800017 	ldw	r2,0(r2)
80205f18:	01400504 	movi	r5,20
80205f1c:	1009883a 	mov	r4,r2
80205f20:	02077a80 	call	802077a8 <uliFeebReadReg>
80205f24:	e0bffe15 	stw	r2,-8(fp)
		COMM_RIGT_FEEBUFF_SIZE_REG_OFST);
		pxFeebCh->xBufferStatus.ucRightBufferSize = (alt_u8) (uliReg
80205f28:	e0bffe17 	ldw	r2,-8(fp)
80205f2c:	108003cc 	andi	r2,r2,15
80205f30:	10800044 	addi	r2,r2,1
80205f34:	1007883a 	mov	r3,r2
80205f38:	e0bfff17 	ldw	r2,-4(fp)
80205f3c:	10c00c45 	stb	r3,49(r2)
				& COMM_RIGT_FEEBUFF_SIZE_MSK) + 1;

		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205f40:	e0bfff17 	ldw	r2,-4(fp)
80205f44:	10800017 	ldw	r2,0(r2)
80205f48:	01400544 	movi	r5,21
80205f4c:	1009883a 	mov	r4,r2
80205f50:	02077a80 	call	802077a8 <uliFeebReadReg>
80205f54:	e0bffe15 	stw	r2,-8(fp)
		COMM_LEFT_FEEBUFF_SIZE_REG_OFST);
		pxFeebCh->xBufferStatus.ucRightBufferSize = (alt_u8) (uliReg
80205f58:	e0bffe17 	ldw	r2,-8(fp)
80205f5c:	108003cc 	andi	r2,r2,15
80205f60:	10800044 	addi	r2,r2,1
80205f64:	1007883a 	mov	r3,r2
80205f68:	e0bfff17 	ldw	r2,-4(fp)
80205f6c:	10c00c45 	stb	r3,49(r2)
				& COMM_LEFT_FEEBUFF_SIZE_MSK) + 1;

		bStatus = TRUE;
80205f70:	00800044 	movi	r2,1
80205f74:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80205f78:	e0bffd17 	ldw	r2,-12(fp)
}
80205f7c:	e037883a 	mov	sp,fp
80205f80:	dfc00117 	ldw	ra,4(sp)
80205f84:	df000017 	ldw	fp,0(sp)
80205f88:	dec00204 	addi	sp,sp,8
80205f8c:	f800283a 	ret

80205f90 <bFeebGetLeftBufferEmpty>:

bool bFeebGetLeftBufferEmpty(TFeebChannel *pxFeebCh) {
80205f90:	defffb04 	addi	sp,sp,-20
80205f94:	dfc00415 	stw	ra,16(sp)
80205f98:	df000315 	stw	fp,12(sp)
80205f9c:	df000304 	addi	fp,sp,12
80205fa0:	e13fff15 	stw	r4,-4(fp)
	bool bFlag = FALSE;
80205fa4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80205fa8:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80205fac:	e0bfff17 	ldw	r2,-4(fp)
80205fb0:	10000d26 	beq	r2,zero,80205fe8 <bFeebGetLeftBufferEmpty+0x58>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80205fb4:	e0bfff17 	ldw	r2,-4(fp)
80205fb8:	10800017 	ldw	r2,0(r2)
80205fbc:	014000c4 	movi	r5,3
80205fc0:	1009883a 	mov	r4,r2
80205fc4:	02077a80 	call	802077a8 <uliFeebReadReg>
80205fc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_LEFT_BUFF_EMPTY_MSK) {
80205fcc:	e0bffe17 	ldw	r2,-8(fp)
80205fd0:	1080008c 	andi	r2,r2,2
80205fd4:	10000326 	beq	r2,zero,80205fe4 <bFeebGetLeftBufferEmpty+0x54>
			bFlag = TRUE;
80205fd8:	00800044 	movi	r2,1
80205fdc:	e0bffd15 	stw	r2,-12(fp)
80205fe0:	00000106 	br	80205fe8 <bFeebGetLeftBufferEmpty+0x58>
		} else {
			bFlag = FALSE;
80205fe4:	e03ffd15 	stw	zero,-12(fp)
		}

	}

	return bFlag;
80205fe8:	e0bffd17 	ldw	r2,-12(fp)
}
80205fec:	e037883a 	mov	sp,fp
80205ff0:	dfc00117 	ldw	ra,4(sp)
80205ff4:	df000017 	ldw	fp,0(sp)
80205ff8:	dec00204 	addi	sp,sp,8
80205ffc:	f800283a 	ret

80206000 <bFeebGetRightBufferEmpty>:

bool bFeebGetRightBufferEmpty(TFeebChannel *pxFeebCh) {
80206000:	defffb04 	addi	sp,sp,-20
80206004:	dfc00415 	stw	ra,16(sp)
80206008:	df000315 	stw	fp,12(sp)
8020600c:	df000304 	addi	fp,sp,12
80206010:	e13fff15 	stw	r4,-4(fp)
	bool bFlag = FALSE;
80206014:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80206018:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
8020601c:	e0bfff17 	ldw	r2,-4(fp)
80206020:	10000d26 	beq	r2,zero,80206058 <bFeebGetRightBufferEmpty+0x58>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80206024:	e0bfff17 	ldw	r2,-4(fp)
80206028:	10800017 	ldw	r2,0(r2)
8020602c:	014000c4 	movi	r5,3
80206030:	1009883a 	mov	r4,r2
80206034:	02077a80 	call	802077a8 <uliFeebReadReg>
80206038:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_STAT_REG_OFST);

		if (uliReg & COMM_WIND_RIGH_BUFF_EMPTY_MSK) {
8020603c:	e0bffe17 	ldw	r2,-8(fp)
80206040:	1080004c 	andi	r2,r2,1
80206044:	10000326 	beq	r2,zero,80206054 <bFeebGetRightBufferEmpty+0x54>
			bFlag = TRUE;
80206048:	00800044 	movi	r2,1
8020604c:	e0bffd15 	stw	r2,-12(fp)
80206050:	00000106 	br	80206058 <bFeebGetRightBufferEmpty+0x58>
		} else {
			bFlag = FALSE;
80206054:	e03ffd15 	stw	zero,-12(fp)
		}

	}

	return bFlag;
80206058:	e0bffd17 	ldw	r2,-12(fp)
}
8020605c:	e037883a 	mov	sp,fp
80206060:	dfc00117 	ldw	ra,4(sp)
80206064:	df000017 	ldw	fp,0(sp)
80206068:	dec00204 	addi	sp,sp,8
8020606c:	f800283a 	ret

80206070 <bFeebGetCh1LeftBufferEmpty>:

bool bFeebGetCh1LeftBufferEmpty(void) {
80206070:	defff804 	addi	sp,sp,-32
80206074:	dfc00715 	stw	ra,28(sp)
80206078:	df000615 	stw	fp,24(sp)
8020607c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206080:	e03ffa15 	stw	zero,-24(fp)
80206084:	00a00034 	movhi	r2,32768
80206088:	10870004 	addi	r2,r2,7168
8020608c:	e0bffb15 	stw	r2,-20(fp)
80206090:	008000c4 	movi	r2,3
80206094:	e0bffc15 	stw	r2,-16(fp)
80206098:	00800084 	movi	r2,2
8020609c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802060a0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802060a4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802060a8:	e0bffb17 	ldw	r2,-20(fp)
802060ac:	e17ffc17 	ldw	r5,-16(fp)
802060b0:	1009883a 	mov	r4,r2
802060b4:	02077a80 	call	802077a8 <uliFeebReadReg>
802060b8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802060bc:	e0ffff17 	ldw	r3,-4(fp)
802060c0:	e0bffd17 	ldw	r2,-12(fp)
802060c4:	1884703a 	and	r2,r3,r2
802060c8:	10000326 	beq	r2,zero,802060d8 <bFeebGetCh1LeftBufferEmpty+0x68>
		bFlag = TRUE;
802060cc:	00800044 	movi	r2,1
802060d0:	e0bffe15 	stw	r2,-8(fp)
802060d4:	00000106 	br	802060dc <bFeebGetCh1LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802060d8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802060dc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
802060e0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802060e4:	e0bffa17 	ldw	r2,-24(fp)
}
802060e8:	e037883a 	mov	sp,fp
802060ec:	dfc00117 	ldw	ra,4(sp)
802060f0:	df000017 	ldw	fp,0(sp)
802060f4:	dec00204 	addi	sp,sp,8
802060f8:	f800283a 	ret

802060fc <bFeebGetCh1RightBufferEmpty>:

bool bFeebGetCh1RightBufferEmpty(void) {
802060fc:	defff804 	addi	sp,sp,-32
80206100:	dfc00715 	stw	ra,28(sp)
80206104:	df000615 	stw	fp,24(sp)
80206108:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020610c:	e03ffa15 	stw	zero,-24(fp)
80206110:	00a00034 	movhi	r2,32768
80206114:	10870004 	addi	r2,r2,7168
80206118:	e0bffb15 	stw	r2,-20(fp)
8020611c:	008000c4 	movi	r2,3
80206120:	e0bffc15 	stw	r2,-16(fp)
80206124:	00800044 	movi	r2,1
80206128:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020612c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206130:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206134:	e0bffb17 	ldw	r2,-20(fp)
80206138:	e17ffc17 	ldw	r5,-16(fp)
8020613c:	1009883a 	mov	r4,r2
80206140:	02077a80 	call	802077a8 <uliFeebReadReg>
80206144:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206148:	e0ffff17 	ldw	r3,-4(fp)
8020614c:	e0bffd17 	ldw	r2,-12(fp)
80206150:	1884703a 	and	r2,r3,r2
80206154:	10000326 	beq	r2,zero,80206164 <bFeebGetCh1RightBufferEmpty+0x68>
		bFlag = TRUE;
80206158:	00800044 	movi	r2,1
8020615c:	e0bffe15 	stw	r2,-8(fp)
80206160:	00000106 	br	80206168 <bFeebGetCh1RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206164:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206168:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
8020616c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206170:	e0bffa17 	ldw	r2,-24(fp)
}
80206174:	e037883a 	mov	sp,fp
80206178:	dfc00117 	ldw	ra,4(sp)
8020617c:	df000017 	ldw	fp,0(sp)
80206180:	dec00204 	addi	sp,sp,8
80206184:	f800283a 	ret

80206188 <bFeebGetCh2LeftBufferEmpty>:

bool bFeebGetCh2LeftBufferEmpty(void) {
80206188:	defff804 	addi	sp,sp,-32
8020618c:	dfc00715 	stw	ra,28(sp)
80206190:	df000615 	stw	fp,24(sp)
80206194:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206198:	e03ffa15 	stw	zero,-24(fp)
8020619c:	00a00034 	movhi	r2,32768
802061a0:	10870004 	addi	r2,r2,7168
802061a4:	e0bffb15 	stw	r2,-20(fp)
802061a8:	008000c4 	movi	r2,3
802061ac:	e0bffc15 	stw	r2,-16(fp)
802061b0:	00800084 	movi	r2,2
802061b4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802061b8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802061bc:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802061c0:	e0bffb17 	ldw	r2,-20(fp)
802061c4:	e17ffc17 	ldw	r5,-16(fp)
802061c8:	1009883a 	mov	r4,r2
802061cc:	02077a80 	call	802077a8 <uliFeebReadReg>
802061d0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802061d4:	e0ffff17 	ldw	r3,-4(fp)
802061d8:	e0bffd17 	ldw	r2,-12(fp)
802061dc:	1884703a 	and	r2,r3,r2
802061e0:	10000326 	beq	r2,zero,802061f0 <bFeebGetCh2LeftBufferEmpty+0x68>
		bFlag = TRUE;
802061e4:	00800044 	movi	r2,1
802061e8:	e0bffe15 	stw	r2,-8(fp)
802061ec:	00000106 	br	802061f4 <bFeebGetCh2LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802061f0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802061f4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
802061f8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802061fc:	e0bffa17 	ldw	r2,-24(fp)
}
80206200:	e037883a 	mov	sp,fp
80206204:	dfc00117 	ldw	ra,4(sp)
80206208:	df000017 	ldw	fp,0(sp)
8020620c:	dec00204 	addi	sp,sp,8
80206210:	f800283a 	ret

80206214 <bFeebGetCh2RightBufferEmpty>:

bool bFeebGetCh2RightBufferEmpty(void) {
80206214:	defff804 	addi	sp,sp,-32
80206218:	dfc00715 	stw	ra,28(sp)
8020621c:	df000615 	stw	fp,24(sp)
80206220:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206224:	e03ffa15 	stw	zero,-24(fp)
80206228:	00a00034 	movhi	r2,32768
8020622c:	10870004 	addi	r2,r2,7168
80206230:	e0bffb15 	stw	r2,-20(fp)
80206234:	008000c4 	movi	r2,3
80206238:	e0bffc15 	stw	r2,-16(fp)
8020623c:	00800044 	movi	r2,1
80206240:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206244:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206248:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020624c:	e0bffb17 	ldw	r2,-20(fp)
80206250:	e17ffc17 	ldw	r5,-16(fp)
80206254:	1009883a 	mov	r4,r2
80206258:	02077a80 	call	802077a8 <uliFeebReadReg>
8020625c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206260:	e0ffff17 	ldw	r3,-4(fp)
80206264:	e0bffd17 	ldw	r2,-12(fp)
80206268:	1884703a 	and	r2,r3,r2
8020626c:	10000326 	beq	r2,zero,8020627c <bFeebGetCh2RightBufferEmpty+0x68>
		bFlag = TRUE;
80206270:	00800044 	movi	r2,1
80206274:	e0bffe15 	stw	r2,-8(fp)
80206278:	00000106 	br	80206280 <bFeebGetCh2RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
8020627c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206280:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
80206284:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206288:	e0bffa17 	ldw	r2,-24(fp)
}
8020628c:	e037883a 	mov	sp,fp
80206290:	dfc00117 	ldw	ra,4(sp)
80206294:	df000017 	ldw	fp,0(sp)
80206298:	dec00204 	addi	sp,sp,8
8020629c:	f800283a 	ret

802062a0 <bFeebGetCh3LeftBufferEmpty>:

bool bFeebGetCh3LeftBufferEmpty(void) {
802062a0:	defff804 	addi	sp,sp,-32
802062a4:	dfc00715 	stw	ra,28(sp)
802062a8:	df000615 	stw	fp,24(sp)
802062ac:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802062b0:	e03ffa15 	stw	zero,-24(fp)
802062b4:	00a00034 	movhi	r2,32768
802062b8:	10870004 	addi	r2,r2,7168
802062bc:	e0bffb15 	stw	r2,-20(fp)
802062c0:	008000c4 	movi	r2,3
802062c4:	e0bffc15 	stw	r2,-16(fp)
802062c8:	00800084 	movi	r2,2
802062cc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802062d0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802062d4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802062d8:	e0bffb17 	ldw	r2,-20(fp)
802062dc:	e17ffc17 	ldw	r5,-16(fp)
802062e0:	1009883a 	mov	r4,r2
802062e4:	02077a80 	call	802077a8 <uliFeebReadReg>
802062e8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802062ec:	e0ffff17 	ldw	r3,-4(fp)
802062f0:	e0bffd17 	ldw	r2,-12(fp)
802062f4:	1884703a 	and	r2,r3,r2
802062f8:	10000326 	beq	r2,zero,80206308 <bFeebGetCh3LeftBufferEmpty+0x68>
		bFlag = TRUE;
802062fc:	00800044 	movi	r2,1
80206300:	e0bffe15 	stw	r2,-8(fp)
80206304:	00000106 	br	8020630c <bFeebGetCh3LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206308:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020630c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206310:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206314:	e0bffa17 	ldw	r2,-24(fp)
}
80206318:	e037883a 	mov	sp,fp
8020631c:	dfc00117 	ldw	ra,4(sp)
80206320:	df000017 	ldw	fp,0(sp)
80206324:	dec00204 	addi	sp,sp,8
80206328:	f800283a 	ret

8020632c <bFeebGetCh3RightBufferEmpty>:

bool bFeebGetCh3RightBufferEmpty(void) {
8020632c:	defff804 	addi	sp,sp,-32
80206330:	dfc00715 	stw	ra,28(sp)
80206334:	df000615 	stw	fp,24(sp)
80206338:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020633c:	e03ffa15 	stw	zero,-24(fp)
80206340:	00a00034 	movhi	r2,32768
80206344:	10870004 	addi	r2,r2,7168
80206348:	e0bffb15 	stw	r2,-20(fp)
8020634c:	008000c4 	movi	r2,3
80206350:	e0bffc15 	stw	r2,-16(fp)
80206354:	00800044 	movi	r2,1
80206358:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020635c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206360:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206364:	e0bffb17 	ldw	r2,-20(fp)
80206368:	e17ffc17 	ldw	r5,-16(fp)
8020636c:	1009883a 	mov	r4,r2
80206370:	02077a80 	call	802077a8 <uliFeebReadReg>
80206374:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206378:	e0ffff17 	ldw	r3,-4(fp)
8020637c:	e0bffd17 	ldw	r2,-12(fp)
80206380:	1884703a 	and	r2,r3,r2
80206384:	10000326 	beq	r2,zero,80206394 <bFeebGetCh3RightBufferEmpty+0x68>
		bFlag = TRUE;
80206388:	00800044 	movi	r2,1
8020638c:	e0bffe15 	stw	r2,-8(fp)
80206390:	00000106 	br	80206398 <bFeebGetCh3RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206394:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206398:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
8020639c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802063a0:	e0bffa17 	ldw	r2,-24(fp)
}
802063a4:	e037883a 	mov	sp,fp
802063a8:	dfc00117 	ldw	ra,4(sp)
802063ac:	df000017 	ldw	fp,0(sp)
802063b0:	dec00204 	addi	sp,sp,8
802063b4:	f800283a 	ret

802063b8 <bFeebGetCh4LeftBufferEmpty>:

bool bFeebGetCh4LeftBufferEmpty(void) {
802063b8:	defff804 	addi	sp,sp,-32
802063bc:	dfc00715 	stw	ra,28(sp)
802063c0:	df000615 	stw	fp,24(sp)
802063c4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802063c8:	e03ffa15 	stw	zero,-24(fp)
802063cc:	00a00034 	movhi	r2,32768
802063d0:	10870004 	addi	r2,r2,7168
802063d4:	e0bffb15 	stw	r2,-20(fp)
802063d8:	008000c4 	movi	r2,3
802063dc:	e0bffc15 	stw	r2,-16(fp)
802063e0:	00800084 	movi	r2,2
802063e4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802063e8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802063ec:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802063f0:	e0bffb17 	ldw	r2,-20(fp)
802063f4:	e17ffc17 	ldw	r5,-16(fp)
802063f8:	1009883a 	mov	r4,r2
802063fc:	02077a80 	call	802077a8 <uliFeebReadReg>
80206400:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206404:	e0ffff17 	ldw	r3,-4(fp)
80206408:	e0bffd17 	ldw	r2,-12(fp)
8020640c:	1884703a 	and	r2,r3,r2
80206410:	10000326 	beq	r2,zero,80206420 <bFeebGetCh4LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206414:	00800044 	movi	r2,1
80206418:	e0bffe15 	stw	r2,-8(fp)
8020641c:	00000106 	br	80206424 <bFeebGetCh4LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206420:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206424:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206428:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020642c:	e0bffa17 	ldw	r2,-24(fp)
}
80206430:	e037883a 	mov	sp,fp
80206434:	dfc00117 	ldw	ra,4(sp)
80206438:	df000017 	ldw	fp,0(sp)
8020643c:	dec00204 	addi	sp,sp,8
80206440:	f800283a 	ret

80206444 <bFeebGetCh4RightBufferEmpty>:

bool bFeebGetCh4RightBufferEmpty(void) {
80206444:	defff804 	addi	sp,sp,-32
80206448:	dfc00715 	stw	ra,28(sp)
8020644c:	df000615 	stw	fp,24(sp)
80206450:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206454:	e03ffa15 	stw	zero,-24(fp)
80206458:	00a00034 	movhi	r2,32768
8020645c:	10870004 	addi	r2,r2,7168
80206460:	e0bffb15 	stw	r2,-20(fp)
80206464:	008000c4 	movi	r2,3
80206468:	e0bffc15 	stw	r2,-16(fp)
8020646c:	00800044 	movi	r2,1
80206470:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206474:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206478:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020647c:	e0bffb17 	ldw	r2,-20(fp)
80206480:	e17ffc17 	ldw	r5,-16(fp)
80206484:	1009883a 	mov	r4,r2
80206488:	02077a80 	call	802077a8 <uliFeebReadReg>
8020648c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206490:	e0ffff17 	ldw	r3,-4(fp)
80206494:	e0bffd17 	ldw	r2,-12(fp)
80206498:	1884703a 	and	r2,r3,r2
8020649c:	10000326 	beq	r2,zero,802064ac <bFeebGetCh4RightBufferEmpty+0x68>
		bFlag = TRUE;
802064a0:	00800044 	movi	r2,1
802064a4:	e0bffe15 	stw	r2,-8(fp)
802064a8:	00000106 	br	802064b0 <bFeebGetCh4RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802064ac:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802064b0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802064b4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802064b8:	e0bffa17 	ldw	r2,-24(fp)
}
802064bc:	e037883a 	mov	sp,fp
802064c0:	dfc00117 	ldw	ra,4(sp)
802064c4:	df000017 	ldw	fp,0(sp)
802064c8:	dec00204 	addi	sp,sp,8
802064cc:	f800283a 	ret

802064d0 <bFeebGetCh5LeftBufferEmpty>:

bool bFeebGetCh5LeftBufferEmpty(void) {
802064d0:	defff804 	addi	sp,sp,-32
802064d4:	dfc00715 	stw	ra,28(sp)
802064d8:	df000615 	stw	fp,24(sp)
802064dc:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802064e0:	e03ffa15 	stw	zero,-24(fp)
802064e4:	00a00034 	movhi	r2,32768
802064e8:	10870004 	addi	r2,r2,7168
802064ec:	e0bffb15 	stw	r2,-20(fp)
802064f0:	008000c4 	movi	r2,3
802064f4:	e0bffc15 	stw	r2,-16(fp)
802064f8:	00800084 	movi	r2,2
802064fc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206500:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206504:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206508:	e0bffb17 	ldw	r2,-20(fp)
8020650c:	e17ffc17 	ldw	r5,-16(fp)
80206510:	1009883a 	mov	r4,r2
80206514:	02077a80 	call	802077a8 <uliFeebReadReg>
80206518:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020651c:	e0ffff17 	ldw	r3,-4(fp)
80206520:	e0bffd17 	ldw	r2,-12(fp)
80206524:	1884703a 	and	r2,r3,r2
80206528:	10000326 	beq	r2,zero,80206538 <bFeebGetCh5LeftBufferEmpty+0x68>
		bFlag = TRUE;
8020652c:	00800044 	movi	r2,1
80206530:	e0bffe15 	stw	r2,-8(fp)
80206534:	00000106 	br	8020653c <bFeebGetCh5LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206538:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020653c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206540:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206544:	e0bffa17 	ldw	r2,-24(fp)
}
80206548:	e037883a 	mov	sp,fp
8020654c:	dfc00117 	ldw	ra,4(sp)
80206550:	df000017 	ldw	fp,0(sp)
80206554:	dec00204 	addi	sp,sp,8
80206558:	f800283a 	ret

8020655c <bFeebGetCh5RightBufferEmpty>:

bool bFeebGetCh5RightBufferEmpty(void) {
8020655c:	defff804 	addi	sp,sp,-32
80206560:	dfc00715 	stw	ra,28(sp)
80206564:	df000615 	stw	fp,24(sp)
80206568:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020656c:	e03ffa15 	stw	zero,-24(fp)
80206570:	00a00034 	movhi	r2,32768
80206574:	10870004 	addi	r2,r2,7168
80206578:	e0bffb15 	stw	r2,-20(fp)
8020657c:	008000c4 	movi	r2,3
80206580:	e0bffc15 	stw	r2,-16(fp)
80206584:	00800044 	movi	r2,1
80206588:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020658c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206590:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206594:	e0bffb17 	ldw	r2,-20(fp)
80206598:	e17ffc17 	ldw	r5,-16(fp)
8020659c:	1009883a 	mov	r4,r2
802065a0:	02077a80 	call	802077a8 <uliFeebReadReg>
802065a4:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802065a8:	e0ffff17 	ldw	r3,-4(fp)
802065ac:	e0bffd17 	ldw	r2,-12(fp)
802065b0:	1884703a 	and	r2,r3,r2
802065b4:	10000326 	beq	r2,zero,802065c4 <bFeebGetCh5RightBufferEmpty+0x68>
		bFlag = TRUE;
802065b8:	00800044 	movi	r2,1
802065bc:	e0bffe15 	stw	r2,-8(fp)
802065c0:	00000106 	br	802065c8 <bFeebGetCh5RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802065c4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802065c8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802065cc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802065d0:	e0bffa17 	ldw	r2,-24(fp)
}
802065d4:	e037883a 	mov	sp,fp
802065d8:	dfc00117 	ldw	ra,4(sp)
802065dc:	df000017 	ldw	fp,0(sp)
802065e0:	dec00204 	addi	sp,sp,8
802065e4:	f800283a 	ret

802065e8 <bFeebGetCh6LeftBufferEmpty>:

bool bFeebGetCh6LeftBufferEmpty(void) {
802065e8:	defff804 	addi	sp,sp,-32
802065ec:	dfc00715 	stw	ra,28(sp)
802065f0:	df000615 	stw	fp,24(sp)
802065f4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802065f8:	e03ffa15 	stw	zero,-24(fp)
802065fc:	00a00034 	movhi	r2,32768
80206600:	10870004 	addi	r2,r2,7168
80206604:	e0bffb15 	stw	r2,-20(fp)
80206608:	008000c4 	movi	r2,3
8020660c:	e0bffc15 	stw	r2,-16(fp)
80206610:	00800084 	movi	r2,2
80206614:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206618:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020661c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206620:	e0bffb17 	ldw	r2,-20(fp)
80206624:	e17ffc17 	ldw	r5,-16(fp)
80206628:	1009883a 	mov	r4,r2
8020662c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206630:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206634:	e0ffff17 	ldw	r3,-4(fp)
80206638:	e0bffd17 	ldw	r2,-12(fp)
8020663c:	1884703a 	and	r2,r3,r2
80206640:	10000326 	beq	r2,zero,80206650 <bFeebGetCh6LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206644:	00800044 	movi	r2,1
80206648:	e0bffe15 	stw	r2,-8(fp)
8020664c:	00000106 	br	80206654 <bFeebGetCh6LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206650:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206654:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206658:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020665c:	e0bffa17 	ldw	r2,-24(fp)
}
80206660:	e037883a 	mov	sp,fp
80206664:	dfc00117 	ldw	ra,4(sp)
80206668:	df000017 	ldw	fp,0(sp)
8020666c:	dec00204 	addi	sp,sp,8
80206670:	f800283a 	ret

80206674 <bFeebGetCh6RightBufferEmpty>:

bool bFeebGetCh6RightBufferEmpty(void) {
80206674:	defff804 	addi	sp,sp,-32
80206678:	dfc00715 	stw	ra,28(sp)
8020667c:	df000615 	stw	fp,24(sp)
80206680:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206684:	e03ffa15 	stw	zero,-24(fp)
80206688:	00a00034 	movhi	r2,32768
8020668c:	10870004 	addi	r2,r2,7168
80206690:	e0bffb15 	stw	r2,-20(fp)
80206694:	008000c4 	movi	r2,3
80206698:	e0bffc15 	stw	r2,-16(fp)
8020669c:	00800044 	movi	r2,1
802066a0:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802066a4:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802066a8:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802066ac:	e0bffb17 	ldw	r2,-20(fp)
802066b0:	e17ffc17 	ldw	r5,-16(fp)
802066b4:	1009883a 	mov	r4,r2
802066b8:	02077a80 	call	802077a8 <uliFeebReadReg>
802066bc:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802066c0:	e0ffff17 	ldw	r3,-4(fp)
802066c4:	e0bffd17 	ldw	r2,-12(fp)
802066c8:	1884703a 	and	r2,r3,r2
802066cc:	10000326 	beq	r2,zero,802066dc <bFeebGetCh6RightBufferEmpty+0x68>
		bFlag = TRUE;
802066d0:	00800044 	movi	r2,1
802066d4:	e0bffe15 	stw	r2,-8(fp)
802066d8:	00000106 	br	802066e0 <bFeebGetCh6RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802066dc:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802066e0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802066e4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802066e8:	e0bffa17 	ldw	r2,-24(fp)
}
802066ec:	e037883a 	mov	sp,fp
802066f0:	dfc00117 	ldw	ra,4(sp)
802066f4:	df000017 	ldw	fp,0(sp)
802066f8:	dec00204 	addi	sp,sp,8
802066fc:	f800283a 	ret

80206700 <bFeebGetCh7LeftBufferEmpty>:

bool bFeebGetCh7LeftBufferEmpty(void) {
80206700:	defff804 	addi	sp,sp,-32
80206704:	dfc00715 	stw	ra,28(sp)
80206708:	df000615 	stw	fp,24(sp)
8020670c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206710:	e03ffa15 	stw	zero,-24(fp)
80206714:	00a00034 	movhi	r2,32768
80206718:	10870004 	addi	r2,r2,7168
8020671c:	e0bffb15 	stw	r2,-20(fp)
80206720:	008000c4 	movi	r2,3
80206724:	e0bffc15 	stw	r2,-16(fp)
80206728:	00800084 	movi	r2,2
8020672c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206730:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206734:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206738:	e0bffb17 	ldw	r2,-20(fp)
8020673c:	e17ffc17 	ldw	r5,-16(fp)
80206740:	1009883a 	mov	r4,r2
80206744:	02077a80 	call	802077a8 <uliFeebReadReg>
80206748:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020674c:	e0ffff17 	ldw	r3,-4(fp)
80206750:	e0bffd17 	ldw	r2,-12(fp)
80206754:	1884703a 	and	r2,r3,r2
80206758:	10000326 	beq	r2,zero,80206768 <bFeebGetCh7LeftBufferEmpty+0x68>
		bFlag = TRUE;
8020675c:	00800044 	movi	r2,1
80206760:	e0bffe15 	stw	r2,-8(fp)
80206764:	00000106 	br	8020676c <bFeebGetCh7LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206768:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020676c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206770:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206774:	e0bffa17 	ldw	r2,-24(fp)
}
80206778:	e037883a 	mov	sp,fp
8020677c:	dfc00117 	ldw	ra,4(sp)
80206780:	df000017 	ldw	fp,0(sp)
80206784:	dec00204 	addi	sp,sp,8
80206788:	f800283a 	ret

8020678c <bFeebGetCh7RightBufferEmpty>:

bool bFeebGetCh7RightBufferEmpty(void) {
8020678c:	defff804 	addi	sp,sp,-32
80206790:	dfc00715 	stw	ra,28(sp)
80206794:	df000615 	stw	fp,24(sp)
80206798:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020679c:	e03ffa15 	stw	zero,-24(fp)
802067a0:	00a00034 	movhi	r2,32768
802067a4:	10870004 	addi	r2,r2,7168
802067a8:	e0bffb15 	stw	r2,-20(fp)
802067ac:	008000c4 	movi	r2,3
802067b0:	e0bffc15 	stw	r2,-16(fp)
802067b4:	00800044 	movi	r2,1
802067b8:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802067bc:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802067c0:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802067c4:	e0bffb17 	ldw	r2,-20(fp)
802067c8:	e17ffc17 	ldw	r5,-16(fp)
802067cc:	1009883a 	mov	r4,r2
802067d0:	02077a80 	call	802077a8 <uliFeebReadReg>
802067d4:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802067d8:	e0ffff17 	ldw	r3,-4(fp)
802067dc:	e0bffd17 	ldw	r2,-12(fp)
802067e0:	1884703a 	and	r2,r3,r2
802067e4:	10000326 	beq	r2,zero,802067f4 <bFeebGetCh7RightBufferEmpty+0x68>
		bFlag = TRUE;
802067e8:	00800044 	movi	r2,1
802067ec:	e0bffe15 	stw	r2,-8(fp)
802067f0:	00000106 	br	802067f8 <bFeebGetCh7RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
802067f4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802067f8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
802067fc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206800:	e0bffa17 	ldw	r2,-24(fp)
}
80206804:	e037883a 	mov	sp,fp
80206808:	dfc00117 	ldw	ra,4(sp)
8020680c:	df000017 	ldw	fp,0(sp)
80206810:	dec00204 	addi	sp,sp,8
80206814:	f800283a 	ret

80206818 <bFeebGetCh8LeftBufferEmpty>:

bool bFeebGetCh8LeftBufferEmpty(void) {
80206818:	defff804 	addi	sp,sp,-32
8020681c:	dfc00715 	stw	ra,28(sp)
80206820:	df000615 	stw	fp,24(sp)
80206824:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206828:	e03ffa15 	stw	zero,-24(fp)
8020682c:	00a00034 	movhi	r2,32768
80206830:	10870004 	addi	r2,r2,7168
80206834:	e0bffb15 	stw	r2,-20(fp)
80206838:	008000c4 	movi	r2,3
8020683c:	e0bffc15 	stw	r2,-16(fp)
80206840:	00800084 	movi	r2,2
80206844:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206848:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020684c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206850:	e0bffb17 	ldw	r2,-20(fp)
80206854:	e17ffc17 	ldw	r5,-16(fp)
80206858:	1009883a 	mov	r4,r2
8020685c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206860:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206864:	e0ffff17 	ldw	r3,-4(fp)
80206868:	e0bffd17 	ldw	r2,-12(fp)
8020686c:	1884703a 	and	r2,r3,r2
80206870:	10000326 	beq	r2,zero,80206880 <bFeebGetCh8LeftBufferEmpty+0x68>
		bFlag = TRUE;
80206874:	00800044 	movi	r2,1
80206878:	e0bffe15 	stw	r2,-8(fp)
8020687c:	00000106 	br	80206884 <bFeebGetCh8LeftBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
80206880:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206884:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8LeftBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_BUFF_EMPTY_MSK);
80206888:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020688c:	e0bffa17 	ldw	r2,-24(fp)
}
80206890:	e037883a 	mov	sp,fp
80206894:	dfc00117 	ldw	ra,4(sp)
80206898:	df000017 	ldw	fp,0(sp)
8020689c:	dec00204 	addi	sp,sp,8
802068a0:	f800283a 	ret

802068a4 <bFeebGetCh8RightBufferEmpty>:

bool bFeebGetCh8RightBufferEmpty(void) {
802068a4:	defff804 	addi	sp,sp,-32
802068a8:	dfc00715 	stw	ra,28(sp)
802068ac:	df000615 	stw	fp,24(sp)
802068b0:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802068b4:	e03ffa15 	stw	zero,-24(fp)
802068b8:	00a00034 	movhi	r2,32768
802068bc:	10870004 	addi	r2,r2,7168
802068c0:	e0bffb15 	stw	r2,-20(fp)
802068c4:	008000c4 	movi	r2,3
802068c8:	e0bffc15 	stw	r2,-16(fp)
802068cc:	00800044 	movi	r2,1
802068d0:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802068d4:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802068d8:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802068dc:	e0bffb17 	ldw	r2,-20(fp)
802068e0:	e17ffc17 	ldw	r5,-16(fp)
802068e4:	1009883a 	mov	r4,r2
802068e8:	02077a80 	call	802077a8 <uliFeebReadReg>
802068ec:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802068f0:	e0ffff17 	ldw	r3,-4(fp)
802068f4:	e0bffd17 	ldw	r2,-12(fp)
802068f8:	1884703a 	and	r2,r3,r2
802068fc:	10000326 	beq	r2,zero,8020690c <bFeebGetCh8RightBufferEmpty+0x68>
		bFlag = TRUE;
80206900:	00800044 	movi	r2,1
80206904:	e0bffe15 	stw	r2,-8(fp)
80206908:	00000106 	br	80206910 <bFeebGetCh8RightBufferEmpty+0x6c>
	} else {
		bFlag = FALSE;
8020690c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206910:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8RightBufferEmpty(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_BUFF_EMPTY_MSK);
80206914:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206918:	e0bffa17 	ldw	r2,-24(fp)
}
8020691c:	e037883a 	mov	sp,fp
80206920:	dfc00117 	ldw	ra,4(sp)
80206924:	df000017 	ldw	fp,0(sp)
80206928:	dec00204 	addi	sp,sp,8
8020692c:	f800283a 	ret

80206930 <bFeebGetCh1LeftFeeBusy>:


bool bFeebGetCh1LeftFeeBusy(void) {
80206930:	defff804 	addi	sp,sp,-32
80206934:	dfc00715 	stw	ra,28(sp)
80206938:	df000615 	stw	fp,24(sp)
8020693c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206940:	e03ffa15 	stw	zero,-24(fp)
80206944:	00a00034 	movhi	r2,32768
80206948:	10870004 	addi	r2,r2,7168
8020694c:	e0bffb15 	stw	r2,-20(fp)
80206950:	008000c4 	movi	r2,3
80206954:	e0bffc15 	stw	r2,-16(fp)
80206958:	00808004 	movi	r2,512
8020695c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206960:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206964:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206968:	e0bffb17 	ldw	r2,-20(fp)
8020696c:	e17ffc17 	ldw	r5,-16(fp)
80206970:	1009883a 	mov	r4,r2
80206974:	02077a80 	call	802077a8 <uliFeebReadReg>
80206978:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020697c:	e0ffff17 	ldw	r3,-4(fp)
80206980:	e0bffd17 	ldw	r2,-12(fp)
80206984:	1884703a 	and	r2,r3,r2
80206988:	10000326 	beq	r2,zero,80206998 <bFeebGetCh1LeftFeeBusy+0x68>
		bFlag = TRUE;
8020698c:	00800044 	movi	r2,1
80206990:	e0bffe15 	stw	r2,-8(fp)
80206994:	00000106 	br	8020699c <bFeebGetCh1LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206998:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020699c:	e0bffe17 	ldw	r2,-8(fp)
}


bool bFeebGetCh1LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
802069a0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802069a4:	e0bffa17 	ldw	r2,-24(fp)
}
802069a8:	e037883a 	mov	sp,fp
802069ac:	dfc00117 	ldw	ra,4(sp)
802069b0:	df000017 	ldw	fp,0(sp)
802069b4:	dec00204 	addi	sp,sp,8
802069b8:	f800283a 	ret

802069bc <bFeebGetCh1RightFeeBusy>:

bool bFeebGetCh1RightFeeBusy(void) {
802069bc:	defff804 	addi	sp,sp,-32
802069c0:	dfc00715 	stw	ra,28(sp)
802069c4:	df000615 	stw	fp,24(sp)
802069c8:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802069cc:	e03ffa15 	stw	zero,-24(fp)
802069d0:	00a00034 	movhi	r2,32768
802069d4:	10870004 	addi	r2,r2,7168
802069d8:	e0bffb15 	stw	r2,-20(fp)
802069dc:	008000c4 	movi	r2,3
802069e0:	e0bffc15 	stw	r2,-16(fp)
802069e4:	00804004 	movi	r2,256
802069e8:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
802069ec:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
802069f0:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
802069f4:	e0bffb17 	ldw	r2,-20(fp)
802069f8:	e17ffc17 	ldw	r5,-16(fp)
802069fc:	1009883a 	mov	r4,r2
80206a00:	02077a80 	call	802077a8 <uliFeebReadReg>
80206a04:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206a08:	e0ffff17 	ldw	r3,-4(fp)
80206a0c:	e0bffd17 	ldw	r2,-12(fp)
80206a10:	1884703a 	and	r2,r3,r2
80206a14:	10000326 	beq	r2,zero,80206a24 <bFeebGetCh1RightFeeBusy+0x68>
		bFlag = TRUE;
80206a18:	00800044 	movi	r2,1
80206a1c:	e0bffe15 	stw	r2,-8(fp)
80206a20:	00000106 	br	80206a28 <bFeebGetCh1RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206a24:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206a28:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh1RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_1_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206a2c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206a30:	e0bffa17 	ldw	r2,-24(fp)
}
80206a34:	e037883a 	mov	sp,fp
80206a38:	dfc00117 	ldw	ra,4(sp)
80206a3c:	df000017 	ldw	fp,0(sp)
80206a40:	dec00204 	addi	sp,sp,8
80206a44:	f800283a 	ret

80206a48 <bFeebGetCh2LeftFeeBusy>:

bool bFeebGetCh2LeftFeeBusy(void) {
80206a48:	defff804 	addi	sp,sp,-32
80206a4c:	dfc00715 	stw	ra,28(sp)
80206a50:	df000615 	stw	fp,24(sp)
80206a54:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206a58:	e03ffa15 	stw	zero,-24(fp)
80206a5c:	00a00034 	movhi	r2,32768
80206a60:	10870004 	addi	r2,r2,7168
80206a64:	e0bffb15 	stw	r2,-20(fp)
80206a68:	008000c4 	movi	r2,3
80206a6c:	e0bffc15 	stw	r2,-16(fp)
80206a70:	00808004 	movi	r2,512
80206a74:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206a78:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206a7c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206a80:	e0bffb17 	ldw	r2,-20(fp)
80206a84:	e17ffc17 	ldw	r5,-16(fp)
80206a88:	1009883a 	mov	r4,r2
80206a8c:	02077a80 	call	802077a8 <uliFeebReadReg>
80206a90:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206a94:	e0ffff17 	ldw	r3,-4(fp)
80206a98:	e0bffd17 	ldw	r2,-12(fp)
80206a9c:	1884703a 	and	r2,r3,r2
80206aa0:	10000326 	beq	r2,zero,80206ab0 <bFeebGetCh2LeftFeeBusy+0x68>
		bFlag = TRUE;
80206aa4:	00800044 	movi	r2,1
80206aa8:	e0bffe15 	stw	r2,-8(fp)
80206aac:	00000106 	br	80206ab4 <bFeebGetCh2LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206ab0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206ab4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206ab8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206abc:	e0bffa17 	ldw	r2,-24(fp)
}
80206ac0:	e037883a 	mov	sp,fp
80206ac4:	dfc00117 	ldw	ra,4(sp)
80206ac8:	df000017 	ldw	fp,0(sp)
80206acc:	dec00204 	addi	sp,sp,8
80206ad0:	f800283a 	ret

80206ad4 <bFeebGetCh2RightFeeBusy>:

bool bFeebGetCh2RightFeeBusy(void) {
80206ad4:	defff804 	addi	sp,sp,-32
80206ad8:	dfc00715 	stw	ra,28(sp)
80206adc:	df000615 	stw	fp,24(sp)
80206ae0:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206ae4:	e03ffa15 	stw	zero,-24(fp)
80206ae8:	00a00034 	movhi	r2,32768
80206aec:	10870004 	addi	r2,r2,7168
80206af0:	e0bffb15 	stw	r2,-20(fp)
80206af4:	008000c4 	movi	r2,3
80206af8:	e0bffc15 	stw	r2,-16(fp)
80206afc:	00804004 	movi	r2,256
80206b00:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206b04:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206b08:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206b0c:	e0bffb17 	ldw	r2,-20(fp)
80206b10:	e17ffc17 	ldw	r5,-16(fp)
80206b14:	1009883a 	mov	r4,r2
80206b18:	02077a80 	call	802077a8 <uliFeebReadReg>
80206b1c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206b20:	e0ffff17 	ldw	r3,-4(fp)
80206b24:	e0bffd17 	ldw	r2,-12(fp)
80206b28:	1884703a 	and	r2,r3,r2
80206b2c:	10000326 	beq	r2,zero,80206b3c <bFeebGetCh2RightFeeBusy+0x68>
		bFlag = TRUE;
80206b30:	00800044 	movi	r2,1
80206b34:	e0bffe15 	stw	r2,-8(fp)
80206b38:	00000106 	br	80206b40 <bFeebGetCh2RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206b3c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206b40:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh2RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_2_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206b44:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206b48:	e0bffa17 	ldw	r2,-24(fp)
}
80206b4c:	e037883a 	mov	sp,fp
80206b50:	dfc00117 	ldw	ra,4(sp)
80206b54:	df000017 	ldw	fp,0(sp)
80206b58:	dec00204 	addi	sp,sp,8
80206b5c:	f800283a 	ret

80206b60 <bFeebGetCh3LeftFeeBusy>:

bool bFeebGetCh3LeftFeeBusy(void) {
80206b60:	defff804 	addi	sp,sp,-32
80206b64:	dfc00715 	stw	ra,28(sp)
80206b68:	df000615 	stw	fp,24(sp)
80206b6c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206b70:	e03ffa15 	stw	zero,-24(fp)
80206b74:	00a00034 	movhi	r2,32768
80206b78:	10870004 	addi	r2,r2,7168
80206b7c:	e0bffb15 	stw	r2,-20(fp)
80206b80:	008000c4 	movi	r2,3
80206b84:	e0bffc15 	stw	r2,-16(fp)
80206b88:	00808004 	movi	r2,512
80206b8c:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206b90:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206b94:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206b98:	e0bffb17 	ldw	r2,-20(fp)
80206b9c:	e17ffc17 	ldw	r5,-16(fp)
80206ba0:	1009883a 	mov	r4,r2
80206ba4:	02077a80 	call	802077a8 <uliFeebReadReg>
80206ba8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206bac:	e0ffff17 	ldw	r3,-4(fp)
80206bb0:	e0bffd17 	ldw	r2,-12(fp)
80206bb4:	1884703a 	and	r2,r3,r2
80206bb8:	10000326 	beq	r2,zero,80206bc8 <bFeebGetCh3LeftFeeBusy+0x68>
		bFlag = TRUE;
80206bbc:	00800044 	movi	r2,1
80206bc0:	e0bffe15 	stw	r2,-8(fp)
80206bc4:	00000106 	br	80206bcc <bFeebGetCh3LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206bc8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206bcc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206bd0:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206bd4:	e0bffa17 	ldw	r2,-24(fp)
}
80206bd8:	e037883a 	mov	sp,fp
80206bdc:	dfc00117 	ldw	ra,4(sp)
80206be0:	df000017 	ldw	fp,0(sp)
80206be4:	dec00204 	addi	sp,sp,8
80206be8:	f800283a 	ret

80206bec <bFeebGetCh3RightFeeBusy>:

bool bFeebGetCh3RightFeeBusy(void) {
80206bec:	defff804 	addi	sp,sp,-32
80206bf0:	dfc00715 	stw	ra,28(sp)
80206bf4:	df000615 	stw	fp,24(sp)
80206bf8:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206bfc:	e03ffa15 	stw	zero,-24(fp)
80206c00:	00a00034 	movhi	r2,32768
80206c04:	10870004 	addi	r2,r2,7168
80206c08:	e0bffb15 	stw	r2,-20(fp)
80206c0c:	008000c4 	movi	r2,3
80206c10:	e0bffc15 	stw	r2,-16(fp)
80206c14:	00804004 	movi	r2,256
80206c18:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206c1c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206c20:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206c24:	e0bffb17 	ldw	r2,-20(fp)
80206c28:	e17ffc17 	ldw	r5,-16(fp)
80206c2c:	1009883a 	mov	r4,r2
80206c30:	02077a80 	call	802077a8 <uliFeebReadReg>
80206c34:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206c38:	e0ffff17 	ldw	r3,-4(fp)
80206c3c:	e0bffd17 	ldw	r2,-12(fp)
80206c40:	1884703a 	and	r2,r3,r2
80206c44:	10000326 	beq	r2,zero,80206c54 <bFeebGetCh3RightFeeBusy+0x68>
		bFlag = TRUE;
80206c48:	00800044 	movi	r2,1
80206c4c:	e0bffe15 	stw	r2,-8(fp)
80206c50:	00000106 	br	80206c58 <bFeebGetCh3RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206c54:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206c58:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh3RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_3_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206c5c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206c60:	e0bffa17 	ldw	r2,-24(fp)
}
80206c64:	e037883a 	mov	sp,fp
80206c68:	dfc00117 	ldw	ra,4(sp)
80206c6c:	df000017 	ldw	fp,0(sp)
80206c70:	dec00204 	addi	sp,sp,8
80206c74:	f800283a 	ret

80206c78 <bFeebGetCh4LeftFeeBusy>:

bool bFeebGetCh4LeftFeeBusy(void) {
80206c78:	defff804 	addi	sp,sp,-32
80206c7c:	dfc00715 	stw	ra,28(sp)
80206c80:	df000615 	stw	fp,24(sp)
80206c84:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206c88:	e03ffa15 	stw	zero,-24(fp)
80206c8c:	00a00034 	movhi	r2,32768
80206c90:	10870004 	addi	r2,r2,7168
80206c94:	e0bffb15 	stw	r2,-20(fp)
80206c98:	008000c4 	movi	r2,3
80206c9c:	e0bffc15 	stw	r2,-16(fp)
80206ca0:	00808004 	movi	r2,512
80206ca4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ca8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206cac:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206cb0:	e0bffb17 	ldw	r2,-20(fp)
80206cb4:	e17ffc17 	ldw	r5,-16(fp)
80206cb8:	1009883a 	mov	r4,r2
80206cbc:	02077a80 	call	802077a8 <uliFeebReadReg>
80206cc0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206cc4:	e0ffff17 	ldw	r3,-4(fp)
80206cc8:	e0bffd17 	ldw	r2,-12(fp)
80206ccc:	1884703a 	and	r2,r3,r2
80206cd0:	10000326 	beq	r2,zero,80206ce0 <bFeebGetCh4LeftFeeBusy+0x68>
		bFlag = TRUE;
80206cd4:	00800044 	movi	r2,1
80206cd8:	e0bffe15 	stw	r2,-8(fp)
80206cdc:	00000106 	br	80206ce4 <bFeebGetCh4LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206ce0:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206ce4:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206ce8:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206cec:	e0bffa17 	ldw	r2,-24(fp)
}
80206cf0:	e037883a 	mov	sp,fp
80206cf4:	dfc00117 	ldw	ra,4(sp)
80206cf8:	df000017 	ldw	fp,0(sp)
80206cfc:	dec00204 	addi	sp,sp,8
80206d00:	f800283a 	ret

80206d04 <bFeebGetCh4RightFeeBusy>:

bool bFeebGetCh4RightFeeBusy(void) {
80206d04:	defff804 	addi	sp,sp,-32
80206d08:	dfc00715 	stw	ra,28(sp)
80206d0c:	df000615 	stw	fp,24(sp)
80206d10:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206d14:	e03ffa15 	stw	zero,-24(fp)
80206d18:	00a00034 	movhi	r2,32768
80206d1c:	10870004 	addi	r2,r2,7168
80206d20:	e0bffb15 	stw	r2,-20(fp)
80206d24:	008000c4 	movi	r2,3
80206d28:	e0bffc15 	stw	r2,-16(fp)
80206d2c:	00804004 	movi	r2,256
80206d30:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206d34:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206d38:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206d3c:	e0bffb17 	ldw	r2,-20(fp)
80206d40:	e17ffc17 	ldw	r5,-16(fp)
80206d44:	1009883a 	mov	r4,r2
80206d48:	02077a80 	call	802077a8 <uliFeebReadReg>
80206d4c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206d50:	e0ffff17 	ldw	r3,-4(fp)
80206d54:	e0bffd17 	ldw	r2,-12(fp)
80206d58:	1884703a 	and	r2,r3,r2
80206d5c:	10000326 	beq	r2,zero,80206d6c <bFeebGetCh4RightFeeBusy+0x68>
		bFlag = TRUE;
80206d60:	00800044 	movi	r2,1
80206d64:	e0bffe15 	stw	r2,-8(fp)
80206d68:	00000106 	br	80206d70 <bFeebGetCh4RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206d6c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206d70:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh4RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_4_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206d74:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206d78:	e0bffa17 	ldw	r2,-24(fp)
}
80206d7c:	e037883a 	mov	sp,fp
80206d80:	dfc00117 	ldw	ra,4(sp)
80206d84:	df000017 	ldw	fp,0(sp)
80206d88:	dec00204 	addi	sp,sp,8
80206d8c:	f800283a 	ret

80206d90 <bFeebGetCh5LeftFeeBusy>:

bool bFeebGetCh5LeftFeeBusy(void) {
80206d90:	defff804 	addi	sp,sp,-32
80206d94:	dfc00715 	stw	ra,28(sp)
80206d98:	df000615 	stw	fp,24(sp)
80206d9c:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206da0:	e03ffa15 	stw	zero,-24(fp)
80206da4:	00a00034 	movhi	r2,32768
80206da8:	10870004 	addi	r2,r2,7168
80206dac:	e0bffb15 	stw	r2,-20(fp)
80206db0:	008000c4 	movi	r2,3
80206db4:	e0bffc15 	stw	r2,-16(fp)
80206db8:	00808004 	movi	r2,512
80206dbc:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206dc0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206dc4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206dc8:	e0bffb17 	ldw	r2,-20(fp)
80206dcc:	e17ffc17 	ldw	r5,-16(fp)
80206dd0:	1009883a 	mov	r4,r2
80206dd4:	02077a80 	call	802077a8 <uliFeebReadReg>
80206dd8:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206ddc:	e0ffff17 	ldw	r3,-4(fp)
80206de0:	e0bffd17 	ldw	r2,-12(fp)
80206de4:	1884703a 	and	r2,r3,r2
80206de8:	10000326 	beq	r2,zero,80206df8 <bFeebGetCh5LeftFeeBusy+0x68>
		bFlag = TRUE;
80206dec:	00800044 	movi	r2,1
80206df0:	e0bffe15 	stw	r2,-8(fp)
80206df4:	00000106 	br	80206dfc <bFeebGetCh5LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206df8:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206dfc:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206e00:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206e04:	e0bffa17 	ldw	r2,-24(fp)
}
80206e08:	e037883a 	mov	sp,fp
80206e0c:	dfc00117 	ldw	ra,4(sp)
80206e10:	df000017 	ldw	fp,0(sp)
80206e14:	dec00204 	addi	sp,sp,8
80206e18:	f800283a 	ret

80206e1c <bFeebGetCh5RightFeeBusy>:

bool bFeebGetCh5RightFeeBusy(void) {
80206e1c:	defff804 	addi	sp,sp,-32
80206e20:	dfc00715 	stw	ra,28(sp)
80206e24:	df000615 	stw	fp,24(sp)
80206e28:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206e2c:	e03ffa15 	stw	zero,-24(fp)
80206e30:	00a00034 	movhi	r2,32768
80206e34:	10870004 	addi	r2,r2,7168
80206e38:	e0bffb15 	stw	r2,-20(fp)
80206e3c:	008000c4 	movi	r2,3
80206e40:	e0bffc15 	stw	r2,-16(fp)
80206e44:	00804004 	movi	r2,256
80206e48:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206e4c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206e50:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206e54:	e0bffb17 	ldw	r2,-20(fp)
80206e58:	e17ffc17 	ldw	r5,-16(fp)
80206e5c:	1009883a 	mov	r4,r2
80206e60:	02077a80 	call	802077a8 <uliFeebReadReg>
80206e64:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206e68:	e0ffff17 	ldw	r3,-4(fp)
80206e6c:	e0bffd17 	ldw	r2,-12(fp)
80206e70:	1884703a 	and	r2,r3,r2
80206e74:	10000326 	beq	r2,zero,80206e84 <bFeebGetCh5RightFeeBusy+0x68>
		bFlag = TRUE;
80206e78:	00800044 	movi	r2,1
80206e7c:	e0bffe15 	stw	r2,-8(fp)
80206e80:	00000106 	br	80206e88 <bFeebGetCh5RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206e84:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206e88:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh5RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_5_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206e8c:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206e90:	e0bffa17 	ldw	r2,-24(fp)
}
80206e94:	e037883a 	mov	sp,fp
80206e98:	dfc00117 	ldw	ra,4(sp)
80206e9c:	df000017 	ldw	fp,0(sp)
80206ea0:	dec00204 	addi	sp,sp,8
80206ea4:	f800283a 	ret

80206ea8 <bFeebGetCh6LeftFeeBusy>:

bool bFeebGetCh6LeftFeeBusy(void) {
80206ea8:	defff804 	addi	sp,sp,-32
80206eac:	dfc00715 	stw	ra,28(sp)
80206eb0:	df000615 	stw	fp,24(sp)
80206eb4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206eb8:	e03ffa15 	stw	zero,-24(fp)
80206ebc:	00a00034 	movhi	r2,32768
80206ec0:	10870004 	addi	r2,r2,7168
80206ec4:	e0bffb15 	stw	r2,-20(fp)
80206ec8:	008000c4 	movi	r2,3
80206ecc:	e0bffc15 	stw	r2,-16(fp)
80206ed0:	00808004 	movi	r2,512
80206ed4:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ed8:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206edc:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206ee0:	e0bffb17 	ldw	r2,-20(fp)
80206ee4:	e17ffc17 	ldw	r5,-16(fp)
80206ee8:	1009883a 	mov	r4,r2
80206eec:	02077a80 	call	802077a8 <uliFeebReadReg>
80206ef0:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206ef4:	e0ffff17 	ldw	r3,-4(fp)
80206ef8:	e0bffd17 	ldw	r2,-12(fp)
80206efc:	1884703a 	and	r2,r3,r2
80206f00:	10000326 	beq	r2,zero,80206f10 <bFeebGetCh6LeftFeeBusy+0x68>
		bFlag = TRUE;
80206f04:	00800044 	movi	r2,1
80206f08:	e0bffe15 	stw	r2,-8(fp)
80206f0c:	00000106 	br	80206f14 <bFeebGetCh6LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206f10:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206f14:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80206f18:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206f1c:	e0bffa17 	ldw	r2,-24(fp)
}
80206f20:	e037883a 	mov	sp,fp
80206f24:	dfc00117 	ldw	ra,4(sp)
80206f28:	df000017 	ldw	fp,0(sp)
80206f2c:	dec00204 	addi	sp,sp,8
80206f30:	f800283a 	ret

80206f34 <bFeebGetCh6RightFeeBusy>:

bool bFeebGetCh6RightFeeBusy(void) {
80206f34:	defff804 	addi	sp,sp,-32
80206f38:	dfc00715 	stw	ra,28(sp)
80206f3c:	df000615 	stw	fp,24(sp)
80206f40:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206f44:	e03ffa15 	stw	zero,-24(fp)
80206f48:	00a00034 	movhi	r2,32768
80206f4c:	10870004 	addi	r2,r2,7168
80206f50:	e0bffb15 	stw	r2,-20(fp)
80206f54:	008000c4 	movi	r2,3
80206f58:	e0bffc15 	stw	r2,-16(fp)
80206f5c:	00804004 	movi	r2,256
80206f60:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206f64:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206f68:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206f6c:	e0bffb17 	ldw	r2,-20(fp)
80206f70:	e17ffc17 	ldw	r5,-16(fp)
80206f74:	1009883a 	mov	r4,r2
80206f78:	02077a80 	call	802077a8 <uliFeebReadReg>
80206f7c:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80206f80:	e0ffff17 	ldw	r3,-4(fp)
80206f84:	e0bffd17 	ldw	r2,-12(fp)
80206f88:	1884703a 	and	r2,r3,r2
80206f8c:	10000326 	beq	r2,zero,80206f9c <bFeebGetCh6RightFeeBusy+0x68>
		bFlag = TRUE;
80206f90:	00800044 	movi	r2,1
80206f94:	e0bffe15 	stw	r2,-8(fp)
80206f98:	00000106 	br	80206fa0 <bFeebGetCh6RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80206f9c:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80206fa0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh6RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_6_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
80206fa4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80206fa8:	e0bffa17 	ldw	r2,-24(fp)
}
80206fac:	e037883a 	mov	sp,fp
80206fb0:	dfc00117 	ldw	ra,4(sp)
80206fb4:	df000017 	ldw	fp,0(sp)
80206fb8:	dec00204 	addi	sp,sp,8
80206fbc:	f800283a 	ret

80206fc0 <bFeebGetCh7LeftFeeBusy>:

bool bFeebGetCh7LeftFeeBusy(void) {
80206fc0:	defff804 	addi	sp,sp,-32
80206fc4:	dfc00715 	stw	ra,28(sp)
80206fc8:	df000615 	stw	fp,24(sp)
80206fcc:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80206fd0:	e03ffa15 	stw	zero,-24(fp)
80206fd4:	00a00034 	movhi	r2,32768
80206fd8:	10870004 	addi	r2,r2,7168
80206fdc:	e0bffb15 	stw	r2,-20(fp)
80206fe0:	008000c4 	movi	r2,3
80206fe4:	e0bffc15 	stw	r2,-16(fp)
80206fe8:	00808004 	movi	r2,512
80206fec:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80206ff0:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80206ff4:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80206ff8:	e0bffb17 	ldw	r2,-20(fp)
80206ffc:	e17ffc17 	ldw	r5,-16(fp)
80207000:	1009883a 	mov	r4,r2
80207004:	02077a80 	call	802077a8 <uliFeebReadReg>
80207008:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
8020700c:	e0ffff17 	ldw	r3,-4(fp)
80207010:	e0bffd17 	ldw	r2,-12(fp)
80207014:	1884703a 	and	r2,r3,r2
80207018:	10000326 	beq	r2,zero,80207028 <bFeebGetCh7LeftFeeBusy+0x68>
		bFlag = TRUE;
8020701c:	00800044 	movi	r2,1
80207020:	e0bffe15 	stw	r2,-8(fp)
80207024:	00000106 	br	8020702c <bFeebGetCh7LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80207028:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
8020702c:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80207030:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
80207034:	e0bffa17 	ldw	r2,-24(fp)
}
80207038:	e037883a 	mov	sp,fp
8020703c:	dfc00117 	ldw	ra,4(sp)
80207040:	df000017 	ldw	fp,0(sp)
80207044:	dec00204 	addi	sp,sp,8
80207048:	f800283a 	ret

8020704c <bFeebGetCh7RightFeeBusy>:

bool bFeebGetCh7RightFeeBusy(void) {
8020704c:	defff804 	addi	sp,sp,-32
80207050:	dfc00715 	stw	ra,28(sp)
80207054:	df000615 	stw	fp,24(sp)
80207058:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
8020705c:	e03ffa15 	stw	zero,-24(fp)
80207060:	00a00034 	movhi	r2,32768
80207064:	10870004 	addi	r2,r2,7168
80207068:	e0bffb15 	stw	r2,-20(fp)
8020706c:	008000c4 	movi	r2,3
80207070:	e0bffc15 	stw	r2,-16(fp)
80207074:	00804004 	movi	r2,256
80207078:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
8020707c:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80207080:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80207084:	e0bffb17 	ldw	r2,-20(fp)
80207088:	e17ffc17 	ldw	r5,-16(fp)
8020708c:	1009883a 	mov	r4,r2
80207090:	02077a80 	call	802077a8 <uliFeebReadReg>
80207094:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80207098:	e0ffff17 	ldw	r3,-4(fp)
8020709c:	e0bffd17 	ldw	r2,-12(fp)
802070a0:	1884703a 	and	r2,r3,r2
802070a4:	10000326 	beq	r2,zero,802070b4 <bFeebGetCh7RightFeeBusy+0x68>
		bFlag = TRUE;
802070a8:	00800044 	movi	r2,1
802070ac:	e0bffe15 	stw	r2,-8(fp)
802070b0:	00000106 	br	802070b8 <bFeebGetCh7RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
802070b4:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802070b8:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh7RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_7_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
802070bc:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802070c0:	e0bffa17 	ldw	r2,-24(fp)
}
802070c4:	e037883a 	mov	sp,fp
802070c8:	dfc00117 	ldw	ra,4(sp)
802070cc:	df000017 	ldw	fp,0(sp)
802070d0:	dec00204 	addi	sp,sp,8
802070d4:	f800283a 	ret

802070d8 <bFeebGetCh8LeftFeeBusy>:

bool bFeebGetCh8LeftFeeBusy(void) {
802070d8:	defff804 	addi	sp,sp,-32
802070dc:	dfc00715 	stw	ra,28(sp)
802070e0:	df000615 	stw	fp,24(sp)
802070e4:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
802070e8:	e03ffa15 	stw	zero,-24(fp)
802070ec:	00a00034 	movhi	r2,32768
802070f0:	10870004 	addi	r2,r2,7168
802070f4:	e0bffb15 	stw	r2,-20(fp)
802070f8:	008000c4 	movi	r2,3
802070fc:	e0bffc15 	stw	r2,-16(fp)
80207100:	00808004 	movi	r2,512
80207104:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80207108:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
8020710c:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
80207110:	e0bffb17 	ldw	r2,-20(fp)
80207114:	e17ffc17 	ldw	r5,-16(fp)
80207118:	1009883a 	mov	r4,r2
8020711c:	02077a80 	call	802077a8 <uliFeebReadReg>
80207120:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
80207124:	e0ffff17 	ldw	r3,-4(fp)
80207128:	e0bffd17 	ldw	r2,-12(fp)
8020712c:	1884703a 	and	r2,r3,r2
80207130:	10000326 	beq	r2,zero,80207140 <bFeebGetCh8LeftFeeBusy+0x68>
		bFlag = TRUE;
80207134:	00800044 	movi	r2,1
80207138:	e0bffe15 	stw	r2,-8(fp)
8020713c:	00000106 	br	80207144 <bFeebGetCh8LeftFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
80207140:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
80207144:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8LeftFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_LEFT_FEE_BUSY_MSK);
80207148:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
8020714c:	e0bffa17 	ldw	r2,-24(fp)
}
80207150:	e037883a 	mov	sp,fp
80207154:	dfc00117 	ldw	ra,4(sp)
80207158:	df000017 	ldw	fp,0(sp)
8020715c:	dec00204 	addi	sp,sp,8
80207160:	f800283a 	ret

80207164 <bFeebGetCh8RightFeeBusy>:

bool bFeebGetCh8RightFeeBusy(void) {
80207164:	defff804 	addi	sp,sp,-32
80207168:	dfc00715 	stw	ra,28(sp)
8020716c:	df000615 	stw	fp,24(sp)
80207170:	df000604 	addi	fp,sp,24
	bool bFlag = FALSE;
80207174:	e03ffa15 	stw	zero,-24(fp)
80207178:	00a00034 	movhi	r2,32768
8020717c:	10870004 	addi	r2,r2,7168
80207180:	e0bffb15 	stw	r2,-20(fp)
80207184:	008000c4 	movi	r2,3
80207188:	e0bffc15 	stw	r2,-16(fp)
8020718c:	00804004 	movi	r2,256
80207190:	e0bffd15 	stw	r2,-12(fp)

//! [public functions]

//! [private functions]
static ALT_INLINE bool ALT_ALWAYS_INLINE bFeebGetChFlag(alt_u32 uliCommChBaseAddr, alt_u32 uliCommRegOffset, alt_u32 uliCommFlagMask) {
	bool bFlag = FALSE;
80207194:	e03ffe15 	stw	zero,-8(fp)
	volatile alt_u32 uliReg = 0;
80207198:	e03fff15 	stw	zero,-4(fp)

	uliReg = uliFeebReadReg((alt_u32 *) uliCommChBaseAddr, uliCommRegOffset);
8020719c:	e0bffb17 	ldw	r2,-20(fp)
802071a0:	e17ffc17 	ldw	r5,-16(fp)
802071a4:	1009883a 	mov	r4,r2
802071a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802071ac:	e0bfff15 	stw	r2,-4(fp)

	if (uliReg & uliCommFlagMask) {
802071b0:	e0ffff17 	ldw	r3,-4(fp)
802071b4:	e0bffd17 	ldw	r2,-12(fp)
802071b8:	1884703a 	and	r2,r3,r2
802071bc:	10000326 	beq	r2,zero,802071cc <bFeebGetCh8RightFeeBusy+0x68>
		bFlag = TRUE;
802071c0:	00800044 	movi	r2,1
802071c4:	e0bffe15 	stw	r2,-8(fp)
802071c8:	00000106 	br	802071d0 <bFeebGetCh8RightFeeBusy+0x6c>
	} else {
		bFlag = FALSE;
802071cc:	e03ffe15 	stw	zero,-8(fp)

	}

	return bFlag;
802071d0:	e0bffe17 	ldw	r2,-8(fp)
	return bFlag;
}

bool bFeebGetCh8RightFeeBusy(void) {
	bool bFlag = FALSE;
	bFlag = bFeebGetChFlag(COMM_CHANNEL_8_BASE_ADDR, COMM_FEE_BUFF_STAT_REG_OFST, COMM_WIND_RIGH_FEE_BUSY_MSK);
802071d4:	e0bffa15 	stw	r2,-24(fp)
	return bFlag;
802071d8:	e0bffa17 	ldw	r2,-24(fp)
}
802071dc:	e037883a 	mov	sp,fp
802071e0:	dfc00117 	ldw	ra,4(sp)
802071e4:	df000017 	ldw	fp,0(sp)
802071e8:	dec00204 	addi	sp,sp,8
802071ec:	f800283a 	ret

802071f0 <bFeebSetBufferSize>:

bool bFeebSetBufferSize(TFeebChannel *pxFeebCh, alt_u8 ucBufferSizeInBlocks,
		alt_u8 ucBufferSide) {
802071f0:	defff904 	addi	sp,sp,-28
802071f4:	dfc00615 	stw	ra,24(sp)
802071f8:	df000515 	stw	fp,20(sp)
802071fc:	df000504 	addi	fp,sp,20
80207200:	e13ffd15 	stw	r4,-12(fp)
80207204:	2807883a 	mov	r3,r5
80207208:	3005883a 	mov	r2,r6
8020720c:	e0fffe05 	stb	r3,-8(fp)
80207210:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = TRUE;
80207214:	00800044 	movi	r2,1
80207218:	e0bffb15 	stw	r2,-20(fp)
	volatile alt_u32 uliReg = 0;
8020721c:	e03ffc15 	stw	zero,-16(fp)

	if ((0 < ucBufferSizeInBlocks) && (16 >= ucBufferSizeInBlocks)) {
80207220:	e0bffe03 	ldbu	r2,-8(fp)
80207224:	10002326 	beq	r2,zero,802072b4 <bFeebSetBufferSize+0xc4>
80207228:	e0bffe03 	ldbu	r2,-8(fp)
8020722c:	10800468 	cmpgeui	r2,r2,17
80207230:	1000201e 	bne	r2,zero,802072b4 <bFeebSetBufferSize+0xc4>
		switch (ucBufferSide) {
80207234:	e0bfff03 	ldbu	r2,-4(fp)
80207238:	10000326 	beq	r2,zero,80207248 <bFeebSetBufferSize+0x58>
8020723c:	10800060 	cmpeqi	r2,r2,1
80207240:	10000d1e 	bne	r2,zero,80207278 <bFeebSetBufferSize+0x88>
80207244:	00001806 	br	802072a8 <bFeebSetBufferSize+0xb8>
		case eCommLeftBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80207248:	e0bffe03 	ldbu	r2,-8(fp)
8020724c:	10bfffc4 	addi	r2,r2,-1
80207250:	108003cc 	andi	r2,r2,15
80207254:	e0bffc15 	stw	r2,-16(fp)
					& COMM_LEFT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg(pxFeebCh->puliFeebChAddr,
80207258:	e0bffd17 	ldw	r2,-12(fp)
8020725c:	10800017 	ldw	r2,0(r2)
80207260:	e0fffc17 	ldw	r3,-16(fp)
80207264:	180d883a 	mov	r6,r3
80207268:	01400544 	movi	r5,21
8020726c:	1009883a 	mov	r4,r2
80207270:	020775c0 	call	8020775c <vFeebWriteReg>
					COMM_LEFT_FEEBUFF_SIZE_REG_OFST, uliReg);
			break;
80207274:	00000e06 	br	802072b0 <bFeebSetBufferSize+0xc0>
		case eCommRightBuffer:
			uliReg = (alt_u32) ((ucBufferSizeInBlocks - 1)
80207278:	e0bffe03 	ldbu	r2,-8(fp)
8020727c:	10bfffc4 	addi	r2,r2,-1
80207280:	108003cc 	andi	r2,r2,15
80207284:	e0bffc15 	stw	r2,-16(fp)
					& COMM_RIGT_FEEBUFF_SIZE_MSK);
			vFeebWriteReg(pxFeebCh->puliFeebChAddr,
80207288:	e0bffd17 	ldw	r2,-12(fp)
8020728c:	10800017 	ldw	r2,0(r2)
80207290:	e0fffc17 	ldw	r3,-16(fp)
80207294:	180d883a 	mov	r6,r3
80207298:	01400504 	movi	r5,20
8020729c:	1009883a 	mov	r4,r2
802072a0:	020775c0 	call	8020775c <vFeebWriteReg>
					COMM_RIGT_FEEBUFF_SIZE_REG_OFST, uliReg);
			break;
802072a4:	00000206 	br	802072b0 <bFeebSetBufferSize+0xc0>
		default:
			bStatus = FALSE;
802072a8:	e03ffb15 	stw	zero,-20(fp)
			break;
802072ac:	0001883a 	nop
		}
	} else {
802072b0:	00000106 	br	802072b8 <bFeebSetBufferSize+0xc8>
		bStatus = FALSE;
802072b4:	e03ffb15 	stw	zero,-20(fp)
	}

	return bStatus;
802072b8:	e0bffb17 	ldw	r2,-20(fp)
}
802072bc:	e037883a 	mov	sp,fp
802072c0:	dfc00117 	ldw	ra,4(sp)
802072c4:	df000017 	ldw	fp,0(sp)
802072c8:	dec00204 	addi	sp,sp,8
802072cc:	f800283a 	ret

802072d0 <bFeebSetWindowing>:

bool bFeebSetWindowing(TFeebChannel *pxFeebCh) {
802072d0:	defffb04 	addi	sp,sp,-20
802072d4:	dfc00415 	stw	ra,16(sp)
802072d8:	df000315 	stw	fp,12(sp)
802072dc:	df000304 	addi	fp,sp,12
802072e0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802072e4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802072e8:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
802072ec:	e0bfff17 	ldw	r2,-4(fp)
802072f0:	10001a26 	beq	r2,zero,8020735c <bFeebSetWindowing+0x8c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
802072f4:	e0bfff17 	ldw	r2,-4(fp)
802072f8:	10800017 	ldw	r2,0(r2)
802072fc:	01400084 	movi	r5,2
80207300:	1009883a 	mov	r4,r2
80207304:	02077a80 	call	802077a8 <uliFeebReadReg>
80207308:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (pxFeebCh->xWindowingConfig.bMasking) {
8020730c:	e0bfff17 	ldw	r2,-4(fp)
80207310:	10800117 	ldw	r2,4(r2)
80207314:	10000426 	beq	r2,zero,80207328 <bFeebSetWindowing+0x58>
			uliReg |= COMM_FEE_MASKING_EN_MSK;
80207318:	e0bffe17 	ldw	r2,-8(fp)
8020731c:	10800214 	ori	r2,r2,8
80207320:	e0bffe15 	stw	r2,-8(fp)
80207324:	00000406 	br	80207338 <bFeebSetWindowing+0x68>
		} else {
			uliReg &= (~COMM_FEE_MASKING_EN_MSK);
80207328:	e0fffe17 	ldw	r3,-8(fp)
8020732c:	00bffdc4 	movi	r2,-9
80207330:	1884703a 	and	r2,r3,r2
80207334:	e0bffe15 	stw	r2,-8(fp)
		}

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
80207338:	e0bfff17 	ldw	r2,-4(fp)
8020733c:	10800017 	ldw	r2,0(r2)
80207340:	e0fffe17 	ldw	r3,-8(fp)
80207344:	180d883a 	mov	r6,r3
80207348:	01400084 	movi	r5,2
8020734c:	1009883a 	mov	r4,r2
80207350:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207354:	00800044 	movi	r2,1
80207358:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020735c:	e0bffd17 	ldw	r2,-12(fp)
}
80207360:	e037883a 	mov	sp,fp
80207364:	dfc00117 	ldw	ra,4(sp)
80207368:	df000017 	ldw	fp,0(sp)
8020736c:	dec00204 	addi	sp,sp,8
80207370:	f800283a 	ret

80207374 <bFeebGetWindowing>:

bool bFeebGetWindowing(TFeebChannel *pxFeebCh) {
80207374:	defffb04 	addi	sp,sp,-20
80207378:	dfc00415 	stw	ra,16(sp)
8020737c:	df000315 	stw	fp,12(sp)
80207380:	df000304 	addi	fp,sp,12
80207384:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207388:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020738c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207390:	e0bfff17 	ldw	r2,-4(fp)
80207394:	10001126 	beq	r2,zero,802073dc <bFeebGetWindowing+0x68>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207398:	e0bfff17 	ldw	r2,-4(fp)
8020739c:	10800017 	ldw	r2,0(r2)
802073a0:	01400084 	movi	r5,2
802073a4:	1009883a 	mov	r4,r2
802073a8:	02077a80 	call	802077a8 <uliFeebReadReg>
802073ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		if (uliReg & COMM_FEE_MASKING_EN_MSK) {
802073b0:	e0bffe17 	ldw	r2,-8(fp)
802073b4:	1080020c 	andi	r2,r2,8
802073b8:	10000426 	beq	r2,zero,802073cc <bFeebGetWindowing+0x58>
			pxFeebCh->xWindowingConfig.bMasking = TRUE;
802073bc:	e0bfff17 	ldw	r2,-4(fp)
802073c0:	00c00044 	movi	r3,1
802073c4:	10c00115 	stw	r3,4(r2)
802073c8:	00000206 	br	802073d4 <bFeebGetWindowing+0x60>
		} else {
			pxFeebCh->xWindowingConfig.bMasking = FALSE;
802073cc:	e0bfff17 	ldw	r2,-4(fp)
802073d0:	10000115 	stw	zero,4(r2)
		}

		bStatus = TRUE;
802073d4:	00800044 	movi	r2,1
802073d8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802073dc:	e0bffd17 	ldw	r2,-12(fp)
}
802073e0:	e037883a 	mov	sp,fp
802073e4:	dfc00117 	ldw	ra,4(sp)
802073e8:	df000017 	ldw	fp,0(sp)
802073ec:	dec00204 	addi	sp,sp,8
802073f0:	f800283a 	ret

802073f4 <bFeebStartCh>:

bool bFeebStartCh(TFeebChannel *pxFeebCh) {
802073f4:	defffb04 	addi	sp,sp,-20
802073f8:	dfc00415 	stw	ra,16(sp)
802073fc:	df000315 	stw	fp,12(sp)
80207400:	df000304 	addi	fp,sp,12
80207404:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207408:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020740c:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207410:	e0bfff17 	ldw	r2,-4(fp)
80207414:	10001226 	beq	r2,zero,80207460 <bFeebStartCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207418:	e0bfff17 	ldw	r2,-4(fp)
8020741c:	10800017 	ldw	r2,0(r2)
80207420:	01400084 	movi	r5,2
80207424:	1009883a 	mov	r4,r2
80207428:	02077a80 	call	802077a8 <uliFeebReadReg>
8020742c:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_START_MSK;
80207430:	e0bffe17 	ldw	r2,-8(fp)
80207434:	10800114 	ori	r2,r2,4
80207438:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
8020743c:	e0bfff17 	ldw	r2,-4(fp)
80207440:	10800017 	ldw	r2,0(r2)
80207444:	e0fffe17 	ldw	r3,-8(fp)
80207448:	180d883a 	mov	r6,r3
8020744c:	01400084 	movi	r5,2
80207450:	1009883a 	mov	r4,r2
80207454:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207458:	00800044 	movi	r2,1
8020745c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80207460:	e0bffd17 	ldw	r2,-12(fp)
}
80207464:	e037883a 	mov	sp,fp
80207468:	dfc00117 	ldw	ra,4(sp)
8020746c:	df000017 	ldw	fp,0(sp)
80207470:	dec00204 	addi	sp,sp,8
80207474:	f800283a 	ret

80207478 <bFeebStopCh>:

bool bFeebStopCh(TFeebChannel *pxFeebCh) {
80207478:	defffb04 	addi	sp,sp,-20
8020747c:	dfc00415 	stw	ra,16(sp)
80207480:	df000315 	stw	fp,12(sp)
80207484:	df000304 	addi	fp,sp,12
80207488:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020748c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80207490:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207494:	e0bfff17 	ldw	r2,-4(fp)
80207498:	10001226 	beq	r2,zero,802074e4 <bFeebStopCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
8020749c:	e0bfff17 	ldw	r2,-4(fp)
802074a0:	10800017 	ldw	r2,0(r2)
802074a4:	01400084 	movi	r5,2
802074a8:	1009883a 	mov	r4,r2
802074ac:	02077a80 	call	802077a8 <uliFeebReadReg>
802074b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_STOP_MSK;
802074b4:	e0bffe17 	ldw	r2,-8(fp)
802074b8:	10800094 	ori	r2,r2,2
802074bc:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
802074c0:	e0bfff17 	ldw	r2,-4(fp)
802074c4:	10800017 	ldw	r2,0(r2)
802074c8:	e0fffe17 	ldw	r3,-8(fp)
802074cc:	180d883a 	mov	r6,r3
802074d0:	01400084 	movi	r5,2
802074d4:	1009883a 	mov	r4,r2
802074d8:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
802074dc:	00800044 	movi	r2,1
802074e0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802074e4:	e0bffd17 	ldw	r2,-12(fp)
}
802074e8:	e037883a 	mov	sp,fp
802074ec:	dfc00117 	ldw	ra,4(sp)
802074f0:	df000017 	ldw	fp,0(sp)
802074f4:	dec00204 	addi	sp,sp,8
802074f8:	f800283a 	ret

802074fc <bFeebClrCh>:

bool bFeebClrCh(TFeebChannel *pxFeebCh) {
802074fc:	defffb04 	addi	sp,sp,-20
80207500:	dfc00415 	stw	ra,16(sp)
80207504:	df000315 	stw	fp,12(sp)
80207508:	df000304 	addi	fp,sp,12
8020750c:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80207510:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80207514:	e03ffe15 	stw	zero,-8(fp)

	if (pxFeebCh != NULL) {
80207518:	e0bfff17 	ldw	r2,-4(fp)
8020751c:	10001226 	beq	r2,zero,80207568 <bFeebClrCh+0x6c>
		uliReg = uliFeebReadReg(pxFeebCh->puliFeebChAddr,
80207520:	e0bfff17 	ldw	r2,-4(fp)
80207524:	10800017 	ldw	r2,0(r2)
80207528:	01400084 	movi	r5,2
8020752c:	1009883a 	mov	r4,r2
80207530:	02077a80 	call	802077a8 <uliFeebReadReg>
80207534:	e0bffe15 	stw	r2,-8(fp)
		COMM_FEE_BUFF_CFG_REG_OFST);

		uliReg |= COMM_FEE_MACHINE_CLR_MSK;
80207538:	e0bffe17 	ldw	r2,-8(fp)
8020753c:	10800054 	ori	r2,r2,1
80207540:	e0bffe15 	stw	r2,-8(fp)

		vFeebWriteReg(pxFeebCh->puliFeebChAddr, COMM_FEE_BUFF_CFG_REG_OFST,
80207544:	e0bfff17 	ldw	r2,-4(fp)
80207548:	10800017 	ldw	r2,0(r2)
8020754c:	e0fffe17 	ldw	r3,-8(fp)
80207550:	180d883a 	mov	r6,r3
80207554:	01400084 	movi	r5,2
80207558:	1009883a 	mov	r4,r2
8020755c:	020775c0 	call	8020775c <vFeebWriteReg>
				uliReg);

		bStatus = TRUE;
80207560:	00800044 	movi	r2,1
80207564:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80207568:	e0bffd17 	ldw	r2,-12(fp)
}
8020756c:	e037883a 	mov	sp,fp
80207570:	dfc00117 	ldw	ra,4(sp)
80207574:	df000017 	ldw	fp,0(sp)
80207578:	dec00204 	addi	sp,sp,8
8020757c:	f800283a 	ret

80207580 <bFeebInitCh>:

bool bFeebInitCh(TFeebChannel *pxFeebCh, alt_u8 ucCommCh) {
80207580:	defff904 	addi	sp,sp,-28
80207584:	dfc00615 	stw	ra,24(sp)
80207588:	df000515 	stw	fp,20(sp)
8020758c:	df000504 	addi	fp,sp,20
80207590:	e13ffe15 	stw	r4,-8(fp)
80207594:	2805883a 	mov	r2,r5
80207598:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020759c:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
802075a0:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
802075a4:	e03ffd15 	stw	zero,-12(fp)

	if (pxFeebCh != NULL) {
802075a8:	e0bffe17 	ldw	r2,-8(fp)
802075ac:	10006526 	beq	r2,zero,80207744 <bFeebInitCh+0x1c4>

		switch (ucCommCh) {
802075b0:	e0bfff03 	ldbu	r2,-4(fp)
802075b4:	10c00228 	cmpgeui	r3,r2,8
802075b8:	1800461e 	bne	r3,zero,802076d4 <bFeebInitCh+0x154>
802075bc:	100690ba 	slli	r3,r2,2
802075c0:	00a00834 	movhi	r2,32800
802075c4:	109d7504 	addi	r2,r2,30164
802075c8:	1885883a 	add	r2,r3,r2
802075cc:	10800017 	ldw	r2,0(r2)
802075d0:	1000683a 	jmp	r2
802075d4:	802075f4 	orhi	zero,r16,33239
802075d8:	80207610 	cmplti	zero,r16,-32296
802075dc:	8020762c 	andhi	zero,r16,33240
802075e0:	80207648 	cmpgei	zero,r16,-32295
802075e4:	80207664 	muli	zero,r16,-32295
802075e8:	80207680 	call	88020768 <__reset+0x2000768>
802075ec:	8020769c 	xori	zero,r16,33242
802075f0:	802076b8 	rdprs	zero,r16,-32294
		case eCommSpwCh1:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
802075f4:	e0fffe17 	ldw	r3,-8(fp)
802075f8:	00a00034 	movhi	r2,32768
802075fc:	10870004 	addi	r2,r2,7168
80207600:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207604:	00800044 	movi	r2,1
80207608:	e0bffc15 	stw	r2,-16(fp)
			break;
8020760c:	00003306 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh2:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
80207610:	e0fffe17 	ldw	r3,-8(fp)
80207614:	00a00034 	movhi	r2,32768
80207618:	10870004 	addi	r2,r2,7168
8020761c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207620:	00800044 	movi	r2,1
80207624:	e0bffc15 	stw	r2,-16(fp)
			break;
80207628:	00002c06 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh3:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020762c:	e0fffe17 	ldw	r3,-8(fp)
80207630:	00a00034 	movhi	r2,32768
80207634:	10870004 	addi	r2,r2,7168
80207638:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020763c:	00800044 	movi	r2,1
80207640:	e0bffc15 	stw	r2,-16(fp)
			break;
80207644:	00002506 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh4:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
80207648:	e0fffe17 	ldw	r3,-8(fp)
8020764c:	00a00034 	movhi	r2,32768
80207650:	10870004 	addi	r2,r2,7168
80207654:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207658:	00800044 	movi	r2,1
8020765c:	e0bffc15 	stw	r2,-16(fp)
			break;
80207660:	00001e06 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh5:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
80207664:	e0fffe17 	ldw	r3,-8(fp)
80207668:	00a00034 	movhi	r2,32768
8020766c:	10870004 	addi	r2,r2,7168
80207670:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207674:	00800044 	movi	r2,1
80207678:	e0bffc15 	stw	r2,-16(fp)
			break;
8020767c:	00001706 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh6:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
80207680:	e0fffe17 	ldw	r3,-8(fp)
80207684:	00a00034 	movhi	r2,32768
80207688:	10870004 	addi	r2,r2,7168
8020768c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
80207690:	00800044 	movi	r2,1
80207694:	e0bffc15 	stw	r2,-16(fp)
			break;
80207698:	00001006 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh7:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020769c:	e0fffe17 	ldw	r3,-8(fp)
802076a0:	00a00034 	movhi	r2,32768
802076a4:	10870004 	addi	r2,r2,7168
802076a8:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802076ac:	00800044 	movi	r2,1
802076b0:	e0bffc15 	stw	r2,-16(fp)
			break;
802076b4:	00000906 	br	802076dc <bFeebInitCh+0x15c>
		case eCommSpwCh8:
			pxFeebCh->puliFeebChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
802076b8:	e0fffe17 	ldw	r3,-8(fp)
802076bc:	00a00034 	movhi	r2,32768
802076c0:	10870004 	addi	r2,r2,7168
802076c4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
802076c8:	00800044 	movi	r2,1
802076cc:	e0bffc15 	stw	r2,-16(fp)
			break;
802076d0:	00000206 	br	802076dc <bFeebInitCh+0x15c>
		default:
			bValidCh = FALSE;
802076d4:	e03ffc15 	stw	zero,-16(fp)
			break;
802076d8:	0001883a 	nop
		}

		if (bValidCh) {
802076dc:	e0bffc17 	ldw	r2,-16(fp)
802076e0:	10001826 	beq	r2,zero,80207744 <bFeebInitCh+0x1c4>
			if (!bFeebGetIrqControl(pxFeebCh)) {
802076e4:	e13ffe17 	ldw	r4,-8(fp)
802076e8:	0205cb40 	call	80205cb4 <bFeebGetIrqControl>
802076ec:	1000021e 	bne	r2,zero,802076f8 <bFeebInitCh+0x178>
				bInitFail = TRUE;
802076f0:	00800044 	movi	r2,1
802076f4:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetIrqFlags(pxFeebCh)) {
802076f8:	e13ffe17 	ldw	r4,-8(fp)
802076fc:	0205d580 	call	80205d58 <bFeebGetIrqFlags>
80207700:	1000021e 	bne	r2,zero,8020770c <bFeebInitCh+0x18c>
				bInitFail = TRUE;
80207704:	00800044 	movi	r2,1
80207708:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetBuffersStatus(pxFeebCh)) {
8020770c:	e13ffe17 	ldw	r4,-8(fp)
80207710:	0205e440 	call	80205e44 <bFeebGetBuffersStatus>
80207714:	1000021e 	bne	r2,zero,80207720 <bFeebInitCh+0x1a0>
				bInitFail = TRUE;
80207718:	00800044 	movi	r2,1
8020771c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bFeebGetWindowing(pxFeebCh)) {
80207720:	e13ffe17 	ldw	r4,-8(fp)
80207724:	02073740 	call	80207374 <bFeebGetWindowing>
80207728:	1000021e 	bne	r2,zero,80207734 <bFeebInitCh+0x1b4>
				bInitFail = TRUE;
8020772c:	00800044 	movi	r2,1
80207730:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
80207734:	e0bffd17 	ldw	r2,-12(fp)
80207738:	1000021e 	bne	r2,zero,80207744 <bFeebInitCh+0x1c4>
				bStatus = TRUE;
8020773c:	00800044 	movi	r2,1
80207740:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
80207744:	e0bffb17 	ldw	r2,-20(fp)
}
80207748:	e037883a 	mov	sp,fp
8020774c:	dfc00117 	ldw	ra,4(sp)
80207750:	df000017 	ldw	fp,0(sp)
80207754:	dec00204 	addi	sp,sp,8
80207758:	f800283a 	ret

8020775c <vFeebWriteReg>:

	return bFlag;
}

static void vFeebWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020775c:	defffc04 	addi	sp,sp,-16
80207760:	df000315 	stw	fp,12(sp)
80207764:	df000304 	addi	fp,sp,12
80207768:	e13ffd15 	stw	r4,-12(fp)
8020776c:	e17ffe15 	stw	r5,-8(fp)
80207770:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
80207774:	e0bffe17 	ldw	r2,-8(fp)
80207778:	1085883a 	add	r2,r2,r2
8020777c:	1085883a 	add	r2,r2,r2
80207780:	1007883a 	mov	r3,r2
80207784:	e0bffd17 	ldw	r2,-12(fp)
80207788:	10c5883a 	add	r2,r2,r3
8020778c:	e0ffff17 	ldw	r3,-4(fp)
80207790:	10c00015 	stw	r3,0(r2)
}
80207794:	0001883a 	nop
80207798:	e037883a 	mov	sp,fp
8020779c:	df000017 	ldw	fp,0(sp)
802077a0:	dec00104 	addi	sp,sp,4
802077a4:	f800283a 	ret

802077a8 <uliFeebReadReg>:

static alt_u32 uliFeebReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
802077a8:	defffc04 	addi	sp,sp,-16
802077ac:	df000315 	stw	fp,12(sp)
802077b0:	df000304 	addi	fp,sp,12
802077b4:	e13ffe15 	stw	r4,-8(fp)
802077b8:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
802077bc:	e0bfff17 	ldw	r2,-4(fp)
802077c0:	1085883a 	add	r2,r2,r2
802077c4:	1085883a 	add	r2,r2,r2
802077c8:	1007883a 	mov	r3,r2
802077cc:	e0bffe17 	ldw	r2,-8(fp)
802077d0:	10c5883a 	add	r2,r2,r3
802077d4:	10800017 	ldw	r2,0(r2)
802077d8:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
802077dc:	e0bffd17 	ldw	r2,-12(fp)
}
802077e0:	e037883a 	mov	sp,fp
802077e4:	df000017 	ldw	fp,0(sp)
802077e8:	dec00104 	addi	sp,sp,4
802077ec:	f800283a 	ret

802077f0 <vRmapCh1HandleIrq>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
/* todo:Trigger not working right */
void vRmapCh1HandleIrq(void* pvContext) {
802077f0:	defffd04 	addi	sp,sp,-12
802077f4:	dfc00215 	stw	ra,8(sp)
802077f8:	df000115 	stw	fp,4(sp)
802077fc:	df000104 	addi	fp,sp,4
80207800:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;

	vRmapCh1IrqFlagClrWriteCmd();
80207804:	02079700 	call	80207970 <vRmapCh1IrqFlagClrWriteCmd>
}
80207808:	0001883a 	nop
8020780c:	e037883a 	mov	sp,fp
80207810:	dfc00117 	ldw	ra,4(sp)
80207814:	df000017 	ldw	fp,0(sp)
80207818:	dec00204 	addi	sp,sp,8
8020781c:	f800283a 	ret

80207820 <vRmapCh2HandleIrq>:

void vRmapCh2HandleIrq(void* pvContext) {
80207820:	defffd04 	addi	sp,sp,-12
80207824:	dfc00215 	stw	ra,8(sp)
80207828:	df000115 	stw	fp,4(sp)
8020782c:	df000104 	addi	fp,sp,4
80207830:	e13fff15 	stw	r4,-4(fp)

	vRmapCh2IrqFlagClrWriteCmd();
80207834:	02079ac0 	call	802079ac <vRmapCh2IrqFlagClrWriteCmd>
}
80207838:	0001883a 	nop
8020783c:	e037883a 	mov	sp,fp
80207840:	dfc00117 	ldw	ra,4(sp)
80207844:	df000017 	ldw	fp,0(sp)
80207848:	dec00204 	addi	sp,sp,8
8020784c:	f800283a 	ret

80207850 <vRmapCh3HandleIrq>:

void vRmapCh3HandleIrq(void* pvContext) {
80207850:	defffd04 	addi	sp,sp,-12
80207854:	dfc00215 	stw	ra,8(sp)
80207858:	df000115 	stw	fp,4(sp)
8020785c:	df000104 	addi	fp,sp,4
80207860:	e13fff15 	stw	r4,-4(fp)

	vRmapCh3IrqFlagClrWriteCmd();
80207864:	02079e80 	call	802079e8 <vRmapCh3IrqFlagClrWriteCmd>
}
80207868:	0001883a 	nop
8020786c:	e037883a 	mov	sp,fp
80207870:	dfc00117 	ldw	ra,4(sp)
80207874:	df000017 	ldw	fp,0(sp)
80207878:	dec00204 	addi	sp,sp,8
8020787c:	f800283a 	ret

80207880 <vRmapCh4HandleIrq>:

void vRmapCh4HandleIrq(void* pvContext) {
80207880:	defffd04 	addi	sp,sp,-12
80207884:	dfc00215 	stw	ra,8(sp)
80207888:	df000115 	stw	fp,4(sp)
8020788c:	df000104 	addi	fp,sp,4
80207890:	e13fff15 	stw	r4,-4(fp)

	vRmapCh4IrqFlagClrWriteCmd();
80207894:	0207a240 	call	80207a24 <vRmapCh4IrqFlagClrWriteCmd>
}
80207898:	0001883a 	nop
8020789c:	e037883a 	mov	sp,fp
802078a0:	dfc00117 	ldw	ra,4(sp)
802078a4:	df000017 	ldw	fp,0(sp)
802078a8:	dec00204 	addi	sp,sp,8
802078ac:	f800283a 	ret

802078b0 <vRmapCh5HandleIrq>:

void vRmapCh5HandleIrq(void* pvContext) {
802078b0:	defffd04 	addi	sp,sp,-12
802078b4:	dfc00215 	stw	ra,8(sp)
802078b8:	df000115 	stw	fp,4(sp)
802078bc:	df000104 	addi	fp,sp,4
802078c0:	e13fff15 	stw	r4,-4(fp)

	vRmapCh5IrqFlagClrWriteCmd();
802078c4:	0207a600 	call	80207a60 <vRmapCh5IrqFlagClrWriteCmd>
}
802078c8:	0001883a 	nop
802078cc:	e037883a 	mov	sp,fp
802078d0:	dfc00117 	ldw	ra,4(sp)
802078d4:	df000017 	ldw	fp,0(sp)
802078d8:	dec00204 	addi	sp,sp,8
802078dc:	f800283a 	ret

802078e0 <vRmapCh6HandleIrq>:

void vRmapCh6HandleIrq(void* pvContext) {
802078e0:	defffd04 	addi	sp,sp,-12
802078e4:	dfc00215 	stw	ra,8(sp)
802078e8:	df000115 	stw	fp,4(sp)
802078ec:	df000104 	addi	fp,sp,4
802078f0:	e13fff15 	stw	r4,-4(fp)

	vRmapCh6IrqFlagClrWriteCmd();
802078f4:	0207a9c0 	call	80207a9c <vRmapCh6IrqFlagClrWriteCmd>
}
802078f8:	0001883a 	nop
802078fc:	e037883a 	mov	sp,fp
80207900:	dfc00117 	ldw	ra,4(sp)
80207904:	df000017 	ldw	fp,0(sp)
80207908:	dec00204 	addi	sp,sp,8
8020790c:	f800283a 	ret

80207910 <vRmapCh7HandleIrq>:

void vRmapCh7HandleIrq(void* pvContext) {
80207910:	defffd04 	addi	sp,sp,-12
80207914:	dfc00215 	stw	ra,8(sp)
80207918:	df000115 	stw	fp,4(sp)
8020791c:	df000104 	addi	fp,sp,4
80207920:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh7IrqFlagClrWriteCmd();
80207924:	0207ad80 	call	80207ad8 <vRmapCh7IrqFlagClrWriteCmd>
}
80207928:	0001883a 	nop
8020792c:	e037883a 	mov	sp,fp
80207930:	dfc00117 	ldw	ra,4(sp)
80207934:	df000017 	ldw	fp,0(sp)
80207938:	dec00204 	addi	sp,sp,8
8020793c:	f800283a 	ret

80207940 <vRmapCh8HandleIrq>:

void vRmapCh8HandleIrq(void* pvContext) {
80207940:	defffd04 	addi	sp,sp,-12
80207944:	dfc00215 	stw	ra,8(sp)
80207948:	df000115 	stw	fp,4(sp)
8020794c:	df000104 	addi	fp,sp,4
80207950:	e13fff15 	stw	r4,-4(fp)
	//volatile int* pviHoldContext = (volatile int*) pvContext;
	// Use context value according to your app logic...
	//*pviHoldContext = ...;
	// if (*pviHoldContext == '0') {}...
	// App logic sequence...
	vRmapCh8IrqFlagClrWriteCmd();
80207954:	0207b140 	call	80207b14 <vRmapCh8IrqFlagClrWriteCmd>
}
80207958:	0001883a 	nop
8020795c:	e037883a 	mov	sp,fp
80207960:	dfc00117 	ldw	ra,4(sp)
80207964:	df000017 	ldw	fp,0(sp)
80207968:	dec00204 	addi	sp,sp,8
8020796c:	f800283a 	ret

80207970 <vRmapCh1IrqFlagClrWriteCmd>:

void vRmapCh1IrqFlagClrWriteCmd(void) {
80207970:	defffe04 	addi	sp,sp,-8
80207974:	dfc00115 	stw	ra,4(sp)
80207978:	df000015 	stw	fp,0(sp)
8020797c:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207980:	01800044 	movi	r6,1
80207984:	014004c4 	movi	r5,19
80207988:	01200034 	movhi	r4,32768
8020798c:	21070004 	addi	r4,r4,7168
80207990:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207994:	0001883a 	nop
80207998:	e037883a 	mov	sp,fp
8020799c:	dfc00117 	ldw	ra,4(sp)
802079a0:	df000017 	ldw	fp,0(sp)
802079a4:	dec00204 	addi	sp,sp,8
802079a8:	f800283a 	ret

802079ac <vRmapCh2IrqFlagClrWriteCmd>:

void vRmapCh2IrqFlagClrWriteCmd(void) {
802079ac:	defffe04 	addi	sp,sp,-8
802079b0:	dfc00115 	stw	ra,4(sp)
802079b4:	df000015 	stw	fp,0(sp)
802079b8:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
802079bc:	01800044 	movi	r6,1
802079c0:	014004c4 	movi	r5,19
802079c4:	01200034 	movhi	r4,32768
802079c8:	21070004 	addi	r4,r4,7168
802079cc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
802079d0:	0001883a 	nop
802079d4:	e037883a 	mov	sp,fp
802079d8:	dfc00117 	ldw	ra,4(sp)
802079dc:	df000017 	ldw	fp,0(sp)
802079e0:	dec00204 	addi	sp,sp,8
802079e4:	f800283a 	ret

802079e8 <vRmapCh3IrqFlagClrWriteCmd>:

void vRmapCh3IrqFlagClrWriteCmd(void) {
802079e8:	defffe04 	addi	sp,sp,-8
802079ec:	dfc00115 	stw	ra,4(sp)
802079f0:	df000015 	stw	fp,0(sp)
802079f4:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
802079f8:	01800044 	movi	r6,1
802079fc:	014004c4 	movi	r5,19
80207a00:	01200034 	movhi	r4,32768
80207a04:	21070004 	addi	r4,r4,7168
80207a08:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a0c:	0001883a 	nop
80207a10:	e037883a 	mov	sp,fp
80207a14:	dfc00117 	ldw	ra,4(sp)
80207a18:	df000017 	ldw	fp,0(sp)
80207a1c:	dec00204 	addi	sp,sp,8
80207a20:	f800283a 	ret

80207a24 <vRmapCh4IrqFlagClrWriteCmd>:

void vRmapCh4IrqFlagClrWriteCmd(void) {
80207a24:	defffe04 	addi	sp,sp,-8
80207a28:	dfc00115 	stw	ra,4(sp)
80207a2c:	df000015 	stw	fp,0(sp)
80207a30:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207a34:	01800044 	movi	r6,1
80207a38:	014004c4 	movi	r5,19
80207a3c:	01200034 	movhi	r4,32768
80207a40:	21070004 	addi	r4,r4,7168
80207a44:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a48:	0001883a 	nop
80207a4c:	e037883a 	mov	sp,fp
80207a50:	dfc00117 	ldw	ra,4(sp)
80207a54:	df000017 	ldw	fp,0(sp)
80207a58:	dec00204 	addi	sp,sp,8
80207a5c:	f800283a 	ret

80207a60 <vRmapCh5IrqFlagClrWriteCmd>:

void vRmapCh5IrqFlagClrWriteCmd(void) {
80207a60:	defffe04 	addi	sp,sp,-8
80207a64:	dfc00115 	stw	ra,4(sp)
80207a68:	df000015 	stw	fp,0(sp)
80207a6c:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207a70:	01800044 	movi	r6,1
80207a74:	014004c4 	movi	r5,19
80207a78:	01200034 	movhi	r4,32768
80207a7c:	21070004 	addi	r4,r4,7168
80207a80:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207a84:	0001883a 	nop
80207a88:	e037883a 	mov	sp,fp
80207a8c:	dfc00117 	ldw	ra,4(sp)
80207a90:	df000017 	ldw	fp,0(sp)
80207a94:	dec00204 	addi	sp,sp,8
80207a98:	f800283a 	ret

80207a9c <vRmapCh6IrqFlagClrWriteCmd>:

void vRmapCh6IrqFlagClrWriteCmd(void) {
80207a9c:	defffe04 	addi	sp,sp,-8
80207aa0:	dfc00115 	stw	ra,4(sp)
80207aa4:	df000015 	stw	fp,0(sp)
80207aa8:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207aac:	01800044 	movi	r6,1
80207ab0:	014004c4 	movi	r5,19
80207ab4:	01200034 	movhi	r4,32768
80207ab8:	21070004 	addi	r4,r4,7168
80207abc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207ac0:	0001883a 	nop
80207ac4:	e037883a 	mov	sp,fp
80207ac8:	dfc00117 	ldw	ra,4(sp)
80207acc:	df000017 	ldw	fp,0(sp)
80207ad0:	dec00204 	addi	sp,sp,8
80207ad4:	f800283a 	ret

80207ad8 <vRmapCh7IrqFlagClrWriteCmd>:

void vRmapCh7IrqFlagClrWriteCmd(void) {
80207ad8:	defffe04 	addi	sp,sp,-8
80207adc:	dfc00115 	stw	ra,4(sp)
80207ae0:	df000015 	stw	fp,0(sp)
80207ae4:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207ae8:	01800044 	movi	r6,1
80207aec:	014004c4 	movi	r5,19
80207af0:	01200034 	movhi	r4,32768
80207af4:	21070004 	addi	r4,r4,7168
80207af8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207afc:	0001883a 	nop
80207b00:	e037883a 	mov	sp,fp
80207b04:	dfc00117 	ldw	ra,4(sp)
80207b08:	df000017 	ldw	fp,0(sp)
80207b0c:	dec00204 	addi	sp,sp,8
80207b10:	f800283a 	ret

80207b14 <vRmapCh8IrqFlagClrWriteCmd>:

void vRmapCh8IrqFlagClrWriteCmd(void) {
80207b14:	defffe04 	addi	sp,sp,-8
80207b18:	dfc00115 	stw	ra,4(sp)
80207b1c:	df000015 	stw	fp,0(sp)
80207b20:	d839883a 	mov	fp,sp
	vRmapWriteReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207b24:	01800044 	movi	r6,1
80207b28:	014004c4 	movi	r5,19
80207b2c:	01200034 	movhi	r4,32768
80207b30:	21070004 	addi	r4,r4,7168
80207b34:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
	COMM_IRQ_FLAGS_CLR_REG_OFST, (alt_u32) COMM_IRQ_RMAP_WRCMD_FLG_CLR_MSK);
}
80207b38:	0001883a 	nop
80207b3c:	e037883a 	mov	sp,fp
80207b40:	dfc00117 	ldw	ra,4(sp)
80207b44:	df000017 	ldw	fp,0(sp)
80207b48:	dec00204 	addi	sp,sp,8
80207b4c:	f800283a 	ret

80207b50 <bRmapCh1IrqFlagWriteCmd>:

bool bRmapCh1IrqFlagWriteCmd(void) {
80207b50:	defffd04 	addi	sp,sp,-12
80207b54:	dfc00215 	stw	ra,8(sp)
80207b58:	df000115 	stw	fp,4(sp)
80207b5c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207b60:	01400484 	movi	r5,18
80207b64:	01200034 	movhi	r4,32768
80207b68:	21070004 	addi	r4,r4,7168
80207b6c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207b70:	1080004c 	andi	r2,r2,1
}

bool bRmapCh1IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_1_BASE_ADDR,
80207b74:	10000326 	beq	r2,zero,80207b84 <bRmapCh1IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207b78:	00800044 	movi	r2,1
80207b7c:	e0bfff15 	stw	r2,-4(fp)
80207b80:	00000106 	br	80207b88 <bRmapCh1IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207b84:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207b88:	e0bfff17 	ldw	r2,-4(fp)
}
80207b8c:	e037883a 	mov	sp,fp
80207b90:	dfc00117 	ldw	ra,4(sp)
80207b94:	df000017 	ldw	fp,0(sp)
80207b98:	dec00204 	addi	sp,sp,8
80207b9c:	f800283a 	ret

80207ba0 <bRmapCh2IrqFlagWriteCmd>:

bool bRmapCh2IrqFlagWriteCmd(void) {
80207ba0:	defffd04 	addi	sp,sp,-12
80207ba4:	dfc00215 	stw	ra,8(sp)
80207ba8:	df000115 	stw	fp,4(sp)
80207bac:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80207bb0:	01400484 	movi	r5,18
80207bb4:	01200034 	movhi	r4,32768
80207bb8:	21070004 	addi	r4,r4,7168
80207bbc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207bc0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh2IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_2_BASE_ADDR,
80207bc4:	10000326 	beq	r2,zero,80207bd4 <bRmapCh2IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207bc8:	00800044 	movi	r2,1
80207bcc:	e0bfff15 	stw	r2,-4(fp)
80207bd0:	00000106 	br	80207bd8 <bRmapCh2IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207bd4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207bd8:	e0bfff17 	ldw	r2,-4(fp)
}
80207bdc:	e037883a 	mov	sp,fp
80207be0:	dfc00117 	ldw	ra,4(sp)
80207be4:	df000017 	ldw	fp,0(sp)
80207be8:	dec00204 	addi	sp,sp,8
80207bec:	f800283a 	ret

80207bf0 <bRmapCh3IrqFlagWriteCmd>:

bool bRmapCh3IrqFlagWriteCmd(void) {
80207bf0:	defffd04 	addi	sp,sp,-12
80207bf4:	dfc00215 	stw	ra,8(sp)
80207bf8:	df000115 	stw	fp,4(sp)
80207bfc:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80207c00:	01400484 	movi	r5,18
80207c04:	01200034 	movhi	r4,32768
80207c08:	21070004 	addi	r4,r4,7168
80207c0c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207c10:	1080004c 	andi	r2,r2,1
}

bool bRmapCh3IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_3_BASE_ADDR,
80207c14:	10000326 	beq	r2,zero,80207c24 <bRmapCh3IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207c18:	00800044 	movi	r2,1
80207c1c:	e0bfff15 	stw	r2,-4(fp)
80207c20:	00000106 	br	80207c28 <bRmapCh3IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207c24:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207c28:	e0bfff17 	ldw	r2,-4(fp)
}
80207c2c:	e037883a 	mov	sp,fp
80207c30:	dfc00117 	ldw	ra,4(sp)
80207c34:	df000017 	ldw	fp,0(sp)
80207c38:	dec00204 	addi	sp,sp,8
80207c3c:	f800283a 	ret

80207c40 <bRmapCh4IrqFlagWriteCmd>:

bool bRmapCh4IrqFlagWriteCmd(void) {
80207c40:	defffd04 	addi	sp,sp,-12
80207c44:	dfc00215 	stw	ra,8(sp)
80207c48:	df000115 	stw	fp,4(sp)
80207c4c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207c50:	01400484 	movi	r5,18
80207c54:	01200034 	movhi	r4,32768
80207c58:	21070004 	addi	r4,r4,7168
80207c5c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207c60:	1080004c 	andi	r2,r2,1
}

bool bRmapCh4IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_4_BASE_ADDR,
80207c64:	10000326 	beq	r2,zero,80207c74 <bRmapCh4IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207c68:	00800044 	movi	r2,1
80207c6c:	e0bfff15 	stw	r2,-4(fp)
80207c70:	00000106 	br	80207c78 <bRmapCh4IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207c74:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207c78:	e0bfff17 	ldw	r2,-4(fp)
}
80207c7c:	e037883a 	mov	sp,fp
80207c80:	dfc00117 	ldw	ra,4(sp)
80207c84:	df000017 	ldw	fp,0(sp)
80207c88:	dec00204 	addi	sp,sp,8
80207c8c:	f800283a 	ret

80207c90 <bRmapCh5IrqFlagWriteCmd>:

bool bRmapCh5IrqFlagWriteCmd(void) {
80207c90:	defffd04 	addi	sp,sp,-12
80207c94:	dfc00215 	stw	ra,8(sp)
80207c98:	df000115 	stw	fp,4(sp)
80207c9c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207ca0:	01400484 	movi	r5,18
80207ca4:	01200034 	movhi	r4,32768
80207ca8:	21070004 	addi	r4,r4,7168
80207cac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207cb0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh5IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_5_BASE_ADDR,
80207cb4:	10000326 	beq	r2,zero,80207cc4 <bRmapCh5IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207cb8:	00800044 	movi	r2,1
80207cbc:	e0bfff15 	stw	r2,-4(fp)
80207cc0:	00000106 	br	80207cc8 <bRmapCh5IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207cc4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207cc8:	e0bfff17 	ldw	r2,-4(fp)
}
80207ccc:	e037883a 	mov	sp,fp
80207cd0:	dfc00117 	ldw	ra,4(sp)
80207cd4:	df000017 	ldw	fp,0(sp)
80207cd8:	dec00204 	addi	sp,sp,8
80207cdc:	f800283a 	ret

80207ce0 <bRmapCh6IrqFlagWriteCmd>:

bool bRmapCh6IrqFlagWriteCmd(void) {
80207ce0:	defffd04 	addi	sp,sp,-12
80207ce4:	dfc00215 	stw	ra,8(sp)
80207ce8:	df000115 	stw	fp,4(sp)
80207cec:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207cf0:	01400484 	movi	r5,18
80207cf4:	01200034 	movhi	r4,32768
80207cf8:	21070004 	addi	r4,r4,7168
80207cfc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207d00:	1080004c 	andi	r2,r2,1
}

bool bRmapCh6IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_6_BASE_ADDR,
80207d04:	10000326 	beq	r2,zero,80207d14 <bRmapCh6IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207d08:	00800044 	movi	r2,1
80207d0c:	e0bfff15 	stw	r2,-4(fp)
80207d10:	00000106 	br	80207d18 <bRmapCh6IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207d14:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207d18:	e0bfff17 	ldw	r2,-4(fp)
}
80207d1c:	e037883a 	mov	sp,fp
80207d20:	dfc00117 	ldw	ra,4(sp)
80207d24:	df000017 	ldw	fp,0(sp)
80207d28:	dec00204 	addi	sp,sp,8
80207d2c:	f800283a 	ret

80207d30 <bRmapCh7IrqFlagWriteCmd>:

bool bRmapCh7IrqFlagWriteCmd(void) {
80207d30:	defffd04 	addi	sp,sp,-12
80207d34:	dfc00215 	stw	ra,8(sp)
80207d38:	df000115 	stw	fp,4(sp)
80207d3c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207d40:	01400484 	movi	r5,18
80207d44:	01200034 	movhi	r4,32768
80207d48:	21070004 	addi	r4,r4,7168
80207d4c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207d50:	1080004c 	andi	r2,r2,1
}

bool bRmapCh7IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_7_BASE_ADDR,
80207d54:	10000326 	beq	r2,zero,80207d64 <bRmapCh7IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207d58:	00800044 	movi	r2,1
80207d5c:	e0bfff15 	stw	r2,-4(fp)
80207d60:	00000106 	br	80207d68 <bRmapCh7IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207d64:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207d68:	e0bfff17 	ldw	r2,-4(fp)
}
80207d6c:	e037883a 	mov	sp,fp
80207d70:	dfc00117 	ldw	ra,4(sp)
80207d74:	df000017 	ldw	fp,0(sp)
80207d78:	dec00204 	addi	sp,sp,8
80207d7c:	f800283a 	ret

80207d80 <bRmapCh8IrqFlagWriteCmd>:

bool bRmapCh8IrqFlagWriteCmd(void) {
80207d80:	defffd04 	addi	sp,sp,-12
80207d84:	dfc00215 	stw	ra,8(sp)
80207d88:	df000115 	stw	fp,4(sp)
80207d8c:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207d90:	01400484 	movi	r5,18
80207d94:	01200034 	movhi	r4,32768
80207d98:	21070004 	addi	r4,r4,7168
80207d9c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80207da0:	1080004c 	andi	r2,r2,1
}

bool bRmapCh8IrqFlagWriteCmd(void) {
	bool bFlag;

	if (uliRmapReadReg((alt_u32*) COMM_CHANNEL_8_BASE_ADDR,
80207da4:	10000326 	beq	r2,zero,80207db4 <bRmapCh8IrqFlagWriteCmd+0x34>
	COMM_IRQ_FLAGS_REG_OFST) & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
		bFlag = TRUE;
80207da8:	00800044 	movi	r2,1
80207dac:	e0bfff15 	stw	r2,-4(fp)
80207db0:	00000106 	br	80207db8 <bRmapCh8IrqFlagWriteCmd+0x38>
	} else {
		bFlag = FALSE;
80207db4:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
80207db8:	e0bfff17 	ldw	r2,-4(fp)
}
80207dbc:	e037883a 	mov	sp,fp
80207dc0:	dfc00117 	ldw	ra,4(sp)
80207dc4:	df000017 	ldw	fp,0(sp)
80207dc8:	dec00204 	addi	sp,sp,8
80207dcc:	f800283a 	ret

80207dd0 <uliRmapCh1WriteCmdAddress>:

alt_u32 uliRmapCh1WriteCmdAddress(void) {
80207dd0:	defffd04 	addi	sp,sp,-12
80207dd4:	dfc00215 	stw	ra,8(sp)
80207dd8:	df000115 	stw	fp,4(sp)
80207ddc:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207de0:	01400184 	movi	r5,6
80207de4:	01200034 	movhi	r4,32768
80207de8:	21070004 	addi	r4,r4,7168
80207dec:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207df0:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_1_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);


	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207df4:	e0bfff17 	ldw	r2,-4(fp)
80207df8:	1009883a 	mov	r4,r2
80207dfc:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e00:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e04:	e0bfff17 	ldw	r2,-4(fp)
}
80207e08:	e037883a 	mov	sp,fp
80207e0c:	dfc00117 	ldw	ra,4(sp)
80207e10:	df000017 	ldw	fp,0(sp)
80207e14:	dec00204 	addi	sp,sp,8
80207e18:	f800283a 	ret

80207e1c <uliRmapCh2WriteCmdAddress>:

alt_u32 uliRmapCh2WriteCmdAddress(void) {
80207e1c:	defffd04 	addi	sp,sp,-12
80207e20:	dfc00215 	stw	ra,8(sp)
80207e24:	df000115 	stw	fp,4(sp)
80207e28:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207e2c:	01400184 	movi	r5,6
80207e30:	01200034 	movhi	r4,32768
80207e34:	21070004 	addi	r4,r4,7168
80207e38:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207e3c:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_2_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207e40:	e0bfff17 	ldw	r2,-4(fp)
80207e44:	1009883a 	mov	r4,r2
80207e48:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e4c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e50:	e0bfff17 	ldw	r2,-4(fp)
}
80207e54:	e037883a 	mov	sp,fp
80207e58:	dfc00117 	ldw	ra,4(sp)
80207e5c:	df000017 	ldw	fp,0(sp)
80207e60:	dec00204 	addi	sp,sp,8
80207e64:	f800283a 	ret

80207e68 <uliRmapCh3WriteCmdAddress>:

alt_u32 uliRmapCh3WriteCmdAddress(void) {
80207e68:	defffd04 	addi	sp,sp,-12
80207e6c:	dfc00215 	stw	ra,8(sp)
80207e70:	df000115 	stw	fp,4(sp)
80207e74:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207e78:	01400184 	movi	r5,6
80207e7c:	01200034 	movhi	r4,32768
80207e80:	21070004 	addi	r4,r4,7168
80207e84:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207e88:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_3_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207e8c:	e0bfff17 	ldw	r2,-4(fp)
80207e90:	1009883a 	mov	r4,r2
80207e94:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207e98:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207e9c:	e0bfff17 	ldw	r2,-4(fp)
}
80207ea0:	e037883a 	mov	sp,fp
80207ea4:	dfc00117 	ldw	ra,4(sp)
80207ea8:	df000017 	ldw	fp,0(sp)
80207eac:	dec00204 	addi	sp,sp,8
80207eb0:	f800283a 	ret

80207eb4 <uliRmapCh4WriteCmdAddress>:

alt_u32 uliRmapCh4WriteCmdAddress(void) {
80207eb4:	defffd04 	addi	sp,sp,-12
80207eb8:	dfc00215 	stw	ra,8(sp)
80207ebc:	df000115 	stw	fp,4(sp)
80207ec0:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207ec4:	01400184 	movi	r5,6
80207ec8:	01200034 	movhi	r4,32768
80207ecc:	21070004 	addi	r4,r4,7168
80207ed0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207ed4:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_4_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207ed8:	e0bfff17 	ldw	r2,-4(fp)
80207edc:	1009883a 	mov	r4,r2
80207ee0:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207ee4:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207ee8:	e0bfff17 	ldw	r2,-4(fp)
}
80207eec:	e037883a 	mov	sp,fp
80207ef0:	dfc00117 	ldw	ra,4(sp)
80207ef4:	df000017 	ldw	fp,0(sp)
80207ef8:	dec00204 	addi	sp,sp,8
80207efc:	f800283a 	ret

80207f00 <uliRmapCh5WriteCmdAddress>:

alt_u32 uliRmapCh5WriteCmdAddress(void) {
80207f00:	defffd04 	addi	sp,sp,-12
80207f04:	dfc00215 	stw	ra,8(sp)
80207f08:	df000115 	stw	fp,4(sp)
80207f0c:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207f10:	01400184 	movi	r5,6
80207f14:	01200034 	movhi	r4,32768
80207f18:	21070004 	addi	r4,r4,7168
80207f1c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207f20:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_5_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207f24:	e0bfff17 	ldw	r2,-4(fp)
80207f28:	1009883a 	mov	r4,r2
80207f2c:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207f30:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207f34:	e0bfff17 	ldw	r2,-4(fp)
}
80207f38:	e037883a 	mov	sp,fp
80207f3c:	dfc00117 	ldw	ra,4(sp)
80207f40:	df000017 	ldw	fp,0(sp)
80207f44:	dec00204 	addi	sp,sp,8
80207f48:	f800283a 	ret

80207f4c <uliRmapCh6WriteCmdAddress>:

alt_u32 uliRmapCh6WriteCmdAddress(void) {
80207f4c:	defffd04 	addi	sp,sp,-12
80207f50:	dfc00215 	stw	ra,8(sp)
80207f54:	df000115 	stw	fp,4(sp)
80207f58:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207f5c:	01400184 	movi	r5,6
80207f60:	01200034 	movhi	r4,32768
80207f64:	21070004 	addi	r4,r4,7168
80207f68:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207f6c:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_6_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207f70:	e0bfff17 	ldw	r2,-4(fp)
80207f74:	1009883a 	mov	r4,r2
80207f78:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207f7c:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207f80:	e0bfff17 	ldw	r2,-4(fp)
}
80207f84:	e037883a 	mov	sp,fp
80207f88:	dfc00117 	ldw	ra,4(sp)
80207f8c:	df000017 	ldw	fp,0(sp)
80207f90:	dec00204 	addi	sp,sp,8
80207f94:	f800283a 	ret

80207f98 <uliRmapCh7WriteCmdAddress>:

alt_u32 uliRmapCh7WriteCmdAddress(void) {
80207f98:	defffd04 	addi	sp,sp,-12
80207f9c:	dfc00215 	stw	ra,8(sp)
80207fa0:	df000115 	stw	fp,4(sp)
80207fa4:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207fa8:	01400184 	movi	r5,6
80207fac:	01200034 	movhi	r4,32768
80207fb0:	21070004 	addi	r4,r4,7168
80207fb4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80207fb8:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_7_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80207fbc:	e0bfff17 	ldw	r2,-4(fp)
80207fc0:	1009883a 	mov	r4,r2
80207fc4:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80207fc8:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80207fcc:	e0bfff17 	ldw	r2,-4(fp)
}
80207fd0:	e037883a 	mov	sp,fp
80207fd4:	dfc00117 	ldw	ra,4(sp)
80207fd8:	df000017 	ldw	fp,0(sp)
80207fdc:	dec00204 	addi	sp,sp,8
80207fe0:	f800283a 	ret

80207fe4 <uliRmapCh8WriteCmdAddress>:

alt_u32 uliRmapCh8WriteCmdAddress(void) {
80207fe4:	defffd04 	addi	sp,sp,-12
80207fe8:	dfc00215 	stw	ra,8(sp)
80207fec:	df000115 	stw	fp,4(sp)
80207ff0:	df000104 	addi	fp,sp,4
	volatile alt_u32 uliWriteAddr;

	uliWriteAddr = uliRmapReadReg((alt_u32*)
80207ff4:	01400184 	movi	r5,6
80207ff8:	01200034 	movhi	r4,32768
80207ffc:	21070004 	addi	r4,r4,7168
80208000:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208004:	e0bfff15 	stw	r2,-4(fp)
	COMM_CHANNEL_8_BASE_ADDR, COMM_RMAP_LST_WR_ADDR_REG_OFST);

	uliWriteAddr = uliConvRmapCfgAddr(uliWriteAddr);
80208008:	e0bfff17 	ldw	r2,-4(fp)
8020800c:	1009883a 	mov	r4,r2
80208010:	020a9400 	call	8020a940 <uliConvRmapCfgAddr>
80208014:	e0bfff15 	stw	r2,-4(fp)

	return uliWriteAddr;
80208018:	e0bfff17 	ldw	r2,-4(fp)
}
8020801c:	e037883a 	mov	sp,fp
80208020:	dfc00117 	ldw	ra,4(sp)
80208024:	df000017 	ldw	fp,0(sp)
80208028:	dec00204 	addi	sp,sp,8
8020802c:	f800283a 	ret

80208030 <vRmapInitIrq>:

bool vRmapInitIrq(alt_u8 ucCommCh) {
80208030:	defffb04 	addi	sp,sp,-20
80208034:	dfc00415 	stw	ra,16(sp)
80208038:	df000315 	stw	fp,12(sp)
8020803c:	df000304 	addi	fp,sp,12
80208040:	2005883a 	mov	r2,r4
80208044:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
80208048:	e03ffd15 	stw	zero,-12(fp)
	void* pvHoldContext;
	switch (ucCommCh) {
8020804c:	e0bfff03 	ldbu	r2,-4(fp)
80208050:	10c00228 	cmpgeui	r3,r2,8
80208054:	18005e1e 	bne	r3,zero,802081d0 <vRmapInitIrq+0x1a0>
80208058:	100690ba 	slli	r3,r2,2
8020805c:	00a00874 	movhi	r2,32801
80208060:	10a01c04 	addi	r2,r2,-32656
80208064:	1885883a 	add	r2,r3,r2
80208068:	10800017 	ldw	r2,0(r2)
8020806c:	1000683a 	jmp	r2
80208070:	80208090 	cmplti	zero,r16,-32254
80208074:	802080b8 	rdprs	zero,r16,-32254
80208078:	802080e0 	cmpeqi	zero,r16,-32253
8020807c:	80208108 	cmpgei	zero,r16,-32252
80208080:	80208130 	cmpltui	zero,r16,33284
80208084:	80208158 	cmpnei	zero,r16,-32251
80208088:	80208180 	call	88020818 <__reset+0x2000818>
8020808c:	802081a8 	cmpgeui	zero,r16,33286
	case eCommSpwCh1:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh1HoldContext;
80208090:	d0a02504 	addi	r2,gp,-32620
80208094:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_1_RMAP_IRQ, pvHoldContext, vRmapCh1HandleIrq);
80208098:	01a00834 	movhi	r6,32800
8020809c:	319dfc04 	addi	r6,r6,30704
802080a0:	e17ffe17 	ldw	r5,-8(fp)
802080a4:	01000344 	movi	r4,13
802080a8:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
802080ac:	00800044 	movi	r2,1
802080b0:	e0bffd15 	stw	r2,-12(fp)
		break;
802080b4:	00004806 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh2:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh2HoldContext;
802080b8:	d0a02604 	addi	r2,gp,-32616
802080bc:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_2_RMAP_IRQ, pvHoldContext, vRmapCh2HandleIrq);
802080c0:	01a00834 	movhi	r6,32800
802080c4:	319e0804 	addi	r6,r6,30752
802080c8:	e17ffe17 	ldw	r5,-8(fp)
802080cc:	01000304 	movi	r4,12
802080d0:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
802080d4:	00800044 	movi	r2,1
802080d8:	e0bffd15 	stw	r2,-12(fp)
		break;
802080dc:	00003e06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh3:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh3HoldContext;
802080e0:	d0a02704 	addi	r2,gp,-32612
802080e4:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_3_RMAP_IRQ, pvHoldContext, vRmapCh3HandleIrq);
802080e8:	01a00834 	movhi	r6,32800
802080ec:	319e1404 	addi	r6,r6,30800
802080f0:	e17ffe17 	ldw	r5,-8(fp)
802080f4:	01000384 	movi	r4,14
802080f8:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
802080fc:	00800044 	movi	r2,1
80208100:	e0bffd15 	stw	r2,-12(fp)
		break;
80208104:	00003406 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh4:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh4HoldContext;
80208108:	d0a02804 	addi	r2,gp,-32608
8020810c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_4_RMAP_IRQ, pvHoldContext, vRmapCh4HandleIrq);
80208110:	01a00834 	movhi	r6,32800
80208114:	319e2004 	addi	r6,r6,30848
80208118:	e17ffe17 	ldw	r5,-8(fp)
8020811c:	010003c4 	movi	r4,15
80208120:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
80208124:	00800044 	movi	r2,1
80208128:	e0bffd15 	stw	r2,-12(fp)
		break;
8020812c:	00002a06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh5:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh5HoldContext;
80208130:	d0a02904 	addi	r2,gp,-32604
80208134:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_5_RMAP_IRQ, pvHoldContext, vRmapCh5HandleIrq);
80208138:	01a00834 	movhi	r6,32800
8020813c:	319e2c04 	addi	r6,r6,30896
80208140:	e17ffe17 	ldw	r5,-8(fp)
80208144:	01000404 	movi	r4,16
80208148:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
8020814c:	00800044 	movi	r2,1
80208150:	e0bffd15 	stw	r2,-12(fp)
		break;
80208154:	00002006 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh6:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh6HoldContext;
80208158:	d0a02a04 	addi	r2,gp,-32600
8020815c:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_6_RMAP_IRQ, pvHoldContext, vRmapCh6HandleIrq);
80208160:	01a00834 	movhi	r6,32800
80208164:	319e3804 	addi	r6,r6,30944
80208168:	e17ffe17 	ldw	r5,-8(fp)
8020816c:	01000484 	movi	r4,18
80208170:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
80208174:	00800044 	movi	r2,1
80208178:	e0bffd15 	stw	r2,-12(fp)
		break;
8020817c:	00001606 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh7:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh7HoldContext;
80208180:	d0a02b04 	addi	r2,gp,-32596
80208184:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_7_RMAP_IRQ, pvHoldContext, vRmapCh7HandleIrq);
80208188:	01a00834 	movhi	r6,32800
8020818c:	319e4404 	addi	r6,r6,30992
80208190:	e17ffe17 	ldw	r5,-8(fp)
80208194:	013fffc4 	movi	r4,-1
80208198:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
8020819c:	00800044 	movi	r2,1
802081a0:	e0bffd15 	stw	r2,-12(fp)
		break;
802081a4:	00000c06 	br	802081d8 <vRmapInitIrq+0x1a8>
	case eCommSpwCh8:
		// Recast the hold_context pointer to match the alt_irq_register() function
		// prototype.
		pvHoldContext = (void*) &viCh8HoldContext;
802081a8:	d0a02c04 	addi	r2,gp,-32592
802081ac:	e0bffe15 	stw	r2,-8(fp)
		// Register the interrupt handler
		alt_irq_register(COMM_CH_8_RMAP_IRQ, pvHoldContext, vRmapCh8HandleIrq);
802081b0:	01a00834 	movhi	r6,32800
802081b4:	319e5004 	addi	r6,r6,31040
802081b8:	e17ffe17 	ldw	r5,-8(fp)
802081bc:	013fffc4 	movi	r4,-1
802081c0:	021eaac0 	call	8021eaac <alt_irq_register>
		bStatus = TRUE;
802081c4:	00800044 	movi	r2,1
802081c8:	e0bffd15 	stw	r2,-12(fp)
		break;
802081cc:	00000206 	br	802081d8 <vRmapInitIrq+0x1a8>
	default:
		bStatus = FALSE;
802081d0:	e03ffd15 	stw	zero,-12(fp)
		break;
802081d4:	0001883a 	nop
	}

	return bStatus;
802081d8:	e0bffd17 	ldw	r2,-12(fp)
}
802081dc:	e037883a 	mov	sp,fp
802081e0:	dfc00117 	ldw	ra,4(sp)
802081e4:	df000017 	ldw	fp,0(sp)
802081e8:	dec00204 	addi	sp,sp,8
802081ec:	f800283a 	ret

802081f0 <bRmapSetIrqControl>:

bool bRmapSetIrqControl(TRmapChannel *pxRmapCh) {
802081f0:	defffb04 	addi	sp,sp,-20
802081f4:	dfc00415 	stw	ra,16(sp)
802081f8:	df000315 	stw	fp,12(sp)
802081fc:	df000304 	addi	fp,sp,12
80208200:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208204:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208208:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
8020820c:	e0bfff17 	ldw	r2,-4(fp)
80208210:	10001a26 	beq	r2,zero,8020827c <bRmapSetIrqControl+0x8c>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208214:	e0bfff17 	ldw	r2,-4(fp)
80208218:	10800017 	ldw	r2,0(r2)
8020821c:	01400444 	movi	r5,17
80208220:	1009883a 	mov	r4,r2
80208224:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208228:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (pxRmapCh->xRmapIrqControl.bWriteCmdEn) {
8020822c:	e0bfff17 	ldw	r2,-4(fp)
80208230:	10801017 	ldw	r2,64(r2)
80208234:	10000426 	beq	r2,zero,80208248 <bRmapSetIrqControl+0x58>
			uliReg |= COMM_IRQ_RMAP_WRCMD_EN_MSK;
80208238:	e0bffe17 	ldw	r2,-8(fp)
8020823c:	10800054 	ori	r2,r2,1
80208240:	e0bffe15 	stw	r2,-8(fp)
80208244:	00000406 	br	80208258 <bRmapSetIrqControl+0x68>
		} else {
			uliReg &= (~COMM_IRQ_RMAP_WRCMD_EN_MSK);
80208248:	e0fffe17 	ldw	r3,-8(fp)
8020824c:	00bfff84 	movi	r2,-2
80208250:	1884703a 	and	r2,r3,r2
80208254:	e0bffe15 	stw	r2,-8(fp)
		}

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_IRQ_CONTROL_REG_OFST,
80208258:	e0bfff17 	ldw	r2,-4(fp)
8020825c:	10800017 	ldw	r2,0(r2)
80208260:	e0fffe17 	ldw	r3,-8(fp)
80208264:	180d883a 	mov	r6,r3
80208268:	01400444 	movi	r5,17
8020826c:	1009883a 	mov	r4,r2
80208270:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);
		bStatus = TRUE;
80208274:	00800044 	movi	r2,1
80208278:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020827c:	e0bffd17 	ldw	r2,-12(fp)
}
80208280:	e037883a 	mov	sp,fp
80208284:	dfc00117 	ldw	ra,4(sp)
80208288:	df000017 	ldw	fp,0(sp)
8020828c:	dec00204 	addi	sp,sp,8
80208290:	f800283a 	ret

80208294 <bRmapGetIrqControl>:

bool bRmapGetIrqControl(TRmapChannel *pxRmapCh) {
80208294:	defffb04 	addi	sp,sp,-20
80208298:	dfc00415 	stw	ra,16(sp)
8020829c:	df000315 	stw	fp,12(sp)
802082a0:	df000304 	addi	fp,sp,12
802082a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802082a8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802082ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802082b0:	e0bfff17 	ldw	r2,-4(fp)
802082b4:	10001126 	beq	r2,zero,802082fc <bRmapGetIrqControl+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802082b8:	e0bfff17 	ldw	r2,-4(fp)
802082bc:	10800017 	ldw	r2,0(r2)
802082c0:	01400444 	movi	r5,17
802082c4:	1009883a 	mov	r4,r2
802082c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802082cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_CONTROL_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_EN_MSK) {
802082d0:	e0bffe17 	ldw	r2,-8(fp)
802082d4:	1080004c 	andi	r2,r2,1
802082d8:	10000426 	beq	r2,zero,802082ec <bRmapGetIrqControl+0x58>
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = TRUE;
802082dc:	e0bfff17 	ldw	r2,-4(fp)
802082e0:	00c00044 	movi	r3,1
802082e4:	10c01015 	stw	r3,64(r2)
802082e8:	00000206 	br	802082f4 <bRmapGetIrqControl+0x60>
		} else {
			pxRmapCh->xRmapIrqControl.bWriteCmdEn = FALSE;
802082ec:	e0bfff17 	ldw	r2,-4(fp)
802082f0:	10001015 	stw	zero,64(r2)
		}

		bStatus = TRUE;
802082f4:	00800044 	movi	r2,1
802082f8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802082fc:	e0bffd17 	ldw	r2,-12(fp)
}
80208300:	e037883a 	mov	sp,fp
80208304:	dfc00117 	ldw	ra,4(sp)
80208308:	df000017 	ldw	fp,0(sp)
8020830c:	dec00204 	addi	sp,sp,8
80208310:	f800283a 	ret

80208314 <bRmapGetIrqFlags>:

bool bRmapGetIrqFlags(TRmapChannel *pxRmapCh) {
80208314:	defffb04 	addi	sp,sp,-20
80208318:	dfc00415 	stw	ra,16(sp)
8020831c:	df000315 	stw	fp,12(sp)
80208320:	df000304 	addi	fp,sp,12
80208324:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208328:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020832c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208330:	e0bfff17 	ldw	r2,-4(fp)
80208334:	10001126 	beq	r2,zero,8020837c <bRmapGetIrqFlags+0x68>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208338:	e0bfff17 	ldw	r2,-4(fp)
8020833c:	10800017 	ldw	r2,0(r2)
80208340:	01400484 	movi	r5,18
80208344:	1009883a 	mov	r4,r2
80208348:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020834c:	e0bffe15 	stw	r2,-8(fp)
		COMM_IRQ_FLAGS_REG_OFST);

		if (uliReg & COMM_IRQ_RMAP_WRCMD_FLG_MSK) {
80208350:	e0bffe17 	ldw	r2,-8(fp)
80208354:	1080004c 	andi	r2,r2,1
80208358:	10000426 	beq	r2,zero,8020836c <bRmapGetIrqFlags+0x58>
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = TRUE;
8020835c:	e0bfff17 	ldw	r2,-4(fp)
80208360:	00c00044 	movi	r3,1
80208364:	10c01115 	stw	r3,68(r2)
80208368:	00000206 	br	80208374 <bRmapGetIrqFlags+0x60>
		} else {
			pxRmapCh->xRmapIrqFlag.bWriteCmdFlag = FALSE;
8020836c:	e0bfff17 	ldw	r2,-4(fp)
80208370:	10001115 	stw	zero,68(r2)
		}

		bStatus = TRUE;
80208374:	00800044 	movi	r2,1
80208378:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020837c:	e0bffd17 	ldw	r2,-12(fp)
}
80208380:	e037883a 	mov	sp,fp
80208384:	dfc00117 	ldw	ra,4(sp)
80208388:	df000017 	ldw	fp,0(sp)
8020838c:	dec00204 	addi	sp,sp,8
80208390:	f800283a 	ret

80208394 <bRmapSetCodecConfig>:

bool bRmapSetCodecConfig(TRmapChannel *pxRmapCh) {
80208394:	defffb04 	addi	sp,sp,-20
80208398:	dfc00415 	stw	ra,16(sp)
8020839c:	df000315 	stw	fp,12(sp)
802083a0:	df000304 	addi	fp,sp,12
802083a4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802083a8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802083ac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802083b0:	e0bfff17 	ldw	r2,-4(fp)
802083b4:	10002626 	beq	r2,zero,80208450 <bRmapSetCodecConfig+0xbc>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802083b8:	e0bfff17 	ldw	r2,-4(fp)
802083bc:	10800017 	ldw	r2,0(r2)
802083c0:	01400104 	movi	r5,4
802083c4:	1009883a 	mov	r4,r2
802083c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802083cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
802083d0:	e0fffe17 	ldw	r3,-8(fp)
802083d4:	00bfc004 	movi	r2,-256
802083d8:	1884703a 	and	r2,r3,r2
802083dc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
802083e0:	e0bfff17 	ldw	r2,-4(fp)
802083e4:	10800143 	ldbu	r2,5(r2)
802083e8:	10c03fcc 	andi	r3,r2,255

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
802083ec:	e0bffe17 	ldw	r2,-8(fp)
802083f0:	1884b03a 	or	r2,r3,r2
802083f4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
802083f8:	e0fffe17 	ldw	r3,-8(fp)
802083fc:	00bffff4 	movhi	r2,65535
80208400:	10803fc4 	addi	r2,r2,255
80208404:	1884703a 	and	r2,r3,r2
80208408:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));
8020840c:	e0bfff17 	ldw	r2,-4(fp)
80208410:	10800103 	ldbu	r2,4(r2)
80208414:	10803fcc 	andi	r2,r2,255
80208418:	1004923a 	slli	r2,r2,8
8020841c:	10ffffcc 	andi	r3,r2,65535

		uliReg &= (~COMM_RMAP_TARGET_LOG_ADDR_MSK);
		uliReg |= (COMM_RMAP_TARGET_LOG_ADDR_MSK
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucLogicalAddress << 0));
		uliReg &= (~COMM_RMAP_TARGET_KEY_MSK);
		uliReg |= (COMM_RMAP_TARGET_KEY_MSK
80208420:	e0bffe17 	ldw	r2,-8(fp)
80208424:	1884b03a 	or	r2,r3,r2
80208428:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapCodecConfig.ucKey << 8));

		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CODEC_CFG_REG_OFST,
8020842c:	e0bfff17 	ldw	r2,-4(fp)
80208430:	10800017 	ldw	r2,0(r2)
80208434:	e0fffe17 	ldw	r3,-8(fp)
80208438:	180d883a 	mov	r6,r3
8020843c:	01400104 	movi	r5,4
80208440:	1009883a 	mov	r4,r2
80208444:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80208448:	00800044 	movi	r2,1
8020844c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208450:	e0bffd17 	ldw	r2,-12(fp)
}
80208454:	e037883a 	mov	sp,fp
80208458:	dfc00117 	ldw	ra,4(sp)
8020845c:	df000017 	ldw	fp,0(sp)
80208460:	dec00204 	addi	sp,sp,8
80208464:	f800283a 	ret

80208468 <bRmapGetCodecConfig>:

bool bRmapGetCodecConfig(TRmapChannel *pxRmapCh) {
80208468:	defffb04 	addi	sp,sp,-20
8020846c:	dfc00415 	stw	ra,16(sp)
80208470:	df000315 	stw	fp,12(sp)
80208474:	df000304 	addi	fp,sp,12
80208478:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020847c:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208480:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208484:	e0bfff17 	ldw	r2,-4(fp)
80208488:	10001226 	beq	r2,zero,802084d4 <bRmapGetCodecConfig+0x6c>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020848c:	e0bfff17 	ldw	r2,-4(fp)
80208490:	10800017 	ldw	r2,0(r2)
80208494:	01400104 	movi	r5,4
80208498:	1009883a 	mov	r4,r2
8020849c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802084a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
802084a4:	e0bffe17 	ldw	r2,-8(fp)
802084a8:	1007883a 	mov	r3,r2
802084ac:	e0bfff17 	ldw	r2,-4(fp)
802084b0:	10c00145 	stb	r3,5(r2)
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);
802084b4:	e0bffe17 	ldw	r2,-8(fp)
802084b8:	10bfc00c 	andi	r2,r2,65280
802084bc:	1004d23a 	srli	r2,r2,8
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_CODEC_CFG_REG_OFST);

		pxRmapCh->xRmapCodecConfig.ucLogicalAddress = (alt_u8) ((uliReg
				& COMM_RMAP_TARGET_LOG_ADDR_MSK) >> 0);
		pxRmapCh->xRmapCodecConfig.ucKey = (alt_u8) ((uliReg
802084c0:	1007883a 	mov	r3,r2
802084c4:	e0bfff17 	ldw	r2,-4(fp)
802084c8:	10c00105 	stb	r3,4(r2)
				& COMM_RMAP_TARGET_KEY_MSK) >> 8);

		bStatus = TRUE;
802084cc:	00800044 	movi	r2,1
802084d0:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802084d4:	e0bffd17 	ldw	r2,-12(fp)
}
802084d8:	e037883a 	mov	sp,fp
802084dc:	dfc00117 	ldw	ra,4(sp)
802084e0:	df000017 	ldw	fp,0(sp)
802084e4:	dec00204 	addi	sp,sp,8
802084e8:	f800283a 	ret

802084ec <bRmapGetCodecStatus>:

bool bRmapGetCodecStatus(TRmapChannel *pxRmapCh) {
802084ec:	defffb04 	addi	sp,sp,-20
802084f0:	dfc00415 	stw	ra,16(sp)
802084f4:	df000315 	stw	fp,12(sp)
802084f8:	df000304 	addi	fp,sp,12
802084fc:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208500:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208504:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208508:	e0bfff17 	ldw	r2,-4(fp)
8020850c:	10004726 	beq	r2,zero,8020862c <bRmapGetCodecStatus+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208510:	e0bfff17 	ldw	r2,-4(fp)
80208514:	10800017 	ldw	r2,0(r2)
80208518:	01400144 	movi	r5,5
8020851c:	1009883a 	mov	r4,r2
80208520:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208524:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_STAT_CMD_RECEIVED_MSK) {
80208528:	e0bffe17 	ldw	r2,-8(fp)
8020852c:	1080004c 	andi	r2,r2,1
80208530:	10000426 	beq	r2,zero,80208544 <bRmapGetCodecStatus+0x58>
			pxRmapCh->xRmapCodecStatus.bCommandReceived = TRUE;
80208534:	e0bfff17 	ldw	r2,-4(fp)
80208538:	00c00044 	movi	r3,1
8020853c:	10c00215 	stw	r3,8(r2)
80208540:	00000206 	br	8020854c <bRmapGetCodecStatus+0x60>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
80208544:	e0bfff17 	ldw	r2,-4(fp)
80208548:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_REQ_MSK) {
8020854c:	e0bffe17 	ldw	r2,-8(fp)
80208550:	1080008c 	andi	r2,r2,2
80208554:	10000426 	beq	r2,zero,80208568 <bRmapGetCodecStatus+0x7c>
			pxRmapCh->xRmapCodecStatus.bWriteRequested = TRUE;
80208558:	e0bfff17 	ldw	r2,-4(fp)
8020855c:	00c00044 	movi	r3,1
80208560:	10c00315 	stw	r3,12(r2)
80208564:	00000206 	br	80208570 <bRmapGetCodecStatus+0x84>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteRequested = FALSE;
80208568:	e0bfff17 	ldw	r2,-4(fp)
8020856c:	10000315 	stw	zero,12(r2)
		}
		if (uliReg & COMM_RMAP_STAT_WR_AUTH_MSK) {
80208570:	e0bffe17 	ldw	r2,-8(fp)
80208574:	1080010c 	andi	r2,r2,4
80208578:	10000426 	beq	r2,zero,8020858c <bRmapGetCodecStatus+0xa0>
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = TRUE;
8020857c:	e0bfff17 	ldw	r2,-4(fp)
80208580:	00c00044 	movi	r3,1
80208584:	10c00415 	stw	r3,16(r2)
80208588:	00000206 	br	80208594 <bRmapGetCodecStatus+0xa8>
		} else {
			pxRmapCh->xRmapCodecStatus.bWriteAuthorized = FALSE;
8020858c:	e0bfff17 	ldw	r2,-4(fp)
80208590:	10000415 	stw	zero,16(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_REQ_MSK) {
80208594:	e0bffe17 	ldw	r2,-8(fp)
80208598:	1080020c 	andi	r2,r2,8
8020859c:	10000426 	beq	r2,zero,802085b0 <bRmapGetCodecStatus+0xc4>
			pxRmapCh->xRmapCodecStatus.bReadRequested = TRUE;
802085a0:	e0bfff17 	ldw	r2,-4(fp)
802085a4:	00c00044 	movi	r3,1
802085a8:	10c00515 	stw	r3,20(r2)
802085ac:	00000206 	br	802085b8 <bRmapGetCodecStatus+0xcc>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadRequested = FALSE;
802085b0:	e0bfff17 	ldw	r2,-4(fp)
802085b4:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_RMAP_STAT_RD_AUTH_MSK) {
802085b8:	e0bffe17 	ldw	r2,-8(fp)
802085bc:	1080040c 	andi	r2,r2,16
802085c0:	10000426 	beq	r2,zero,802085d4 <bRmapGetCodecStatus+0xe8>
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = TRUE;
802085c4:	e0bfff17 	ldw	r2,-4(fp)
802085c8:	00c00044 	movi	r3,1
802085cc:	10c00615 	stw	r3,24(r2)
802085d0:	00000206 	br	802085dc <bRmapGetCodecStatus+0xf0>
		} else {
			pxRmapCh->xRmapCodecStatus.bReadAuthorized = FALSE;
802085d4:	e0bfff17 	ldw	r2,-4(fp)
802085d8:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_RMAP_STAT_REPLY_SEND_MSK) {
802085dc:	e0bffe17 	ldw	r2,-8(fp)
802085e0:	1080080c 	andi	r2,r2,32
802085e4:	10000426 	beq	r2,zero,802085f8 <bRmapGetCodecStatus+0x10c>
			pxRmapCh->xRmapCodecStatus.bReplySended = TRUE;
802085e8:	e0bfff17 	ldw	r2,-4(fp)
802085ec:	00c00044 	movi	r3,1
802085f0:	10c00715 	stw	r3,28(r2)
802085f4:	00000206 	br	80208600 <bRmapGetCodecStatus+0x114>
		} else {
			pxRmapCh->xRmapCodecStatus.bReplySended = FALSE;
802085f8:	e0bfff17 	ldw	r2,-4(fp)
802085fc:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_RMAP_STAT_DISCARD_PKG_MSK) {
80208600:	e0bffe17 	ldw	r2,-8(fp)
80208604:	1080100c 	andi	r2,r2,64
80208608:	10000426 	beq	r2,zero,8020861c <bRmapGetCodecStatus+0x130>
			pxRmapCh->xRmapCodecStatus.bDiscardedPackage = TRUE;
8020860c:	e0bfff17 	ldw	r2,-4(fp)
80208610:	00c00044 	movi	r3,1
80208614:	10c00815 	stw	r3,32(r2)
80208618:	00000206 	br	80208624 <bRmapGetCodecStatus+0x138>
		} else {
			pxRmapCh->xRmapCodecStatus.bCommandReceived = FALSE;
8020861c:	e0bfff17 	ldw	r2,-4(fp)
80208620:	10000215 	stw	zero,8(r2)
		}

		bStatus = TRUE;
80208624:	00800044 	movi	r2,1
80208628:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020862c:	e0bffd17 	ldw	r2,-12(fp)
}
80208630:	e037883a 	mov	sp,fp
80208634:	dfc00117 	ldw	ra,4(sp)
80208638:	df000017 	ldw	fp,0(sp)
8020863c:	dec00204 	addi	sp,sp,8
80208640:	f800283a 	ret

80208644 <bRmapGetCodecError>:

bool bRmapGetCodecError(TRmapChannel *pxRmapCh) {
80208644:	defffb04 	addi	sp,sp,-20
80208648:	dfc00415 	stw	ra,16(sp)
8020864c:	df000315 	stw	fp,12(sp)
80208650:	df000304 	addi	fp,sp,12
80208654:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208658:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020865c:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208660:	e0bfff17 	ldw	r2,-4(fp)
80208664:	10004726 	beq	r2,zero,80208784 <bRmapGetCodecError+0x140>
		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208668:	e0bfff17 	ldw	r2,-4(fp)
8020866c:	10800017 	ldw	r2,0(r2)
80208670:	01400144 	movi	r5,5
80208674:	1009883a 	mov	r4,r2
80208678:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020867c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CODEC_STAT_REG_OFST);

		if (uliReg & COMM_RMAP_ERR_EARLY_EOP_MSK) {
80208680:	e0bffe17 	ldw	r2,-8(fp)
80208684:	1080006c 	andhi	r2,r2,1
80208688:	10000426 	beq	r2,zero,8020869c <bRmapGetCodecError+0x58>
			pxRmapCh->xRmapCodecError.bEarlyEop = TRUE;
8020868c:	e0bfff17 	ldw	r2,-4(fp)
80208690:	00c00044 	movi	r3,1
80208694:	10c00915 	stw	r3,36(r2)
80208698:	00000206 	br	802086a4 <bRmapGetCodecError+0x60>
		} else {
			pxRmapCh->xRmapCodecError.bEarlyEop = FALSE;
8020869c:	e0bfff17 	ldw	r2,-4(fp)
802086a0:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_RMAP_ERR_EEP_MSK) {
802086a4:	e0bffe17 	ldw	r2,-8(fp)
802086a8:	108000ac 	andhi	r2,r2,2
802086ac:	10000426 	beq	r2,zero,802086c0 <bRmapGetCodecError+0x7c>
			pxRmapCh->xRmapCodecError.bEep = TRUE;
802086b0:	e0bfff17 	ldw	r2,-4(fp)
802086b4:	00c00044 	movi	r3,1
802086b8:	10c00a15 	stw	r3,40(r2)
802086bc:	00000206 	br	802086c8 <bRmapGetCodecError+0x84>
		} else {
			pxRmapCh->xRmapCodecError.bEep = FALSE;
802086c0:	e0bfff17 	ldw	r2,-4(fp)
802086c4:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_RMAP_ERR_HEADER_CRC_MSK) {
802086c8:	e0bffe17 	ldw	r2,-8(fp)
802086cc:	1080012c 	andhi	r2,r2,4
802086d0:	10000426 	beq	r2,zero,802086e4 <bRmapGetCodecError+0xa0>
			pxRmapCh->xRmapCodecError.bHeaderCRC = TRUE;
802086d4:	e0bfff17 	ldw	r2,-4(fp)
802086d8:	00c00044 	movi	r3,1
802086dc:	10c00b15 	stw	r3,44(r2)
802086e0:	00000206 	br	802086ec <bRmapGetCodecError+0xa8>
		} else {
			pxRmapCh->xRmapCodecError.bHeaderCRC = FALSE;
802086e4:	e0bfff17 	ldw	r2,-4(fp)
802086e8:	10000b15 	stw	zero,44(r2)
		}
		if (uliReg & COMM_RMAP_ERR_UNUSED_PKT_MSK) {
802086ec:	e0bffe17 	ldw	r2,-8(fp)
802086f0:	1080022c 	andhi	r2,r2,8
802086f4:	10000426 	beq	r2,zero,80208708 <bRmapGetCodecError+0xc4>
			pxRmapCh->xRmapCodecError.bUnusedPacketType = TRUE;
802086f8:	e0bfff17 	ldw	r2,-4(fp)
802086fc:	00c00044 	movi	r3,1
80208700:	10c00c15 	stw	r3,48(r2)
80208704:	00000206 	br	80208710 <bRmapGetCodecError+0xcc>
		} else {
			pxRmapCh->xRmapCodecError.bUnusedPacketType = FALSE;
80208708:	e0bfff17 	ldw	r2,-4(fp)
8020870c:	10000c15 	stw	zero,48(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_CMD_MSK) {
80208710:	e0bffe17 	ldw	r2,-8(fp)
80208714:	1080042c 	andhi	r2,r2,16
80208718:	10000426 	beq	r2,zero,8020872c <bRmapGetCodecError+0xe8>
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = TRUE;
8020871c:	e0bfff17 	ldw	r2,-4(fp)
80208720:	00c00044 	movi	r3,1
80208724:	10c00d15 	stw	r3,52(r2)
80208728:	00000206 	br	80208734 <bRmapGetCodecError+0xf0>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidCommandCode = FALSE;
8020872c:	e0bfff17 	ldw	r2,-4(fp)
80208730:	10000d15 	stw	zero,52(r2)
		}
		if (uliReg & COMM_RMAP_ERR_TOO_MUCH_DATA_MSK) {
80208734:	e0bffe17 	ldw	r2,-8(fp)
80208738:	1080082c 	andhi	r2,r2,32
8020873c:	10000426 	beq	r2,zero,80208750 <bRmapGetCodecError+0x10c>
			pxRmapCh->xRmapCodecError.bTooMuchData = TRUE;
80208740:	e0bfff17 	ldw	r2,-4(fp)
80208744:	00c00044 	movi	r3,1
80208748:	10c00e15 	stw	r3,56(r2)
8020874c:	00000206 	br	80208758 <bRmapGetCodecError+0x114>
		} else {
			pxRmapCh->xRmapCodecError.bTooMuchData = FALSE;
80208750:	e0bfff17 	ldw	r2,-4(fp)
80208754:	10000e15 	stw	zero,56(r2)
		}
		if (uliReg & COMM_RMAP_ERR_INVALID_DCRC_MSK) {
80208758:	e0bffe17 	ldw	r2,-8(fp)
8020875c:	1080102c 	andhi	r2,r2,64
80208760:	10000426 	beq	r2,zero,80208774 <bRmapGetCodecError+0x130>
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = TRUE;
80208764:	e0bfff17 	ldw	r2,-4(fp)
80208768:	00c00044 	movi	r3,1
8020876c:	10c00f15 	stw	r3,60(r2)
80208770:	00000206 	br	8020877c <bRmapGetCodecError+0x138>
		} else {
			pxRmapCh->xRmapCodecError.bInvalidDataCrc = FALSE;
80208774:	e0bfff17 	ldw	r2,-4(fp)
80208778:	10000f15 	stw	zero,60(r2)
		}

		bStatus = TRUE;
8020877c:	00800044 	movi	r2,1
80208780:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208784:	e0bffd17 	ldw	r2,-12(fp)
}
80208788:	e037883a 	mov	sp,fp
8020878c:	dfc00117 	ldw	ra,4(sp)
80208790:	df000017 	ldw	fp,0(sp)
80208794:	dec00204 	addi	sp,sp,8
80208798:	f800283a 	ret

8020879c <bRmapSetMemConfigArea>:

bool bRmapSetMemConfigArea(TRmapChannel *pxRmapCh) {
8020879c:	defffb04 	addi	sp,sp,-20
802087a0:	dfc00415 	stw	ra,16(sp)
802087a4:	df000315 	stw	fp,12(sp)
802087a8:	df000304 	addi	fp,sp,12
802087ac:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
802087b0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
802087b4:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
802087b8:	e0bfff17 	ldw	r2,-4(fp)
802087bc:	1000bc26 	beq	r2,zero,80208ab0 <bRmapSetMemConfigArea+0x314>

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config;
802087c0:	e0bfff17 	ldw	r2,-4(fp)
802087c4:	10801217 	ldw	r2,72(r2)
802087c8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_REGCLK_DIR_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 3));
//			uliReg &= (~COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_IMGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 4));
//			uliReg &= (~COMM_RMAP_REGCLK_TRCNT_CTRL_MSK);
//			uliReg |= (COMM_RMAP_REGCLK_TRCNT_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config. << 20));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802087cc:	e0bfff17 	ldw	r2,-4(fp)
802087d0:	10800017 	ldw	r2,0(r2)
802087d4:	e0fffe17 	ldw	r3,-8(fp)
802087d8:	180d883a 	mov	r6,r3
802087dc:	01401004 	movi	r5,64
802087e0:	1009883a 	mov	r4,r2
802087e4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config;
802087e8:	e0bfff17 	ldw	r2,-4(fp)
802087ec:	10801317 	ldw	r2,76(r2)
802087f0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK);
//			uliReg |= (COMM_RMAP_SL_RDOUT_PAUSE_CNT_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802087f4:	e0bfff17 	ldw	r2,-4(fp)
802087f8:	10800017 	ldw	r2,0(r2)
802087fc:	e0fffe17 	ldw	r3,-8(fp)
80208800:	180d883a 	mov	r6,r3
80208804:	01401044 	movi	r5,65
80208808:	1009883a 	mov	r4,r2
8020880c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config;
80208810:	e0bfff17 	ldw	r2,-4(fp)
80208814:	10801417 	ldw	r2,80(r2)
80208818:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_DIGITISE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_CCD_DTRAN_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
//			uliReg &= (~COMM_RMAP_PACKET_SIZE_CTRL_MSK);
//			uliReg |= (COMM_RMAP_PACKET_SIZE_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020881c:	e0bfff17 	ldw	r2,-4(fp)
80208820:	10800017 	ldw	r2,0(r2)
80208824:	e0fffe17 	ldw	r3,-8(fp)
80208828:	180d883a 	mov	r6,r3
8020882c:	01401084 	movi	r5,66
80208830:	1009883a 	mov	r4,r2
80208834:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config;
80208838:	e0bfff17 	ldw	r2,-4(fp)
8020883c:	10801517 	ldw	r2,84(r2)
80208840:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208844:	e0bfff17 	ldw	r2,-4(fp)
80208848:	10800017 	ldw	r2,0(r2)
8020884c:	e0fffe17 	ldw	r3,-8(fp)
80208850:	180d883a 	mov	r6,r3
80208854:	014010c4 	movi	r5,67
80208858:	1009883a 	mov	r4,r2
8020885c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208860:	e0bfff17 	ldw	r2,-4(fp)
80208864:	10802217 	ldw	r2,136(r2)
80208868:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020886c:	e0bfff17 	ldw	r2,-4(fp)
80208870:	10800017 	ldw	r2,0(r2)
80208874:	e0fffe17 	ldw	r3,-8(fp)
80208878:	180d883a 	mov	r6,r3
8020887c:	01401104 	movi	r5,68
80208880:	1009883a 	mov	r4,r2
80208884:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config;
80208888:	e0bfff17 	ldw	r2,-4(fp)
8020888c:	10801717 	ldw	r2,92(r2)
80208890:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD1_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD1_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208894:	e0bfff17 	ldw	r2,-4(fp)
80208898:	10800017 	ldw	r2,0(r2)
8020889c:	e0fffe17 	ldw	r3,-8(fp)
802088a0:	180d883a 	mov	r6,r3
802088a4:	01401144 	movi	r5,69
802088a8:	1009883a 	mov	r4,r2
802088ac:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config;
802088b0:	e0bfff17 	ldw	r2,-4(fp)
802088b4:	10801817 	ldw	r2,96(r2)
802088b8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802088bc:	e0bfff17 	ldw	r2,-4(fp)
802088c0:	10800017 	ldw	r2,0(r2)
802088c4:	e0fffe17 	ldw	r3,-8(fp)
802088c8:	180d883a 	mov	r6,r3
802088cc:	01401184 	movi	r5,70
802088d0:	1009883a 	mov	r4,r2
802088d4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config;
802088d8:	e0bfff17 	ldw	r2,-4(fp)
802088dc:	10801917 	ldw	r2,100(r2)
802088e0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD2_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD2_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
802088e4:	e0bfff17 	ldw	r2,-4(fp)
802088e8:	10800017 	ldw	r2,0(r2)
802088ec:	e0fffe17 	ldw	r3,-8(fp)
802088f0:	180d883a 	mov	r6,r3
802088f4:	014011c4 	movi	r5,71
802088f8:	1009883a 	mov	r4,r2
802088fc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config;
80208900:	e0bfff17 	ldw	r2,-4(fp)
80208904:	10801a17 	ldw	r2,104(r2)
80208908:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020890c:	e0bfff17 	ldw	r2,-4(fp)
80208910:	10800017 	ldw	r2,0(r2)
80208914:	e0fffe17 	ldw	r3,-8(fp)
80208918:	180d883a 	mov	r6,r3
8020891c:	01401204 	movi	r5,72
80208920:	1009883a 	mov	r4,r2
80208924:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config;
80208928:	e0bfff17 	ldw	r2,-4(fp)
8020892c:	10801b17 	ldw	r2,108(r2)
80208930:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD3_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD3_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208934:	e0bfff17 	ldw	r2,-4(fp)
80208938:	10800017 	ldw	r2,0(r2)
8020893c:	e0fffe17 	ldw	r3,-8(fp)
80208940:	180d883a 	mov	r6,r3
80208944:	01401244 	movi	r5,73
80208948:	1009883a 	mov	r4,r2
8020894c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST, uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208950:	e0bfff17 	ldw	r2,-4(fp)
80208954:	10800017 	ldw	r2,0(r2)
80208958:	01401284 	movi	r5,74
8020895c:	1009883a 	mov	r4,r2
80208960:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208964:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config;
80208968:	e0bfff17 	ldw	r2,-4(fp)
8020896c:	10801c17 	ldw	r2,112(r2)
80208970:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_WLIST_P_IADDR_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_P_IADDR_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208974:	e0bfff17 	ldw	r2,-4(fp)
80208978:	10800017 	ldw	r2,0(r2)
8020897c:	e0fffe17 	ldw	r3,-8(fp)
80208980:	180d883a 	mov	r6,r3
80208984:	01401284 	movi	r5,74
80208988:	1009883a 	mov	r4,r2
8020898c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config;
80208990:	e0bfff17 	ldw	r2,-4(fp)
80208994:	10801d17 	ldw	r2,116(r2)
80208998:	e0bffe15 	stw	r2,-8(fp)
//			uliReg |= (COMM_RMAP_WINDOW_WIDTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WINDOW_HEIGHT_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
//			uliReg &= (~COMM_RMAP_WLIST_LENGTH_CCD4_MSK);
//			uliReg |= (COMM_RMAP_WLIST_LENGTH_CCD4_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
8020899c:	e0bfff17 	ldw	r2,-4(fp)
802089a0:	10800017 	ldw	r2,0(r2)
802089a4:	e0fffe17 	ldw	r3,-8(fp)
802089a8:	180d883a 	mov	r6,r3
802089ac:	014012c4 	movi	r5,75
802089b0:	1009883a 	mov	r4,r2
802089b4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig;
802089b8:	e0bfff17 	ldw	r2,-4(fp)
802089bc:	10801e17 	ldw	r2,120(r2)
802089c0:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_MODE_SEL_CTRL_MSK);
//			uliReg |= (COMM_RMAP_MODE_SEL_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_OP_MODE_CFG_REG_OFST,
802089c4:	e0bfff17 	ldw	r2,-4(fp)
802089c8:	10800017 	ldw	r2,0(r2)
802089cc:	e0fffe17 	ldw	r3,-8(fp)
802089d0:	180d883a 	mov	r6,r3
802089d4:	01401304 	movi	r5,76
802089d8:	1009883a 	mov	r4,r2
802089dc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliSyncConfig;
802089e0:	e0bfff17 	ldw	r2,-4(fp)
802089e4:	10801f17 	ldw	r2,124(r2)
802089e8:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_SYNC_CFG_MSK);
//			uliReg |= (COMM_RMAP_SYNC_CFG_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
//			uliReg &= (~COMM_RMAP_SELF_TRIGGER_CTRL_MSK);
//			uliReg |= (COMM_RMAP_SELF_TRIGGER_CTRL_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliSyncConfig. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_SYNC_CFG_REG_OFST,
802089ec:	e0bfff17 	ldw	r2,-4(fp)
802089f0:	10800017 	ldw	r2,0(r2)
802089f4:	e0fffe17 	ldw	r3,-8(fp)
802089f8:	180d883a 	mov	r6,r3
802089fc:	01401344 	movi	r5,77
80208a00:	1009883a 	mov	r4,r2
80208a04:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliDacControl;
80208a08:	e0bfff17 	ldw	r2,-4(fp)
80208a0c:	10802017 	ldw	r2,128(r2)
80208a10:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_DAC_CTRL_REG_OFST,
80208a14:	e0bfff17 	ldw	r2,-4(fp)
80208a18:	10800017 	ldw	r2,0(r2)
80208a1c:	e0fffe17 	ldw	r3,-8(fp)
80208a20:	180d883a 	mov	r6,r3
80208a24:	01401384 	movi	r5,78
80208a28:	1009883a 	mov	r4,r2
80208a2c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208a30:	e0bfff17 	ldw	r2,-4(fp)
80208a34:	10802217 	ldw	r2,136(r2)
80208a38:	e0bffe15 	stw	r2,-8(fp)
		vRmapWriteReg(pxRmapCh->puliRmapChAddr,
80208a3c:	e0bfff17 	ldw	r2,-4(fp)
80208a40:	10800017 	ldw	r2,0(r2)
80208a44:	e0fffe17 	ldw	r3,-8(fp)
80208a48:	180d883a 	mov	r6,r3
80208a4c:	014013c4 	movi	r5,79
80208a50:	1009883a 	mov	r4,r2
80208a54:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST, uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliFrameNumber;
80208a58:	e0bfff17 	ldw	r2,-4(fp)
80208a5c:	10802217 	ldw	r2,136(r2)
80208a60:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_FRAME_NUMBER_MSK);
//			uliReg |= (COMM_RMAP_FRAME_NUMBER_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliFrameNumber. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_FRAME_NUMBER_REG_OFST,
80208a64:	e0bfff17 	ldw	r2,-4(fp)
80208a68:	10800017 	ldw	r2,0(r2)
80208a6c:	e0fffe17 	ldw	r3,-8(fp)
80208a70:	180d883a 	mov	r6,r3
80208a74:	01401404 	movi	r5,80
80208a78:	1009883a 	mov	r4,r2
80208a7c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

//		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST);
		uliReg = pxRmapCh->xRmapMemConfigArea.uliCurrentMode;
80208a80:	e0bfff17 	ldw	r2,-4(fp)
80208a84:	10802317 	ldw	r2,140(r2)
80208a88:	e0bffe15 	stw	r2,-8(fp)
//			uliReg &= (~COMM_RMAP_CURRENT_MODE_MSK);
//			uliReg |= (COMM_RMAP_CURRENT_MODE_MSK & (alt_u32)(pxRmapCh->xRmapMemConfigArea.uliCurrentMode. << 0));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_CURRENT_MODE_REG_OFST,
80208a8c:	e0bfff17 	ldw	r2,-4(fp)
80208a90:	10800017 	ldw	r2,0(r2)
80208a94:	e0fffe17 	ldw	r3,-8(fp)
80208a98:	180d883a 	mov	r6,r3
80208a9c:	01401444 	movi	r5,81
80208aa0:	1009883a 	mov	r4,r2
80208aa4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80208aa8:	00800044 	movi	r2,1
80208aac:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208ab0:	e0bffd17 	ldw	r2,-12(fp)
}
80208ab4:	e037883a 	mov	sp,fp
80208ab8:	dfc00117 	ldw	ra,4(sp)
80208abc:	df000017 	ldw	fp,0(sp)
80208ac0:	dec00204 	addi	sp,sp,8
80208ac4:	f800283a 	ret

80208ac8 <bRmapGetMemConfigArea>:

bool bRmapGetMemConfigArea(TRmapChannel *pxRmapCh) {
80208ac8:	defffb04 	addi	sp,sp,-20
80208acc:	dfc00415 	stw	ra,16(sp)
80208ad0:	df000315 	stw	fp,12(sp)
80208ad4:	df000304 	addi	fp,sp,12
80208ad8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208adc:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208ae0:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208ae4:	e0bfff17 	ldw	r2,-4(fp)
80208ae8:	1000a426 	beq	r2,zero,80208d7c <bRmapGetMemConfigArea+0x2b4>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208aec:	e0bfff17 	ldw	r2,-4(fp)
80208af0:	10800017 	ldw	r2,0(r2)
80208af4:	01401004 	movi	r5,64
80208af8:	1009883a 	mov	r4,r2
80208afc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b00:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq1Config = uliReg;
80208b04:	e0fffe17 	ldw	r3,-8(fp)
80208b08:	e0bfff17 	ldw	r2,-4(fp)
80208b0c:	10c01215 	stw	r3,72(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b10:	e0bfff17 	ldw	r2,-4(fp)
80208b14:	10800017 	ldw	r2,0(r2)
80208b18:	01401044 	movi	r5,65
80208b1c:	1009883a 	mov	r4,r2
80208b20:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b24:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_SEQ_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcdSeq2Config = uliReg;
80208b28:	e0fffe17 	ldw	r3,-8(fp)
80208b2c:	e0bfff17 	ldw	r2,-4(fp)
80208b30:	10c01315 	stw	r3,76(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b34:	e0bfff17 	ldw	r2,-4(fp)
80208b38:	10800017 	ldw	r2,0(r2)
80208b3c:	01401084 	movi	r5,66
80208b40:	1009883a 	mov	r4,r2
80208b44:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b48:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket1Config = uliReg;
80208b4c:	e0fffe17 	ldw	r3,-8(fp)
80208b50:	e0bfff17 	ldw	r2,-4(fp)
80208b54:	10c01415 	stw	r3,80(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b58:	e0bfff17 	ldw	r2,-4(fp)
80208b5c:	10800017 	ldw	r2,0(r2)
80208b60:	014010c4 	movi	r5,67
80208b64:	1009883a 	mov	r4,r2
80208b68:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b6c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SPW_PKT_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSpwPacket2Config = uliReg;
80208b70:	e0fffe17 	ldw	r3,-8(fp)
80208b74:	e0bfff17 	ldw	r2,-4(fp)
80208b78:	10c01515 	stw	r3,84(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208b7c:	e0bfff17 	ldw	r2,-4(fp)
80208b80:	10800017 	ldw	r2,0(r2)
80208b84:	01401104 	movi	r5,68
80208b88:	1009883a 	mov	r4,r2
80208b8c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208b90:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208b94:	e0fffe17 	ldw	r3,-8(fp)
80208b98:	e0bfff17 	ldw	r2,-4(fp)
80208b9c:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ba0:	e0bfff17 	ldw	r2,-4(fp)
80208ba4:	10800017 	ldw	r2,0(r2)
80208ba8:	01401144 	movi	r5,69
80208bac:	1009883a 	mov	r4,r2
80208bb0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bb4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_1_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd1Windowing2Config = uliReg;
80208bb8:	e0fffe17 	ldw	r3,-8(fp)
80208bbc:	e0bfff17 	ldw	r2,-4(fp)
80208bc0:	10c01715 	stw	r3,92(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208bc4:	e0bfff17 	ldw	r2,-4(fp)
80208bc8:	10800017 	ldw	r2,0(r2)
80208bcc:	01401184 	movi	r5,70
80208bd0:	1009883a 	mov	r4,r2
80208bd4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing1Config = uliReg;
80208bdc:	e0fffe17 	ldw	r3,-8(fp)
80208be0:	e0bfff17 	ldw	r2,-4(fp)
80208be4:	10c01815 	stw	r3,96(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208be8:	e0bfff17 	ldw	r2,-4(fp)
80208bec:	10800017 	ldw	r2,0(r2)
80208bf0:	014011c4 	movi	r5,71
80208bf4:	1009883a 	mov	r4,r2
80208bf8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208bfc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_2_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd2Windowing2Config = uliReg;
80208c00:	e0fffe17 	ldw	r3,-8(fp)
80208c04:	e0bfff17 	ldw	r2,-4(fp)
80208c08:	10c01915 	stw	r3,100(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c0c:	e0bfff17 	ldw	r2,-4(fp)
80208c10:	10800017 	ldw	r2,0(r2)
80208c14:	01401204 	movi	r5,72
80208c18:	1009883a 	mov	r4,r2
80208c1c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c20:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing1Config = uliReg;
80208c24:	e0fffe17 	ldw	r3,-8(fp)
80208c28:	e0bfff17 	ldw	r2,-4(fp)
80208c2c:	10c01a15 	stw	r3,104(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c30:	e0bfff17 	ldw	r2,-4(fp)
80208c34:	10800017 	ldw	r2,0(r2)
80208c38:	01401244 	movi	r5,73
80208c3c:	1009883a 	mov	r4,r2
80208c40:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c44:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_3_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd3Windowing2Config = uliReg;
80208c48:	e0fffe17 	ldw	r3,-8(fp)
80208c4c:	e0bfff17 	ldw	r2,-4(fp)
80208c50:	10c01b15 	stw	r3,108(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c54:	e0bfff17 	ldw	r2,-4(fp)
80208c58:	10800017 	ldw	r2,0(r2)
80208c5c:	01401284 	movi	r5,74
80208c60:	1009883a 	mov	r4,r2
80208c64:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c68:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_1_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing1Config = uliReg;
80208c6c:	e0fffe17 	ldw	r3,-8(fp)
80208c70:	e0bfff17 	ldw	r2,-4(fp)
80208c74:	10c01c15 	stw	r3,112(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c78:	e0bfff17 	ldw	r2,-4(fp)
80208c7c:	10800017 	ldw	r2,0(r2)
80208c80:	014012c4 	movi	r5,75
80208c84:	1009883a 	mov	r4,r2
80208c88:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208c8c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CCD_4_W_2_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCcd4Windowing2Config = uliReg;
80208c90:	e0fffe17 	ldw	r3,-8(fp)
80208c94:	e0bfff17 	ldw	r2,-4(fp)
80208c98:	10c01d15 	stw	r3,116(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208c9c:	e0bfff17 	ldw	r2,-4(fp)
80208ca0:	10800017 	ldw	r2,0(r2)
80208ca4:	01401304 	movi	r5,76
80208ca8:	1009883a 	mov	r4,r2
80208cac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cb0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_OP_MODE_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliOperationModeConfig = uliReg;
80208cb4:	e0fffe17 	ldw	r3,-8(fp)
80208cb8:	e0bfff17 	ldw	r2,-4(fp)
80208cbc:	10c01e15 	stw	r3,120(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208cc0:	e0bfff17 	ldw	r2,-4(fp)
80208cc4:	10800017 	ldw	r2,0(r2)
80208cc8:	01401344 	movi	r5,77
80208ccc:	1009883a 	mov	r4,r2
80208cd0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cd4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_SYNC_CFG_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliSyncConfig = uliReg;
80208cd8:	e0fffe17 	ldw	r3,-8(fp)
80208cdc:	e0bfff17 	ldw	r2,-4(fp)
80208ce0:	10c01f15 	stw	r3,124(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ce4:	e0bfff17 	ldw	r2,-4(fp)
80208ce8:	10800017 	ldw	r2,0(r2)
80208cec:	01401384 	movi	r5,78
80208cf0:	1009883a 	mov	r4,r2
80208cf4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208cf8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_DAC_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliDacControl = uliReg;
80208cfc:	e0fffe17 	ldw	r3,-8(fp)
80208d00:	e0bfff17 	ldw	r2,-4(fp)
80208d04:	10c02015 	stw	r3,128(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d08:	e0bfff17 	ldw	r2,-4(fp)
80208d0c:	10800017 	ldw	r2,0(r2)
80208d10:	014013c4 	movi	r5,79
80208d14:	1009883a 	mov	r4,r2
80208d18:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CLK_SRCE_CTRL_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208d20:	e0fffe17 	ldw	r3,-8(fp)
80208d24:	e0bfff17 	ldw	r2,-4(fp)
80208d28:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d2c:	e0bfff17 	ldw	r2,-4(fp)
80208d30:	10800017 	ldw	r2,0(r2)
80208d34:	01401404 	movi	r5,80
80208d38:	1009883a 	mov	r4,r2
80208d3c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d40:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_FRAME_NUMBER_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliFrameNumber = uliReg;
80208d44:	e0fffe17 	ldw	r3,-8(fp)
80208d48:	e0bfff17 	ldw	r2,-4(fp)
80208d4c:	10c02215 	stw	r3,136(r2)

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208d50:	e0bfff17 	ldw	r2,-4(fp)
80208d54:	10800017 	ldw	r2,0(r2)
80208d58:	01401444 	movi	r5,81
80208d5c:	1009883a 	mov	r4,r2
80208d60:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208d64:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_CURRENT_MODE_REG_OFST);
		pxRmapCh->xRmapMemConfigArea.uliCurrentMode = uliReg;
80208d68:	e0fffe17 	ldw	r3,-8(fp)
80208d6c:	e0bfff17 	ldw	r2,-4(fp)
80208d70:	10c02315 	stw	r3,140(r2)

		bStatus = TRUE;
80208d74:	00800044 	movi	r2,1
80208d78:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208d7c:	e0bffd17 	ldw	r2,-12(fp)
}
80208d80:	e037883a 	mov	sp,fp
80208d84:	dfc00117 	ldw	ra,4(sp)
80208d88:	df000017 	ldw	fp,0(sp)
80208d8c:	dec00204 	addi	sp,sp,8
80208d90:	f800283a 	ret

80208d94 <bRmapGetMemConfigStat>:

bool bRmapGetMemConfigStat(TRmapChannel *pxRmapCh) {
80208d94:	defffb04 	addi	sp,sp,-20
80208d98:	dfc00415 	stw	ra,16(sp)
80208d9c:	df000315 	stw	fp,12(sp)
80208da0:	df000304 	addi	fp,sp,12
80208da4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208da8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208dac:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208db0:	e0bfff17 	ldw	r2,-4(fp)
80208db4:	10001426 	beq	r2,zero,80208e08 <bRmapGetMemConfigStat+0x74>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208db8:	e0bfff17 	ldw	r2,-4(fp)
80208dbc:	10800017 	ldw	r2,0(r2)
80208dc0:	014001c4 	movi	r5,7
80208dc4:	1009883a 	mov	r4,r2
80208dc8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208dcc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_RD_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastReadAddress = (alt_u32) ((uliReg
80208dd0:	e0fffe17 	ldw	r3,-8(fp)
80208dd4:	e0bfff17 	ldw	r2,-4(fp)
80208dd8:	10c02515 	stw	r3,148(r2)
				& COMM_RMAP_LST_RD_ADDR_MSK) >> 0);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ddc:	e0bfff17 	ldw	r2,-4(fp)
80208de0:	10800017 	ldw	r2,0(r2)
80208de4:	01400184 	movi	r5,6
80208de8:	1009883a 	mov	r4,r2
80208dec:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208df0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_LST_WR_ADDR_REG_OFST);

		pxRmapCh->xRmapMemConfigStat.uliLastWriteAddress = (alt_u32) ((uliReg
80208df4:	e0fffe17 	ldw	r3,-8(fp)
80208df8:	e0bfff17 	ldw	r2,-4(fp)
80208dfc:	10c02415 	stw	r3,144(r2)
				& COMM_RMAP_LST_WR_ADDR_MSK) >> 0);

		bStatus = TRUE;
80208e00:	00800044 	movi	r2,1
80208e04:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80208e08:	e0bffd17 	ldw	r2,-12(fp)
}
80208e0c:	e037883a 	mov	sp,fp
80208e10:	dfc00117 	ldw	ra,4(sp)
80208e14:	df000017 	ldw	fp,0(sp)
80208e18:	dec00204 	addi	sp,sp,8
80208e1c:	f800283a 	ret

80208e20 <bRmapSetRmapMemHKArea>:

bool bRmapSetRmapMemHKArea(TRmapChannel *pxRmapCh) {
80208e20:	defffb04 	addi	sp,sp,-20
80208e24:	dfc00415 	stw	ra,16(sp)
80208e28:	df000315 	stw	fp,12(sp)
80208e2c:	df000304 	addi	fp,sp,12
80208e30:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80208e34:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80208e38:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80208e3c:	e0bfff17 	ldw	r2,-4(fp)
80208e40:	10042226 	beq	r2,zero,80209ecc <bRmapSetRmapMemHKArea+0x10ac>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208e44:	e0bfff17 	ldw	r2,-4(fp)
80208e48:	10800017 	ldw	r2,0(r2)
80208e4c:	01402804 	movi	r5,160
80208e50:	1009883a 	mov	r4,r2
80208e54:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208e58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
80208e5c:	e0bffe17 	ldw	r2,-8(fp)
80208e60:	10bfffec 	andhi	r2,r2,65535
80208e64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
80208e68:	e0bfff17 	ldw	r2,-4(fp)
80208e6c:	1080260b 	ldhu	r2,152(r2)
80208e70:	10ffffcc 	andi	r3,r2,65535
	if (pxRmapCh != NULL) {

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
80208e74:	e0bffe17 	ldw	r2,-8(fp)
80208e78:	1884b03a 	or	r2,r3,r2
80208e7c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_F_MSK);
80208e80:	e0bffe17 	ldw	r2,-8(fp)
80208e84:	10bfffcc 	andi	r2,r2,65535
80208e88:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF << 16));
80208e8c:	e0bfff17 	ldw	r2,-4(fp)
80208e90:	1080268b 	ldhu	r2,154(r2)
80208e94:	10bfffcc 	andi	r2,r2,65535
80208e98:	1004943a 	slli	r2,r2,16
80208e9c:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_0_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD1_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VOD_F_MSK
80208ea0:	e0bffe17 	ldw	r2,-8(fp)
80208ea4:	1884b03a 	or	r2,r3,r2
80208ea8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_0_REG_OFST,
80208eac:	e0bfff17 	ldw	r2,-4(fp)
80208eb0:	10800017 	ldw	r2,0(r2)
80208eb4:	e0fffe17 	ldw	r3,-8(fp)
80208eb8:	180d883a 	mov	r6,r3
80208ebc:	01402804 	movi	r5,160
80208ec0:	1009883a 	mov	r4,r2
80208ec4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208ec8:	e0bfff17 	ldw	r2,-4(fp)
80208ecc:	10800017 	ldw	r2,0(r2)
80208ed0:	01402844 	movi	r5,161
80208ed4:	1009883a 	mov	r4,r2
80208ed8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208edc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
80208ee0:	e0bffe17 	ldw	r2,-8(fp)
80208ee4:	10bfffec 	andhi	r2,r2,65535
80208ee8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
80208eec:	e0bfff17 	ldw	r2,-4(fp)
80208ef0:	1080270b 	ldhu	r2,156(r2)
80208ef4:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
80208ef8:	e0bffe17 	ldw	r2,-8(fp)
80208efc:	1884b03a 	or	r2,r3,r2
80208f00:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_E_MSK);
80208f04:	e0bffe17 	ldw	r2,-8(fp)
80208f08:	10bfffcc 	andi	r2,r2,65535
80208f0c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE << 16));
80208f10:	e0bfff17 	ldw	r2,-4(fp)
80208f14:	1080278b 	ldhu	r2,158(r2)
80208f18:	10bfffcc 	andi	r2,r2,65535
80208f1c:	1004943a 	slli	r2,r2,16
80208f20:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_1_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_E_MSK
80208f24:	e0bffe17 	ldw	r2,-8(fp)
80208f28:	1884b03a 	or	r2,r3,r2
80208f2c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_1_REG_OFST,
80208f30:	e0bfff17 	ldw	r2,-4(fp)
80208f34:	10800017 	ldw	r2,0(r2)
80208f38:	e0fffe17 	ldw	r3,-8(fp)
80208f3c:	180d883a 	mov	r6,r3
80208f40:	01402844 	movi	r5,161
80208f44:	1009883a 	mov	r4,r2
80208f48:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208f4c:	e0bfff17 	ldw	r2,-4(fp)
80208f50:	10800017 	ldw	r2,0(r2)
80208f54:	01402884 	movi	r5,162
80208f58:	1009883a 	mov	r4,r2
80208f5c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208f60:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
80208f64:	e0bffe17 	ldw	r2,-8(fp)
80208f68:	10bfffec 	andhi	r2,r2,65535
80208f6c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
80208f70:	e0bfff17 	ldw	r2,-4(fp)
80208f74:	1080280b 	ldhu	r2,160(r2)
80208f78:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
80208f7c:	e0bffe17 	ldw	r2,-8(fp)
80208f80:	1884b03a 	or	r2,r3,r2
80208f84:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VRD_MON_MSK);
80208f88:	e0bffe17 	ldw	r2,-8(fp)
80208f8c:	10bfffcc 	andi	r2,r2,65535
80208f90:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon << 16));
80208f94:	e0bfff17 	ldw	r2,-4(fp)
80208f98:	1080288b 	ldhu	r2,162(r2)
80208f9c:	10bfffcc 	andi	r2,r2,65535
80208fa0:	1004943a 	slli	r2,r2,16
80208fa4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_2_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD2_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_VRD_MON_MSK
80208fa8:	e0bffe17 	ldw	r2,-8(fp)
80208fac:	1884b03a 	or	r2,r3,r2
80208fb0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_2_REG_OFST,
80208fb4:	e0bfff17 	ldw	r2,-4(fp)
80208fb8:	10800017 	ldw	r2,0(r2)
80208fbc:	e0fffe17 	ldw	r3,-8(fp)
80208fc0:	180d883a 	mov	r6,r3
80208fc4:	01402884 	movi	r5,162
80208fc8:	1009883a 	mov	r4,r2
80208fcc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80208fd0:	e0bfff17 	ldw	r2,-4(fp)
80208fd4:	10800017 	ldw	r2,0(r2)
80208fd8:	014028c4 	movi	r5,163
80208fdc:	1009883a 	mov	r4,r2
80208fe0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80208fe4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
80208fe8:	e0bffe17 	ldw	r2,-8(fp)
80208fec:	10bfffec 	andhi	r2,r2,65535
80208ff0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
80208ff4:	e0bfff17 	ldw	r2,-4(fp)
80208ff8:	1080290b 	ldhu	r2,164(r2)
80208ffc:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
80209000:	e0bffe17 	ldw	r2,-8(fp)
80209004:	1884b03a 	or	r2,r3,r2
80209008:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_F_MSK);
8020900c:	e0bffe17 	ldw	r2,-8(fp)
80209010:	10bfffcc 	andi	r2,r2,65535
80209014:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF << 16));
80209018:	e0bfff17 	ldw	r2,-4(fp)
8020901c:	1080298b 	ldhu	r2,166(r2)
80209020:	10bfffcc 	andi	r2,r2,65535
80209024:	1004943a 	slli	r2,r2,16
80209028:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_3_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD3_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VOD_F_MSK
8020902c:	e0bffe17 	ldw	r2,-8(fp)
80209030:	1884b03a 	or	r2,r3,r2
80209034:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_3_REG_OFST,
80209038:	e0bfff17 	ldw	r2,-4(fp)
8020903c:	10800017 	ldw	r2,0(r2)
80209040:	e0fffe17 	ldw	r3,-8(fp)
80209044:	180d883a 	mov	r6,r3
80209048:	014028c4 	movi	r5,163
8020904c:	1009883a 	mov	r4,r2
80209050:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209054:	e0bfff17 	ldw	r2,-4(fp)
80209058:	10800017 	ldw	r2,0(r2)
8020905c:	01402904 	movi	r5,164
80209060:	1009883a 	mov	r4,r2
80209064:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209068:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
8020906c:	e0bffe17 	ldw	r2,-8(fp)
80209070:	10bfffec 	andhi	r2,r2,65535
80209074:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
80209078:	e0bfff17 	ldw	r2,-4(fp)
8020907c:	10802a0b 	ldhu	r2,168(r2)
80209080:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
80209084:	e0bffe17 	ldw	r2,-8(fp)
80209088:	1884b03a 	or	r2,r3,r2
8020908c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_E_MSK);
80209090:	e0bffe17 	ldw	r2,-8(fp)
80209094:	10bfffcc 	andi	r2,r2,65535
80209098:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE << 16));
8020909c:	e0bfff17 	ldw	r2,-4(fp)
802090a0:	10802a8b 	ldhu	r2,170(r2)
802090a4:	10bfffcc 	andi	r2,r2,65535
802090a8:	1004943a 	slli	r2,r2,16
802090ac:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_4_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_E_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_E_MSK
802090b0:	e0bffe17 	ldw	r2,-8(fp)
802090b4:	1884b03a 	or	r2,r3,r2
802090b8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_4_REG_OFST,
802090bc:	e0bfff17 	ldw	r2,-4(fp)
802090c0:	10800017 	ldw	r2,0(r2)
802090c4:	e0fffe17 	ldw	r3,-8(fp)
802090c8:	180d883a 	mov	r6,r3
802090cc:	01402904 	movi	r5,164
802090d0:	1009883a 	mov	r4,r2
802090d4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802090d8:	e0bfff17 	ldw	r2,-4(fp)
802090dc:	10800017 	ldw	r2,0(r2)
802090e0:	01402944 	movi	r5,165
802090e4:	1009883a 	mov	r4,r2
802090e8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802090ec:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
802090f0:	e0bffe17 	ldw	r2,-8(fp)
802090f4:	10bfffec 	andhi	r2,r2,65535
802090f8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
802090fc:	e0bfff17 	ldw	r2,-4(fp)
80209100:	10802b0b 	ldhu	r2,172(r2)
80209104:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
80209108:	e0bffe17 	ldw	r2,-8(fp)
8020910c:	1884b03a 	or	r2,r3,r2
80209110:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VRD_MON_MSK);
80209114:	e0bffe17 	ldw	r2,-8(fp)
80209118:	10bfffcc 	andi	r2,r2,65535
8020911c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_VRD_MON_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon << 16));
80209120:	e0bfff17 	ldw	r2,-4(fp)
80209124:	10802b8b 	ldhu	r2,174(r2)
80209128:	10bfffcc 	andi	r2,r2,65535
8020912c:	1004943a 	slli	r2,r2,16
80209130:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_5_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD4_VOD_F_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VOD_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_VRD_MON_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_VRD_MON_MSK
80209134:	e0bffe17 	ldw	r2,-8(fp)
80209138:	1884b03a 	or	r2,r3,r2
8020913c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_5_REG_OFST,
80209140:	e0bfff17 	ldw	r2,-4(fp)
80209144:	10800017 	ldw	r2,0(r2)
80209148:	e0fffe17 	ldw	r3,-8(fp)
8020914c:	180d883a 	mov	r6,r3
80209150:	01402944 	movi	r5,165
80209154:	1009883a 	mov	r4,r2
80209158:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020915c:	e0bfff17 	ldw	r2,-4(fp)
80209160:	10800017 	ldw	r2,0(r2)
80209164:	01402984 	movi	r5,166
80209168:	1009883a 	mov	r4,r2
8020916c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209170:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
80209174:	e0bffe17 	ldw	r2,-8(fp)
80209178:	10bfffec 	andhi	r2,r2,65535
8020917c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
80209180:	e0bfff17 	ldw	r2,-4(fp)
80209184:	10802c0b 	ldhu	r2,176(r2)
80209188:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
8020918c:	e0bffe17 	ldw	r2,-8(fp)
80209190:	1884b03a 	or	r2,r3,r2
80209194:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_MSK);
80209198:	e0bffe17 	ldw	r2,-8(fp)
8020919c:	10bfffcc 	andi	r2,r2,65535
802091a0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclk << 16));
802091a4:	e0bfff17 	ldw	r2,-4(fp)
802091a8:	10802c8b 	ldhu	r2,178(r2)
802091ac:	10bfffcc 	andi	r2,r2,65535
802091b0:	1004943a 	slli	r2,r2,16
802091b4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_6_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccd >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_MSK);
		uliReg |= (COMM_RMAP_HK_VRCLK_MSK
802091b8:	e0bffe17 	ldw	r2,-8(fp)
802091bc:	1884b03a 	or	r2,r3,r2
802091c0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclk << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_6_REG_OFST,
802091c4:	e0bfff17 	ldw	r2,-4(fp)
802091c8:	10800017 	ldw	r2,0(r2)
802091cc:	e0fffe17 	ldw	r3,-8(fp)
802091d0:	180d883a 	mov	r6,r3
802091d4:	01402984 	movi	r5,166
802091d8:	1009883a 	mov	r4,r2
802091dc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802091e0:	e0bfff17 	ldw	r2,-4(fp)
802091e4:	10800017 	ldw	r2,0(r2)
802091e8:	014029c4 	movi	r5,167
802091ec:	1009883a 	mov	r4,r2
802091f0:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802091f4:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
802091f8:	e0bffe17 	ldw	r2,-8(fp)
802091fc:	10bfffec 	andhi	r2,r2,65535
80209200:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
80209204:	e0bfff17 	ldw	r2,-4(fp)
80209208:	10802d0b 	ldhu	r2,180(r2)
8020920c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
80209210:	e0bffe17 	ldw	r2,-8(fp)
80209214:	1884b03a 	or	r2,r3,r2
80209218:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_LOW_MSK);
8020921c:	e0bffe17 	ldw	r2,-8(fp)
80209220:	10bfffcc 	andi	r2,r2,65535
80209224:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VRCLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclkLow << 16));
80209228:	e0bfff17 	ldw	r2,-4(fp)
8020922c:	10802d8b 	ldhu	r2,182(r2)
80209230:	10bfffcc 	andi	r2,r2,65535
80209234:	1004943a 	slli	r2,r2,16
80209238:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_7_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VICLK_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclk >> 0));
		uliReg &= (~COMM_RMAP_HK_VRCLK_LOW_MSK);
		uliReg |= (COMM_RMAP_HK_VRCLK_LOW_MSK
8020923c:	e0bffe17 	ldw	r2,-8(fp)
80209240:	1884b03a 	or	r2,r3,r2
80209244:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVrclkLow << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_7_REG_OFST,
80209248:	e0bfff17 	ldw	r2,-4(fp)
8020924c:	10800017 	ldw	r2,0(r2)
80209250:	e0fffe17 	ldw	r3,-8(fp)
80209254:	180d883a 	mov	r6,r3
80209258:	014029c4 	movi	r5,167
8020925c:	1009883a 	mov	r4,r2
80209260:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209264:	e0bfff17 	ldw	r2,-4(fp)
80209268:	10800017 	ldw	r2,0(r2)
8020926c:	01402a04 	movi	r5,168
80209270:	1009883a 	mov	r4,r2
80209274:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209278:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
8020927c:	e0bffe17 	ldw	r2,-8(fp)
80209280:	10bfffec 	andhi	r2,r2,65535
80209284:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
80209288:	e0bfff17 	ldw	r2,-4(fp)
8020928c:	10802e0b 	ldhu	r2,184(r2)
80209290:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
80209294:	e0bffe17 	ldw	r2,-8(fp)
80209298:	1884b03a 	or	r2,r3,r2
8020929c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VB_NEG_MSK);
802092a0:	e0bffe17 	ldw	r2,-8(fp)
802092a4:	10bfffcc 	andi	r2,r2,65535
802092a8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VB_NEG_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbNeg << 16));
802092ac:	e0bfff17 	ldw	r2,-4(fp)
802092b0:	10802e8b 	ldhu	r2,186(r2)
802092b4:	10bfffcc 	andi	r2,r2,65535
802092b8:	1004943a 	slli	r2,r2,16
802092bc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_8_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_5VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VB_NEG_MSK);
		uliReg |= (COMM_RMAP_HK_5VB_NEG_MSK
802092c0:	e0bffe17 	ldw	r2,-8(fp)
802092c4:	1884b03a 	or	r2,r3,r2
802092c8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vbNeg << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_8_REG_OFST,
802092cc:	e0bfff17 	ldw	r2,-4(fp)
802092d0:	10800017 	ldw	r2,0(r2)
802092d4:	e0fffe17 	ldw	r3,-8(fp)
802092d8:	180d883a 	mov	r6,r3
802092dc:	01402a04 	movi	r5,168
802092e0:	1009883a 	mov	r4,r2
802092e4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802092e8:	e0bfff17 	ldw	r2,-4(fp)
802092ec:	10800017 	ldw	r2,0(r2)
802092f0:	01402a44 	movi	r5,169
802092f4:	1009883a 	mov	r4,r2
802092f8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802092fc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
80209300:	e0bffe17 	ldw	r2,-8(fp)
80209304:	10bfffec 	andhi	r2,r2,65535
80209308:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
8020930c:	e0bfff17 	ldw	r2,-4(fp)
80209310:	10802f0b 	ldhu	r2,188(r2)
80209314:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
80209318:	e0bffe17 	ldw	r2,-8(fp)
8020931c:	1884b03a 	or	r2,r3,r2
80209320:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VA_POS_MSK);
80209324:	e0bffe17 	ldw	r2,-8(fp)
80209328:	10bfffcc 	andi	r2,r2,65535
8020932c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VA_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vaPos << 16));
80209330:	e0bfff17 	ldw	r2,-4(fp)
80209334:	10802f8b 	ldhu	r2,190(r2)
80209338:	10bfffcc 	andi	r2,r2,65535
8020933c:	1004943a 	slli	r2,r2,16
80209340:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_9_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VB_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VB_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vbPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VA_POS_MSK);
		uliReg |= (COMM_RMAP_HK_2_5VA_POS_MSK
80209344:	e0bffe17 	ldw	r2,-8(fp)
80209348:	1884b03a 	or	r2,r3,r2
8020934c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vaPos << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_9_REG_OFST,
80209350:	e0bfff17 	ldw	r2,-4(fp)
80209354:	10800017 	ldw	r2,0(r2)
80209358:	e0fffe17 	ldw	r3,-8(fp)
8020935c:	180d883a 	mov	r6,r3
80209360:	01402a44 	movi	r5,169
80209364:	1009883a 	mov	r4,r2
80209368:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020936c:	e0bfff17 	ldw	r2,-4(fp)
80209370:	10800017 	ldw	r2,0(r2)
80209374:	01402a84 	movi	r5,170
80209378:	1009883a 	mov	r4,r2
8020937c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209380:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
80209384:	e0bffe17 	ldw	r2,-8(fp)
80209388:	10bfffec 	andhi	r2,r2,65535
8020938c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
80209390:	e0bfff17 	ldw	r2,-4(fp)
80209394:	1080300b 	ldhu	r2,192(r2)
80209398:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
8020939c:	e0bffe17 	ldw	r2,-8(fp)
802093a0:	1884b03a 	or	r2,r3,r2
802093a4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VD_POS_MSK);
802093a8:	e0bffe17 	ldw	r2,-8(fp)
802093ac:	10bfffcc 	andi	r2,r2,65535
802093b0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_2_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vdPos << 16));
802093b4:	e0bfff17 	ldw	r2,-4(fp)
802093b8:	1080308b 	ldhu	r2,194(r2)
802093bc:	10bfffcc 	andi	r2,r2,65535
802093c0:	1004943a 	slli	r2,r2,16
802093c4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_10_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_3_3VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_3_3VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk33vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_2_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_2_5VD_POS_MSK
802093c8:	e0bffe17 	ldw	r2,-8(fp)
802093cc:	1884b03a 	or	r2,r3,r2
802093d0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk25vdPos << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_10_REG_OFST,
802093d4:	e0bfff17 	ldw	r2,-4(fp)
802093d8:	10800017 	ldw	r2,0(r2)
802093dc:	e0fffe17 	ldw	r3,-8(fp)
802093e0:	180d883a 	mov	r6,r3
802093e4:	01402a84 	movi	r5,170
802093e8:	1009883a 	mov	r4,r2
802093ec:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802093f0:	e0bfff17 	ldw	r2,-4(fp)
802093f4:	10800017 	ldw	r2,0(r2)
802093f8:	01402ac4 	movi	r5,171
802093fc:	1009883a 	mov	r4,r2
80209400:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209404:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
80209408:	e0bffe17 	ldw	r2,-8(fp)
8020940c:	10bfffec 	andhi	r2,r2,65535
80209410:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
80209414:	e0bfff17 	ldw	r2,-4(fp)
80209418:	1080310b 	ldhu	r2,196(r2)
8020941c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
80209420:	e0bffe17 	ldw	r2,-8(fp)
80209424:	1884b03a 	or	r2,r3,r2
80209428:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VREF_MSK);
8020942c:	e0bffe17 	ldw	r2,-8(fp)
80209430:	10bfffcc 	andi	r2,r2,65535
80209434:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_5VREF_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vref << 16));
80209438:	e0bfff17 	ldw	r2,-4(fp)
8020943c:	1080318b 	ldhu	r2,198(r2)
80209440:	10bfffcc 	andi	r2,r2,65535
80209444:	1004943a 	slli	r2,r2,16
80209448:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_11_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_1_5VD_POS_MSK);
		uliReg |= (COMM_RMAP_HK_1_5VD_POS_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk15vdPos >> 0));
		uliReg &= (~COMM_RMAP_HK_5VREF_MSK);
		uliReg |= (COMM_RMAP_HK_5VREF_MSK
8020944c:	e0bffe17 	ldw	r2,-8(fp)
80209450:	1884b03a 	or	r2,r3,r2
80209454:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHk5vref << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_11_REG_OFST,
80209458:	e0bfff17 	ldw	r2,-4(fp)
8020945c:	10800017 	ldw	r2,0(r2)
80209460:	e0fffe17 	ldw	r3,-8(fp)
80209464:	180d883a 	mov	r6,r3
80209468:	01402ac4 	movi	r5,171
8020946c:	1009883a 	mov	r4,r2
80209470:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209474:	e0bfff17 	ldw	r2,-4(fp)
80209478:	10800017 	ldw	r2,0(r2)
8020947c:	01402b04 	movi	r5,172
80209480:	1009883a 	mov	r4,r2
80209484:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209488:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
8020948c:	e0bffe17 	ldw	r2,-8(fp)
80209490:	10bfffec 	andhi	r2,r2,65535
80209494:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
80209498:	e0bfff17 	ldw	r2,-4(fp)
8020949c:	1080320b 	ldhu	r2,200(r2)
802094a0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
802094a4:	e0bffe17 	ldw	r2,-8(fp)
802094a8:	1884b03a 	or	r2,r3,r2
802094ac:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VCLK_POS_RAW_MSK);
802094b0:	e0bffe17 	ldw	r2,-8(fp)
802094b4:	10bfffcc 	andi	r2,r2,65535
802094b8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VCLK_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw << 16));
802094bc:	e0bfff17 	ldw	r2,-4(fp)
802094c0:	1080328b 	ldhu	r2,202(r2)
802094c4:	10bfffcc 	andi	r2,r2,65535
802094c8:	1004943a 	slli	r2,r2,16
802094cc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_12_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VCCD_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCCD_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VCLK_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VCLK_POS_RAW_MSK
802094d0:	e0bffe17 	ldw	r2,-8(fp)
802094d4:	1884b03a 	or	r2,r3,r2
802094d8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_12_REG_OFST,
802094dc:	e0bfff17 	ldw	r2,-4(fp)
802094e0:	10800017 	ldw	r2,0(r2)
802094e4:	e0fffe17 	ldw	r3,-8(fp)
802094e8:	180d883a 	mov	r6,r3
802094ec:	01402b04 	movi	r5,172
802094f0:	1009883a 	mov	r4,r2
802094f4:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
802094f8:	e0bfff17 	ldw	r2,-4(fp)
802094fc:	10800017 	ldw	r2,0(r2)
80209500:	01402b44 	movi	r5,173
80209504:	1009883a 	mov	r4,r2
80209508:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020950c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
80209510:	e0bffe17 	ldw	r2,-8(fp)
80209514:	10bfffec 	andhi	r2,r2,65535
80209518:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
8020951c:	e0bfff17 	ldw	r2,-4(fp)
80209520:	1080330b 	ldhu	r2,204(r2)
80209524:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
80209528:	e0bffe17 	ldw	r2,-8(fp)
8020952c:	1884b03a 	or	r2,r3,r2
80209530:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VAN3_NEG_RAW_MSK);
80209534:	e0bffe17 	ldw	r2,-8(fp)
80209538:	10bfffcc 	andi	r2,r2,65535
8020953c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN3_NEG_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw << 16));
80209540:	e0bfff17 	ldw	r2,-4(fp)
80209544:	1080338b 	ldhu	r2,206(r2)
80209548:	10bfffcc 	andi	r2,r2,65535
8020954c:	1004943a 	slli	r2,r2,16
80209550:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_13_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN1_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN1_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VAN3_NEG_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN3_NEG_RAW_MSK
80209554:	e0bffe17 	ldw	r2,-8(fp)
80209558:	1884b03a 	or	r2,r3,r2
8020955c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_13_REG_OFST,
80209560:	e0bfff17 	ldw	r2,-4(fp)
80209564:	10800017 	ldw	r2,0(r2)
80209568:	e0fffe17 	ldw	r3,-8(fp)
8020956c:	180d883a 	mov	r6,r3
80209570:	01402b44 	movi	r5,173
80209574:	1009883a 	mov	r4,r2
80209578:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020957c:	e0bfff17 	ldw	r2,-4(fp)
80209580:	10800017 	ldw	r2,0(r2)
80209584:	01402b84 	movi	r5,174
80209588:	1009883a 	mov	r4,r2
8020958c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209590:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
80209594:	e0bffe17 	ldw	r2,-8(fp)
80209598:	10bfffec 	andhi	r2,r2,65535
8020959c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
802095a0:	e0bfff17 	ldw	r2,-4(fp)
802095a4:	1080340b 	ldhu	r2,208(r2)
802095a8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
802095ac:	e0bffe17 	ldw	r2,-8(fp)
802095b0:	1884b03a 	or	r2,r3,r2
802095b4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VDIG_FPGA_RAW_MSK);
802095b8:	e0bffe17 	ldw	r2,-8(fp)
802095bc:	10bfffcc 	andi	r2,r2,65535
802095c0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_FPGA_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw << 16));
802095c4:	e0bfff17 	ldw	r2,-4(fp)
802095c8:	1080348b 	ldhu	r2,210(r2)
802095cc:	10bfffcc 	andi	r2,r2,65535
802095d0:	1004943a 	slli	r2,r2,16
802095d4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_14_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VAN2_POS_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VAN2_POS_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VDIG_FPGA_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_FPGA_RAW_MSK
802095d8:	e0bffe17 	ldw	r2,-8(fp)
802095dc:	1884b03a 	or	r2,r3,r2
802095e0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_14_REG_OFST,
802095e4:	e0bfff17 	ldw	r2,-4(fp)
802095e8:	10800017 	ldw	r2,0(r2)
802095ec:	e0fffe17 	ldw	r3,-8(fp)
802095f0:	180d883a 	mov	r6,r3
802095f4:	01402b84 	movi	r5,174
802095f8:	1009883a 	mov	r4,r2
802095fc:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209600:	e0bfff17 	ldw	r2,-4(fp)
80209604:	10800017 	ldw	r2,0(r2)
80209608:	01402bc4 	movi	r5,175
8020960c:	1009883a 	mov	r4,r2
80209610:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209614:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
80209618:	e0bffe17 	ldw	r2,-8(fp)
8020961c:	10bfffec 	andhi	r2,r2,65535
80209620:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
80209624:	e0bfff17 	ldw	r2,-4(fp)
80209628:	1080350b 	ldhu	r2,212(r2)
8020962c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
80209630:	e0bffe17 	ldw	r2,-8(fp)
80209634:	1884b03a 	or	r2,r3,r2
80209638:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VICLK_LOW_MSK);
8020963c:	e0bffe17 	ldw	r2,-8(fp)
80209640:	10bfffcc 	andi	r2,r2,65535
80209644:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_VICLK_LOW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclkLow << 16));
80209648:	e0bfff17 	ldw	r2,-4(fp)
8020964c:	1080358b 	ldhu	r2,214(r2)
80209650:	10bfffcc 	andi	r2,r2,65535
80209654:	1004943a 	slli	r2,r2,16
80209658:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_15_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_VDIG_SPW_RAW_MSK);
		uliReg |= (COMM_RMAP_HK_VDIG_SPW_RAW_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw >> 0));
		uliReg &= (~COMM_RMAP_HK_VICLK_LOW_MSK);
		uliReg |= (COMM_RMAP_HK_VICLK_LOW_MSK
8020965c:	e0bffe17 	ldw	r2,-8(fp)
80209660:	1884b03a 	or	r2,r3,r2
80209664:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkViclkLow << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_15_REG_OFST,
80209668:	e0bfff17 	ldw	r2,-4(fp)
8020966c:	10800017 	ldw	r2,0(r2)
80209670:	e0fffe17 	ldw	r3,-8(fp)
80209674:	180d883a 	mov	r6,r3
80209678:	01402bc4 	movi	r5,175
8020967c:	1009883a 	mov	r4,r2
80209680:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209684:	e0bfff17 	ldw	r2,-4(fp)
80209688:	10800017 	ldw	r2,0(r2)
8020968c:	01402c04 	movi	r5,176
80209690:	1009883a 	mov	r4,r2
80209694:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209698:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
8020969c:	e0bffe17 	ldw	r2,-8(fp)
802096a0:	10bfffec 	andhi	r2,r2,65535
802096a4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
802096a8:	e0bfff17 	ldw	r2,-4(fp)
802096ac:	1080360b 	ldhu	r2,216(r2)
802096b0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
802096b4:	e0bffe17 	ldw	r2,-8(fp)
802096b8:	1884b03a 	or	r2,r3,r2
802096bc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_F_MSK);
802096c0:	e0bffe17 	ldw	r2,-8(fp)
802096c4:	10bfffcc 	andi	r2,r2,65535
802096c8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_F_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF << 16));
802096cc:	e0bfff17 	ldw	r2,-4(fp)
802096d0:	1080368b 	ldhu	r2,218(r2)
802096d4:	10bfffcc 	andi	r2,r2,65535
802096d8:	1004943a 	slli	r2,r2,16
802096dc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_16_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_E_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_E_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE >> 0));
		uliReg &= (~COMM_RMAP_HK_ADC_TEMP_A_F_MSK);
		uliReg |= (COMM_RMAP_HK_ADC_TEMP_A_F_MSK
802096e0:	e0bffe17 	ldw	r2,-8(fp)
802096e4:	1884b03a 	or	r2,r3,r2
802096e8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_16_REG_OFST,
802096ec:	e0bfff17 	ldw	r2,-4(fp)
802096f0:	10800017 	ldw	r2,0(r2)
802096f4:	e0fffe17 	ldw	r3,-8(fp)
802096f8:	180d883a 	mov	r6,r3
802096fc:	01402c04 	movi	r5,176
80209700:	1009883a 	mov	r4,r2
80209704:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209708:	e0bfff17 	ldw	r2,-4(fp)
8020970c:	10800017 	ldw	r2,0(r2)
80209710:	01402c44 	movi	r5,177
80209714:	1009883a 	mov	r4,r2
80209718:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020971c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
80209720:	e0bffe17 	ldw	r2,-8(fp)
80209724:	10bfffec 	andhi	r2,r2,65535
80209728:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
8020972c:	e0bfff17 	ldw	r2,-4(fp)
80209730:	1080370b 	ldhu	r2,220(r2)
80209734:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
80209738:	e0bffe17 	ldw	r2,-8(fp)
8020973c:	1884b03a 	or	r2,r3,r2
80209740:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_TEMP_MSK);
80209744:	e0bffe17 	ldw	r2,-8(fp)
80209748:	10bfffcc 	andi	r2,r2,65535
8020974c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD2_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp << 16));
80209750:	e0bfff17 	ldw	r2,-4(fp)
80209754:	1080378b 	ldhu	r2,222(r2)
80209758:	10bfffcc 	andi	r2,r2,65535
8020975c:	1004943a 	slli	r2,r2,16
80209760:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_17_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD1_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD1_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD2_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD2_TEMP_MSK
80209764:	e0bffe17 	ldw	r2,-8(fp)
80209768:	1884b03a 	or	r2,r3,r2
8020976c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_17_REG_OFST,
80209770:	e0bfff17 	ldw	r2,-4(fp)
80209774:	10800017 	ldw	r2,0(r2)
80209778:	e0fffe17 	ldw	r3,-8(fp)
8020977c:	180d883a 	mov	r6,r3
80209780:	01402c44 	movi	r5,177
80209784:	1009883a 	mov	r4,r2
80209788:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020978c:	e0bfff17 	ldw	r2,-4(fp)
80209790:	10800017 	ldw	r2,0(r2)
80209794:	01402c84 	movi	r5,178
80209798:	1009883a 	mov	r4,r2
8020979c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802097a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
802097a4:	e0bffe17 	ldw	r2,-8(fp)
802097a8:	10bfffec 	andhi	r2,r2,65535
802097ac:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
802097b0:	e0bfff17 	ldw	r2,-4(fp)
802097b4:	1080380b 	ldhu	r2,224(r2)
802097b8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
802097bc:	e0bffe17 	ldw	r2,-8(fp)
802097c0:	1884b03a 	or	r2,r3,r2
802097c4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_TEMP_MSK);
802097c8:	e0bffe17 	ldw	r2,-8(fp)
802097cc:	10bfffcc 	andi	r2,r2,65535
802097d0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_CCD4_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp << 16));
802097d4:	e0bfff17 	ldw	r2,-4(fp)
802097d8:	1080388b 	ldhu	r2,226(r2)
802097dc:	10bfffcc 	andi	r2,r2,65535
802097e0:	1004943a 	slli	r2,r2,16
802097e4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_18_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_CCD3_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD3_TEMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp >> 0));
		uliReg &= (~COMM_RMAP_HK_CCD4_TEMP_MSK);
		uliReg |= (COMM_RMAP_HK_CCD4_TEMP_MSK
802097e8:	e0bffe17 	ldw	r2,-8(fp)
802097ec:	1884b03a 	or	r2,r3,r2
802097f0:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_18_REG_OFST,
802097f4:	e0bfff17 	ldw	r2,-4(fp)
802097f8:	10800017 	ldw	r2,0(r2)
802097fc:	e0fffe17 	ldw	r3,-8(fp)
80209800:	180d883a 	mov	r6,r3
80209804:	01402c84 	movi	r5,178
80209808:	1009883a 	mov	r4,r2
8020980c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209810:	e0bfff17 	ldw	r2,-4(fp)
80209814:	10800017 	ldw	r2,0(r2)
80209818:	01402cc4 	movi	r5,179
8020981c:	1009883a 	mov	r4,r2
80209820:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209824:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
80209828:	e0bffe17 	ldw	r2,-8(fp)
8020982c:	10bfffec 	andhi	r2,r2,65535
80209830:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
80209834:	e0bfff17 	ldw	r2,-4(fp)
80209838:	1080390b 	ldhu	r2,228(r2)
8020983c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
80209840:	e0bffe17 	ldw	r2,-8(fp)
80209844:	1884b03a 	or	r2,r3,r2
80209848:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_0_MSK);
8020984c:	e0bffe17 	ldw	r2,-8(fp)
80209850:	10bfffcc 	andi	r2,r2,65535
80209854:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 << 16));
80209858:	e0bfff17 	ldw	r2,-4(fp)
8020985c:	1080398b 	ldhu	r2,230(r2)
80209860:	10bfffcc 	andi	r2,r2,65535
80209864:	1004943a 	slli	r2,r2,16
80209868:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_19_REG_OFST);
		uliReg &= (~COMM_RMAP_HK_WP605_SPARE_MSK);
		uliReg |= (COMM_RMAP_HK_WP605_SPARE_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiHkWp605Spare >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_0_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_0_MSK
8020986c:	e0bffe17 	ldw	r2,-8(fp)
80209870:	1884b03a 	or	r2,r3,r2
80209874:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_19_REG_OFST,
80209878:	e0bfff17 	ldw	r2,-4(fp)
8020987c:	10800017 	ldw	r2,0(r2)
80209880:	e0fffe17 	ldw	r3,-8(fp)
80209884:	180d883a 	mov	r6,r3
80209888:	01402cc4 	movi	r5,179
8020988c:	1009883a 	mov	r4,r2
80209890:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209894:	e0bfff17 	ldw	r2,-4(fp)
80209898:	10800017 	ldw	r2,0(r2)
8020989c:	01402d04 	movi	r5,180
802098a0:	1009883a 	mov	r4,r2
802098a4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802098a8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
802098ac:	e0bffe17 	ldw	r2,-8(fp)
802098b0:	10bfffec 	andhi	r2,r2,65535
802098b4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
802098b8:	e0bfff17 	ldw	r2,-4(fp)
802098bc:	10803a0b 	ldhu	r2,232(r2)
802098c0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
802098c4:	e0bffe17 	ldw	r2,-8(fp)
802098c8:	1884b03a 	or	r2,r3,r2
802098cc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_2_MSK);
802098d0:	e0bffe17 	ldw	r2,-8(fp)
802098d4:	10bfffcc 	andi	r2,r2,65535
802098d8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 << 16));
802098dc:	e0bfff17 	ldw	r2,-4(fp)
802098e0:	10803a8b 	ldhu	r2,234(r2)
802098e4:	10bfffcc 	andi	r2,r2,65535
802098e8:	1004943a 	slli	r2,r2,16
802098ec:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_20_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_1_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_2_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_2_MSK
802098f0:	e0bffe17 	ldw	r2,-8(fp)
802098f4:	1884b03a 	or	r2,r3,r2
802098f8:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_20_REG_OFST,
802098fc:	e0bfff17 	ldw	r2,-4(fp)
80209900:	10800017 	ldw	r2,0(r2)
80209904:	e0fffe17 	ldw	r3,-8(fp)
80209908:	180d883a 	mov	r6,r3
8020990c:	01402d04 	movi	r5,180
80209910:	1009883a 	mov	r4,r2
80209914:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209918:	e0bfff17 	ldw	r2,-4(fp)
8020991c:	10800017 	ldw	r2,0(r2)
80209920:	01402d44 	movi	r5,181
80209924:	1009883a 	mov	r4,r2
80209928:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020992c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
80209930:	e0bffe17 	ldw	r2,-8(fp)
80209934:	10bfffec 	andhi	r2,r2,65535
80209938:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
8020993c:	e0bfff17 	ldw	r2,-4(fp)
80209940:	10803b0b 	ldhu	r2,236(r2)
80209944:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
80209948:	e0bffe17 	ldw	r2,-8(fp)
8020994c:	1884b03a 	or	r2,r3,r2
80209950:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_4_MSK);
80209954:	e0bffe17 	ldw	r2,-8(fp)
80209958:	10bfffcc 	andi	r2,r2,65535
8020995c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 << 16));
80209960:	e0bfff17 	ldw	r2,-4(fp)
80209964:	10803b8b 	ldhu	r2,238(r2)
80209968:	10bfffcc 	andi	r2,r2,65535
8020996c:	1004943a 	slli	r2,r2,16
80209970:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_21_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_3_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_4_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_4_MSK
80209974:	e0bffe17 	ldw	r2,-8(fp)
80209978:	1884b03a 	or	r2,r3,r2
8020997c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_21_REG_OFST,
80209980:	e0bfff17 	ldw	r2,-4(fp)
80209984:	10800017 	ldw	r2,0(r2)
80209988:	e0fffe17 	ldw	r3,-8(fp)
8020998c:	180d883a 	mov	r6,r3
80209990:	01402d44 	movi	r5,181
80209994:	1009883a 	mov	r4,r2
80209998:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020999c:	e0bfff17 	ldw	r2,-4(fp)
802099a0:	10800017 	ldw	r2,0(r2)
802099a4:	01402d84 	movi	r5,182
802099a8:	1009883a 	mov	r4,r2
802099ac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
802099b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
802099b4:	e0bffe17 	ldw	r2,-8(fp)
802099b8:	10bfffec 	andhi	r2,r2,65535
802099bc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
802099c0:	e0bfff17 	ldw	r2,-4(fp)
802099c4:	10803c0b 	ldhu	r2,240(r2)
802099c8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
802099cc:	e0bffe17 	ldw	r2,-8(fp)
802099d0:	1884b03a 	or	r2,r3,r2
802099d4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_6_MSK);
802099d8:	e0bffe17 	ldw	r2,-8(fp)
802099dc:	10bfffcc 	andi	r2,r2,65535
802099e0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 << 16));
802099e4:	e0bfff17 	ldw	r2,-4(fp)
802099e8:	10803c8b 	ldhu	r2,242(r2)
802099ec:	10bfffcc 	andi	r2,r2,65535
802099f0:	1004943a 	slli	r2,r2,16
802099f4:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_22_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_5_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_6_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_6_MSK
802099f8:	e0bffe17 	ldw	r2,-8(fp)
802099fc:	1884b03a 	or	r2,r3,r2
80209a00:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_22_REG_OFST,
80209a04:	e0bfff17 	ldw	r2,-4(fp)
80209a08:	10800017 	ldw	r2,0(r2)
80209a0c:	e0fffe17 	ldw	r3,-8(fp)
80209a10:	180d883a 	mov	r6,r3
80209a14:	01402d84 	movi	r5,182
80209a18:	1009883a 	mov	r4,r2
80209a1c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209a20:	e0bfff17 	ldw	r2,-4(fp)
80209a24:	10800017 	ldw	r2,0(r2)
80209a28:	01402dc4 	movi	r5,183
80209a2c:	1009883a 	mov	r4,r2
80209a30:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209a34:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
80209a38:	e0bffe17 	ldw	r2,-8(fp)
80209a3c:	10bfffec 	andhi	r2,r2,65535
80209a40:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
80209a44:	e0bfff17 	ldw	r2,-4(fp)
80209a48:	10803d0b 	ldhu	r2,244(r2)
80209a4c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
80209a50:	e0bffe17 	ldw	r2,-8(fp)
80209a54:	1884b03a 	or	r2,r3,r2
80209a58:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_8_MSK);
80209a5c:	e0bffe17 	ldw	r2,-8(fp)
80209a60:	10bfffcc 	andi	r2,r2,65535
80209a64:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_8_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 << 16));
80209a68:	e0bfff17 	ldw	r2,-4(fp)
80209a6c:	10803d8b 	ldhu	r2,246(r2)
80209a70:	10bfffcc 	andi	r2,r2,65535
80209a74:	1004943a 	slli	r2,r2,16
80209a78:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_23_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_7_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_8_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_8_MSK
80209a7c:	e0bffe17 	ldw	r2,-8(fp)
80209a80:	1884b03a 	or	r2,r3,r2
80209a84:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_23_REG_OFST,
80209a88:	e0bfff17 	ldw	r2,-4(fp)
80209a8c:	10800017 	ldw	r2,0(r2)
80209a90:	e0fffe17 	ldw	r3,-8(fp)
80209a94:	180d883a 	mov	r6,r3
80209a98:	01402dc4 	movi	r5,183
80209a9c:	1009883a 	mov	r4,r2
80209aa0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209aa4:	e0bfff17 	ldw	r2,-4(fp)
80209aa8:	10800017 	ldw	r2,0(r2)
80209aac:	01402e04 	movi	r5,184
80209ab0:	1009883a 	mov	r4,r2
80209ab4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209ab8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
80209abc:	e0bffe17 	ldw	r2,-8(fp)
80209ac0:	10bfffec 	andhi	r2,r2,65535
80209ac4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
80209ac8:	e0bfff17 	ldw	r2,-4(fp)
80209acc:	10803e0b 	ldhu	r2,248(r2)
80209ad0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
80209ad4:	e0bffe17 	ldw	r2,-8(fp)
80209ad8:	1884b03a 	or	r2,r3,r2
80209adc:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_10_MSK);
80209ae0:	e0bffe17 	ldw	r2,-8(fp)
80209ae4:	10bfffcc 	andi	r2,r2,65535
80209ae8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_10_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 << 16));
80209aec:	e0bfff17 	ldw	r2,-4(fp)
80209af0:	10803e8b 	ldhu	r2,250(r2)
80209af4:	10bfffcc 	andi	r2,r2,65535
80209af8:	1004943a 	slli	r2,r2,16
80209afc:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_24_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_9_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_9_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_10_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_10_MSK
80209b00:	e0bffe17 	ldw	r2,-8(fp)
80209b04:	1884b03a 	or	r2,r3,r2
80209b08:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_24_REG_OFST,
80209b0c:	e0bfff17 	ldw	r2,-4(fp)
80209b10:	10800017 	ldw	r2,0(r2)
80209b14:	e0fffe17 	ldw	r3,-8(fp)
80209b18:	180d883a 	mov	r6,r3
80209b1c:	01402e04 	movi	r5,184
80209b20:	1009883a 	mov	r4,r2
80209b24:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209b28:	e0bfff17 	ldw	r2,-4(fp)
80209b2c:	10800017 	ldw	r2,0(r2)
80209b30:	01402e44 	movi	r5,185
80209b34:	1009883a 	mov	r4,r2
80209b38:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209b3c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
80209b40:	e0bffe17 	ldw	r2,-8(fp)
80209b44:	10bfffec 	andhi	r2,r2,65535
80209b48:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
80209b4c:	e0bfff17 	ldw	r2,-4(fp)
80209b50:	10803f0b 	ldhu	r2,252(r2)
80209b54:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
80209b58:	e0bffe17 	ldw	r2,-8(fp)
80209b5c:	1884b03a 	or	r2,r3,r2
80209b60:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_12_MSK);
80209b64:	e0bffe17 	ldw	r2,-8(fp)
80209b68:	10bfffcc 	andi	r2,r2,65535
80209b6c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_12_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 << 16));
80209b70:	e0bfff17 	ldw	r2,-4(fp)
80209b74:	10803f8b 	ldhu	r2,254(r2)
80209b78:	10bfffcc 	andi	r2,r2,65535
80209b7c:	1004943a 	slli	r2,r2,16
80209b80:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_25_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_11_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_11_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_12_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_12_MSK
80209b84:	e0bffe17 	ldw	r2,-8(fp)
80209b88:	1884b03a 	or	r2,r3,r2
80209b8c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_25_REG_OFST,
80209b90:	e0bfff17 	ldw	r2,-4(fp)
80209b94:	10800017 	ldw	r2,0(r2)
80209b98:	e0fffe17 	ldw	r3,-8(fp)
80209b9c:	180d883a 	mov	r6,r3
80209ba0:	01402e44 	movi	r5,185
80209ba4:	1009883a 	mov	r4,r2
80209ba8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209bac:	e0bfff17 	ldw	r2,-4(fp)
80209bb0:	10800017 	ldw	r2,0(r2)
80209bb4:	01402e84 	movi	r5,186
80209bb8:	1009883a 	mov	r4,r2
80209bbc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209bc0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
80209bc4:	e0bffe17 	ldw	r2,-8(fp)
80209bc8:	10bfffec 	andhi	r2,r2,65535
80209bcc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
80209bd0:	e0bfff17 	ldw	r2,-4(fp)
80209bd4:	1080400b 	ldhu	r2,256(r2)
80209bd8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
80209bdc:	e0bffe17 	ldw	r2,-8(fp)
80209be0:	1884b03a 	or	r2,r3,r2
80209be4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_14_MSK);
80209be8:	e0bffe17 	ldw	r2,-8(fp)
80209bec:	10bfffcc 	andi	r2,r2,65535
80209bf0:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_14_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 << 16));
80209bf4:	e0bfff17 	ldw	r2,-4(fp)
80209bf8:	1080408b 	ldhu	r2,258(r2)
80209bfc:	10bfffcc 	andi	r2,r2,65535
80209c00:	1004943a 	slli	r2,r2,16
80209c04:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_26_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_13_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_13_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 >> 0));
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_14_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_14_MSK
80209c08:	e0bffe17 	ldw	r2,-8(fp)
80209c0c:	1884b03a 	or	r2,r3,r2
80209c10:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_26_REG_OFST,
80209c14:	e0bfff17 	ldw	r2,-4(fp)
80209c18:	10800017 	ldw	r2,0(r2)
80209c1c:	e0fffe17 	ldw	r3,-8(fp)
80209c20:	180d883a 	mov	r6,r3
80209c24:	01402e84 	movi	r5,186
80209c28:	1009883a 	mov	r4,r2
80209c2c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209c30:	e0bfff17 	ldw	r2,-4(fp)
80209c34:	10800017 	ldw	r2,0(r2)
80209c38:	01402ec4 	movi	r5,187
80209c3c:	1009883a 	mov	r4,r2
80209c40:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209c44:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
80209c48:	e0bffe17 	ldw	r2,-8(fp)
80209c4c:	10bfffec 	andhi	r2,r2,65535
80209c50:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
80209c54:	e0bfff17 	ldw	r2,-4(fp)
80209c58:	1080410b 	ldhu	r2,260(r2)
80209c5c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
80209c60:	e0bffe17 	ldw	r2,-8(fp)
80209c64:	1884b03a 	or	r2,r3,r2
80209c68:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT0_MSK);
80209c6c:	e0bffe17 	ldw	r2,-8(fp)
80209c70:	10bfffcc 	andi	r2,r2,65535
80209c74:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT0_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 << 16));
80209c78:	e0bfff17 	ldw	r2,-4(fp)
80209c7c:	1080418b 	ldhu	r2,262(r2)
80209c80:	10bfffcc 	andi	r2,r2,65535
80209c84:	1004943a 	slli	r2,r2,16
80209c88:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_27_REG_OFST);
		uliReg &= (~COMM_RMAP_LOWRES_PRT_A_15_MSK);
		uliReg |= (COMM_RMAP_LOWRES_PRT_A_15_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT0_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT0_MSK
80209c8c:	e0bffe17 	ldw	r2,-8(fp)
80209c90:	1884b03a 	or	r2,r3,r2
80209c94:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_27_REG_OFST,
80209c98:	e0bfff17 	ldw	r2,-4(fp)
80209c9c:	10800017 	ldw	r2,0(r2)
80209ca0:	e0fffe17 	ldw	r3,-8(fp)
80209ca4:	180d883a 	mov	r6,r3
80209ca8:	01402ec4 	movi	r5,187
80209cac:	1009883a 	mov	r4,r2
80209cb0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209cb4:	e0bfff17 	ldw	r2,-4(fp)
80209cb8:	10800017 	ldw	r2,0(r2)
80209cbc:	01402f04 	movi	r5,188
80209cc0:	1009883a 	mov	r4,r2
80209cc4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209cc8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
80209ccc:	e0bffe17 	ldw	r2,-8(fp)
80209cd0:	10bfffec 	andhi	r2,r2,65535
80209cd4:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
80209cd8:	e0bfff17 	ldw	r2,-4(fp)
80209cdc:	1080420b 	ldhu	r2,264(r2)
80209ce0:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
80209ce4:	e0bffe17 	ldw	r2,-8(fp)
80209ce8:	1884b03a 	or	r2,r3,r2
80209cec:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT2_MSK);
80209cf0:	e0bffe17 	ldw	r2,-8(fp)
80209cf4:	10bfffcc 	andi	r2,r2,65535
80209cf8:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT2_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 << 16));
80209cfc:	e0bfff17 	ldw	r2,-4(fp)
80209d00:	1080428b 	ldhu	r2,266(r2)
80209d04:	10bfffcc 	andi	r2,r2,65535
80209d08:	1004943a 	slli	r2,r2,16
80209d0c:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_28_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT1_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT1_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT2_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT2_MSK
80209d10:	e0bffe17 	ldw	r2,-8(fp)
80209d14:	1884b03a 	or	r2,r3,r2
80209d18:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_28_REG_OFST,
80209d1c:	e0bfff17 	ldw	r2,-4(fp)
80209d20:	10800017 	ldw	r2,0(r2)
80209d24:	e0fffe17 	ldw	r3,-8(fp)
80209d28:	180d883a 	mov	r6,r3
80209d2c:	01402f04 	movi	r5,188
80209d30:	1009883a 	mov	r4,r2
80209d34:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209d38:	e0bfff17 	ldw	r2,-4(fp)
80209d3c:	10800017 	ldw	r2,0(r2)
80209d40:	01402f44 	movi	r5,189
80209d44:	1009883a 	mov	r4,r2
80209d48:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209d4c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
80209d50:	e0bffe17 	ldw	r2,-8(fp)
80209d54:	10bfffec 	andhi	r2,r2,65535
80209d58:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
80209d5c:	e0bfff17 	ldw	r2,-4(fp)
80209d60:	1080430b 	ldhu	r2,268(r2)
80209d64:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
80209d68:	e0bffe17 	ldw	r2,-8(fp)
80209d6c:	1884b03a 	or	r2,r3,r2
80209d70:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT4_MSK);
80209d74:	e0bffe17 	ldw	r2,-8(fp)
80209d78:	10bfffcc 	andi	r2,r2,65535
80209d7c:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT4_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 << 16));
80209d80:	e0bfff17 	ldw	r2,-4(fp)
80209d84:	1080438b 	ldhu	r2,270(r2)
80209d88:	10bfffcc 	andi	r2,r2,65535
80209d8c:	1004943a 	slli	r2,r2,16
80209d90:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_29_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT3_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT3_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT4_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT4_MSK
80209d94:	e0bffe17 	ldw	r2,-8(fp)
80209d98:	1884b03a 	or	r2,r3,r2
80209d9c:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_29_REG_OFST,
80209da0:	e0bfff17 	ldw	r2,-4(fp)
80209da4:	10800017 	ldw	r2,0(r2)
80209da8:	e0fffe17 	ldw	r3,-8(fp)
80209dac:	180d883a 	mov	r6,r3
80209db0:	01402f44 	movi	r5,189
80209db4:	1009883a 	mov	r4,r2
80209db8:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209dbc:	e0bfff17 	ldw	r2,-4(fp)
80209dc0:	10800017 	ldw	r2,0(r2)
80209dc4:	01402f84 	movi	r5,190
80209dc8:	1009883a 	mov	r4,r2
80209dcc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209dd0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
80209dd4:	e0bffe17 	ldw	r2,-8(fp)
80209dd8:	10bfffec 	andhi	r2,r2,65535
80209ddc:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
80209de0:	e0bfff17 	ldw	r2,-4(fp)
80209de4:	1080440b 	ldhu	r2,272(r2)
80209de8:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
80209dec:	e0bffe17 	ldw	r2,-8(fp)
80209df0:	1884b03a 	or	r2,r3,r2
80209df4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT6_MSK);
80209df8:	e0bffe17 	ldw	r2,-8(fp)
80209dfc:	10bfffcc 	andi	r2,r2,65535
80209e00:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT6_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 << 16));
80209e04:	e0bfff17 	ldw	r2,-4(fp)
80209e08:	1080448b 	ldhu	r2,274(r2)
80209e0c:	10bfffcc 	andi	r2,r2,65535
80209e10:	1004943a 	slli	r2,r2,16
80209e14:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_30_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT5_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT5_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 >> 0));
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT6_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT6_MSK
80209e18:	e0bffe17 	ldw	r2,-8(fp)
80209e1c:	1884b03a 	or	r2,r3,r2
80209e20:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_30_REG_OFST,
80209e24:	e0bfff17 	ldw	r2,-4(fp)
80209e28:	10800017 	ldw	r2,0(r2)
80209e2c:	e0fffe17 	ldw	r3,-8(fp)
80209e30:	180d883a 	mov	r6,r3
80209e34:	01402f84 	movi	r5,190
80209e38:	1009883a 	mov	r4,r2
80209e3c:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209e40:	e0bfff17 	ldw	r2,-4(fp)
80209e44:	10800017 	ldw	r2,0(r2)
80209e48:	01402fc4 	movi	r5,191
80209e4c:	1009883a 	mov	r4,r2
80209e50:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209e54:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
80209e58:	e0bffe17 	ldw	r2,-8(fp)
80209e5c:	10bfffec 	andhi	r2,r2,65535
80209e60:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
80209e64:	e0bfff17 	ldw	r2,-4(fp)
80209e68:	1080450b 	ldhu	r2,276(r2)
80209e6c:	10ffffcc 	andi	r3,r2,65535
				uliReg);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
80209e70:	e0bffe17 	ldw	r2,-8(fp)
80209e74:	1884b03a 	or	r2,r3,r2
80209e78:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
		uliReg &= (~COMM_RMAP_ZERO_HIRES_AMP_MSK);
80209e7c:	e0bffe17 	ldw	r2,-8(fp)
80209e80:	10bfffcc 	andi	r2,r2,65535
80209e84:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_RMAP_ZERO_HIRES_AMP_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp << 16));
80209e88:	e0bfff17 	ldw	r2,-4(fp)
80209e8c:	1080458b 	ldhu	r2,278(r2)
80209e90:	10bfffcc 	andi	r2,r2,65535
80209e94:	1004943a 	slli	r2,r2,16
80209e98:	1007883a 	mov	r3,r2
		COMM_RMAP_HK_31_REG_OFST);
		uliReg &= (~COMM_RMAP_SEL_HIRES_PRT7_MSK);
		uliReg |= (COMM_RMAP_SEL_HIRES_PRT7_MSK
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 >> 0));
		uliReg &= (~COMM_RMAP_ZERO_HIRES_AMP_MSK);
		uliReg |= (COMM_RMAP_ZERO_HIRES_AMP_MSK
80209e9c:	e0bffe17 	ldw	r2,-8(fp)
80209ea0:	1884b03a 	or	r2,r3,r2
80209ea4:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32) (pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp << 16));
		vRmapWriteReg(pxRmapCh->puliRmapChAddr, COMM_RMAP_HK_31_REG_OFST,
80209ea8:	e0bfff17 	ldw	r2,-4(fp)
80209eac:	10800017 	ldw	r2,0(r2)
80209eb0:	e0fffe17 	ldw	r3,-8(fp)
80209eb4:	180d883a 	mov	r6,r3
80209eb8:	01402fc4 	movi	r5,191
80209ebc:	1009883a 	mov	r4,r2
80209ec0:	020a8ac0 	call	8020a8ac <vRmapWriteReg>
				uliReg);

		bStatus = TRUE;
80209ec4:	00800044 	movi	r2,1
80209ec8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
80209ecc:	e0bffd17 	ldw	r2,-12(fp)
}
80209ed0:	e037883a 	mov	sp,fp
80209ed4:	dfc00117 	ldw	ra,4(sp)
80209ed8:	df000017 	ldw	fp,0(sp)
80209edc:	dec00204 	addi	sp,sp,8
80209ee0:	f800283a 	ret

80209ee4 <bRmapGetRmapMemHKArea>:

bool bRmapGetRmapMemHKArea(TRmapChannel *pxRmapCh) {
80209ee4:	defffb04 	addi	sp,sp,-20
80209ee8:	dfc00415 	stw	ra,16(sp)
80209eec:	df000315 	stw	fp,12(sp)
80209ef0:	df000304 	addi	fp,sp,12
80209ef4:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
80209ef8:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
80209efc:	e03ffe15 	stw	zero,-8(fp)

	if (pxRmapCh != NULL) {
80209f00:	e0bfff17 	ldw	r2,-4(fp)
80209f04:	1001e226 	beq	r2,zero,8020a690 <bRmapGetRmapMemHKArea+0x7ac>

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f08:	e0bfff17 	ldw	r2,-4(fp)
80209f0c:	10800017 	ldw	r2,0(r2)
80209f10:	01402804 	movi	r5,160
80209f14:	1009883a 	mov	r4,r2
80209f18:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f1c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
80209f20:	e0bffe17 	ldw	r2,-8(fp)
80209f24:	1007883a 	mov	r3,r2
80209f28:	e0bfff17 	ldw	r2,-4(fp)
80209f2c:	10c0260d 	sth	r3,152(r2)
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);
80209f30:	e0bffe17 	ldw	r2,-8(fp)
80209f34:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_0_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VodF = (alt_u16) ((uliReg
80209f38:	1007883a 	mov	r3,r2
80209f3c:	e0bfff17 	ldw	r2,-4(fp)
80209f40:	10c0268d 	sth	r3,154(r2)
				& COMM_RMAP_HK_CCD1_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f44:	e0bfff17 	ldw	r2,-4(fp)
80209f48:	10800017 	ldw	r2,0(r2)
80209f4c:	01402844 	movi	r5,161
80209f50:	1009883a 	mov	r4,r2
80209f54:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f58:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
80209f5c:	e0bffe17 	ldw	r2,-8(fp)
80209f60:	1007883a 	mov	r3,r2
80209f64:	e0bfff17 	ldw	r2,-4(fp)
80209f68:	10c0270d 	sth	r3,156(r2)
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);
80209f6c:	e0bffe17 	ldw	r2,-8(fp)
80209f70:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_1_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodE = (alt_u16) ((uliReg
80209f74:	1007883a 	mov	r3,r2
80209f78:	e0bfff17 	ldw	r2,-4(fp)
80209f7c:	10c0278d 	sth	r3,158(r2)
				& COMM_RMAP_HK_CCD2_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209f80:	e0bfff17 	ldw	r2,-4(fp)
80209f84:	10800017 	ldw	r2,0(r2)
80209f88:	01402884 	movi	r5,162
80209f8c:	1009883a 	mov	r4,r2
80209f90:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209f94:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
80209f98:	e0bffe17 	ldw	r2,-8(fp)
80209f9c:	1007883a 	mov	r3,r2
80209fa0:	e0bfff17 	ldw	r2,-4(fp)
80209fa4:	10c0280d 	sth	r3,160(r2)
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);
80209fa8:	e0bffe17 	ldw	r2,-8(fp)
80209fac:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_2_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2VrdMon = (alt_u16) ((uliReg
80209fb0:	1007883a 	mov	r3,r2
80209fb4:	e0bfff17 	ldw	r2,-4(fp)
80209fb8:	10c0288d 	sth	r3,162(r2)
				& COMM_RMAP_HK_CCD2_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209fbc:	e0bfff17 	ldw	r2,-4(fp)
80209fc0:	10800017 	ldw	r2,0(r2)
80209fc4:	014028c4 	movi	r5,163
80209fc8:	1009883a 	mov	r4,r2
80209fcc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
80209fd0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
80209fd4:	e0bffe17 	ldw	r2,-8(fp)
80209fd8:	1007883a 	mov	r3,r2
80209fdc:	e0bfff17 	ldw	r2,-4(fp)
80209fe0:	10c0290d 	sth	r3,164(r2)
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);
80209fe4:	e0bffe17 	ldw	r2,-8(fp)
80209fe8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_3_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VOD_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VodF = (alt_u16) ((uliReg
80209fec:	1007883a 	mov	r3,r2
80209ff0:	e0bfff17 	ldw	r2,-4(fp)
80209ff4:	10c0298d 	sth	r3,166(r2)
				& COMM_RMAP_HK_CCD3_VOD_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
80209ff8:	e0bfff17 	ldw	r2,-4(fp)
80209ffc:	10800017 	ldw	r2,0(r2)
8020a000:	01402904 	movi	r5,164
8020a004:	1009883a 	mov	r4,r2
8020a008:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a00c:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
8020a010:	e0bffe17 	ldw	r2,-8(fp)
8020a014:	1007883a 	mov	r3,r2
8020a018:	e0bfff17 	ldw	r2,-4(fp)
8020a01c:	10c02a0d 	sth	r3,168(r2)
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);
8020a020:	e0bffe17 	ldw	r2,-8(fp)
8020a024:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_4_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_VRD_MON_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodE = (alt_u16) ((uliReg
8020a028:	1007883a 	mov	r3,r2
8020a02c:	e0bfff17 	ldw	r2,-4(fp)
8020a030:	10c02a8d 	sth	r3,170(r2)
				& COMM_RMAP_HK_CCD4_VOD_E_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a034:	e0bfff17 	ldw	r2,-4(fp)
8020a038:	10800017 	ldw	r2,0(r2)
8020a03c:	01402944 	movi	r5,165
8020a040:	1009883a 	mov	r4,r2
8020a044:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a048:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
8020a04c:	e0bffe17 	ldw	r2,-8(fp)
8020a050:	1007883a 	mov	r3,r2
8020a054:	e0bfff17 	ldw	r2,-4(fp)
8020a058:	10c02b0d 	sth	r3,172(r2)
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);
8020a05c:	e0bffe17 	ldw	r2,-8(fp)
8020a060:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_5_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VodF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_VOD_F_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4VrdMon = (alt_u16) ((uliReg
8020a064:	1007883a 	mov	r3,r2
8020a068:	e0bfff17 	ldw	r2,-4(fp)
8020a06c:	10c02b8d 	sth	r3,174(r2)
				& COMM_RMAP_HK_CCD4_VRD_MON_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a070:	e0bfff17 	ldw	r2,-4(fp)
8020a074:	10800017 	ldw	r2,0(r2)
8020a078:	01402984 	movi	r5,166
8020a07c:	1009883a 	mov	r4,r2
8020a080:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a084:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
8020a088:	e0bffe17 	ldw	r2,-8(fp)
8020a08c:	1007883a 	mov	r3,r2
8020a090:	e0bfff17 	ldw	r2,-4(fp)
8020a094:	10c02c0d 	sth	r3,176(r2)
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);
8020a098:	e0bffe17 	ldw	r2,-8(fp)
8020a09c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_6_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccd = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclk = (alt_u16) ((uliReg
8020a0a0:	1007883a 	mov	r3,r2
8020a0a4:	e0bfff17 	ldw	r2,-4(fp)
8020a0a8:	10c02c8d 	sth	r3,178(r2)
				& COMM_RMAP_HK_VRCLK_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a0ac:	e0bfff17 	ldw	r2,-4(fp)
8020a0b0:	10800017 	ldw	r2,0(r2)
8020a0b4:	014029c4 	movi	r5,167
8020a0b8:	1009883a 	mov	r4,r2
8020a0bc:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a0c0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
8020a0c4:	e0bffe17 	ldw	r2,-8(fp)
8020a0c8:	1007883a 	mov	r3,r2
8020a0cc:	e0bfff17 	ldw	r2,-4(fp)
8020a0d0:	10c02d0d 	sth	r3,180(r2)
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);
8020a0d4:	e0bffe17 	ldw	r2,-8(fp)
8020a0d8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_7_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkViclk = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVrclkLow = (alt_u16) ((uliReg
8020a0dc:	1007883a 	mov	r3,r2
8020a0e0:	e0bfff17 	ldw	r2,-4(fp)
8020a0e4:	10c02d8d 	sth	r3,182(r2)
				& COMM_RMAP_HK_VRCLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a0e8:	e0bfff17 	ldw	r2,-4(fp)
8020a0ec:	10800017 	ldw	r2,0(r2)
8020a0f0:	01402a04 	movi	r5,168
8020a0f4:	1009883a 	mov	r4,r2
8020a0f8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a0fc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
8020a100:	e0bffe17 	ldw	r2,-8(fp)
8020a104:	1007883a 	mov	r3,r2
8020a108:	e0bfff17 	ldw	r2,-4(fp)
8020a10c:	10c02e0d 	sth	r3,184(r2)
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);
8020a110:	e0bffe17 	ldw	r2,-8(fp)
8020a114:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_8_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk5vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vbNeg = (alt_u16) ((uliReg
8020a118:	1007883a 	mov	r3,r2
8020a11c:	e0bfff17 	ldw	r2,-4(fp)
8020a120:	10c02e8d 	sth	r3,186(r2)
				& COMM_RMAP_HK_5VB_NEG_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a124:	e0bfff17 	ldw	r2,-4(fp)
8020a128:	10800017 	ldw	r2,0(r2)
8020a12c:	01402a44 	movi	r5,169
8020a130:	1009883a 	mov	r4,r2
8020a134:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a138:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
8020a13c:	e0bffe17 	ldw	r2,-8(fp)
8020a140:	1007883a 	mov	r3,r2
8020a144:	e0bfff17 	ldw	r2,-4(fp)
8020a148:	10c02f0d 	sth	r3,188(r2)
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);
8020a14c:	e0bffe17 	ldw	r2,-8(fp)
8020a150:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_9_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vbPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VB_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vaPos = (alt_u16) ((uliReg
8020a154:	1007883a 	mov	r3,r2
8020a158:	e0bfff17 	ldw	r2,-4(fp)
8020a15c:	10c02f8d 	sth	r3,190(r2)
				& COMM_RMAP_HK_2_5VA_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a160:	e0bfff17 	ldw	r2,-4(fp)
8020a164:	10800017 	ldw	r2,0(r2)
8020a168:	01402a84 	movi	r5,170
8020a16c:	1009883a 	mov	r4,r2
8020a170:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a174:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
8020a178:	e0bffe17 	ldw	r2,-8(fp)
8020a17c:	1007883a 	mov	r3,r2
8020a180:	e0bfff17 	ldw	r2,-4(fp)
8020a184:	10c0300d 	sth	r3,192(r2)
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);
8020a188:	e0bffe17 	ldw	r2,-8(fp)
8020a18c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_10_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk33vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_3_3VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk25vdPos = (alt_u16) ((uliReg
8020a190:	1007883a 	mov	r3,r2
8020a194:	e0bfff17 	ldw	r2,-4(fp)
8020a198:	10c0308d 	sth	r3,194(r2)
				& COMM_RMAP_HK_2_5VD_POS_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a19c:	e0bfff17 	ldw	r2,-4(fp)
8020a1a0:	10800017 	ldw	r2,0(r2)
8020a1a4:	01402ac4 	movi	r5,171
8020a1a8:	1009883a 	mov	r4,r2
8020a1ac:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a1b0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
8020a1b4:	e0bffe17 	ldw	r2,-8(fp)
8020a1b8:	1007883a 	mov	r3,r2
8020a1bc:	e0bfff17 	ldw	r2,-4(fp)
8020a1c0:	10c0310d 	sth	r3,196(r2)
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
				& COMM_RMAP_HK_5VREF_MSK) >> 16);
8020a1c4:	e0bffe17 	ldw	r2,-8(fp)
8020a1c8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_11_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHk15vdPos = (alt_u16) ((uliReg
				& COMM_RMAP_HK_1_5VD_POS_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHk5vref = (alt_u16) ((uliReg
8020a1cc:	1007883a 	mov	r3,r2
8020a1d0:	e0bfff17 	ldw	r2,-4(fp)
8020a1d4:	10c0318d 	sth	r3,198(r2)
				& COMM_RMAP_HK_5VREF_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a1d8:	e0bfff17 	ldw	r2,-4(fp)
8020a1dc:	10800017 	ldw	r2,0(r2)
8020a1e0:	01402b04 	movi	r5,172
8020a1e4:	1009883a 	mov	r4,r2
8020a1e8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a1ec:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
8020a1f0:	e0bffe17 	ldw	r2,-8(fp)
8020a1f4:	1007883a 	mov	r3,r2
8020a1f8:	e0bfff17 	ldw	r2,-4(fp)
8020a1fc:	10c0320d 	sth	r3,200(r2)
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);
8020a200:	e0bffe17 	ldw	r2,-8(fp)
8020a204:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_12_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVccdPosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VCCD_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVclkPosRaw = (alt_u16) ((uliReg
8020a208:	1007883a 	mov	r3,r2
8020a20c:	e0bfff17 	ldw	r2,-4(fp)
8020a210:	10c0328d 	sth	r3,202(r2)
				& COMM_RMAP_HK_VCLK_POS_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a214:	e0bfff17 	ldw	r2,-4(fp)
8020a218:	10800017 	ldw	r2,0(r2)
8020a21c:	01402b44 	movi	r5,173
8020a220:	1009883a 	mov	r4,r2
8020a224:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a228:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
8020a22c:	e0bffe17 	ldw	r2,-8(fp)
8020a230:	1007883a 	mov	r3,r2
8020a234:	e0bfff17 	ldw	r2,-4(fp)
8020a238:	10c0330d 	sth	r3,204(r2)
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);
8020a23c:	e0bffe17 	ldw	r2,-8(fp)
8020a240:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_13_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan1PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN1_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVan3NegRaw = (alt_u16) ((uliReg
8020a244:	1007883a 	mov	r3,r2
8020a248:	e0bfff17 	ldw	r2,-4(fp)
8020a24c:	10c0338d 	sth	r3,206(r2)
				& COMM_RMAP_HK_VAN3_NEG_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a250:	e0bfff17 	ldw	r2,-4(fp)
8020a254:	10800017 	ldw	r2,0(r2)
8020a258:	01402b84 	movi	r5,174
8020a25c:	1009883a 	mov	r4,r2
8020a260:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a264:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
8020a268:	e0bffe17 	ldw	r2,-8(fp)
8020a26c:	1007883a 	mov	r3,r2
8020a270:	e0bfff17 	ldw	r2,-4(fp)
8020a274:	10c0340d 	sth	r3,208(r2)
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);
8020a278:	e0bffe17 	ldw	r2,-8(fp)
8020a27c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_14_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVan2PosRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VAN2_POS_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkVdigFpgaRaw = (alt_u16) ((uliReg
8020a280:	1007883a 	mov	r3,r2
8020a284:	e0bfff17 	ldw	r2,-4(fp)
8020a288:	10c0348d 	sth	r3,210(r2)
				& COMM_RMAP_HK_VDIG_FPGA_RAW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a28c:	e0bfff17 	ldw	r2,-4(fp)
8020a290:	10800017 	ldw	r2,0(r2)
8020a294:	01402bc4 	movi	r5,175
8020a298:	1009883a 	mov	r4,r2
8020a29c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a2a0:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
8020a2a4:	e0bffe17 	ldw	r2,-8(fp)
8020a2a8:	1007883a 	mov	r3,r2
8020a2ac:	e0bfff17 	ldw	r2,-4(fp)
8020a2b0:	10c0350d 	sth	r3,212(r2)
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);
8020a2b4:	e0bffe17 	ldw	r2,-8(fp)
8020a2b8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_15_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkVdigSpwRaw = (alt_u16) ((uliReg
				& COMM_RMAP_HK_VDIG_SPW_RAW_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkViclkLow = (alt_u16) ((uliReg
8020a2bc:	1007883a 	mov	r3,r2
8020a2c0:	e0bfff17 	ldw	r2,-4(fp)
8020a2c4:	10c0358d 	sth	r3,214(r2)
				& COMM_RMAP_HK_VICLK_LOW_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a2c8:	e0bfff17 	ldw	r2,-4(fp)
8020a2cc:	10800017 	ldw	r2,0(r2)
8020a2d0:	01402c04 	movi	r5,176
8020a2d4:	1009883a 	mov	r4,r2
8020a2d8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a2dc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
8020a2e0:	e0bffe17 	ldw	r2,-8(fp)
8020a2e4:	1007883a 	mov	r3,r2
8020a2e8:	e0bfff17 	ldw	r2,-4(fp)
8020a2ec:	10c0360d 	sth	r3,216(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);
8020a2f0:	e0bffe17 	ldw	r2,-8(fp)
8020a2f4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_16_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAE = (alt_u16) ((uliReg
				& COMM_RMAP_HK_ADC_TEMP_A_E_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkAdcTempAF = (alt_u16) ((uliReg
8020a2f8:	1007883a 	mov	r3,r2
8020a2fc:	e0bfff17 	ldw	r2,-4(fp)
8020a300:	10c0368d 	sth	r3,218(r2)
				& COMM_RMAP_HK_ADC_TEMP_A_F_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a304:	e0bfff17 	ldw	r2,-4(fp)
8020a308:	10800017 	ldw	r2,0(r2)
8020a30c:	01402c44 	movi	r5,177
8020a310:	1009883a 	mov	r4,r2
8020a314:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a318:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
8020a31c:	e0bffe17 	ldw	r2,-8(fp)
8020a320:	1007883a 	mov	r3,r2
8020a324:	e0bfff17 	ldw	r2,-4(fp)
8020a328:	10c0370d 	sth	r3,220(r2)
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);
8020a32c:	e0bffe17 	ldw	r2,-8(fp)
8020a330:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_17_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd1Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD1_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd2Temp = (alt_u16) ((uliReg
8020a334:	1007883a 	mov	r3,r2
8020a338:	e0bfff17 	ldw	r2,-4(fp)
8020a33c:	10c0378d 	sth	r3,222(r2)
				& COMM_RMAP_HK_CCD2_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a340:	e0bfff17 	ldw	r2,-4(fp)
8020a344:	10800017 	ldw	r2,0(r2)
8020a348:	01402c84 	movi	r5,178
8020a34c:	1009883a 	mov	r4,r2
8020a350:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a354:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
8020a358:	e0bffe17 	ldw	r2,-8(fp)
8020a35c:	1007883a 	mov	r3,r2
8020a360:	e0bfff17 	ldw	r2,-4(fp)
8020a364:	10c0380d 	sth	r3,224(r2)
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);
8020a368:	e0bffe17 	ldw	r2,-8(fp)
8020a36c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_18_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkCcd3Temp = (alt_u16) ((uliReg
				& COMM_RMAP_HK_CCD3_TEMP_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiHkCcd4Temp = (alt_u16) ((uliReg
8020a370:	1007883a 	mov	r3,r2
8020a374:	e0bfff17 	ldw	r2,-4(fp)
8020a378:	10c0388d 	sth	r3,226(r2)
				& COMM_RMAP_HK_CCD4_TEMP_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a37c:	e0bfff17 	ldw	r2,-4(fp)
8020a380:	10800017 	ldw	r2,0(r2)
8020a384:	01402cc4 	movi	r5,179
8020a388:	1009883a 	mov	r4,r2
8020a38c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a390:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
8020a394:	e0bffe17 	ldw	r2,-8(fp)
8020a398:	1007883a 	mov	r3,r2
8020a39c:	e0bfff17 	ldw	r2,-4(fp)
8020a3a0:	10c0390d 	sth	r3,228(r2)
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);
8020a3a4:	e0bffe17 	ldw	r2,-8(fp)
8020a3a8:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_19_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiHkWp605Spare = (alt_u16) ((uliReg
				& COMM_RMAP_HK_WP605_SPARE_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA0 = (alt_u16) ((uliReg
8020a3ac:	1007883a 	mov	r3,r2
8020a3b0:	e0bfff17 	ldw	r2,-4(fp)
8020a3b4:	10c0398d 	sth	r3,230(r2)
				& COMM_RMAP_LOWRES_PRT_A_0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a3b8:	e0bfff17 	ldw	r2,-4(fp)
8020a3bc:	10800017 	ldw	r2,0(r2)
8020a3c0:	01402d04 	movi	r5,180
8020a3c4:	1009883a 	mov	r4,r2
8020a3c8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a3cc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
8020a3d0:	e0bffe17 	ldw	r2,-8(fp)
8020a3d4:	1007883a 	mov	r3,r2
8020a3d8:	e0bfff17 	ldw	r2,-4(fp)
8020a3dc:	10c03a0d 	sth	r3,232(r2)
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);
8020a3e0:	e0bffe17 	ldw	r2,-8(fp)
8020a3e4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_20_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA1 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA2 = (alt_u16) ((uliReg
8020a3e8:	1007883a 	mov	r3,r2
8020a3ec:	e0bfff17 	ldw	r2,-4(fp)
8020a3f0:	10c03a8d 	sth	r3,234(r2)
				& COMM_RMAP_LOWRES_PRT_A_2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a3f4:	e0bfff17 	ldw	r2,-4(fp)
8020a3f8:	10800017 	ldw	r2,0(r2)
8020a3fc:	01402d44 	movi	r5,181
8020a400:	1009883a 	mov	r4,r2
8020a404:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a408:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
8020a40c:	e0bffe17 	ldw	r2,-8(fp)
8020a410:	1007883a 	mov	r3,r2
8020a414:	e0bfff17 	ldw	r2,-4(fp)
8020a418:	10c03b0d 	sth	r3,236(r2)
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);
8020a41c:	e0bffe17 	ldw	r2,-8(fp)
8020a420:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_21_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA3 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA4 = (alt_u16) ((uliReg
8020a424:	1007883a 	mov	r3,r2
8020a428:	e0bfff17 	ldw	r2,-4(fp)
8020a42c:	10c03b8d 	sth	r3,238(r2)
				& COMM_RMAP_LOWRES_PRT_A_4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a430:	e0bfff17 	ldw	r2,-4(fp)
8020a434:	10800017 	ldw	r2,0(r2)
8020a438:	01402d84 	movi	r5,182
8020a43c:	1009883a 	mov	r4,r2
8020a440:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a444:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
8020a448:	e0bffe17 	ldw	r2,-8(fp)
8020a44c:	1007883a 	mov	r3,r2
8020a450:	e0bfff17 	ldw	r2,-4(fp)
8020a454:	10c03c0d 	sth	r3,240(r2)
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);
8020a458:	e0bffe17 	ldw	r2,-8(fp)
8020a45c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_22_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA5 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA6 = (alt_u16) ((uliReg
8020a460:	1007883a 	mov	r3,r2
8020a464:	e0bfff17 	ldw	r2,-4(fp)
8020a468:	10c03c8d 	sth	r3,242(r2)
				& COMM_RMAP_LOWRES_PRT_A_6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a46c:	e0bfff17 	ldw	r2,-4(fp)
8020a470:	10800017 	ldw	r2,0(r2)
8020a474:	01402dc4 	movi	r5,183
8020a478:	1009883a 	mov	r4,r2
8020a47c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a480:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
8020a484:	e0bffe17 	ldw	r2,-8(fp)
8020a488:	1007883a 	mov	r3,r2
8020a48c:	e0bfff17 	ldw	r2,-4(fp)
8020a490:	10c03d0d 	sth	r3,244(r2)
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);
8020a494:	e0bffe17 	ldw	r2,-8(fp)
8020a498:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_23_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA7 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA8 = (alt_u16) ((uliReg
8020a49c:	1007883a 	mov	r3,r2
8020a4a0:	e0bfff17 	ldw	r2,-4(fp)
8020a4a4:	10c03d8d 	sth	r3,246(r2)
				& COMM_RMAP_LOWRES_PRT_A_8_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a4a8:	e0bfff17 	ldw	r2,-4(fp)
8020a4ac:	10800017 	ldw	r2,0(r2)
8020a4b0:	01402e04 	movi	r5,184
8020a4b4:	1009883a 	mov	r4,r2
8020a4b8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a4bc:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
8020a4c0:	e0bffe17 	ldw	r2,-8(fp)
8020a4c4:	1007883a 	mov	r3,r2
8020a4c8:	e0bfff17 	ldw	r2,-4(fp)
8020a4cc:	10c03e0d 	sth	r3,248(r2)
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);
8020a4d0:	e0bffe17 	ldw	r2,-8(fp)
8020a4d4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_24_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA9 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_9_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA10 = (alt_u16) ((uliReg
8020a4d8:	1007883a 	mov	r3,r2
8020a4dc:	e0bfff17 	ldw	r2,-4(fp)
8020a4e0:	10c03e8d 	sth	r3,250(r2)
				& COMM_RMAP_LOWRES_PRT_A_10_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a4e4:	e0bfff17 	ldw	r2,-4(fp)
8020a4e8:	10800017 	ldw	r2,0(r2)
8020a4ec:	01402e44 	movi	r5,185
8020a4f0:	1009883a 	mov	r4,r2
8020a4f4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a4f8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
8020a4fc:	e0bffe17 	ldw	r2,-8(fp)
8020a500:	1007883a 	mov	r3,r2
8020a504:	e0bfff17 	ldw	r2,-4(fp)
8020a508:	10c03f0d 	sth	r3,252(r2)
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);
8020a50c:	e0bffe17 	ldw	r2,-8(fp)
8020a510:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_25_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA11 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_11_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA12 = (alt_u16) ((uliReg
8020a514:	1007883a 	mov	r3,r2
8020a518:	e0bfff17 	ldw	r2,-4(fp)
8020a51c:	10c03f8d 	sth	r3,254(r2)
				& COMM_RMAP_LOWRES_PRT_A_12_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a520:	e0bfff17 	ldw	r2,-4(fp)
8020a524:	10800017 	ldw	r2,0(r2)
8020a528:	01402e84 	movi	r5,186
8020a52c:	1009883a 	mov	r4,r2
8020a530:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a534:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
8020a538:	e0bffe17 	ldw	r2,-8(fp)
8020a53c:	1007883a 	mov	r3,r2
8020a540:	e0bfff17 	ldw	r2,-4(fp)
8020a544:	10c0400d 	sth	r3,256(r2)
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);
8020a548:	e0bffe17 	ldw	r2,-8(fp)
8020a54c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_26_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA13 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_13_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA14 = (alt_u16) ((uliReg
8020a550:	1007883a 	mov	r3,r2
8020a554:	e0bfff17 	ldw	r2,-4(fp)
8020a558:	10c0408d 	sth	r3,258(r2)
				& COMM_RMAP_LOWRES_PRT_A_14_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a55c:	e0bfff17 	ldw	r2,-4(fp)
8020a560:	10800017 	ldw	r2,0(r2)
8020a564:	01402ec4 	movi	r5,187
8020a568:	1009883a 	mov	r4,r2
8020a56c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a570:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
8020a574:	e0bffe17 	ldw	r2,-8(fp)
8020a578:	1007883a 	mov	r3,r2
8020a57c:	e0bfff17 	ldw	r2,-4(fp)
8020a580:	10c0410d 	sth	r3,260(r2)
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);
8020a584:	e0bffe17 	ldw	r2,-8(fp)
8020a588:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_27_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiLowresPrtA15 = (alt_u16) ((uliReg
				& COMM_RMAP_LOWRES_PRT_A_15_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt0 = (alt_u16) ((uliReg
8020a58c:	1007883a 	mov	r3,r2
8020a590:	e0bfff17 	ldw	r2,-4(fp)
8020a594:	10c0418d 	sth	r3,262(r2)
				& COMM_RMAP_SEL_HIRES_PRT0_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a598:	e0bfff17 	ldw	r2,-4(fp)
8020a59c:	10800017 	ldw	r2,0(r2)
8020a5a0:	01402f04 	movi	r5,188
8020a5a4:	1009883a 	mov	r4,r2
8020a5a8:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a5ac:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
8020a5b0:	e0bffe17 	ldw	r2,-8(fp)
8020a5b4:	1007883a 	mov	r3,r2
8020a5b8:	e0bfff17 	ldw	r2,-4(fp)
8020a5bc:	10c0420d 	sth	r3,264(r2)
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);
8020a5c0:	e0bffe17 	ldw	r2,-8(fp)
8020a5c4:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_28_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt1 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT1_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt2 = (alt_u16) ((uliReg
8020a5c8:	1007883a 	mov	r3,r2
8020a5cc:	e0bfff17 	ldw	r2,-4(fp)
8020a5d0:	10c0428d 	sth	r3,266(r2)
				& COMM_RMAP_SEL_HIRES_PRT2_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a5d4:	e0bfff17 	ldw	r2,-4(fp)
8020a5d8:	10800017 	ldw	r2,0(r2)
8020a5dc:	01402f44 	movi	r5,189
8020a5e0:	1009883a 	mov	r4,r2
8020a5e4:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a5e8:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
8020a5ec:	e0bffe17 	ldw	r2,-8(fp)
8020a5f0:	1007883a 	mov	r3,r2
8020a5f4:	e0bfff17 	ldw	r2,-4(fp)
8020a5f8:	10c0430d 	sth	r3,268(r2)
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);
8020a5fc:	e0bffe17 	ldw	r2,-8(fp)
8020a600:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_29_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt3 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT3_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt4 = (alt_u16) ((uliReg
8020a604:	1007883a 	mov	r3,r2
8020a608:	e0bfff17 	ldw	r2,-4(fp)
8020a60c:	10c0438d 	sth	r3,270(r2)
				& COMM_RMAP_SEL_HIRES_PRT4_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a610:	e0bfff17 	ldw	r2,-4(fp)
8020a614:	10800017 	ldw	r2,0(r2)
8020a618:	01402f84 	movi	r5,190
8020a61c:	1009883a 	mov	r4,r2
8020a620:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a624:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
8020a628:	e0bffe17 	ldw	r2,-8(fp)
8020a62c:	1007883a 	mov	r3,r2
8020a630:	e0bfff17 	ldw	r2,-4(fp)
8020a634:	10c0440d 	sth	r3,272(r2)
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);
8020a638:	e0bffe17 	ldw	r2,-8(fp)
8020a63c:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_30_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt5 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT5_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt6 = (alt_u16) ((uliReg
8020a640:	1007883a 	mov	r3,r2
8020a644:	e0bfff17 	ldw	r2,-4(fp)
8020a648:	10c0448d 	sth	r3,274(r2)
				& COMM_RMAP_SEL_HIRES_PRT6_MSK) >> 16);

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
8020a64c:	e0bfff17 	ldw	r2,-4(fp)
8020a650:	10800017 	ldw	r2,0(r2)
8020a654:	01402fc4 	movi	r5,191
8020a658:	1009883a 	mov	r4,r2
8020a65c:	020a8f80 	call	8020a8f8 <uliRmapReadReg>
8020a660:	e0bffe15 	stw	r2,-8(fp)
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
8020a664:	e0bffe17 	ldw	r2,-8(fp)
8020a668:	1007883a 	mov	r3,r2
8020a66c:	e0bfff17 	ldw	r2,-4(fp)
8020a670:	10c0450d 	sth	r3,276(r2)
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);
8020a674:	e0bffe17 	ldw	r2,-8(fp)
8020a678:	1004d43a 	srli	r2,r2,16

		uliReg = uliRmapReadReg(pxRmapCh->puliRmapChAddr,
		COMM_RMAP_HK_31_REG_OFST);
		pxRmapCh->xRmapMemHKArea.usiSelHiresPrt7 = (alt_u16) ((uliReg
				& COMM_RMAP_SEL_HIRES_PRT7_MSK) >> 0);
		pxRmapCh->xRmapMemHKArea.usiZeroHiresAmp = (alt_u16) ((uliReg
8020a67c:	1007883a 	mov	r3,r2
8020a680:	e0bfff17 	ldw	r2,-4(fp)
8020a684:	10c0458d 	sth	r3,278(r2)
				& COMM_RMAP_ZERO_HIRES_AMP_MSK) >> 16);

		bStatus = TRUE;
8020a688:	00800044 	movi	r2,1
8020a68c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020a690:	e0bffd17 	ldw	r2,-12(fp)
}
8020a694:	e037883a 	mov	sp,fp
8020a698:	dfc00117 	ldw	ra,4(sp)
8020a69c:	df000017 	ldw	fp,0(sp)
8020a6a0:	dec00204 	addi	sp,sp,8
8020a6a4:	f800283a 	ret

8020a6a8 <bRmapInitCh>:

bool bRmapInitCh(TRmapChannel *pxRmapCh, alt_u8 ucCommCh) {
8020a6a8:	defff904 	addi	sp,sp,-28
8020a6ac:	dfc00615 	stw	ra,24(sp)
8020a6b0:	df000515 	stw	fp,20(sp)
8020a6b4:	df000504 	addi	fp,sp,20
8020a6b8:	e13ffe15 	stw	r4,-8(fp)
8020a6bc:	2805883a 	mov	r2,r5
8020a6c0:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020a6c4:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020a6c8:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
8020a6cc:	e03ffd15 	stw	zero,-12(fp)

	if (pxRmapCh != NULL) {
8020a6d0:	e0bffe17 	ldw	r2,-8(fp)
8020a6d4:	10006f26 	beq	r2,zero,8020a894 <bRmapInitCh+0x1ec>

		switch (ucCommCh) {
8020a6d8:	e0bfff03 	ldbu	r2,-4(fp)
8020a6dc:	10c00228 	cmpgeui	r3,r2,8
8020a6e0:	1800461e 	bne	r3,zero,8020a7fc <bRmapInitCh+0x154>
8020a6e4:	100690ba 	slli	r3,r2,2
8020a6e8:	00a00874 	movhi	r2,32801
8020a6ec:	10a9bf04 	addi	r2,r2,-22788
8020a6f0:	1885883a 	add	r2,r3,r2
8020a6f4:	10800017 	ldw	r2,0(r2)
8020a6f8:	1000683a 	jmp	r2
8020a6fc:	8020a71c 	xori	zero,r16,33436
8020a700:	8020a738 	rdprs	zero,r16,-32100
8020a704:	8020a754 	ori	zero,r16,33437
8020a708:	8020a770 	cmpltui	zero,r16,33437
8020a70c:	8020a78c 	andi	zero,r16,33438
8020a710:	8020a7a8 	cmpgeui	zero,r16,33438
8020a714:	8020a7c4 	addi	zero,r16,-32097
8020a718:	8020a7e0 	cmpeqi	zero,r16,-32097
		case eCommSpwCh1:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8020a71c:	e0fffe17 	ldw	r3,-8(fp)
8020a720:	00a00034 	movhi	r2,32768
8020a724:	10870004 	addi	r2,r2,7168
8020a728:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a72c:	00800044 	movi	r2,1
8020a730:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a734:	00003306 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh2:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
8020a738:	e0fffe17 	ldw	r3,-8(fp)
8020a73c:	00a00034 	movhi	r2,32768
8020a740:	10870004 	addi	r2,r2,7168
8020a744:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a748:	00800044 	movi	r2,1
8020a74c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a750:	00002c06 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh3:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020a754:	e0fffe17 	ldw	r3,-8(fp)
8020a758:	00a00034 	movhi	r2,32768
8020a75c:	10870004 	addi	r2,r2,7168
8020a760:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a764:	00800044 	movi	r2,1
8020a768:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a76c:	00002506 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh4:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
8020a770:	e0fffe17 	ldw	r3,-8(fp)
8020a774:	00a00034 	movhi	r2,32768
8020a778:	10870004 	addi	r2,r2,7168
8020a77c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a780:	00800044 	movi	r2,1
8020a784:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a788:	00001e06 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh5:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8020a78c:	e0fffe17 	ldw	r3,-8(fp)
8020a790:	00a00034 	movhi	r2,32768
8020a794:	10870004 	addi	r2,r2,7168
8020a798:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a79c:	00800044 	movi	r2,1
8020a7a0:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7a4:	00001706 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh6:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
8020a7a8:	e0fffe17 	ldw	r3,-8(fp)
8020a7ac:	00a00034 	movhi	r2,32768
8020a7b0:	10870004 	addi	r2,r2,7168
8020a7b4:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7b8:	00800044 	movi	r2,1
8020a7bc:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7c0:	00001006 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh7:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020a7c4:	e0fffe17 	ldw	r3,-8(fp)
8020a7c8:	00a00034 	movhi	r2,32768
8020a7cc:	10870004 	addi	r2,r2,7168
8020a7d0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7d4:	00800044 	movi	r2,1
8020a7d8:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7dc:	00000906 	br	8020a804 <bRmapInitCh+0x15c>
		case eCommSpwCh8:
			pxRmapCh->puliRmapChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
8020a7e0:	e0fffe17 	ldw	r3,-8(fp)
8020a7e4:	00a00034 	movhi	r2,32768
8020a7e8:	10870004 	addi	r2,r2,7168
8020a7ec:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020a7f0:	00800044 	movi	r2,1
8020a7f4:	e0bffc15 	stw	r2,-16(fp)
			break;
8020a7f8:	00000206 	br	8020a804 <bRmapInitCh+0x15c>
		default:
			bValidCh = FALSE;
8020a7fc:	e03ffc15 	stw	zero,-16(fp)
			break;
8020a800:	0001883a 	nop
		}

		if (bValidCh) {
8020a804:	e0bffc17 	ldw	r2,-16(fp)
8020a808:	10002226 	beq	r2,zero,8020a894 <bRmapInitCh+0x1ec>
			if (!bRmapGetIrqControl(pxRmapCh)) {
8020a80c:	e13ffe17 	ldw	r4,-8(fp)
8020a810:	02082940 	call	80208294 <bRmapGetIrqControl>
8020a814:	1000021e 	bne	r2,zero,8020a820 <bRmapInitCh+0x178>
				bInitFail = TRUE;
8020a818:	00800044 	movi	r2,1
8020a81c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetCodecConfig(pxRmapCh)) {
8020a820:	e13ffe17 	ldw	r4,-8(fp)
8020a824:	02084680 	call	80208468 <bRmapGetCodecConfig>
8020a828:	1000021e 	bne	r2,zero,8020a834 <bRmapInitCh+0x18c>
				bInitFail = TRUE;
8020a82c:	00800044 	movi	r2,1
8020a830:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetCodecStatus(pxRmapCh)) {
8020a834:	e13ffe17 	ldw	r4,-8(fp)
8020a838:	02084ec0 	call	802084ec <bRmapGetCodecStatus>
8020a83c:	1000021e 	bne	r2,zero,8020a848 <bRmapInitCh+0x1a0>
				bInitFail = TRUE;
8020a840:	00800044 	movi	r2,1
8020a844:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetMemConfigArea(pxRmapCh)) {
8020a848:	e13ffe17 	ldw	r4,-8(fp)
8020a84c:	0208ac80 	call	80208ac8 <bRmapGetMemConfigArea>
8020a850:	1000021e 	bne	r2,zero,8020a85c <bRmapInitCh+0x1b4>
				bInitFail = TRUE;
8020a854:	00800044 	movi	r2,1
8020a858:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetMemConfigStat(pxRmapCh)) {
8020a85c:	e13ffe17 	ldw	r4,-8(fp)
8020a860:	0208d940 	call	80208d94 <bRmapGetMemConfigStat>
8020a864:	1000021e 	bne	r2,zero,8020a870 <bRmapInitCh+0x1c8>
				bInitFail = TRUE;
8020a868:	00800044 	movi	r2,1
8020a86c:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bRmapGetRmapMemHKArea(pxRmapCh)) {
8020a870:	e13ffe17 	ldw	r4,-8(fp)
8020a874:	0209ee40 	call	80209ee4 <bRmapGetRmapMemHKArea>
8020a878:	1000021e 	bne	r2,zero,8020a884 <bRmapInitCh+0x1dc>
				bInitFail = TRUE;
8020a87c:	00800044 	movi	r2,1
8020a880:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020a884:	e0bffd17 	ldw	r2,-12(fp)
8020a888:	1000021e 	bne	r2,zero,8020a894 <bRmapInitCh+0x1ec>
				bStatus = TRUE;
8020a88c:	00800044 	movi	r2,1
8020a890:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020a894:	e0bffb17 	ldw	r2,-20(fp)
}
8020a898:	e037883a 	mov	sp,fp
8020a89c:	dfc00117 	ldw	ra,4(sp)
8020a8a0:	df000017 	ldw	fp,0(sp)
8020a8a4:	dec00204 	addi	sp,sp,8
8020a8a8:	f800283a 	ret

8020a8ac <vRmapWriteReg>:
//! [public functions]

//! [private functions]
static void vRmapWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020a8ac:	defffc04 	addi	sp,sp,-16
8020a8b0:	df000315 	stw	fp,12(sp)
8020a8b4:	df000304 	addi	fp,sp,12
8020a8b8:	e13ffd15 	stw	r4,-12(fp)
8020a8bc:	e17ffe15 	stw	r5,-8(fp)
8020a8c0:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020a8c4:	e0bffe17 	ldw	r2,-8(fp)
8020a8c8:	1085883a 	add	r2,r2,r2
8020a8cc:	1085883a 	add	r2,r2,r2
8020a8d0:	1007883a 	mov	r3,r2
8020a8d4:	e0bffd17 	ldw	r2,-12(fp)
8020a8d8:	10c5883a 	add	r2,r2,r3
8020a8dc:	e0ffff17 	ldw	r3,-4(fp)
8020a8e0:	10c00015 	stw	r3,0(r2)
}
8020a8e4:	0001883a 	nop
8020a8e8:	e037883a 	mov	sp,fp
8020a8ec:	df000017 	ldw	fp,0(sp)
8020a8f0:	dec00104 	addi	sp,sp,4
8020a8f4:	f800283a 	ret

8020a8f8 <uliRmapReadReg>:

alt_u32 uliRmapReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
8020a8f8:	defffc04 	addi	sp,sp,-16
8020a8fc:	df000315 	stw	fp,12(sp)
8020a900:	df000304 	addi	fp,sp,12
8020a904:	e13ffe15 	stw	r4,-8(fp)
8020a908:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020a90c:	e0bfff17 	ldw	r2,-4(fp)
8020a910:	1085883a 	add	r2,r2,r2
8020a914:	1085883a 	add	r2,r2,r2
8020a918:	1007883a 	mov	r3,r2
8020a91c:	e0bffe17 	ldw	r2,-8(fp)
8020a920:	10c5883a 	add	r2,r2,r3
8020a924:	10800017 	ldw	r2,0(r2)
8020a928:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
8020a92c:	e0bffd17 	ldw	r2,-12(fp)
}
8020a930:	e037883a 	mov	sp,fp
8020a934:	df000017 	ldw	fp,0(sp)
8020a938:	dec00104 	addi	sp,sp,4
8020a93c:	f800283a 	ret

8020a940 <uliConvRmapCfgAddr>:

static alt_u32 uliConvRmapCfgAddr(alt_u32 puliRmapAddr) {
8020a940:	defffd04 	addi	sp,sp,-12
8020a944:	df000215 	stw	fp,8(sp)
8020a948:	df000204 	addi	fp,sp,8
8020a94c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliValue;

	switch (puliRmapAddr) {
8020a950:	e0bfff17 	ldw	r2,-4(fp)
8020a954:	10801368 	cmpgeui	r2,r2,77
8020a958:	10008a1e 	bne	r2,zero,8020ab84 <uliConvRmapCfgAddr+0x244>
8020a95c:	e0bfff17 	ldw	r2,-4(fp)
8020a960:	100690ba 	slli	r3,r2,2
8020a964:	00a00874 	movhi	r2,32801
8020a968:	10aa5e04 	addi	r2,r2,-22152
8020a96c:	1885883a 	add	r2,r3,r2
8020a970:	10800017 	ldw	r2,0(r2)
8020a974:	1000683a 	jmp	r2
8020a978:	8020aaac 	andhi	zero,r16,33450
8020a97c:	8020ab84 	addi	zero,r16,-32082
8020a980:	8020ab84 	addi	zero,r16,-32082
8020a984:	8020ab84 	addi	zero,r16,-32082
8020a988:	8020aab8 	rdprs	zero,r16,-32086
8020a98c:	8020ab84 	addi	zero,r16,-32082
8020a990:	8020ab84 	addi	zero,r16,-32082
8020a994:	8020ab84 	addi	zero,r16,-32082
8020a998:	8020aac4 	addi	zero,r16,-32085
8020a99c:	8020ab84 	addi	zero,r16,-32082
8020a9a0:	8020ab84 	addi	zero,r16,-32082
8020a9a4:	8020ab84 	addi	zero,r16,-32082
8020a9a8:	8020aad0 	cmplti	zero,r16,-32085
8020a9ac:	8020ab84 	addi	zero,r16,-32082
8020a9b0:	8020ab84 	addi	zero,r16,-32082
8020a9b4:	8020ab84 	addi	zero,r16,-32082
8020a9b8:	8020aadc 	xori	zero,r16,33451
8020a9bc:	8020ab84 	addi	zero,r16,-32082
8020a9c0:	8020ab84 	addi	zero,r16,-32082
8020a9c4:	8020ab84 	addi	zero,r16,-32082
8020a9c8:	8020aae8 	cmpgeui	zero,r16,33451
8020a9cc:	8020ab84 	addi	zero,r16,-32082
8020a9d0:	8020ab84 	addi	zero,r16,-32082
8020a9d4:	8020ab84 	addi	zero,r16,-32082
8020a9d8:	8020aaf4 	orhi	zero,r16,33451
8020a9dc:	8020ab84 	addi	zero,r16,-32082
8020a9e0:	8020ab84 	addi	zero,r16,-32082
8020a9e4:	8020ab84 	addi	zero,r16,-32082
8020a9e8:	8020ab00 	call	88020ab0 <__reset+0x2000ab0>
8020a9ec:	8020ab84 	addi	zero,r16,-32082
8020a9f0:	8020ab84 	addi	zero,r16,-32082
8020a9f4:	8020ab84 	addi	zero,r16,-32082
8020a9f8:	8020ab0c 	andi	zero,r16,33452
8020a9fc:	8020ab84 	addi	zero,r16,-32082
8020aa00:	8020ab84 	addi	zero,r16,-32082
8020aa04:	8020ab84 	addi	zero,r16,-32082
8020aa08:	8020ab18 	cmpnei	zero,r16,-32084
8020aa0c:	8020ab84 	addi	zero,r16,-32082
8020aa10:	8020ab84 	addi	zero,r16,-32082
8020aa14:	8020ab84 	addi	zero,r16,-32082
8020aa18:	8020ab24 	muli	zero,r16,-32084
8020aa1c:	8020ab84 	addi	zero,r16,-32082
8020aa20:	8020ab84 	addi	zero,r16,-32082
8020aa24:	8020ab84 	addi	zero,r16,-32082
8020aa28:	8020ab30 	cmpltui	zero,r16,33452
8020aa2c:	8020ab84 	addi	zero,r16,-32082
8020aa30:	8020ab84 	addi	zero,r16,-32082
8020aa34:	8020ab84 	addi	zero,r16,-32082
8020aa38:	8020ab84 	addi	zero,r16,-32082
8020aa3c:	8020ab84 	addi	zero,r16,-32082
8020aa40:	8020ab84 	addi	zero,r16,-32082
8020aa44:	8020ab84 	addi	zero,r16,-32082
8020aa48:	8020ab84 	addi	zero,r16,-32082
8020aa4c:	8020ab84 	addi	zero,r16,-32082
8020aa50:	8020ab84 	addi	zero,r16,-32082
8020aa54:	8020ab84 	addi	zero,r16,-32082
8020aa58:	8020ab3c 	xorhi	zero,r16,33452
8020aa5c:	8020ab84 	addi	zero,r16,-32082
8020aa60:	8020ab84 	addi	zero,r16,-32082
8020aa64:	8020ab84 	addi	zero,r16,-32082
8020aa68:	8020ab48 	cmpgei	zero,r16,-32083
8020aa6c:	8020ab84 	addi	zero,r16,-32082
8020aa70:	8020ab84 	addi	zero,r16,-32082
8020aa74:	8020ab84 	addi	zero,r16,-32082
8020aa78:	8020ab54 	ori	zero,r16,33453
8020aa7c:	8020ab84 	addi	zero,r16,-32082
8020aa80:	8020ab84 	addi	zero,r16,-32082
8020aa84:	8020ab84 	addi	zero,r16,-32082
8020aa88:	8020ab60 	cmpeqi	zero,r16,-32083
8020aa8c:	8020ab84 	addi	zero,r16,-32082
8020aa90:	8020ab84 	addi	zero,r16,-32082
8020aa94:	8020ab84 	addi	zero,r16,-32082
8020aa98:	8020ab6c 	andhi	zero,r16,33453
8020aa9c:	8020ab84 	addi	zero,r16,-32082
8020aaa0:	8020ab84 	addi	zero,r16,-32082
8020aaa4:	8020ab84 	addi	zero,r16,-32082
8020aaa8:	8020ab78 	rdprs	zero,r16,-32083
	case 0x00000000:
		uliValue = 0x00000040;
8020aaac:	00801004 	movi	r2,64
8020aab0:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aab4:	00003506 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000004:
		uliValue = 0x00000041;
8020aab8:	00801044 	movi	r2,65
8020aabc:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aac0:	00003206 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000008:
		uliValue = 0x00000042;
8020aac4:	00801084 	movi	r2,66
8020aac8:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aacc:	00002f06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000000C:
		uliValue = 0x00000043;
8020aad0:	008010c4 	movi	r2,67
8020aad4:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aad8:	00002c06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000010:
		uliValue = 0x00000044;
8020aadc:	00801104 	movi	r2,68
8020aae0:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aae4:	00002906 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000014:
		uliValue = 0x00000045;
8020aae8:	00801144 	movi	r2,69
8020aaec:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aaf0:	00002606 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000018:
		uliValue = 0x00000046;
8020aaf4:	00801184 	movi	r2,70
8020aaf8:	e0bffe15 	stw	r2,-8(fp)
		break;
8020aafc:	00002306 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000001C:
		uliValue = 0x00000047;
8020ab00:	008011c4 	movi	r2,71
8020ab04:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab08:	00002006 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000020:
		uliValue = 0x00000048;
8020ab0c:	00801204 	movi	r2,72
8020ab10:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab14:	00001d06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000024:
		uliValue = 0x00000049;
8020ab18:	00801244 	movi	r2,73
8020ab1c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab20:	00001a06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000028:
		uliValue = 0x0000004A;
8020ab24:	00801284 	movi	r2,74
8020ab28:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab2c:	00001706 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000002C:
		uliValue = 0x0000004B;
8020ab30:	008012c4 	movi	r2,75
8020ab34:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab38:	00001406 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000038:
		uliValue = 0x0000004C;
8020ab3c:	00801304 	movi	r2,76
8020ab40:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab44:	00001106 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000003C:
		uliValue = 0x0000004D;
8020ab48:	00801344 	movi	r2,77
8020ab4c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab50:	00000e06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000040:
		uliValue = 0x0000004E;
8020ab54:	00801384 	movi	r2,78
8020ab58:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab5c:	00000b06 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000044:
		uliValue = 0x0000004F;
8020ab60:	008013c4 	movi	r2,79
8020ab64:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab68:	00000806 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x00000048:
		uliValue = 0x00000050;
8020ab6c:	00801404 	movi	r2,80
8020ab70:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab74:	00000506 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	case 0x0000004C:
		uliValue = 0x00000051;
8020ab78:	00801444 	movi	r2,81
8020ab7c:	e0bffe15 	stw	r2,-8(fp)
		break;
8020ab80:	00000206 	br	8020ab8c <uliConvRmapCfgAddr+0x24c>
	default:
		uliValue = 0x00000000;
8020ab84:	e03ffe15 	stw	zero,-8(fp)
		break;
8020ab88:	0001883a 	nop
	}

	return uliValue;
8020ab8c:	e0bffe17 	ldw	r2,-8(fp)
}
8020ab90:	e037883a 	mov	sp,fp
8020ab94:	df000017 	ldw	fp,0(sp)
8020ab98:	dec00104 	addi	sp,sp,4
8020ab9c:	f800283a 	ret

8020aba0 <bSpwcSetLink>:

//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bSpwcSetLink(TSpwcChannel *pxSpwcCh) {
8020aba0:	defffb04 	addi	sp,sp,-20
8020aba4:	dfc00415 	stw	ra,16(sp)
8020aba8:	df000315 	stw	fp,12(sp)
8020abac:	df000304 	addi	fp,sp,12
8020abb0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020abb4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020abb8:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020abbc:	e0bfff17 	ldw	r2,-4(fp)
8020abc0:	10003d26 	beq	r2,zero,8020acb8 <bSpwcSetLink+0x118>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020abc4:	e0bfff17 	ldw	r2,-4(fp)
8020abc8:	10800017 	ldw	r2,0(r2)
8020abcc:	000b883a 	mov	r5,zero
8020abd0:	1009883a 	mov	r4,r2
8020abd4:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020abd8:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (pxSpwcCh->xLinkConfig.bAutostart) {
8020abdc:	e0bfff17 	ldw	r2,-4(fp)
8020abe0:	10800117 	ldw	r2,4(r2)
8020abe4:	10000426 	beq	r2,zero,8020abf8 <bSpwcSetLink+0x58>
			uliReg |= COMM_SPW_LNKCFG_AUTOSTART_MSK;
8020abe8:	e0bffe17 	ldw	r2,-8(fp)
8020abec:	10800114 	ori	r2,r2,4
8020abf0:	e0bffe15 	stw	r2,-8(fp)
8020abf4:	00000406 	br	8020ac08 <bSpwcSetLink+0x68>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_AUTOSTART_MSK);
8020abf8:	e0fffe17 	ldw	r3,-8(fp)
8020abfc:	00bffec4 	movi	r2,-5
8020ac00:	1884703a 	and	r2,r3,r2
8020ac04:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bLinkStart) {
8020ac08:	e0bfff17 	ldw	r2,-4(fp)
8020ac0c:	10800217 	ldw	r2,8(r2)
8020ac10:	10000426 	beq	r2,zero,8020ac24 <bSpwcSetLink+0x84>
			uliReg |= COMM_SPW_LNKCFG_LINKSTART_MSK;
8020ac14:	e0bffe17 	ldw	r2,-8(fp)
8020ac18:	10800094 	ori	r2,r2,2
8020ac1c:	e0bffe15 	stw	r2,-8(fp)
8020ac20:	00000406 	br	8020ac34 <bSpwcSetLink+0x94>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_LINKSTART_MSK);
8020ac24:	e0fffe17 	ldw	r3,-8(fp)
8020ac28:	00bfff44 	movi	r2,-3
8020ac2c:	1884703a 	and	r2,r3,r2
8020ac30:	e0bffe15 	stw	r2,-8(fp)
		}
		if (pxSpwcCh->xLinkConfig.bDisconnect) {
8020ac34:	e0bfff17 	ldw	r2,-4(fp)
8020ac38:	10800317 	ldw	r2,12(r2)
8020ac3c:	10000426 	beq	r2,zero,8020ac50 <bSpwcSetLink+0xb0>
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
8020ac40:	e0bffe17 	ldw	r2,-8(fp)
8020ac44:	10800054 	ori	r2,r2,1
8020ac48:	e0bffe15 	stw	r2,-8(fp)
8020ac4c:	00000406 	br	8020ac60 <bSpwcSetLink+0xc0>
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
8020ac50:	e0fffe17 	ldw	r3,-8(fp)
8020ac54:	00bfff84 	movi	r2,-2
8020ac58:	1884703a 	and	r2,r3,r2
8020ac5c:	e0bffe15 	stw	r2,-8(fp)
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
8020ac60:	e0fffe17 	ldw	r3,-8(fp)
8020ac64:	00804034 	movhi	r2,256
8020ac68:	10bfffc4 	addi	r2,r2,-1
8020ac6c:	1884703a 	and	r2,r3,r2
8020ac70:	e0bffe15 	stw	r2,-8(fp)
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));
8020ac74:	e0bfff17 	ldw	r2,-4(fp)
8020ac78:	10800403 	ldbu	r2,16(r2)
8020ac7c:	10803fcc 	andi	r2,r2,255
8020ac80:	1004963a 	slli	r2,r2,24
8020ac84:	1007883a 	mov	r3,r2
			uliReg |= COMM_SPW_LNKCFG_DISCONNECT_MSK;
		} else {
			uliReg &= (~COMM_SPW_LNKCFG_DISCONNECT_MSK);
		}
		uliReg &= (~COMM_SPW_LNKCFG_TXDIVCNT_MSK);
		uliReg |= (COMM_SPW_LNKCFG_TXDIVCNT_MSK
8020ac88:	e0bffe17 	ldw	r2,-8(fp)
8020ac8c:	1884b03a 	or	r2,r3,r2
8020ac90:	e0bffe15 	stw	r2,-8(fp)
				& (alt_u32)(pxSpwcCh->xLinkConfig.ucTxDivCnt << 24));

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_LINK_CFG_STAT_REG_OFST,
8020ac94:	e0bfff17 	ldw	r2,-4(fp)
8020ac98:	10800017 	ldw	r2,0(r2)
8020ac9c:	e0fffe17 	ldw	r3,-8(fp)
8020aca0:	180d883a 	mov	r6,r3
8020aca4:	000b883a 	mov	r5,zero
8020aca8:	1009883a 	mov	r4,r2
8020acac:	020b2480 	call	8020b248 <vSpwcWriteReg>
				uliReg);
		bStatus = TRUE;
8020acb0:	00800044 	movi	r2,1
8020acb4:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020acb8:	e0bffd17 	ldw	r2,-12(fp)
}
8020acbc:	e037883a 	mov	sp,fp
8020acc0:	dfc00117 	ldw	ra,4(sp)
8020acc4:	df000017 	ldw	fp,0(sp)
8020acc8:	dec00204 	addi	sp,sp,8
8020accc:	f800283a 	ret

8020acd0 <bSpwcGetLink>:

bool bSpwcGetLink(TSpwcChannel *pxSpwcCh) {
8020acd0:	defffb04 	addi	sp,sp,-20
8020acd4:	dfc00415 	stw	ra,16(sp)
8020acd8:	df000315 	stw	fp,12(sp)
8020acdc:	df000304 	addi	fp,sp,12
8020ace0:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020ace4:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020ace8:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020acec:	e0bfff17 	ldw	r2,-4(fp)
8020acf0:	10002826 	beq	r2,zero,8020ad94 <bSpwcGetLink+0xc4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020acf4:	e0bfff17 	ldw	r2,-4(fp)
8020acf8:	10800017 	ldw	r2,0(r2)
8020acfc:	000b883a 	mov	r5,zero
8020ad00:	1009883a 	mov	r4,r2
8020ad04:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020ad08:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKCFG_AUTOSTART_MSK) {
8020ad0c:	e0bffe17 	ldw	r2,-8(fp)
8020ad10:	1080010c 	andi	r2,r2,4
8020ad14:	10000426 	beq	r2,zero,8020ad28 <bSpwcGetLink+0x58>
			pxSpwcCh->xLinkConfig.bAutostart = TRUE;
8020ad18:	e0bfff17 	ldw	r2,-4(fp)
8020ad1c:	00c00044 	movi	r3,1
8020ad20:	10c00115 	stw	r3,4(r2)
8020ad24:	00000206 	br	8020ad30 <bSpwcGetLink+0x60>
		} else {
			pxSpwcCh->xLinkConfig.bAutostart = FALSE;
8020ad28:	e0bfff17 	ldw	r2,-4(fp)
8020ad2c:	10000115 	stw	zero,4(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_LINKSTART_MSK) {
8020ad30:	e0bffe17 	ldw	r2,-8(fp)
8020ad34:	1080008c 	andi	r2,r2,2
8020ad38:	10000426 	beq	r2,zero,8020ad4c <bSpwcGetLink+0x7c>
			pxSpwcCh->xLinkConfig.bLinkStart = TRUE;
8020ad3c:	e0bfff17 	ldw	r2,-4(fp)
8020ad40:	00c00044 	movi	r3,1
8020ad44:	10c00215 	stw	r3,8(r2)
8020ad48:	00000206 	br	8020ad54 <bSpwcGetLink+0x84>
		} else {
			pxSpwcCh->xLinkConfig.bLinkStart = FALSE;
8020ad4c:	e0bfff17 	ldw	r2,-4(fp)
8020ad50:	10000215 	stw	zero,8(r2)
		}
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
8020ad54:	e0bffe17 	ldw	r2,-8(fp)
8020ad58:	1080004c 	andi	r2,r2,1
8020ad5c:	10000426 	beq	r2,zero,8020ad70 <bSpwcGetLink+0xa0>
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
8020ad60:	e0bfff17 	ldw	r2,-4(fp)
8020ad64:	00c00044 	movi	r3,1
8020ad68:	10c00315 	stw	r3,12(r2)
8020ad6c:	00000206 	br	8020ad78 <bSpwcGetLink+0xa8>
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
8020ad70:	e0bfff17 	ldw	r2,-4(fp)
8020ad74:	10000315 	stw	zero,12(r2)
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);
8020ad78:	e0bffe17 	ldw	r2,-8(fp)
8020ad7c:	1004d63a 	srli	r2,r2,24
		if (uliReg & COMM_SPW_LNKCFG_DISCONNECT_MSK) {
			pxSpwcCh->xLinkConfig.bDisconnect = TRUE;
		} else {
			pxSpwcCh->xLinkConfig.bDisconnect = FALSE;
		}
		pxSpwcCh->xLinkConfig.ucTxDivCnt= (alt_u8)(
8020ad80:	1007883a 	mov	r3,r2
8020ad84:	e0bfff17 	ldw	r2,-4(fp)
8020ad88:	10c00405 	stb	r3,16(r2)
				(uliReg & COMM_SPW_LNKCFG_TXDIVCNT_MSK) >> 24);

		bStatus = TRUE;
8020ad8c:	00800044 	movi	r2,1
8020ad90:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020ad94:	e0bffd17 	ldw	r2,-12(fp)
}
8020ad98:	e037883a 	mov	sp,fp
8020ad9c:	dfc00117 	ldw	ra,4(sp)
8020ada0:	df000017 	ldw	fp,0(sp)
8020ada4:	dec00204 	addi	sp,sp,8
8020ada8:	f800283a 	ret

8020adac <bSpwcGetLinkError>:

bool bSpwcGetLinkError(TSpwcChannel *pxSpwcCh) {
8020adac:	defffb04 	addi	sp,sp,-20
8020adb0:	dfc00415 	stw	ra,16(sp)
8020adb4:	df000315 	stw	fp,12(sp)
8020adb8:	df000304 	addi	fp,sp,12
8020adbc:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020adc0:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020adc4:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020adc8:	e0bfff17 	ldw	r2,-4(fp)
8020adcc:	10002c26 	beq	r2,zero,8020ae80 <bSpwcGetLinkError+0xd4>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020add0:	e0bfff17 	ldw	r2,-4(fp)
8020add4:	10800017 	ldw	r2,0(r2)
8020add8:	000b883a 	mov	r5,zero
8020addc:	1009883a 	mov	r4,r2
8020ade0:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020ade4:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKERR_DISCONNECT_MSK) {
8020ade8:	e0bffe17 	ldw	r2,-8(fp)
8020adec:	1080006c 	andhi	r2,r2,1
8020adf0:	10000426 	beq	r2,zero,8020ae04 <bSpwcGetLinkError+0x58>
			pxSpwcCh->xLinkError.bDisconnect = TRUE;
8020adf4:	e0bfff17 	ldw	r2,-4(fp)
8020adf8:	00c00044 	movi	r3,1
8020adfc:	10c00515 	stw	r3,20(r2)
8020ae00:	00000206 	br	8020ae0c <bSpwcGetLinkError+0x60>
		} else {
			pxSpwcCh->xLinkError.bDisconnect = FALSE;
8020ae04:	e0bfff17 	ldw	r2,-4(fp)
8020ae08:	10000515 	stw	zero,20(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_PARITY_MSK) {
8020ae0c:	e0bffe17 	ldw	r2,-8(fp)
8020ae10:	108000ac 	andhi	r2,r2,2
8020ae14:	10000426 	beq	r2,zero,8020ae28 <bSpwcGetLinkError+0x7c>
			pxSpwcCh->xLinkError.bParity = TRUE;
8020ae18:	e0bfff17 	ldw	r2,-4(fp)
8020ae1c:	00c00044 	movi	r3,1
8020ae20:	10c00615 	stw	r3,24(r2)
8020ae24:	00000206 	br	8020ae30 <bSpwcGetLinkError+0x84>
		} else {
			pxSpwcCh->xLinkError.bParity = FALSE;
8020ae28:	e0bfff17 	ldw	r2,-4(fp)
8020ae2c:	10000615 	stw	zero,24(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_ESCAPE_MSK) {
8020ae30:	e0bffe17 	ldw	r2,-8(fp)
8020ae34:	1080012c 	andhi	r2,r2,4
8020ae38:	10000426 	beq	r2,zero,8020ae4c <bSpwcGetLinkError+0xa0>
			pxSpwcCh->xLinkError.bEscape = TRUE;
8020ae3c:	e0bfff17 	ldw	r2,-4(fp)
8020ae40:	00c00044 	movi	r3,1
8020ae44:	10c00715 	stw	r3,28(r2)
8020ae48:	00000206 	br	8020ae54 <bSpwcGetLinkError+0xa8>
		} else {
			pxSpwcCh->xLinkError.bEscape = FALSE;
8020ae4c:	e0bfff17 	ldw	r2,-4(fp)
8020ae50:	10000715 	stw	zero,28(r2)
		}
		if (uliReg & COMM_SPW_LNKERR_CREDIT_MSK) {
8020ae54:	e0bffe17 	ldw	r2,-8(fp)
8020ae58:	1080022c 	andhi	r2,r2,8
8020ae5c:	10000426 	beq	r2,zero,8020ae70 <bSpwcGetLinkError+0xc4>
			pxSpwcCh->xLinkError.bCredit = TRUE;
8020ae60:	e0bfff17 	ldw	r2,-4(fp)
8020ae64:	00c00044 	movi	r3,1
8020ae68:	10c00815 	stw	r3,32(r2)
8020ae6c:	00000206 	br	8020ae78 <bSpwcGetLinkError+0xcc>
		} else {
			pxSpwcCh->xLinkError.bCredit = FALSE;
8020ae70:	e0bfff17 	ldw	r2,-4(fp)
8020ae74:	10000815 	stw	zero,32(r2)
		}

		bStatus = TRUE;
8020ae78:	00800044 	movi	r2,1
8020ae7c:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020ae80:	e0bffd17 	ldw	r2,-12(fp)
}
8020ae84:	e037883a 	mov	sp,fp
8020ae88:	dfc00117 	ldw	ra,4(sp)
8020ae8c:	df000017 	ldw	fp,0(sp)
8020ae90:	dec00204 	addi	sp,sp,8
8020ae94:	f800283a 	ret

8020ae98 <bSpwcGetLinkStatus>:

bool bSpwcGetLinkStatus(TSpwcChannel *pxSpwcCh) {
8020ae98:	defffb04 	addi	sp,sp,-20
8020ae9c:	dfc00415 	stw	ra,16(sp)
8020aea0:	df000315 	stw	fp,12(sp)
8020aea4:	df000304 	addi	fp,sp,12
8020aea8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020aeac:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020aeb0:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020aeb4:	e0bfff17 	ldw	r2,-4(fp)
8020aeb8:	10002326 	beq	r2,zero,8020af48 <bSpwcGetLinkStatus+0xb0>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020aebc:	e0bfff17 	ldw	r2,-4(fp)
8020aec0:	10800017 	ldw	r2,0(r2)
8020aec4:	000b883a 	mov	r5,zero
8020aec8:	1009883a 	mov	r4,r2
8020aecc:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020aed0:	e0bffe15 	stw	r2,-8(fp)
		COMM_LINK_CFG_STAT_REG_OFST);

		if (uliReg & COMM_SPW_LNKSTAT_STARTED_MSK) {
8020aed4:	e0bffe17 	ldw	r2,-8(fp)
8020aed8:	1081000c 	andi	r2,r2,1024
8020aedc:	10000426 	beq	r2,zero,8020aef0 <bSpwcGetLinkStatus+0x58>
			pxSpwcCh->xLinkStatus.bStarted = TRUE;
8020aee0:	e0bfff17 	ldw	r2,-4(fp)
8020aee4:	00c00044 	movi	r3,1
8020aee8:	10c00915 	stw	r3,36(r2)
8020aeec:	00000206 	br	8020aef8 <bSpwcGetLinkStatus+0x60>
		} else {
			pxSpwcCh->xLinkStatus.bStarted = FALSE;
8020aef0:	e0bfff17 	ldw	r2,-4(fp)
8020aef4:	10000915 	stw	zero,36(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_CONNECTING_MSK) {
8020aef8:	e0bffe17 	ldw	r2,-8(fp)
8020aefc:	1080800c 	andi	r2,r2,512
8020af00:	10000426 	beq	r2,zero,8020af14 <bSpwcGetLinkStatus+0x7c>
			pxSpwcCh->xLinkStatus.bConnecting = TRUE;
8020af04:	e0bfff17 	ldw	r2,-4(fp)
8020af08:	00c00044 	movi	r3,1
8020af0c:	10c00a15 	stw	r3,40(r2)
8020af10:	00000206 	br	8020af1c <bSpwcGetLinkStatus+0x84>
		} else {
			pxSpwcCh->xLinkStatus.bConnecting = FALSE;
8020af14:	e0bfff17 	ldw	r2,-4(fp)
8020af18:	10000a15 	stw	zero,40(r2)
		}
		if (uliReg & COMM_SPW_LNKSTAT_RUNNING_MSK) {
8020af1c:	e0bffe17 	ldw	r2,-8(fp)
8020af20:	1080400c 	andi	r2,r2,256
8020af24:	10000426 	beq	r2,zero,8020af38 <bSpwcGetLinkStatus+0xa0>
			pxSpwcCh->xLinkStatus.bRunning = TRUE;
8020af28:	e0bfff17 	ldw	r2,-4(fp)
8020af2c:	00c00044 	movi	r3,1
8020af30:	10c00b15 	stw	r3,44(r2)
8020af34:	00000206 	br	8020af40 <bSpwcGetLinkStatus+0xa8>
		} else {
			pxSpwcCh->xLinkStatus.bRunning = FALSE;
8020af38:	e0bfff17 	ldw	r2,-4(fp)
8020af3c:	10000b15 	stw	zero,44(r2)
		}

		bStatus = TRUE;
8020af40:	00800044 	movi	r2,1
8020af44:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020af48:	e0bffd17 	ldw	r2,-12(fp)
}
8020af4c:	e037883a 	mov	sp,fp
8020af50:	dfc00117 	ldw	ra,4(sp)
8020af54:	df000017 	ldw	fp,0(sp)
8020af58:	dec00204 	addi	sp,sp,8
8020af5c:	f800283a 	ret

8020af60 <bSpwcGetTimecode>:

bool bSpwcGetTimecode(TSpwcChannel *pxSpwcCh) {
8020af60:	defffb04 	addi	sp,sp,-20
8020af64:	dfc00415 	stw	ra,16(sp)
8020af68:	df000315 	stw	fp,12(sp)
8020af6c:	df000304 	addi	fp,sp,12
8020af70:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020af74:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020af78:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020af7c:	e0bfff17 	ldw	r2,-4(fp)
8020af80:	10001326 	beq	r2,zero,8020afd0 <bSpwcGetTimecode+0x70>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020af84:	e0bfff17 	ldw	r2,-4(fp)
8020af88:	10800017 	ldw	r2,0(r2)
8020af8c:	01400044 	movi	r5,1
8020af90:	1009883a 	mov	r4,r2
8020af94:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020af98:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
8020af9c:	e0bffe17 	ldw	r2,-8(fp)
8020afa0:	1080300c 	andi	r2,r2,192
8020afa4:	1004d1ba 	srli	r2,r2,6

	if (pxSpwcCh != NULL) {
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
		COMM_TIMECODE_REG_OFST);

		pxSpwcCh->xTimecode.ucControl= (alt_u8)(
8020afa8:	1007883a 	mov	r3,r2
8020afac:	e0bfff17 	ldw	r2,-4(fp)
8020afb0:	10c00c05 	stb	r3,48(r2)
				(uliReg & COMM_TIMECODE_CONTROL_MSK) >> 6);
		pxSpwcCh->xTimecode.ucCounter= (alt_u8)(
8020afb4:	e0bffe17 	ldw	r2,-8(fp)
8020afb8:	10800fcc 	andi	r2,r2,63
8020afbc:	1007883a 	mov	r3,r2
8020afc0:	e0bfff17 	ldw	r2,-4(fp)
8020afc4:	10c00c45 	stb	r3,49(r2)
				(uliReg & COMM_TIMECODE_TIME_MSK) >> 0);

		bStatus = TRUE;
8020afc8:	00800044 	movi	r2,1
8020afcc:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020afd0:	e0bffd17 	ldw	r2,-12(fp)
}
8020afd4:	e037883a 	mov	sp,fp
8020afd8:	dfc00117 	ldw	ra,4(sp)
8020afdc:	df000017 	ldw	fp,0(sp)
8020afe0:	dec00204 	addi	sp,sp,8
8020afe4:	f800283a 	ret

8020afe8 <bSpwcClearTimecode>:

bool bSpwcClearTimecode(TSpwcChannel *pxSpwcCh) {
8020afe8:	defffb04 	addi	sp,sp,-20
8020afec:	dfc00415 	stw	ra,16(sp)
8020aff0:	df000315 	stw	fp,12(sp)
8020aff4:	df000304 	addi	fp,sp,12
8020aff8:	e13fff15 	stw	r4,-4(fp)
	bool bStatus = FALSE;
8020affc:	e03ffd15 	stw	zero,-12(fp)
	volatile alt_u32 uliReg = 0;
8020b000:	e03ffe15 	stw	zero,-8(fp)

	if (pxSpwcCh != NULL) {
8020b004:	e0bfff17 	ldw	r2,-4(fp)
8020b008:	10001226 	beq	r2,zero,8020b054 <bSpwcClearTimecode+0x6c>
		uliReg = uliSpwcReadReg(pxSpwcCh->puliSpwcChAddr,
8020b00c:	e0bfff17 	ldw	r2,-4(fp)
8020b010:	10800017 	ldw	r2,0(r2)
8020b014:	01400044 	movi	r5,1
8020b018:	1009883a 	mov	r4,r2
8020b01c:	020b2940 	call	8020b294 <uliSpwcReadReg>
8020b020:	e0bffe15 	stw	r2,-8(fp)
		COMM_TIMECODE_REG_OFST);

		uliReg |= COMM_TIMECODE_CLR_MSK;
8020b024:	e0bffe17 	ldw	r2,-8(fp)
8020b028:	10804014 	ori	r2,r2,256
8020b02c:	e0bffe15 	stw	r2,-8(fp)

		vSpwcWriteReg(pxSpwcCh->puliSpwcChAddr, COMM_TIMECODE_REG_OFST, uliReg);
8020b030:	e0bfff17 	ldw	r2,-4(fp)
8020b034:	10800017 	ldw	r2,0(r2)
8020b038:	e0fffe17 	ldw	r3,-8(fp)
8020b03c:	180d883a 	mov	r6,r3
8020b040:	01400044 	movi	r5,1
8020b044:	1009883a 	mov	r4,r2
8020b048:	020b2480 	call	8020b248 <vSpwcWriteReg>
		bStatus = TRUE;
8020b04c:	00800044 	movi	r2,1
8020b050:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
8020b054:	e0bffd17 	ldw	r2,-12(fp)
}
8020b058:	e037883a 	mov	sp,fp
8020b05c:	dfc00117 	ldw	ra,4(sp)
8020b060:	df000017 	ldw	fp,0(sp)
8020b064:	dec00204 	addi	sp,sp,8
8020b068:	f800283a 	ret

8020b06c <bSpwcInitCh>:

bool bSpwcInitCh(TSpwcChannel *pxSpwcCh, alt_u8 ucCommCh) {
8020b06c:	defff904 	addi	sp,sp,-28
8020b070:	dfc00615 	stw	ra,24(sp)
8020b074:	df000515 	stw	fp,20(sp)
8020b078:	df000504 	addi	fp,sp,20
8020b07c:	e13ffe15 	stw	r4,-8(fp)
8020b080:	2805883a 	mov	r2,r5
8020b084:	e0bfff05 	stb	r2,-4(fp)
	bool bStatus = FALSE;
8020b088:	e03ffb15 	stw	zero,-20(fp)
	bool bValidCh = FALSE;
8020b08c:	e03ffc15 	stw	zero,-16(fp)
	bool bInitFail = FALSE;
8020b090:	e03ffd15 	stw	zero,-12(fp)

	if (pxSpwcCh != NULL) {
8020b094:	e0bffe17 	ldw	r2,-8(fp)
8020b098:	10006526 	beq	r2,zero,8020b230 <bSpwcInitCh+0x1c4>

		switch (ucCommCh) {
8020b09c:	e0bfff03 	ldbu	r2,-4(fp)
8020b0a0:	10c00228 	cmpgeui	r3,r2,8
8020b0a4:	1800461e 	bne	r3,zero,8020b1c0 <bSpwcInitCh+0x154>
8020b0a8:	100690ba 	slli	r3,r2,2
8020b0ac:	00a00874 	movhi	r2,32801
8020b0b0:	10ac3004 	addi	r2,r2,-20288
8020b0b4:	1885883a 	add	r2,r3,r2
8020b0b8:	10800017 	ldw	r2,0(r2)
8020b0bc:	1000683a 	jmp	r2
8020b0c0:	8020b0e0 	cmpeqi	zero,r16,-32061
8020b0c4:	8020b0fc 	xorhi	zero,r16,33475
8020b0c8:	8020b118 	cmpnei	zero,r16,-32060
8020b0cc:	8020b134 	orhi	zero,r16,33476
8020b0d0:	8020b150 	cmplti	zero,r16,-32059
8020b0d4:	8020b16c 	andhi	zero,r16,33477
8020b0d8:	8020b188 	cmpgei	zero,r16,-32058
8020b0dc:	8020b1a4 	muli	zero,r16,-32058
		case eCommSpwCh1:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_1_BASE_ADDR;
8020b0e0:	e0fffe17 	ldw	r3,-8(fp)
8020b0e4:	00a00034 	movhi	r2,32768
8020b0e8:	10870004 	addi	r2,r2,7168
8020b0ec:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b0f0:	00800044 	movi	r2,1
8020b0f4:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b0f8:	00003306 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh2:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_2_BASE_ADDR;
8020b0fc:	e0fffe17 	ldw	r3,-8(fp)
8020b100:	00a00034 	movhi	r2,32768
8020b104:	10870004 	addi	r2,r2,7168
8020b108:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b10c:	00800044 	movi	r2,1
8020b110:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b114:	00002c06 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh3:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_3_BASE_ADDR;
8020b118:	e0fffe17 	ldw	r3,-8(fp)
8020b11c:	00a00034 	movhi	r2,32768
8020b120:	10870004 	addi	r2,r2,7168
8020b124:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b128:	00800044 	movi	r2,1
8020b12c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b130:	00002506 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh4:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_4_BASE_ADDR;
8020b134:	e0fffe17 	ldw	r3,-8(fp)
8020b138:	00a00034 	movhi	r2,32768
8020b13c:	10870004 	addi	r2,r2,7168
8020b140:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b144:	00800044 	movi	r2,1
8020b148:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b14c:	00001e06 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh5:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_5_BASE_ADDR;
8020b150:	e0fffe17 	ldw	r3,-8(fp)
8020b154:	00a00034 	movhi	r2,32768
8020b158:	10870004 	addi	r2,r2,7168
8020b15c:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b160:	00800044 	movi	r2,1
8020b164:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b168:	00001706 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh6:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_6_BASE_ADDR;
8020b16c:	e0fffe17 	ldw	r3,-8(fp)
8020b170:	00a00034 	movhi	r2,32768
8020b174:	10870004 	addi	r2,r2,7168
8020b178:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b17c:	00800044 	movi	r2,1
8020b180:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b184:	00001006 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh7:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_7_BASE_ADDR;
8020b188:	e0fffe17 	ldw	r3,-8(fp)
8020b18c:	00a00034 	movhi	r2,32768
8020b190:	10870004 	addi	r2,r2,7168
8020b194:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b198:	00800044 	movi	r2,1
8020b19c:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b1a0:	00000906 	br	8020b1c8 <bSpwcInitCh+0x15c>
		case eCommSpwCh8:
			pxSpwcCh->puliSpwcChAddr = (alt_u32 *) COMM_CHANNEL_8_BASE_ADDR;
8020b1a4:	e0fffe17 	ldw	r3,-8(fp)
8020b1a8:	00a00034 	movhi	r2,32768
8020b1ac:	10870004 	addi	r2,r2,7168
8020b1b0:	18800015 	stw	r2,0(r3)
			bValidCh = TRUE;
8020b1b4:	00800044 	movi	r2,1
8020b1b8:	e0bffc15 	stw	r2,-16(fp)
			break;
8020b1bc:	00000206 	br	8020b1c8 <bSpwcInitCh+0x15c>
		default:
			bValidCh = FALSE;
8020b1c0:	e03ffc15 	stw	zero,-16(fp)
			break;
8020b1c4:	0001883a 	nop
		}

		if (bValidCh) {
8020b1c8:	e0bffc17 	ldw	r2,-16(fp)
8020b1cc:	10001826 	beq	r2,zero,8020b230 <bSpwcInitCh+0x1c4>
			if (!bSpwcGetLink(pxSpwcCh)) {
8020b1d0:	e13ffe17 	ldw	r4,-8(fp)
8020b1d4:	020acd00 	call	8020acd0 <bSpwcGetLink>
8020b1d8:	1000021e 	bne	r2,zero,8020b1e4 <bSpwcInitCh+0x178>
				bInitFail = TRUE;
8020b1dc:	00800044 	movi	r2,1
8020b1e0:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkError(pxSpwcCh)) {
8020b1e4:	e13ffe17 	ldw	r4,-8(fp)
8020b1e8:	020adac0 	call	8020adac <bSpwcGetLinkError>
8020b1ec:	1000021e 	bne	r2,zero,8020b1f8 <bSpwcInitCh+0x18c>
				bInitFail = TRUE;
8020b1f0:	00800044 	movi	r2,1
8020b1f4:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetLinkStatus(pxSpwcCh)) {
8020b1f8:	e13ffe17 	ldw	r4,-8(fp)
8020b1fc:	020ae980 	call	8020ae98 <bSpwcGetLinkStatus>
8020b200:	1000021e 	bne	r2,zero,8020b20c <bSpwcInitCh+0x1a0>
				bInitFail = TRUE;
8020b204:	00800044 	movi	r2,1
8020b208:	e0bffd15 	stw	r2,-12(fp)
			}
			if (!bSpwcGetTimecode(pxSpwcCh)) {
8020b20c:	e13ffe17 	ldw	r4,-8(fp)
8020b210:	020af600 	call	8020af60 <bSpwcGetTimecode>
8020b214:	1000021e 	bne	r2,zero,8020b220 <bSpwcInitCh+0x1b4>
				bInitFail = TRUE;
8020b218:	00800044 	movi	r2,1
8020b21c:	e0bffd15 	stw	r2,-12(fp)
			}

			if (!bInitFail) {
8020b220:	e0bffd17 	ldw	r2,-12(fp)
8020b224:	1000021e 	bne	r2,zero,8020b230 <bSpwcInitCh+0x1c4>
				bStatus = TRUE;
8020b228:	00800044 	movi	r2,1
8020b22c:	e0bffb15 	stw	r2,-20(fp)
			}
		}
	}
	return bStatus;
8020b230:	e0bffb17 	ldw	r2,-20(fp)
}
8020b234:	e037883a 	mov	sp,fp
8020b238:	dfc00117 	ldw	ra,4(sp)
8020b23c:	df000017 	ldw	fp,0(sp)
8020b240:	dec00204 	addi	sp,sp,8
8020b244:	f800283a 	ret

8020b248 <vSpwcWriteReg>:
//! [public functions]

//! [private functions]
static void vSpwcWriteReg(alt_u32 *puliAddr, alt_u32 uliOffset,
		alt_u32 uliValue) {
8020b248:	defffc04 	addi	sp,sp,-16
8020b24c:	df000315 	stw	fp,12(sp)
8020b250:	df000304 	addi	fp,sp,12
8020b254:	e13ffd15 	stw	r4,-12(fp)
8020b258:	e17ffe15 	stw	r5,-8(fp)
8020b25c:	e1bfff15 	stw	r6,-4(fp)
	*(puliAddr + uliOffset) = uliValue;
8020b260:	e0bffe17 	ldw	r2,-8(fp)
8020b264:	1085883a 	add	r2,r2,r2
8020b268:	1085883a 	add	r2,r2,r2
8020b26c:	1007883a 	mov	r3,r2
8020b270:	e0bffd17 	ldw	r2,-12(fp)
8020b274:	10c5883a 	add	r2,r2,r3
8020b278:	e0ffff17 	ldw	r3,-4(fp)
8020b27c:	10c00015 	stw	r3,0(r2)
}
8020b280:	0001883a 	nop
8020b284:	e037883a 	mov	sp,fp
8020b288:	df000017 	ldw	fp,0(sp)
8020b28c:	dec00104 	addi	sp,sp,4
8020b290:	f800283a 	ret

8020b294 <uliSpwcReadReg>:

static alt_u32 uliSpwcReadReg(alt_u32 *puliAddr, alt_u32 uliOffset) {
8020b294:	defffc04 	addi	sp,sp,-16
8020b298:	df000315 	stw	fp,12(sp)
8020b29c:	df000304 	addi	fp,sp,12
8020b2a0:	e13ffe15 	stw	r4,-8(fp)
8020b2a4:	e17fff15 	stw	r5,-4(fp)
	volatile alt_u32 uliValue;

	uliValue = *(puliAddr + uliOffset);
8020b2a8:	e0bfff17 	ldw	r2,-4(fp)
8020b2ac:	1085883a 	add	r2,r2,r2
8020b2b0:	1085883a 	add	r2,r2,r2
8020b2b4:	1007883a 	mov	r3,r2
8020b2b8:	e0bffe17 	ldw	r2,-8(fp)
8020b2bc:	10c5883a 	add	r2,r2,r3
8020b2c0:	10800017 	ldw	r2,0(r2)
8020b2c4:	e0bffd15 	stw	r2,-12(fp)
	return uliValue;
8020b2c8:	e0bffd17 	ldw	r2,-12(fp)
}
8020b2cc:	e037883a 	mov	sp,fp
8020b2d0:	df000017 	ldw	fp,0(sp)
8020b2d4:	dec00104 	addi	sp,sp,4
8020b2d8:	f800283a 	ret

8020b2dc <bEnableIsoDrivers>:
//! [program memory private global variables]
//! [program memory private global variables]

//! [public functions]
bool bEnableIsoDrivers(void)
{
8020b2dc:	defffe04 	addi	sp,sp,-8
8020b2e0:	dfc00115 	stw	ra,4(sp)
8020b2e4:	df000015 	stw	fp,0(sp)
8020b2e8:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_EN_ISO_DRIVERS_MSK);
8020b2ec:	01400204 	movi	r5,8
8020b2f0:	01000044 	movi	r4,1
8020b2f4:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b2f8:	00800044 	movi	r2,1
}
8020b2fc:	e037883a 	mov	sp,fp
8020b300:	dfc00117 	ldw	ra,4(sp)
8020b304:	df000017 	ldw	fp,0(sp)
8020b308:	dec00204 	addi	sp,sp,8
8020b30c:	f800283a 	ret

8020b310 <bDisableIsoDrivers>:

bool bDisableIsoDrivers(void)
{
8020b310:	defffe04 	addi	sp,sp,-8
8020b314:	dfc00115 	stw	ra,4(sp)
8020b318:	df000015 	stw	fp,0(sp)
8020b31c:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_EN_ISO_DRIVERS_MSK);
8020b320:	01400204 	movi	r5,8
8020b324:	0009883a 	mov	r4,zero
8020b328:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b32c:	00800044 	movi	r2,1
}
8020b330:	e037883a 	mov	sp,fp
8020b334:	dfc00117 	ldw	ra,4(sp)
8020b338:	df000017 	ldw	fp,0(sp)
8020b33c:	dec00204 	addi	sp,sp,8
8020b340:	f800283a 	ret

8020b344 <bEnableLvdsBoard>:

bool bEnableLvdsBoard(void)
{
8020b344:	defffe04 	addi	sp,sp,-8
8020b348:	dfc00115 	stw	ra,4(sp)
8020b34c:	df000015 	stw	fp,0(sp)
8020b350:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PWDN_MSK);
8020b354:	01400104 	movi	r5,4
8020b358:	01000044 	movi	r4,1
8020b35c:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b360:	00800044 	movi	r2,1
}
8020b364:	e037883a 	mov	sp,fp
8020b368:	dfc00117 	ldw	ra,4(sp)
8020b36c:	df000017 	ldw	fp,0(sp)
8020b370:	dec00204 	addi	sp,sp,8
8020b374:	f800283a 	ret

8020b378 <bDisableLvdsBoard>:

bool bDisableLvdsBoard(void)
{
8020b378:	defffe04 	addi	sp,sp,-8
8020b37c:	dfc00115 	stw	ra,4(sp)
8020b380:	df000015 	stw	fp,0(sp)
8020b384:	d839883a 	mov	fp,sp
  bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PWDN_MSK);
8020b388:	01400104 	movi	r5,4
8020b38c:	0009883a 	mov	r4,zero
8020b390:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
  return  TRUE;
8020b394:	00800044 	movi	r2,1
}
8020b398:	e037883a 	mov	sp,fp
8020b39c:	dfc00117 	ldw	ra,4(sp)
8020b3a0:	df000017 	ldw	fp,0(sp)
8020b3a4:	dec00204 	addi	sp,sp,8
8020b3a8:	f800283a 	ret

8020b3ac <bSetPreEmphasys>:

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
8020b3ac:	defffd04 	addi	sp,sp,-12
8020b3b0:	dfc00215 	stw	ra,8(sp)
8020b3b4:	df000115 	stw	fp,4(sp)
8020b3b8:	df000104 	addi	fp,sp,4
8020b3bc:	2005883a 	mov	r2,r4
8020b3c0:	e0bfff05 	stb	r2,-4(fp)
  switch (ucPemLevel) {
8020b3c4:	e0bfff03 	ldbu	r2,-4(fp)
8020b3c8:	10c00060 	cmpeqi	r3,r2,1
8020b3cc:	18000d1e 	bne	r3,zero,8020b404 <bSetPreEmphasys+0x58>
8020b3d0:	10c00088 	cmpgei	r3,r2,2
8020b3d4:	1800021e 	bne	r3,zero,8020b3e0 <bSetPreEmphasys+0x34>
8020b3d8:	10000626 	beq	r2,zero,8020b3f4 <bSetPreEmphasys+0x48>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
8020b3dc:	00001b06 	br	8020b44c <bSetPreEmphasys+0xa0>
  return  TRUE;
}

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
8020b3e0:	10c000a0 	cmpeqi	r3,r2,2
8020b3e4:	18000e1e 	bne	r3,zero,8020b420 <bSetPreEmphasys+0x74>
8020b3e8:	108000e0 	cmpeqi	r2,r2,3
8020b3ec:	1000131e 	bne	r2,zero,8020b43c <bSetPreEmphasys+0x90>
      break;
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
      break;
    default:
      break;
8020b3f0:	00001606 	br	8020b44c <bSetPreEmphasys+0xa0>

bool bSetPreEmphasys(alt_u8 ucPemLevel)
{
  switch (ucPemLevel) {
    case LVDS_PEM_OFF:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020b3f4:	014000c4 	movi	r5,3
8020b3f8:	0009883a 	mov	r4,zero
8020b3fc:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b400:	00001206 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_LO:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM1_MSK);
8020b404:	01400084 	movi	r5,2
8020b408:	0009883a 	mov	r4,zero
8020b40c:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM0_MSK);
8020b410:	01400044 	movi	r5,1
8020b414:	01000044 	movi	r4,1
8020b418:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b41c:	00000b06 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_MID:
      bCtrlIoLvdsDrive(LVDS_IO_OFF, LVDS_PEM0_MSK);
8020b420:	01400044 	movi	r5,1
8020b424:	0009883a 	mov	r4,zero
8020b428:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      bCtrlIoLvdsDrive(LVDS_IO_ON,  LVDS_PEM1_MSK);
8020b42c:	01400084 	movi	r5,2
8020b430:	01000044 	movi	r4,1
8020b434:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b438:	00000406 	br	8020b44c <bSetPreEmphasys+0xa0>
    case LVDS_PEM_HI:
      bCtrlIoLvdsDrive(LVDS_IO_ON, LVDS_PEM1_MSK | LVDS_PEM0_MSK);
8020b43c:	014000c4 	movi	r5,3
8020b440:	01000044 	movi	r4,1
8020b444:	020b4640 	call	8020b464 <bCtrlIoLvdsDrive>
      break;
8020b448:	0001883a 	nop
    default:
      break;
  }
  return TRUE;
8020b44c:	00800044 	movi	r2,1
}
8020b450:	e037883a 	mov	sp,fp
8020b454:	dfc00117 	ldw	ra,4(sp)
8020b458:	df000017 	ldw	fp,0(sp)
8020b45c:	dec00204 	addi	sp,sp,8
8020b460:	f800283a 	ret

8020b464 <bCtrlIoLvdsDrive>:
 * @param [in] ulliMask   -> mascara de i/os a serem alterados
 *
 * @retval TRUE -> sucesso
 */
static bool bCtrlIoLvdsDrive(bool bOnOff, alt_u8 ucMask)
{
8020b464:	defffd04 	addi	sp,sp,-12
8020b468:	df000215 	stw	fp,8(sp)
8020b46c:	df000204 	addi	fp,sp,8
8020b470:	e13ffe15 	stw	r4,-8(fp)
8020b474:	2805883a 	mov	r2,r5
8020b478:	e0bfff05 	stb	r2,-4(fp)
  if (bOnOff == LVDS_IO_OFF) {
8020b47c:	e0bffe17 	ldw	r2,-8(fp)
8020b480:	1000071e 	bne	r2,zero,8020b4a0 <bCtrlIoLvdsDrive+0x3c>
	 ucIoValue &= (~ucMask);
8020b484:	e0bfff03 	ldbu	r2,-4(fp)
8020b488:	0084303a 	nor	r2,zero,r2
8020b48c:	1007883a 	mov	r3,r2
8020b490:	d0a00043 	ldbu	r2,-32767(gp)
8020b494:	1884703a 	and	r2,r3,r2
8020b498:	d0a00045 	stb	r2,-32767(gp)
8020b49c:	00000406 	br	8020b4b0 <bCtrlIoLvdsDrive+0x4c>
  }
  else {
	 ucIoValue |= ucMask;
8020b4a0:	d0e00043 	ldbu	r3,-32767(gp)
8020b4a4:	e0bfff03 	ldbu	r2,-4(fp)
8020b4a8:	1884b03a 	or	r2,r3,r2
8020b4ac:	d0a00045 	stb	r2,-32767(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LVDS_CTRL_IO_LVDS_ADDR_BASE, ucIoValue);
8020b4b0:	d0a00043 	ldbu	r2,-32767(gp)
8020b4b4:	10c03fcc 	andi	r3,r2,255
8020b4b8:	00a04034 	movhi	r2,33024
8020b4bc:	10822804 	addi	r2,r2,2208
8020b4c0:	10c00035 	stwio	r3,0(r2)
  return TRUE;
8020b4c4:	00800044 	movi	r2,1
}
8020b4c8:	e037883a 	mov	sp,fp
8020b4cc:	df000017 	ldw	fp,0(sp)
8020b4d0:	dec00104 	addi	sp,sp,4
8020b4d4:	f800283a 	ret

8020b4d8 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
8020b4d8:	defffa04 	addi	sp,sp,-24
8020b4dc:	dfc00515 	stw	ra,20(sp)
8020b4e0:	df000415 	stw	fp,16(sp)
8020b4e4:	df000404 	addi	fp,sp,16
8020b4e8:	e13ffd15 	stw	r4,-12(fp)
8020b4ec:	e17ffe15 	stw	r5,-8(fp)
8020b4f0:	3005883a 	mov	r2,r6
8020b4f4:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b4f8:	00800044 	movi	r2,1
8020b4fc:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b500:	e17ffe17 	ldw	r5,-8(fp)
8020b504:	e13ffd17 	ldw	r4,-12(fp)
8020b508:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b50c:	e0bfff03 	ldbu	r2,-4(fp)
8020b510:	10803fcc 	andi	r2,r2,255
8020b514:	100d883a 	mov	r6,r2
8020b518:	e17ffe17 	ldw	r5,-8(fp)
8020b51c:	e13ffd17 	ldw	r4,-12(fp)
8020b520:	020b98c0 	call	8020b98c <i2c_write>
8020b524:	1000011e 	bne	r2,zero,8020b52c <I2C_TestAdress+0x54>
        bSuccess = FALSE;
8020b528:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
8020b52c:	e17ffe17 	ldw	r5,-8(fp)
8020b530:	e13ffd17 	ldw	r4,-12(fp)
8020b534:	020b9140 	call	8020b914 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
8020b538:	0106d604 	movi	r4,7000
8020b53c:	021f2d00 	call	8021f2d0 <usleep>
    
    return bSuccess;
8020b540:	e0bffc17 	ldw	r2,-16(fp)

}
8020b544:	e037883a 	mov	sp,fp
8020b548:	dfc00117 	ldw	ra,4(sp)
8020b54c:	df000017 	ldw	fp,0(sp)
8020b550:	dec00204 	addi	sp,sp,8
8020b554:	f800283a 	ret

8020b558 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
8020b558:	defff804 	addi	sp,sp,-32
8020b55c:	dfc00715 	stw	ra,28(sp)
8020b560:	df000615 	stw	fp,24(sp)
8020b564:	df000604 	addi	fp,sp,24
8020b568:	e13ffb15 	stw	r4,-20(fp)
8020b56c:	e17ffc15 	stw	r5,-16(fp)
8020b570:	3009883a 	mov	r4,r6
8020b574:	3807883a 	mov	r3,r7
8020b578:	e0800217 	ldw	r2,8(fp)
8020b57c:	e13ffd05 	stb	r4,-12(fp)
8020b580:	e0fffe05 	stb	r3,-8(fp)
8020b584:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b588:	00800044 	movi	r2,1
8020b58c:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b590:	e17ffc17 	ldw	r5,-16(fp)
8020b594:	e13ffb17 	ldw	r4,-20(fp)
8020b598:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b59c:	e0bffd03 	ldbu	r2,-12(fp)
8020b5a0:	10803fcc 	andi	r2,r2,255
8020b5a4:	100d883a 	mov	r6,r2
8020b5a8:	e17ffc17 	ldw	r5,-16(fp)
8020b5ac:	e13ffb17 	ldw	r4,-20(fp)
8020b5b0:	020b98c0 	call	8020b98c <i2c_write>
8020b5b4:	1000011e 	bne	r2,zero,8020b5bc <I2C_Write+0x64>
        bSuccess = FALSE;
8020b5b8:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b5bc:	e0bffa17 	ldw	r2,-24(fp)
8020b5c0:	10000726 	beq	r2,zero,8020b5e0 <I2C_Write+0x88>
8020b5c4:	e0bffe03 	ldbu	r2,-8(fp)
8020b5c8:	100d883a 	mov	r6,r2
8020b5cc:	e17ffc17 	ldw	r5,-16(fp)
8020b5d0:	e13ffb17 	ldw	r4,-20(fp)
8020b5d4:	020b98c0 	call	8020b98c <i2c_write>
8020b5d8:	1000011e 	bne	r2,zero,8020b5e0 <I2C_Write+0x88>
        bSuccess = FALSE;
8020b5dc:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
8020b5e0:	e0bffa17 	ldw	r2,-24(fp)
8020b5e4:	10000726 	beq	r2,zero,8020b604 <I2C_Write+0xac>
8020b5e8:	e0bfff03 	ldbu	r2,-4(fp)
8020b5ec:	100d883a 	mov	r6,r2
8020b5f0:	e17ffc17 	ldw	r5,-16(fp)
8020b5f4:	e13ffb17 	ldw	r4,-20(fp)
8020b5f8:	020b98c0 	call	8020b98c <i2c_write>
8020b5fc:	1000011e 	bne	r2,zero,8020b604 <I2C_Write+0xac>
        bSuccess = FALSE;
8020b600:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
8020b604:	e17ffc17 	ldw	r5,-16(fp)
8020b608:	e13ffb17 	ldw	r4,-20(fp)
8020b60c:	020b9140 	call	8020b914 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
8020b610:	0106d604 	movi	r4,7000
8020b614:	021f2d00 	call	8021f2d0 <usleep>
    
    return bSuccess;
8020b618:	e0bffa17 	ldw	r2,-24(fp)

}
8020b61c:	e037883a 	mov	sp,fp
8020b620:	dfc00117 	ldw	ra,4(sp)
8020b624:	df000017 	ldw	fp,0(sp)
8020b628:	dec00204 	addi	sp,sp,8
8020b62c:	f800283a 	ret

8020b630 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
8020b630:	defff904 	addi	sp,sp,-28
8020b634:	dfc00615 	stw	ra,24(sp)
8020b638:	df000515 	stw	fp,20(sp)
8020b63c:	df000504 	addi	fp,sp,20
8020b640:	e13ffc15 	stw	r4,-16(fp)
8020b644:	e17ffd15 	stw	r5,-12(fp)
8020b648:	3007883a 	mov	r3,r6
8020b64c:	3805883a 	mov	r2,r7
8020b650:	e0fffe05 	stb	r3,-8(fp)
8020b654:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
8020b658:	00800044 	movi	r2,1
8020b65c:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b660:	e17ffd17 	ldw	r5,-12(fp)
8020b664:	e13ffc17 	ldw	r4,-16(fp)
8020b668:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b66c:	e0bffe03 	ldbu	r2,-8(fp)
8020b670:	10803fcc 	andi	r2,r2,255
8020b674:	100d883a 	mov	r6,r2
8020b678:	e17ffd17 	ldw	r5,-12(fp)
8020b67c:	e13ffc17 	ldw	r4,-16(fp)
8020b680:	020b98c0 	call	8020b98c <i2c_write>
8020b684:	1000011e 	bne	r2,zero,8020b68c <I2C_Read+0x5c>
        bSuccess = FALSE;
8020b688:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b68c:	e0bffb17 	ldw	r2,-20(fp)
8020b690:	10000726 	beq	r2,zero,8020b6b0 <I2C_Read+0x80>
8020b694:	e0bfff03 	ldbu	r2,-4(fp)
8020b698:	100d883a 	mov	r6,r2
8020b69c:	e17ffd17 	ldw	r5,-12(fp)
8020b6a0:	e13ffc17 	ldw	r4,-16(fp)
8020b6a4:	020b98c0 	call	8020b98c <i2c_write>
8020b6a8:	1000011e 	bne	r2,zero,8020b6b0 <I2C_Read+0x80>
        bSuccess = FALSE;
8020b6ac:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
8020b6b0:	e17ffd17 	ldw	r5,-12(fp)
8020b6b4:	e13ffc17 	ldw	r4,-16(fp)
8020b6b8:	020b8880 	call	8020b888 <i2c_start>
    DeviceAddr |= 1; // Read
8020b6bc:	e0bffe03 	ldbu	r2,-8(fp)
8020b6c0:	10800054 	ori	r2,r2,1
8020b6c4:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020b6c8:	e0bffb17 	ldw	r2,-20(fp)
8020b6cc:	10000826 	beq	r2,zero,8020b6f0 <I2C_Read+0xc0>
8020b6d0:	e0bffe03 	ldbu	r2,-8(fp)
8020b6d4:	10803fcc 	andi	r2,r2,255
8020b6d8:	100d883a 	mov	r6,r2
8020b6dc:	e17ffd17 	ldw	r5,-12(fp)
8020b6e0:	e13ffc17 	ldw	r4,-16(fp)
8020b6e4:	020b98c0 	call	8020b98c <i2c_write>
8020b6e8:	1000011e 	bne	r2,zero,8020b6f0 <I2C_Read+0xc0>
        bSuccess = FALSE;
8020b6ec:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
8020b6f0:	e0bffb17 	ldw	r2,-20(fp)
8020b6f4:	10000526 	beq	r2,zero,8020b70c <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
8020b6f8:	000f883a 	mov	r7,zero
8020b6fc:	e1800217 	ldw	r6,8(fp)
8020b700:	e17ffd17 	ldw	r5,-12(fp)
8020b704:	e13ffc17 	ldw	r4,-16(fp)
8020b708:	020babc0 	call	8020babc <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
8020b70c:	e17ffd17 	ldw	r5,-12(fp)
8020b710:	e13ffc17 	ldw	r4,-16(fp)
8020b714:	020b9140 	call	8020b914 <i2c_stop>
    
    return bSuccess;
8020b718:	e0bffb17 	ldw	r2,-20(fp)
}
8020b71c:	e037883a 	mov	sp,fp
8020b720:	dfc00117 	ldw	ra,4(sp)
8020b724:	df000017 	ldw	fp,0(sp)
8020b728:	dec00204 	addi	sp,sp,8
8020b72c:	f800283a 	ret

8020b730 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
8020b730:	defff604 	addi	sp,sp,-40
8020b734:	dfc00915 	stw	ra,36(sp)
8020b738:	df000815 	stw	fp,32(sp)
8020b73c:	df000804 	addi	fp,sp,32
8020b740:	e13ffb15 	stw	r4,-20(fp)
8020b744:	e17ffc15 	stw	r5,-16(fp)
8020b748:	3007883a 	mov	r3,r6
8020b74c:	e1fffe15 	stw	r7,-8(fp)
8020b750:	e0800217 	ldw	r2,8(fp)
8020b754:	e0fffd05 	stb	r3,-12(fp)
8020b758:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
8020b75c:	00800044 	movi	r2,1
8020b760:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
8020b764:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020b768:	e17ffc17 	ldw	r5,-16(fp)
8020b76c:	e13ffb17 	ldw	r4,-20(fp)
8020b770:	020b8880 	call	8020b888 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
8020b774:	e0bffd03 	ldbu	r2,-12(fp)
8020b778:	10803fcc 	andi	r2,r2,255
8020b77c:	100d883a 	mov	r6,r2
8020b780:	e17ffc17 	ldw	r5,-16(fp)
8020b784:	e13ffb17 	ldw	r4,-20(fp)
8020b788:	020b98c0 	call	8020b98c <i2c_write>
8020b78c:	1000011e 	bne	r2,zero,8020b794 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
8020b790:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
8020b794:	e0bff917 	ldw	r2,-28(fp)
8020b798:	10000726 	beq	r2,zero,8020b7b8 <I2C_MultipleRead+0x88>
8020b79c:	e0bffa03 	ldbu	r2,-24(fp)
8020b7a0:	100d883a 	mov	r6,r2
8020b7a4:	e17ffc17 	ldw	r5,-16(fp)
8020b7a8:	e13ffb17 	ldw	r4,-20(fp)
8020b7ac:	020b98c0 	call	8020b98c <i2c_write>
8020b7b0:	1000011e 	bne	r2,zero,8020b7b8 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
8020b7b4:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
8020b7b8:	e0bff917 	ldw	r2,-28(fp)
8020b7bc:	10000326 	beq	r2,zero,8020b7cc <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
8020b7c0:	e17ffc17 	ldw	r5,-16(fp)
8020b7c4:	e13ffb17 	ldw	r4,-20(fp)
8020b7c8:	020b8880 	call	8020b888 <i2c_start>
    DeviceAddr |= 1; // Read
8020b7cc:	e0bffd03 	ldbu	r2,-12(fp)
8020b7d0:	10800054 	ori	r2,r2,1
8020b7d4:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
8020b7d8:	e0bff917 	ldw	r2,-28(fp)
8020b7dc:	10000826 	beq	r2,zero,8020b800 <I2C_MultipleRead+0xd0>
8020b7e0:	e0bffd03 	ldbu	r2,-12(fp)
8020b7e4:	10803fcc 	andi	r2,r2,255
8020b7e8:	100d883a 	mov	r6,r2
8020b7ec:	e17ffc17 	ldw	r5,-16(fp)
8020b7f0:	e13ffb17 	ldw	r4,-20(fp)
8020b7f4:	020b98c0 	call	8020b98c <i2c_write>
8020b7f8:	1000011e 	bne	r2,zero,8020b800 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
8020b7fc:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
8020b800:	e0bff917 	ldw	r2,-28(fp)
8020b804:	10001726 	beq	r2,zero,8020b864 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
8020b808:	e03ff815 	stw	zero,-32(fp)
8020b80c:	00001006 	br	8020b850 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
8020b810:	e0bff817 	ldw	r2,-32(fp)
8020b814:	e0fffe17 	ldw	r3,-8(fp)
8020b818:	1889883a 	add	r4,r3,r2
8020b81c:	e0bfff0b 	ldhu	r2,-4(fp)
8020b820:	10ffffc4 	addi	r3,r2,-1
8020b824:	e0bff817 	ldw	r2,-32(fp)
8020b828:	1884c03a 	cmpne	r2,r3,r2
8020b82c:	10803fcc 	andi	r2,r2,255
8020b830:	100f883a 	mov	r7,r2
8020b834:	200d883a 	mov	r6,r4
8020b838:	e17ffc17 	ldw	r5,-16(fp)
8020b83c:	e13ffb17 	ldw	r4,-20(fp)
8020b840:	020babc0 	call	8020babc <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
8020b844:	e0bff817 	ldw	r2,-32(fp)
8020b848:	10800044 	addi	r2,r2,1
8020b84c:	e0bff815 	stw	r2,-32(fp)
8020b850:	e0bfff0b 	ldhu	r2,-4(fp)
8020b854:	e0fff817 	ldw	r3,-32(fp)
8020b858:	1880020e 	bge	r3,r2,8020b864 <I2C_MultipleRead+0x134>
8020b85c:	e0bff917 	ldw	r2,-28(fp)
8020b860:	103feb1e 	bne	r2,zero,8020b810 <__reset+0xfa1eb810>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
8020b864:	e17ffc17 	ldw	r5,-16(fp)
8020b868:	e13ffb17 	ldw	r4,-20(fp)
8020b86c:	020b9140 	call	8020b914 <i2c_stop>
    
    return bSuccess;    
8020b870:	e0bff917 	ldw	r2,-28(fp)
    
}
8020b874:	e037883a 	mov	sp,fp
8020b878:	dfc00117 	ldw	ra,4(sp)
8020b87c:	df000017 	ldw	fp,0(sp)
8020b880:	dec00204 	addi	sp,sp,8
8020b884:	f800283a 	ret

8020b888 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
8020b888:	defffc04 	addi	sp,sp,-16
8020b88c:	dfc00315 	stw	ra,12(sp)
8020b890:	df000215 	stw	fp,8(sp)
8020b894:	df000204 	addi	fp,sp,8
8020b898:	e13ffe15 	stw	r4,-8(fp)
8020b89c:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
8020b8a0:	e0bfff17 	ldw	r2,-4(fp)
8020b8a4:	10800104 	addi	r2,r2,4
8020b8a8:	1007883a 	mov	r3,r2
8020b8ac:	00800044 	movi	r2,1
8020b8b0:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
8020b8b4:	e0bfff17 	ldw	r2,-4(fp)
8020b8b8:	00c00044 	movi	r3,1
8020b8bc:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
8020b8c0:	e0bffe17 	ldw	r2,-8(fp)
8020b8c4:	00c00044 	movi	r3,1
8020b8c8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8020b8cc:	01000044 	movi	r4,1
8020b8d0:	021f2d00 	call	8021f2d0 <usleep>
     
    SDA_LOW(data_base); // data low
8020b8d4:	e0bfff17 	ldw	r2,-4(fp)
8020b8d8:	0007883a 	mov	r3,zero
8020b8dc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
8020b8e0:	01000044 	movi	r4,1
8020b8e4:	021f2d00 	call	8021f2d0 <usleep>
    SCL_LOW(clk_base); // clock low
8020b8e8:	e0bffe17 	ldw	r2,-8(fp)
8020b8ec:	0007883a 	mov	r3,zero
8020b8f0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
8020b8f4:	01000044 	movi	r4,1
8020b8f8:	021f2d00 	call	8021f2d0 <usleep>
}
8020b8fc:	0001883a 	nop
8020b900:	e037883a 	mov	sp,fp
8020b904:	dfc00117 	ldw	ra,4(sp)
8020b908:	df000017 	ldw	fp,0(sp)
8020b90c:	dec00204 	addi	sp,sp,8
8020b910:	f800283a 	ret

8020b914 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
8020b914:	defffc04 	addi	sp,sp,-16
8020b918:	dfc00315 	stw	ra,12(sp)
8020b91c:	df000215 	stw	fp,8(sp)
8020b920:	df000204 	addi	fp,sp,8
8020b924:	e13ffe15 	stw	r4,-8(fp)
8020b928:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
8020b92c:	e0bfff17 	ldw	r2,-4(fp)
8020b930:	10800104 	addi	r2,r2,4
8020b934:	1007883a 	mov	r3,r2
8020b938:	00800044 	movi	r2,1
8020b93c:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
8020b940:	e0bfff17 	ldw	r2,-4(fp)
8020b944:	0007883a 	mov	r3,zero
8020b948:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
8020b94c:	e0bffe17 	ldw	r2,-8(fp)
8020b950:	00c00044 	movi	r3,1
8020b954:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
8020b958:	01000044 	movi	r4,1
8020b95c:	021f2d00 	call	8021f2d0 <usleep>
    SDA_HIGH(data_base); // data high
8020b960:	e0bfff17 	ldw	r2,-4(fp)
8020b964:	00c00044 	movi	r3,1
8020b968:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
8020b96c:	01000044 	movi	r4,1
8020b970:	021f2d00 	call	8021f2d0 <usleep>
    

    
}
8020b974:	0001883a 	nop
8020b978:	e037883a 	mov	sp,fp
8020b97c:	dfc00117 	ldw	ra,4(sp)
8020b980:	df000017 	ldw	fp,0(sp)
8020b984:	dec00204 	addi	sp,sp,8
8020b988:	f800283a 	ret

8020b98c <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
8020b98c:	defff804 	addi	sp,sp,-32
8020b990:	dfc00715 	stw	ra,28(sp)
8020b994:	df000615 	stw	fp,24(sp)
8020b998:	df000604 	addi	fp,sp,24
8020b99c:	e13ffd15 	stw	r4,-12(fp)
8020b9a0:	e17ffe15 	stw	r5,-8(fp)
8020b9a4:	3005883a 	mov	r2,r6
8020b9a8:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
8020b9ac:	00bfe004 	movi	r2,-128
8020b9b0:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
8020b9b4:	e0bffe17 	ldw	r2,-8(fp)
8020b9b8:	10800104 	addi	r2,r2,4
8020b9bc:	1007883a 	mov	r3,r2
8020b9c0:	00800044 	movi	r2,1
8020b9c4:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
8020b9c8:	e03ffb15 	stw	zero,-20(fp)
8020b9cc:	00001f06 	br	8020ba4c <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
8020b9d0:	e0bffd17 	ldw	r2,-12(fp)
8020b9d4:	0007883a 	mov	r3,zero
8020b9d8:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
8020b9dc:	e0ffff03 	ldbu	r3,-4(fp)
8020b9e0:	e0bffa03 	ldbu	r2,-24(fp)
8020b9e4:	1884703a 	and	r2,r3,r2
8020b9e8:	10803fcc 	andi	r2,r2,255
8020b9ec:	10000426 	beq	r2,zero,8020ba00 <i2c_write+0x74>
            SDA_HIGH(data_base);
8020b9f0:	e0bffe17 	ldw	r2,-8(fp)
8020b9f4:	00c00044 	movi	r3,1
8020b9f8:	10c00035 	stwio	r3,0(r2)
8020b9fc:	00000306 	br	8020ba0c <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
8020ba00:	e0bffe17 	ldw	r2,-8(fp)
8020ba04:	0007883a 	mov	r3,zero
8020ba08:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
8020ba0c:	e0bffa03 	ldbu	r2,-24(fp)
8020ba10:	1004d07a 	srli	r2,r2,1
8020ba14:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
8020ba18:	e0bffd17 	ldw	r2,-12(fp)
8020ba1c:	00c00044 	movi	r3,1
8020ba20:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020ba24:	01000044 	movi	r4,1
8020ba28:	021f2d00 	call	8021f2d0 <usleep>
        SCL_LOW(clk_base);
8020ba2c:	e0bffd17 	ldw	r2,-12(fp)
8020ba30:	0007883a 	mov	r3,zero
8020ba34:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020ba38:	01000044 	movi	r4,1
8020ba3c:	021f2d00 	call	8021f2d0 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
8020ba40:	e0bffb17 	ldw	r2,-20(fp)
8020ba44:	10800044 	addi	r2,r2,1
8020ba48:	e0bffb15 	stw	r2,-20(fp)
8020ba4c:	e0bffb17 	ldw	r2,-20(fp)
8020ba50:	10800210 	cmplti	r2,r2,8
8020ba54:	103fde1e 	bne	r2,zero,8020b9d0 <__reset+0xfa1eb9d0>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
8020ba58:	e0bffe17 	ldw	r2,-8(fp)
8020ba5c:	10800104 	addi	r2,r2,4
8020ba60:	0007883a 	mov	r3,zero
8020ba64:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
8020ba68:	e0bffd17 	ldw	r2,-12(fp)
8020ba6c:	00c00044 	movi	r3,1
8020ba70:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
8020ba74:	01000044 	movi	r4,1
8020ba78:	021f2d00 	call	8021f2d0 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
8020ba7c:	e0bffe17 	ldw	r2,-8(fp)
8020ba80:	10800037 	ldwio	r2,0(r2)
8020ba84:	1005003a 	cmpeq	r2,r2,zero
8020ba88:	10803fcc 	andi	r2,r2,255
8020ba8c:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
8020ba90:	e0bffd17 	ldw	r2,-12(fp)
8020ba94:	0007883a 	mov	r3,zero
8020ba98:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020ba9c:	01000044 	movi	r4,1
8020baa0:	021f2d00 	call	8021f2d0 <usleep>
    return bAck;
8020baa4:	e0bffc17 	ldw	r2,-16(fp)
}    
8020baa8:	e037883a 	mov	sp,fp
8020baac:	dfc00117 	ldw	ra,4(sp)
8020bab0:	df000017 	ldw	fp,0(sp)
8020bab4:	dec00204 	addi	sp,sp,8
8020bab8:	f800283a 	ret

8020babc <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
8020babc:	defff804 	addi	sp,sp,-32
8020bac0:	dfc00715 	stw	ra,28(sp)
8020bac4:	df000615 	stw	fp,24(sp)
8020bac8:	df000604 	addi	fp,sp,24
8020bacc:	e13ffc15 	stw	r4,-16(fp)
8020bad0:	e17ffd15 	stw	r5,-12(fp)
8020bad4:	e1bffe15 	stw	r6,-8(fp)
8020bad8:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
8020badc:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
8020bae0:	e0bffd17 	ldw	r2,-12(fp)
8020bae4:	10800104 	addi	r2,r2,4
8020bae8:	0007883a 	mov	r3,zero
8020baec:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
8020baf0:	e0bffc17 	ldw	r2,-16(fp)
8020baf4:	0007883a 	mov	r3,zero
8020baf8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020bafc:	01000044 	movi	r4,1
8020bb00:	021f2d00 	call	8021f2d0 <usleep>

    for(i=0;i<8;i++){
8020bb04:	e03ffb15 	stw	zero,-20(fp)
8020bb08:	00001606 	br	8020bb64 <i2c_read+0xa8>
        Data <<= 1;
8020bb0c:	e0bffa03 	ldbu	r2,-24(fp)
8020bb10:	1085883a 	add	r2,r2,r2
8020bb14:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
8020bb18:	e0bffc17 	ldw	r2,-16(fp)
8020bb1c:	00c00044 	movi	r3,1
8020bb20:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020bb24:	01000044 	movi	r4,1
8020bb28:	021f2d00 	call	8021f2d0 <usleep>
        if (SDA_READ(data_base))  // read data   
8020bb2c:	e0bffd17 	ldw	r2,-12(fp)
8020bb30:	10800037 	ldwio	r2,0(r2)
8020bb34:	10000326 	beq	r2,zero,8020bb44 <i2c_read+0x88>
            Data |= 0x01;
8020bb38:	e0bffa03 	ldbu	r2,-24(fp)
8020bb3c:	10800054 	ori	r2,r2,1
8020bb40:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
8020bb44:	e0bffc17 	ldw	r2,-16(fp)
8020bb48:	0007883a 	mov	r3,zero
8020bb4c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
8020bb50:	01000044 	movi	r4,1
8020bb54:	021f2d00 	call	8021f2d0 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
8020bb58:	e0bffb17 	ldw	r2,-20(fp)
8020bb5c:	10800044 	addi	r2,r2,1
8020bb60:	e0bffb15 	stw	r2,-20(fp)
8020bb64:	e0bffb17 	ldw	r2,-20(fp)
8020bb68:	10800210 	cmplti	r2,r2,8
8020bb6c:	103fe71e 	bne	r2,zero,8020bb0c <__reset+0xfa1ebb0c>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
8020bb70:	e0bffc17 	ldw	r2,-16(fp)
8020bb74:	0007883a 	mov	r3,zero
8020bb78:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
8020bb7c:	e0bffd17 	ldw	r2,-12(fp)
8020bb80:	10800104 	addi	r2,r2,4
8020bb84:	1007883a 	mov	r3,r2
8020bb88:	00800044 	movi	r2,1
8020bb8c:	18800035 	stwio	r2,0(r3)
    if (bAck)
8020bb90:	e0bfff17 	ldw	r2,-4(fp)
8020bb94:	10000426 	beq	r2,zero,8020bba8 <i2c_read+0xec>
        SDA_LOW(data_base);
8020bb98:	e0bffd17 	ldw	r2,-12(fp)
8020bb9c:	0007883a 	mov	r3,zero
8020bba0:	10c00035 	stwio	r3,0(r2)
8020bba4:	00000306 	br	8020bbb4 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
8020bba8:	e0bffd17 	ldw	r2,-12(fp)
8020bbac:	00c00044 	movi	r3,1
8020bbb0:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
8020bbb4:	e0bffc17 	ldw	r2,-16(fp)
8020bbb8:	00c00044 	movi	r3,1
8020bbbc:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
8020bbc0:	01000044 	movi	r4,1
8020bbc4:	021f2d00 	call	8021f2d0 <usleep>
    SCL_LOW(clk_base); // clock low
8020bbc8:	e0bffc17 	ldw	r2,-16(fp)
8020bbcc:	0007883a 	mov	r3,zero
8020bbd0:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
8020bbd4:	01000044 	movi	r4,1
8020bbd8:	021f2d00 	call	8021f2d0 <usleep>
    SDA_LOW(data_base);  // data low
8020bbdc:	e0bffd17 	ldw	r2,-12(fp)
8020bbe0:	0007883a 	mov	r3,zero
8020bbe4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
8020bbe8:	01000044 	movi	r4,1
8020bbec:	021f2d00 	call	8021f2d0 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
8020bbf0:	e0bffe17 	ldw	r2,-8(fp)
8020bbf4:	e0fffa03 	ldbu	r3,-24(fp)
8020bbf8:	10c00005 	stb	r3,0(r2)
}
8020bbfc:	0001883a 	nop
8020bc00:	e037883a 	mov	sp,fp
8020bc04:	dfc00117 	ldw	ra,4(sp)
8020bc08:	df000017 	ldw	fp,0(sp)
8020bc0c:	dec00204 	addi	sp,sp,8
8020bc10:	f800283a 	ret

8020bc14 <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
8020bc14:	defffd04 	addi	sp,sp,-12
8020bc18:	df000215 	stw	fp,8(sp)
8020bc1c:	df000204 	addi	fp,sp,8
8020bc20:	e13ffe15 	stw	r4,-8(fp)
8020bc24:	2805883a 	mov	r2,r5
8020bc28:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
8020bc2c:	e0bffe17 	ldw	r2,-8(fp)
8020bc30:	10800058 	cmpnei	r2,r2,1
8020bc34:	1000071e 	bne	r2,zero,8020bc54 <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
8020bc38:	e0bfff03 	ldbu	r2,-4(fp)
8020bc3c:	0084303a 	nor	r2,zero,r2
8020bc40:	1007883a 	mov	r3,r2
8020bc44:	d0a02d03 	ldbu	r2,-32588(gp)
8020bc48:	1884703a 	and	r2,r3,r2
8020bc4c:	d0a02d05 	stb	r2,-32588(gp)
8020bc50:	00000406 	br	8020bc64 <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
8020bc54:	d0e02d03 	ldbu	r3,-32588(gp)
8020bc58:	e0bfff03 	ldbu	r2,-4(fp)
8020bc5c:	1884b03a 	or	r2,r3,r2
8020bc60:	d0a02d05 	stb	r2,-32588(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
8020bc64:	d0a02d03 	ldbu	r2,-32588(gp)
8020bc68:	10c03fcc 	andi	r3,r2,255
8020bc6c:	00a04034 	movhi	r2,33024
8020bc70:	10827404 	addi	r2,r2,2512
8020bc74:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8020bc78:	00800044 	movi	r2,1
}
8020bc7c:	e037883a 	mov	sp,fp
8020bc80:	df000017 	ldw	fp,0(sp)
8020bc84:	dec00104 	addi	sp,sp,4
8020bc88:	f800283a 	ret

8020bc8c <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
8020bc8c:	defffd04 	addi	sp,sp,-12
8020bc90:	df000215 	stw	fp,8(sp)
8020bc94:	df000204 	addi	fp,sp,8
8020bc98:	e13ffe15 	stw	r4,-8(fp)
8020bc9c:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
8020bca0:	e0bffe17 	ldw	r2,-8(fp)
8020bca4:	10800058 	cmpnei	r2,r2,1
8020bca8:	1000051e 	bne	r2,zero,8020bcc0 <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
8020bcac:	d0e00117 	ldw	r3,-32764(gp)
8020bcb0:	e0bfff17 	ldw	r2,-4(fp)
8020bcb4:	1884b03a 	or	r2,r3,r2
8020bcb8:	d0a00115 	stw	r2,-32764(gp)
8020bcbc:	00000506 	br	8020bcd4 <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
8020bcc0:	e0bfff17 	ldw	r2,-4(fp)
8020bcc4:	0086303a 	nor	r3,zero,r2
8020bcc8:	d0a00117 	ldw	r2,-32764(gp)
8020bccc:	1884703a 	and	r2,r3,r2
8020bcd0:	d0a00115 	stw	r2,-32764(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
8020bcd4:	d0a00117 	ldw	r2,-32764(gp)
8020bcd8:	1007883a 	mov	r3,r2
8020bcdc:	00a04034 	movhi	r2,33024
8020bce0:	10824004 	addi	r2,r2,2304
8020bce4:	10c00035 	stwio	r3,0(r2)

  return TRUE;
8020bce8:	00800044 	movi	r2,1
}
8020bcec:	e037883a 	mov	sp,fp
8020bcf0:	df000017 	ldw	fp,0(sp)
8020bcf4:	dec00104 	addi	sp,sp,4
8020bcf8:	f800283a 	ret

8020bcfc <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
8020bcfc:	defffc04 	addi	sp,sp,-16
8020bd00:	df000315 	stw	fp,12(sp)
8020bd04:	df000304 	addi	fp,sp,12
8020bd08:	e13ffd15 	stw	r4,-12(fp)
8020bd0c:	e17ffe15 	stw	r5,-8(fp)
8020bd10:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
8020bd14:	e0bffd17 	ldw	r2,-12(fp)
8020bd18:	10800037 	ldwio	r2,0(r2)
8020bd1c:	1080010c 	andi	r2,r2,4
8020bd20:	10000226 	beq	r2,zero,8020bd2c <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
8020bd24:	00bff904 	movi	r2,-28
8020bd28:	00003d06 	br	8020be20 <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
8020bd2c:	e0bfff17 	ldw	r2,-4(fp)
8020bd30:	10800017 	ldw	r2,0(r2)
8020bd34:	1007883a 	mov	r3,r2
8020bd38:	e0bffe17 	ldw	r2,-8(fp)
8020bd3c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
8020bd40:	e0bffe17 	ldw	r2,-8(fp)
8020bd44:	10800104 	addi	r2,r2,4
8020bd48:	e0ffff17 	ldw	r3,-4(fp)
8020bd4c:	18c00117 	ldw	r3,4(r3)
8020bd50:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
8020bd54:	e0bffe17 	ldw	r2,-8(fp)
8020bd58:	10800204 	addi	r2,r2,8
8020bd5c:	e0ffff17 	ldw	r3,-4(fp)
8020bd60:	18c00217 	ldw	r3,8(r3)
8020bd64:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
8020bd68:	e0bffe17 	ldw	r2,-8(fp)
8020bd6c:	10800304 	addi	r2,r2,12
8020bd70:	e0ffff17 	ldw	r3,-4(fp)
8020bd74:	18c0030b 	ldhu	r3,12(r3)
8020bd78:	18ffffcc 	andi	r3,r3,65535
8020bd7c:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
8020bd80:	e0bffe17 	ldw	r2,-8(fp)
8020bd84:	10800384 	addi	r2,r2,14
8020bd88:	e0ffff17 	ldw	r3,-4(fp)
8020bd8c:	18c00383 	ldbu	r3,14(r3)
8020bd90:	18c03fcc 	andi	r3,r3,255
8020bd94:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
8020bd98:	e0bffe17 	ldw	r2,-8(fp)
8020bd9c:	108003c4 	addi	r2,r2,15
8020bda0:	e0ffff17 	ldw	r3,-4(fp)
8020bda4:	18c003c3 	ldbu	r3,15(r3)
8020bda8:	18c03fcc 	andi	r3,r3,255
8020bdac:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
8020bdb0:	e0bffe17 	ldw	r2,-8(fp)
8020bdb4:	10800404 	addi	r2,r2,16
8020bdb8:	e0ffff17 	ldw	r3,-4(fp)
8020bdbc:	18c0040b 	ldhu	r3,16(r3)
8020bdc0:	18ffffcc 	andi	r3,r3,65535
8020bdc4:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
8020bdc8:	e0bffe17 	ldw	r2,-8(fp)
8020bdcc:	10800484 	addi	r2,r2,18
8020bdd0:	e0ffff17 	ldw	r3,-4(fp)
8020bdd4:	18c0048b 	ldhu	r3,18(r3)
8020bdd8:	18ffffcc 	andi	r3,r3,65535
8020bddc:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
8020bde0:	e0bffe17 	ldw	r2,-8(fp)
8020bde4:	10800504 	addi	r2,r2,20
8020bde8:	e0ffff17 	ldw	r3,-4(fp)
8020bdec:	18c00517 	ldw	r3,20(r3)
8020bdf0:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
8020bdf4:	e0bffe17 	ldw	r2,-8(fp)
8020bdf8:	10800604 	addi	r2,r2,24
8020bdfc:	e0ffff17 	ldw	r3,-4(fp)
8020be00:	18c00617 	ldw	r3,24(r3)
8020be04:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
8020be08:	e0bffe17 	ldw	r2,-8(fp)
8020be0c:	10800704 	addi	r2,r2,28
8020be10:	e0ffff17 	ldw	r3,-4(fp)
8020be14:	18c00717 	ldw	r3,28(r3)
8020be18:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
8020be1c:	0005883a 	mov	r2,zero
}
8020be20:	e037883a 	mov	sp,fp
8020be24:	df000017 	ldw	fp,0(sp)
8020be28:	dec00104 	addi	sp,sp,4
8020be2c:	f800283a 	ret

8020be30 <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
8020be30:	defff604 	addi	sp,sp,-40
8020be34:	df000915 	stw	fp,36(sp)
8020be38:	df000904 	addi	fp,sp,36
8020be3c:	e13ff715 	stw	r4,-36(fp)
8020be40:	e17ff815 	stw	r5,-32(fp)
8020be44:	e1bff915 	stw	r6,-28(fp)
8020be48:	e1fffa15 	stw	r7,-24(fp)
8020be4c:	e1800517 	ldw	r6,20(fp)
8020be50:	e1400617 	ldw	r5,24(fp)
8020be54:	e1000717 	ldw	r4,28(fp)
8020be58:	e0c00817 	ldw	r3,32(fp)
8020be5c:	e0800917 	ldw	r2,36(fp)
8020be60:	e1bffb0d 	sth	r6,-20(fp)
8020be64:	e17ffc05 	stb	r5,-16(fp)
8020be68:	e13ffd05 	stb	r4,-12(fp)
8020be6c:	e0fffe0d 	sth	r3,-8(fp)
8020be70:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
8020be74:	e0bff717 	ldw	r2,-36(fp)
8020be78:	10c01217 	ldw	r3,72(r2)
8020be7c:	e0800117 	ldw	r2,4(fp)
8020be80:	18801936 	bltu	r3,r2,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020be84:	e13ff717 	ldw	r4,-36(fp)
8020be88:	20801317 	ldw	r2,76(r4)
8020be8c:	20c01417 	ldw	r3,80(r4)
8020be90:	e13ffe0b 	ldhu	r4,-8(fp)
8020be94:	213fffcc 	andi	r4,r4,65535
8020be98:	2015883a 	mov	r10,r4
8020be9c:	0017883a 	mov	r11,zero
8020bea0:	1ac01136 	bltu	r3,r11,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020bea4:	58c0011e 	bne	r11,r3,8020beac <msgdma_construct_extended_descriptor+0x7c>
8020bea8:	12800f36 	bltu	r2,r10,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
8020beac:	e13ff717 	ldw	r4,-36(fp)
8020beb0:	20801317 	ldw	r2,76(r4)
8020beb4:	20c01417 	ldw	r3,80(r4)
8020beb8:	e13fff0b 	ldhu	r4,-4(fp)
8020bebc:	213fffcc 	andi	r4,r4,65535
8020bec0:	2011883a 	mov	r8,r4
8020bec4:	0013883a 	mov	r9,zero
8020bec8:	1a400736 	bltu	r3,r9,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020becc:	48c0011e 	bne	r9,r3,8020bed4 <msgdma_construct_extended_descriptor+0xa4>
8020bed0:	12000536 	bltu	r2,r8,8020bee8 <msgdma_construct_extended_descriptor+0xb8>
8020bed4:	e0bff717 	ldw	r2,-36(fp)
8020bed8:	10801703 	ldbu	r2,92(r2)
8020bedc:	10803fcc 	andi	r2,r2,255
8020bee0:	10800060 	cmpeqi	r2,r2,1
8020bee4:	1000021e 	bne	r2,zero,8020bef0 <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
8020bee8:	00bffa84 	movi	r2,-22
8020beec:	00002306 	br	8020bf7c <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
8020bef0:	e0bff817 	ldw	r2,-32(fp)
8020bef4:	e0fff917 	ldw	r3,-28(fp)
8020bef8:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
8020befc:	e0bff817 	ldw	r2,-32(fp)
8020bf00:	e0fffa17 	ldw	r3,-24(fp)
8020bf04:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
8020bf08:	e0bff817 	ldw	r2,-32(fp)
8020bf0c:	e0c00117 	ldw	r3,4(fp)
8020bf10:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
8020bf14:	e0bff817 	ldw	r2,-32(fp)
8020bf18:	e0fffb0b 	ldhu	r3,-20(fp)
8020bf1c:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
8020bf20:	e0bff817 	ldw	r2,-32(fp)
8020bf24:	e0fffc03 	ldbu	r3,-16(fp)
8020bf28:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
8020bf2c:	e0bff817 	ldw	r2,-32(fp)
8020bf30:	e0fffd03 	ldbu	r3,-12(fp)
8020bf34:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
8020bf38:	e0bff817 	ldw	r2,-32(fp)
8020bf3c:	e0fffe0b 	ldhu	r3,-8(fp)
8020bf40:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
8020bf44:	e0bff817 	ldw	r2,-32(fp)
8020bf48:	e0ffff0b 	ldhu	r3,-4(fp)
8020bf4c:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
8020bf50:	e0bff817 	ldw	r2,-32(fp)
8020bf54:	e0c00317 	ldw	r3,12(fp)
8020bf58:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
8020bf5c:	e0bff817 	ldw	r2,-32(fp)
8020bf60:	e0c00417 	ldw	r3,16(fp)
8020bf64:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8020bf68:	e0800217 	ldw	r2,8(fp)
8020bf6c:	10e00034 	orhi	r3,r2,32768
8020bf70:	e0bff817 	ldw	r2,-32(fp)
8020bf74:	10c00715 	stw	r3,28(r2)

	return 0;
8020bf78:	0005883a 	mov	r2,zero

}
8020bf7c:	e037883a 	mov	sp,fp
8020bf80:	df000017 	ldw	fp,0(sp)
8020bf84:	dec00104 	addi	sp,sp,4
8020bf88:	f800283a 	ret

8020bf8c <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
8020bf8c:	defff004 	addi	sp,sp,-64
8020bf90:	dfc00f15 	stw	ra,60(sp)
8020bf94:	df000e15 	stw	fp,56(sp)
8020bf98:	df000e04 	addi	fp,sp,56
8020bf9c:	e13ffd15 	stw	r4,-12(fp)
8020bfa0:	e17ffe15 	stw	r5,-8(fp)
8020bfa4:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8020bfa8:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
8020bfac:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
8020bfb0:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020bfb4:	e0bffd17 	ldw	r2,-12(fp)
8020bfb8:	10800317 	ldw	r2,12(r2)
8020bfbc:	10800204 	addi	r2,r2,8
8020bfc0:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
8020bfc4:	10bfffcc 	andi	r2,r2,65535
8020bfc8:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020bfcc:	e0bffd17 	ldw	r2,-12(fp)
8020bfd0:	10800317 	ldw	r2,12(r2)
8020bfd4:	10800204 	addi	r2,r2,8
8020bfd8:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020bfdc:	1004d43a 	srli	r2,r2,16
8020bfe0:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020bfe4:	e0bffd17 	ldw	r2,-12(fp)
8020bfe8:	10800917 	ldw	r2,36(r2)
8020bfec:	e0fff617 	ldw	r3,-40(fp)
8020bff0:	1880042e 	bgeu	r3,r2,8020c004 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
8020bff4:	e0bffd17 	ldw	r2,-12(fp)
8020bff8:	10800917 	ldw	r2,36(r2)
8020bffc:	e0fff517 	ldw	r3,-44(fp)
8020c000:	18800236 	bltu	r3,r2,8020c00c <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
8020c004:	00bff904 	movi	r2,-28
8020c008:	00007d06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8020c00c:	00800804 	movi	r2,32
8020c010:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c014:	0005303a 	rdctl	r2,status
8020c018:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c01c:	e0fff717 	ldw	r3,-36(fp)
8020c020:	00bfff84 	movi	r2,-2
8020c024:	1884703a 	and	r2,r3,r2
8020c028:	1001703a 	wrctl	status,r2
  
  return context;
8020c02c:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c030:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c034:	e0bffd17 	ldw	r2,-12(fp)
8020c038:	10800317 	ldw	r2,12(r2)
8020c03c:	10800104 	addi	r2,r2,4
8020c040:	e0fff317 	ldw	r3,-52(fp)
8020c044:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c048:	e0bffd17 	ldw	r2,-12(fp)
8020c04c:	10800317 	ldw	r2,12(r2)
8020c050:	e0fffd17 	ldw	r3,-12(fp)
8020c054:	18c00317 	ldw	r3,12(r3)
8020c058:	18c00037 	ldwio	r3,0(r3)
8020c05c:	10c00035 	stwio	r3,0(r2)
8020c060:	e0bff417 	ldw	r2,-48(fp)
8020c064:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c068:	e0bffc17 	ldw	r2,-16(fp)
8020c06c:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
8020c070:	e0bffe17 	ldw	r2,-8(fp)
8020c074:	10000826 	beq	r2,zero,8020c098 <msgdma_descriptor_async_transfer+0x10c>
8020c078:	e0bfff17 	ldw	r2,-4(fp)
8020c07c:	1000061e 	bne	r2,zero,8020c098 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
8020c080:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#if DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
8020c084:	012008b4 	movhi	r4,32802
8020c088:	2111fb04 	addi	r4,r4,18412
8020c08c:	020fc9c0 	call	8020fc9c <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
8020c090:	00bff084 	movi	r2,-62
8020c094:	00005a06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c098:	e0bffe17 	ldw	r2,-8(fp)
8020c09c:	10001b1e 	bne	r2,zero,8020c10c <msgdma_descriptor_async_transfer+0x180>
8020c0a0:	e0bfff17 	ldw	r2,-4(fp)
8020c0a4:	10001926 	beq	r2,zero,8020c10c <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
8020c0a8:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c0ac:	00000d06 	br	8020c0e4 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
8020c0b0:	01000044 	movi	r4,1
8020c0b4:	021e7400 	call	8021e740 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c0b8:	e0bff20b 	ldhu	r2,-56(fp)
8020c0bc:	1084e230 	cmpltui	r2,r2,5000
8020c0c0:	1000051e 	bne	r2,zero,8020c0d8 <msgdma_descriptor_async_transfer+0x14c>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing extended descriptor\n");
8020c0c4:	012008b4 	movhi	r4,32802
8020c0c8:	21120304 	addi	r4,r4,18444
8020c0cc:	020fc9c0 	call	8020fc9c <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020c0d0:	00bff084 	movi	r2,-62
8020c0d4:	00004a06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
8020c0d8:	e0bff20b 	ldhu	r2,-56(fp)
8020c0dc:	10800044 	addi	r2,r2,1
8020c0e0:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
8020c0e4:	e0bffd17 	ldw	r2,-12(fp)
8020c0e8:	10c00317 	ldw	r3,12(r2)
8020c0ec:	e0bffd17 	ldw	r2,-12(fp)
8020c0f0:	10800417 	ldw	r2,16(r2)
8020c0f4:	e1bfff17 	ldw	r6,-4(fp)
8020c0f8:	100b883a 	mov	r5,r2
8020c0fc:	1809883a 	mov	r4,r3
8020c100:	020bcfc0 	call	8020bcfc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c104:	103fea1e 	bne	r2,zero,8020c0b0 <__reset+0xfa1ec0b0>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c108:	00000206 	br	8020c114 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
8020c10c:	00bfffc4 	movi	r2,-1
8020c110:	00003b06 	br	8020c200 <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
8020c114:	e0bffd17 	ldw	r2,-12(fp)
8020c118:	10800b17 	ldw	r2,44(r2)
8020c11c:	10001c26 	beq	r2,zero,8020c190 <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
8020c120:	e0bffd17 	ldw	r2,-12(fp)
8020c124:	10c00d17 	ldw	r3,52(r2)
8020c128:	e0bff317 	ldw	r2,-52(fp)
8020c12c:	1884b03a 	or	r2,r3,r2
8020c130:	10800514 	ori	r2,r2,20
8020c134:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8020c138:	e0fff317 	ldw	r3,-52(fp)
8020c13c:	00bff7c4 	movi	r2,-33
8020c140:	1884703a 	and	r2,r3,r2
8020c144:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c148:	0005303a 	rdctl	r2,status
8020c14c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c150:	e0fff917 	ldw	r3,-28(fp)
8020c154:	00bfff84 	movi	r2,-2
8020c158:	1884703a 	and	r2,r3,r2
8020c15c:	1001703a 	wrctl	status,r2
  
  return context;
8020c160:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
8020c164:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c168:	e0bffd17 	ldw	r2,-12(fp)
8020c16c:	10800317 	ldw	r2,12(r2)
8020c170:	10800104 	addi	r2,r2,4
8020c174:	e0fff317 	ldw	r3,-52(fp)
8020c178:	10c00035 	stwio	r3,0(r2)
8020c17c:	e0bff417 	ldw	r2,-48(fp)
8020c180:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c184:	e0bffb17 	ldw	r2,-20(fp)
8020c188:	1001703a 	wrctl	status,r2
8020c18c:	00001b06 	br	8020c1fc <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
8020c190:	e0bffd17 	ldw	r2,-12(fp)
8020c194:	10c00d17 	ldw	r3,52(r2)
8020c198:	e0bff317 	ldw	r2,-52(fp)
8020c19c:	1884b03a 	or	r2,r3,r2
8020c1a0:	10800114 	ori	r2,r2,4
8020c1a4:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
8020c1a8:	e0fff317 	ldw	r3,-52(fp)
8020c1ac:	00bff3c4 	movi	r2,-49
8020c1b0:	1884703a 	and	r2,r3,r2
8020c1b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c1b8:	0005303a 	rdctl	r2,status
8020c1bc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c1c0:	e0fffa17 	ldw	r3,-24(fp)
8020c1c4:	00bfff84 	movi	r2,-2
8020c1c8:	1884703a 	and	r2,r3,r2
8020c1cc:	1001703a 	wrctl	status,r2
  
  return context;
8020c1d0:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
8020c1d4:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c1d8:	e0bffd17 	ldw	r2,-12(fp)
8020c1dc:	10800317 	ldw	r2,12(r2)
8020c1e0:	10800104 	addi	r2,r2,4
8020c1e4:	e0fff317 	ldw	r3,-52(fp)
8020c1e8:	10c00035 	stwio	r3,0(r2)
8020c1ec:	e0bff417 	ldw	r2,-48(fp)
8020c1f0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c1f4:	e0bff817 	ldw	r2,-32(fp)
8020c1f8:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
8020c1fc:	0005883a 	mov	r2,zero
}
8020c200:	e037883a 	mov	sp,fp
8020c204:	dfc00117 	ldw	ra,4(sp)
8020c208:	df000017 	ldw	fp,0(sp)
8020c20c:	dec00204 	addi	sp,sp,8
8020c210:	f800283a 	ret

8020c214 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
8020c214:	defff004 	addi	sp,sp,-64
8020c218:	dfc00f15 	stw	ra,60(sp)
8020c21c:	df000e15 	stw	fp,56(sp)
8020c220:	df000e04 	addi	fp,sp,56
8020c224:	e13ffd15 	stw	r4,-12(fp)
8020c228:	e17ffe15 	stw	r5,-8(fp)
8020c22c:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8020c230:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
8020c234:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
8020c238:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
8020c23c:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c240:	e0bffd17 	ldw	r2,-12(fp)
8020c244:	10800317 	ldw	r2,12(r2)
8020c248:	10800204 	addi	r2,r2,8
8020c24c:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
8020c250:	10bfffcc 	andi	r2,r2,65535
8020c254:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c258:	e0bffd17 	ldw	r2,-12(fp)
8020c25c:	10800317 	ldw	r2,12(r2)
8020c260:	10800204 	addi	r2,r2,8
8020c264:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
8020c268:	1004d43a 	srli	r2,r2,16
8020c26c:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
8020c270:	00807804 	movi	r2,480
8020c274:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020c278:	00002006 	br	8020c2fc <msgdma_descriptor_sync_transfer+0xe8>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
8020c27c:	01000044 	movi	r4,1
8020c280:	021e7400 	call	8021e740 <alt_busy_sleep>
#if DEBUG_ON
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
8020c284:	d0a03017 	ldw	r2,-32576(gp)
8020c288:	100f883a 	mov	r7,r2
8020c28c:	01800a04 	movi	r6,40
8020c290:	01400044 	movi	r5,1
8020c294:	012008b4 	movhi	r4,32802
8020c298:	21121904 	addi	r4,r4,18532
8020c29c:	020f9f40 	call	8020f9f4 <fwrite>
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c2a0:	e0bff30b 	ldhu	r2,-52(fp)
8020c2a4:	1084e230 	cmpltui	r2,r2,5000
8020c2a8:	1000051e 	bne	r2,zero,8020c2c0 <msgdma_descriptor_sync_transfer+0xac>
		{
#if DEBUG_ON
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
8020c2ac:	012008b4 	movhi	r4,32802
8020c2b0:	21122404 	addi	r4,r4,18576
8020c2b4:	020fc9c0 	call	8020fc9c <puts>
#endif
			return -ETIME;
8020c2b8:	00bff084 	movi	r2,-62
8020c2bc:	0000a206 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
8020c2c0:	e0bff30b 	ldhu	r2,-52(fp)
8020c2c4:	10800044 	addi	r2,r2,1
8020c2c8:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c2cc:	e0bffd17 	ldw	r2,-12(fp)
8020c2d0:	10800317 	ldw	r2,12(r2)
8020c2d4:	10800204 	addi	r2,r2,8
8020c2d8:	10800037 	ldwio	r2,0(r2)
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
8020c2dc:	10bfffcc 	andi	r2,r2,65535
8020c2e0:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020c2e4:	e0bffd17 	ldw	r2,-12(fp)
8020c2e8:	10800317 	ldw	r2,12(r2)
8020c2ec:	10800204 	addi	r2,r2,8
8020c2f0:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
8020c2f4:	1004d43a 	srli	r2,r2,16
8020c2f8:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
8020c2fc:	e0bffd17 	ldw	r2,-12(fp)
8020c300:	10800917 	ldw	r2,36(r2)
8020c304:	e0fff517 	ldw	r3,-44(fp)
8020c308:	18bfdc2e 	bgeu	r3,r2,8020c27c <__reset+0xfa1ec27c>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
8020c30c:	e0bffd17 	ldw	r2,-12(fp)
8020c310:	10800917 	ldw	r2,36(r2)
8020c314:	e0fff417 	ldw	r3,-48(fp)
8020c318:	18bfd82e 	bgeu	r3,r2,8020c27c <__reset+0xfa1ec27c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c31c:	0005303a 	rdctl	r2,status
8020c320:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c324:	e0fffc17 	ldw	r3,-16(fp)
8020c328:	00bfff84 	movi	r2,-2
8020c32c:	1884703a 	and	r2,r3,r2
8020c330:	1001703a 	wrctl	status,r2
  
  return context;
8020c334:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c338:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020c33c:	e0bffd17 	ldw	r2,-12(fp)
8020c340:	10800317 	ldw	r2,12(r2)
8020c344:	10800104 	addi	r2,r2,4
8020c348:	00c00804 	movi	r3,32
8020c34c:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c350:	e0bffd17 	ldw	r2,-12(fp)
8020c354:	10800317 	ldw	r2,12(r2)
8020c358:	e0fffd17 	ldw	r3,-12(fp)
8020c35c:	18c00317 	ldw	r3,12(r3)
8020c360:	18c00037 	ldwio	r3,0(r3)
8020c364:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
8020c368:	e0bffe17 	ldw	r2,-8(fp)
8020c36c:	10000826 	beq	r2,zero,8020c390 <msgdma_descriptor_sync_transfer+0x17c>
8020c370:	e0bfff17 	ldw	r2,-4(fp)
8020c374:	1000061e 	bne	r2,zero,8020c390 <msgdma_descriptor_sync_transfer+0x17c>
		counter = 0; /* reset counter */
8020c378:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		#if DEBUG_ON
			debug(fp, "invalid dma descriptor option\n");
8020c37c:	012008b4 	movhi	r4,32802
8020c380:	2111fb04 	addi	r4,r4,18412
8020c384:	020fc9c0 	call	8020fc9c <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
8020c388:	00bff084 	movi	r2,-62
8020c38c:	00006e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c390:	e0bffe17 	ldw	r2,-8(fp)
8020c394:	10001b1e 	bne	r2,zero,8020c404 <msgdma_descriptor_sync_transfer+0x1f0>
8020c398:	e0bfff17 	ldw	r2,-4(fp)
8020c39c:	10001926 	beq	r2,zero,8020c404 <msgdma_descriptor_sync_transfer+0x1f0>
		counter = 0; /* reset counter */
8020c3a0:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c3a4:	00000d06 	br	8020c3dc <msgdma_descriptor_sync_transfer+0x1c8>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
8020c3a8:	01000044 	movi	r4,1
8020c3ac:	021e7400 	call	8021e740 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c3b0:	e0bff30b 	ldhu	r2,-52(fp)
8020c3b4:	1084e230 	cmpltui	r2,r2,5000
8020c3b8:	1000051e 	bne	r2,zero,8020c3d0 <msgdma_descriptor_sync_transfer+0x1bc>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while writing extended descriptor to FIFO\n");
8020c3bc:	012008b4 	movhi	r4,32802
8020c3c0:	21123704 	addi	r4,r4,18652
8020c3c4:	020fc9c0 	call	8020fc9c <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
8020c3c8:	00bff084 	movi	r2,-62
8020c3cc:	00005e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
			}
			counter++;
8020c3d0:	e0bff30b 	ldhu	r2,-52(fp)
8020c3d4:	10800044 	addi	r2,r2,1
8020c3d8:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
8020c3dc:	e0bffd17 	ldw	r2,-12(fp)
8020c3e0:	10c00317 	ldw	r3,12(r2)
8020c3e4:	e0bffd17 	ldw	r2,-12(fp)
8020c3e8:	10800417 	ldw	r2,16(r2)
8020c3ec:	e1bfff17 	ldw	r6,-4(fp)
8020c3f0:	100b883a 	mov	r5,r2
8020c3f4:	1809883a 	mov	r4,r3
8020c3f8:	020bcfc0 	call	8020bcfc <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
8020c3fc:	103fea1e 	bne	r2,zero,8020c3a8 <__reset+0xfa1ec3a8>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020c400:	00000206 	br	8020c40c <msgdma_descriptor_sync_transfer+0x1f8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
8020c404:	00bfffc4 	movi	r2,-1
8020c408:	00004f06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
8020c40c:	e0bffd17 	ldw	r2,-12(fp)
8020c410:	10800317 	ldw	r2,12(r2)
8020c414:	10800104 	addi	r2,r2,4
8020c418:	e0fffd17 	ldw	r3,-12(fp)
8020c41c:	19000d17 	ldw	r4,52(r3)
8020c420:	00fff2c4 	movi	r3,-53
8020c424:	20c6703a 	and	r3,r4,r3
8020c428:	18c00114 	ori	r3,r3,4
8020c42c:	10c00035 	stwio	r3,0(r2)
8020c430:	e0bff717 	ldw	r2,-36(fp)
8020c434:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c438:	e0bffb17 	ldw	r2,-20(fp)
8020c43c:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
8020c440:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020c444:	e0bffd17 	ldw	r2,-12(fp)
8020c448:	10800317 	ldw	r2,12(r2)
8020c44c:	10800037 	ldwio	r2,0(r2)
8020c450:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
8020c454:	00001106 	br	8020c49c <msgdma_descriptor_sync_transfer+0x288>
		alt_busy_sleep(1); /* delay 1us */
8020c458:	01000044 	movi	r4,1
8020c45c:	021e7400 	call	8021e740 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020c460:	e0bff30b 	ldhu	r2,-52(fp)
8020c464:	1084e230 	cmpltui	r2,r2,5000
8020c468:	1000051e 	bne	r2,zero,8020c480 <msgdma_descriptor_sync_transfer+0x26c>
		{
			#if DEBUG_ON
				debug(fp, "time out after 5 msec while waiting for any pending transfer complete\n");
8020c46c:	012008b4 	movhi	r4,32802
8020c470:	21124704 	addi	r4,r4,18716
8020c474:	020fc9c0 	call	8020fc9c <puts>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
8020c478:	00bff084 	movi	r2,-62
8020c47c:	00003206 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
8020c480:	e0bff30b 	ldhu	r2,-52(fp)
8020c484:	10800044 	addi	r2,r2,1
8020c488:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8020c48c:	e0bffd17 	ldw	r2,-12(fp)
8020c490:	10800317 	ldw	r2,12(r2)
8020c494:	10800037 	ldwio	r2,0(r2)
8020c498:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
8020c49c:	e0fff217 	ldw	r3,-56(fp)
8020c4a0:	e0bff817 	ldw	r2,-32(fp)
8020c4a4:	1884703a 	and	r2,r3,r2
8020c4a8:	1000031e 	bne	r2,zero,8020c4b8 <msgdma_descriptor_sync_transfer+0x2a4>
8020c4ac:	e0bff217 	ldw	r2,-56(fp)
8020c4b0:	1080004c 	andi	r2,r2,1
8020c4b4:	103fe81e 	bne	r2,zero,8020c458 <__reset+0xfa1ec458>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
8020c4b8:	e0fff217 	ldw	r3,-56(fp)
8020c4bc:	e0bff817 	ldw	r2,-32(fp)
8020c4c0:	1884703a 	and	r2,r3,r2
8020c4c4:	10000226 	beq	r2,zero,8020c4d0 <msgdma_descriptor_sync_transfer+0x2bc>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
8020c4c8:	e0bff817 	ldw	r2,-32(fp)
8020c4cc:	00001e06 	br	8020c548 <msgdma_descriptor_sync_transfer+0x334>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
8020c4d0:	e0bffd17 	ldw	r2,-12(fp)
8020c4d4:	10800317 	ldw	r2,12(r2)
8020c4d8:	10800104 	addi	r2,r2,4
8020c4dc:	10800037 	ldwio	r2,0(r2)
8020c4e0:	10800814 	ori	r2,r2,32
8020c4e4:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8020c4e8:	0005303a 	rdctl	r2,status
8020c4ec:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020c4f0:	e0fff917 	ldw	r3,-28(fp)
8020c4f4:	00bfff84 	movi	r2,-2
8020c4f8:	1884703a 	and	r2,r3,r2
8020c4fc:	1001703a 	wrctl	status,r2
  
  return context;
8020c500:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020c504:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8020c508:	e0bffd17 	ldw	r2,-12(fp)
8020c50c:	10800317 	ldw	r2,12(r2)
8020c510:	10800104 	addi	r2,r2,4
8020c514:	e0fff617 	ldw	r3,-40(fp)
8020c518:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020c51c:	e0bffd17 	ldw	r2,-12(fp)
8020c520:	10800317 	ldw	r2,12(r2)
8020c524:	e0fffd17 	ldw	r3,-12(fp)
8020c528:	18c00317 	ldw	r3,12(r3)
8020c52c:	18c00037 	ldwio	r3,0(r3)
8020c530:	10c00035 	stwio	r3,0(r2)
8020c534:	e0bff717 	ldw	r2,-36(fp)
8020c538:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8020c53c:	e0bffa17 	ldw	r2,-24(fp)
8020c540:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
8020c544:	0005883a 	mov	r2,zero

}
8020c548:	e037883a 	mov	sp,fp
8020c54c:	dfc00117 	ldw	ra,4(sp)
8020c550:	df000017 	ldw	fp,0(sp)
8020c554:	dec00204 	addi	sp,sp,8
8020c558:	f800283a 	ret

8020c55c <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
8020c55c:	deffec04 	addi	sp,sp,-80
8020c560:	dfc01315 	stw	ra,76(sp)
8020c564:	df001215 	stw	fp,72(sp)
8020c568:	df001204 	addi	fp,sp,72
8020c56c:	e13ff715 	stw	r4,-36(fp)
8020c570:	e17ff815 	stw	r5,-32(fp)
8020c574:	e1bff915 	stw	r6,-28(fp)
8020c578:	e1fffa15 	stw	r7,-24(fp)
8020c57c:	e1800617 	ldw	r6,24(fp)
8020c580:	e1400717 	ldw	r5,28(fp)
8020c584:	e1000817 	ldw	r4,32(fp)
8020c588:	e0c00917 	ldw	r3,36(fp)
8020c58c:	e0800a17 	ldw	r2,40(fp)
8020c590:	e1bffb0d 	sth	r6,-20(fp)
8020c594:	e17ffc05 	stb	r5,-16(fp)
8020c598:	e13ffd05 	stb	r4,-12(fp)
8020c59c:	e0fffe0d 	sth	r3,-8(fp)
8020c5a0:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
8020c5a4:	e0bffb0b 	ldhu	r2,-20(fp)
8020c5a8:	e0fffc03 	ldbu	r3,-16(fp)
8020c5ac:	e13ffd03 	ldbu	r4,-12(fp)
8020c5b0:	e17ffe0b 	ldhu	r5,-8(fp)
8020c5b4:	e1bfff0b 	ldhu	r6,-4(fp)
8020c5b8:	d9800815 	stw	r6,32(sp)
8020c5bc:	d9400715 	stw	r5,28(sp)
8020c5c0:	d9000615 	stw	r4,24(sp)
8020c5c4:	d8c00515 	stw	r3,20(sp)
8020c5c8:	d8800415 	stw	r2,16(sp)
8020c5cc:	e0800517 	ldw	r2,20(fp)
8020c5d0:	d8800315 	stw	r2,12(sp)
8020c5d4:	e0800417 	ldw	r2,16(fp)
8020c5d8:	d8800215 	stw	r2,8(sp)
8020c5dc:	e0800317 	ldw	r2,12(fp)
8020c5e0:	d8800115 	stw	r2,4(sp)
8020c5e4:	e0800217 	ldw	r2,8(fp)
8020c5e8:	d8800015 	stw	r2,0(sp)
8020c5ec:	e1fffa17 	ldw	r7,-24(fp)
8020c5f0:	e1bff917 	ldw	r6,-28(fp)
8020c5f4:	e17ff817 	ldw	r5,-32(fp)
8020c5f8:	e13ff717 	ldw	r4,-36(fp)
8020c5fc:	020be300 	call	8020be30 <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
8020c600:	e037883a 	mov	sp,fp
8020c604:	dfc00117 	ldw	ra,4(sp)
8020c608:	df000017 	ldw	fp,0(sp)
8020c60c:	dec00204 	addi	sp,sp,8
8020c610:	f800283a 	ret

8020c614 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020c614:	defffc04 	addi	sp,sp,-16
8020c618:	dfc00315 	stw	ra,12(sp)
8020c61c:	df000215 	stw	fp,8(sp)
8020c620:	df000204 	addi	fp,sp,8
8020c624:	e13ffe15 	stw	r4,-8(fp)
8020c628:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
8020c62c:	e1bfff17 	ldw	r6,-4(fp)
8020c630:	000b883a 	mov	r5,zero
8020c634:	e13ffe17 	ldw	r4,-8(fp)
8020c638:	020bf8c0 	call	8020bf8c <msgdma_descriptor_async_transfer>
}
8020c63c:	e037883a 	mov	sp,fp
8020c640:	dfc00117 	ldw	ra,4(sp)
8020c644:	df000017 	ldw	fp,0(sp)
8020c648:	dec00204 	addi	sp,sp,8
8020c64c:	f800283a 	ret

8020c650 <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
8020c650:	defffc04 	addi	sp,sp,-16
8020c654:	dfc00315 	stw	ra,12(sp)
8020c658:	df000215 	stw	fp,8(sp)
8020c65c:	df000204 	addi	fp,sp,8
8020c660:	e13ffe15 	stw	r4,-8(fp)
8020c664:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
8020c668:	e1bfff17 	ldw	r6,-4(fp)
8020c66c:	000b883a 	mov	r5,zero
8020c670:	e13ffe17 	ldw	r4,-8(fp)
8020c674:	020c2140 	call	8020c214 <msgdma_descriptor_sync_transfer>
}
8020c678:	e037883a 	mov	sp,fp
8020c67c:	dfc00117 	ldw	ra,4(sp)
8020c680:	df000017 	ldw	fp,0(sp)
8020c684:	dec00204 	addi	sp,sp,8
8020c688:	f800283a 	ret

8020c68c <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
8020c68c:	defff204 	addi	sp,sp,-56
8020c690:	dfc00d15 	stw	ra,52(sp)
8020c694:	df000c15 	stw	fp,48(sp)
8020c698:	df000c04 	addi	fp,sp,48
8020c69c:	2007883a 	mov	r3,r4
8020c6a0:	2805883a 	mov	r2,r5
8020c6a4:	e1bffe15 	stw	r6,-8(fp)
8020c6a8:	e1ffff15 	stw	r7,-4(fp)
8020c6ac:	e0fffc05 	stb	r3,-16(fp)
8020c6b0:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
8020c6b4:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
8020c6b8:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
8020c6bc:	008003f4 	movhi	r2,15
8020c6c0:	10909004 	addi	r2,r2,16960
8020c6c4:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
8020c6c8:	00bfe004 	movi	r2,-128
8020c6cc:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
8020c6d0:	e0bffe17 	ldw	r2,-8(fp)
8020c6d4:	10000226 	beq	r2,zero,8020c6e0 <POWER_SPI_RW+0x54>
8020c6d8:	00800804 	movi	r2,32
8020c6dc:	00000106 	br	8020c6e4 <POWER_SPI_RW+0x58>
8020c6e0:	0005883a 	mov	r2,zero
8020c6e4:	e0fff403 	ldbu	r3,-48(fp)
8020c6e8:	10c4b03a 	or	r2,r2,r3
8020c6ec:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
8020c6f0:	e0800217 	ldw	r2,8(fp)
8020c6f4:	10000226 	beq	r2,zero,8020c700 <POWER_SPI_RW+0x74>
8020c6f8:	00800404 	movi	r2,16
8020c6fc:	00000106 	br	8020c704 <POWER_SPI_RW+0x78>
8020c700:	0005883a 	mov	r2,zero
8020c704:	e0fff403 	ldbu	r3,-48(fp)
8020c708:	10c4b03a 	or	r2,r2,r3
8020c70c:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
8020c710:	e0bfff17 	ldw	r2,-4(fp)
8020c714:	10000226 	beq	r2,zero,8020c720 <POWER_SPI_RW+0x94>
8020c718:	00800204 	movi	r2,8
8020c71c:	00000106 	br	8020c724 <POWER_SPI_RW+0x98>
8020c720:	0005883a 	mov	r2,zero
8020c724:	e0fff403 	ldbu	r3,-48(fp)
8020c728:	10c4b03a 	or	r2,r2,r3
8020c72c:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
8020c730:	e0bffd03 	ldbu	r2,-12(fp)
8020c734:	108001cc 	andi	r2,r2,7
8020c738:	1007883a 	mov	r3,r2
8020c73c:	e0bff403 	ldbu	r2,-48(fp)
8020c740:	1884b03a 	or	r2,r3,r2
8020c744:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
8020c748:	0007883a 	mov	r3,zero
8020c74c:	00a04034 	movhi	r2,33024
8020c750:	10824404 	addi	r2,r2,2320
8020c754:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
8020c758:	0007883a 	mov	r3,zero
8020c75c:	00a04034 	movhi	r2,33024
8020c760:	10824c04 	addi	r2,r2,2352
8020c764:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
8020c768:	e0bffc03 	ldbu	r2,-16(fp)
8020c76c:	1000021e 	bne	r2,zero,8020c778 <POWER_SPI_RW+0xec>
8020c770:	00c00084 	movi	r3,2
8020c774:	00000106 	br	8020c77c <POWER_SPI_RW+0xf0>
8020c778:	00c00044 	movi	r3,1
8020c77c:	00a04034 	movhi	r2,33024
8020c780:	10824804 	addi	r2,r2,2336
8020c784:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
8020c788:	010003c4 	movi	r4,15
8020c78c:	021f2d00 	call	8021f2d0 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020c790:	00000306 	br	8020c7a0 <POWER_SPI_RW+0x114>
		nWait++;
8020c794:	e0bff817 	ldw	r2,-32(fp)
8020c798:	10800044 	addi	r2,r2,1
8020c79c:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
8020c7a0:	00a04034 	movhi	r2,33024
8020c7a4:	10825404 	addi	r2,r2,2384
8020c7a8:	10800037 	ldwio	r2,0(r2)
8020c7ac:	1080004c 	andi	r2,r2,1
8020c7b0:	10000326 	beq	r2,zero,8020c7c0 <POWER_SPI_RW+0x134>
8020c7b4:	e0fff817 	ldw	r3,-32(fp)
8020c7b8:	e0bffa17 	ldw	r2,-24(fp)
8020c7bc:	18bff516 	blt	r3,r2,8020c794 <__reset+0xfa1ec794>
		nWait++;
	}

	if (SPI_SDO) {
8020c7c0:	00a04034 	movhi	r2,33024
8020c7c4:	10825404 	addi	r2,r2,2384
8020c7c8:	10800037 	ldwio	r2,0(r2)
8020c7cc:	1080004c 	andi	r2,r2,1
8020c7d0:	10000626 	beq	r2,zero,8020c7ec <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
8020c7d4:	00c000c4 	movi	r3,3
8020c7d8:	00a04034 	movhi	r2,33024
8020c7dc:	10824804 	addi	r2,r2,2336
8020c7e0:	10c00035 	stwio	r3,0(r2)
		return FALSE;
8020c7e4:	0005883a 	mov	r2,zero
8020c7e8:	0000db06 	br	8020cb58 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8020c7ec:	e03ff715 	stw	zero,-36(fp)
8020c7f0:	00002406 	br	8020c884 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
8020c7f4:	e0bff403 	ldbu	r2,-48(fp)
8020c7f8:	10803fcc 	andi	r2,r2,255
8020c7fc:	1004d1fa 	srli	r2,r2,7
8020c800:	10c03fcc 	andi	r3,r2,255
8020c804:	00a04034 	movhi	r2,33024
8020c808:	10825004 	addi	r2,r2,2368
8020c80c:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8020c810:	e0bff403 	ldbu	r2,-48(fp)
8020c814:	1085883a 	add	r2,r2,r2
8020c818:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8020c81c:	e0bff517 	ldw	r2,-44(fp)
8020c820:	1085883a 	add	r2,r2,r2
8020c824:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8020c828:	00a04034 	movhi	r2,33024
8020c82c:	10825404 	addi	r2,r2,2384
8020c830:	10800037 	ldwio	r2,0(r2)
8020c834:	1080004c 	andi	r2,r2,1
8020c838:	1007883a 	mov	r3,r2
8020c83c:	e0bff517 	ldw	r2,-44(fp)
8020c840:	10c4b03a 	or	r2,r2,r3
8020c844:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c848:	00c00044 	movi	r3,1
8020c84c:	00a04034 	movhi	r2,33024
8020c850:	10824c04 	addi	r2,r2,2352
8020c854:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c858:	010003c4 	movi	r4,15
8020c85c:	021f2d00 	call	8021f2d0 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c860:	0007883a 	mov	r3,zero
8020c864:	00a04034 	movhi	r2,33024
8020c868:	10824c04 	addi	r2,r2,2352
8020c86c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c870:	010003c4 	movi	r4,15
8020c874:	021f2d00 	call	8021f2d0 <usleep>
	if (SPI_SDO) {
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
8020c878:	e0bff717 	ldw	r2,-36(fp)
8020c87c:	10800044 	addi	r2,r2,1
8020c880:	e0bff715 	stw	r2,-36(fp)
8020c884:	e0bff717 	ldw	r2,-36(fp)
8020c888:	10800090 	cmplti	r2,r2,2
8020c88c:	103fd91e 	bne	r2,zero,8020c7f4 <__reset+0xfa1ec7f4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8020c890:	e03ff715 	stw	zero,-36(fp)
8020c894:	00002406 	br	8020c928 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
8020c898:	e0bff403 	ldbu	r2,-48(fp)
8020c89c:	10803fcc 	andi	r2,r2,255
8020c8a0:	1004d1fa 	srli	r2,r2,7
8020c8a4:	10c03fcc 	andi	r3,r2,255
8020c8a8:	00a04034 	movhi	r2,33024
8020c8ac:	10825004 	addi	r2,r2,2368
8020c8b0:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
8020c8b4:	e0bff403 	ldbu	r2,-48(fp)
8020c8b8:	1085883a 	add	r2,r2,r2
8020c8bc:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
8020c8c0:	e0bff517 	ldw	r2,-44(fp)
8020c8c4:	1085883a 	add	r2,r2,r2
8020c8c8:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
8020c8cc:	00a04034 	movhi	r2,33024
8020c8d0:	10825404 	addi	r2,r2,2384
8020c8d4:	10800037 	ldwio	r2,0(r2)
8020c8d8:	1080004c 	andi	r2,r2,1
8020c8dc:	1007883a 	mov	r3,r2
8020c8e0:	e0bff517 	ldw	r2,-44(fp)
8020c8e4:	10c4b03a 	or	r2,r2,r3
8020c8e8:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c8ec:	00c00044 	movi	r3,1
8020c8f0:	00a04034 	movhi	r2,33024
8020c8f4:	10824c04 	addi	r2,r2,2352
8020c8f8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c8fc:	010003c4 	movi	r4,15
8020c900:	021f2d00 	call	8021f2d0 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c904:	0007883a 	mov	r3,zero
8020c908:	00a04034 	movhi	r2,33024
8020c90c:	10824c04 	addi	r2,r2,2352
8020c910:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c914:	010003c4 	movi	r4,15
8020c918:	021f2d00 	call	8021f2d0 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
8020c91c:	e0bff717 	ldw	r2,-36(fp)
8020c920:	10800044 	addi	r2,r2,1
8020c924:	e0bff715 	stw	r2,-36(fp)
8020c928:	e0bff717 	ldw	r2,-36(fp)
8020c92c:	10800210 	cmplti	r2,r2,8
8020c930:	103fd91e 	bne	r2,zero,8020c898 <__reset+0xfa1ec898>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8020c934:	e03ff715 	stw	zero,-36(fp)
8020c938:	00001a06 	br	8020c9a4 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
8020c93c:	e0bff517 	ldw	r2,-44(fp)
8020c940:	1085883a 	add	r2,r2,r2
8020c944:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
8020c948:	00a04034 	movhi	r2,33024
8020c94c:	10825404 	addi	r2,r2,2384
8020c950:	10800037 	ldwio	r2,0(r2)
8020c954:	1080004c 	andi	r2,r2,1
8020c958:	1007883a 	mov	r3,r2
8020c95c:	e0bff517 	ldw	r2,-44(fp)
8020c960:	10c4b03a 	or	r2,r2,r3
8020c964:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c968:	00c00044 	movi	r3,1
8020c96c:	00a04034 	movhi	r2,33024
8020c970:	10824c04 	addi	r2,r2,2352
8020c974:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c978:	010003c4 	movi	r4,15
8020c97c:	021f2d00 	call	8021f2d0 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c980:	0007883a 	mov	r3,zero
8020c984:	00a04034 	movhi	r2,33024
8020c988:	10824c04 	addi	r2,r2,2352
8020c98c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c990:	010003c4 	movi	r4,15
8020c994:	021f2d00 	call	8021f2d0 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
8020c998:	e0bff717 	ldw	r2,-36(fp)
8020c99c:	10800044 	addi	r2,r2,1
8020c9a0:	e0bff715 	stw	r2,-36(fp)
8020c9a4:	e0bff717 	ldw	r2,-36(fp)
8020c9a8:	10800210 	cmplti	r2,r2,8
8020c9ac:	103fe31e 	bne	r2,zero,8020c93c <__reset+0xfa1ec93c>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8020c9b0:	e03ff715 	stw	zero,-36(fp)
8020c9b4:	00001a06 	br	8020ca20 <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
8020c9b8:	e0bff517 	ldw	r2,-44(fp)
8020c9bc:	1085883a 	add	r2,r2,r2
8020c9c0:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
8020c9c4:	00a04034 	movhi	r2,33024
8020c9c8:	10825404 	addi	r2,r2,2384
8020c9cc:	10800037 	ldwio	r2,0(r2)
8020c9d0:	1080004c 	andi	r2,r2,1
8020c9d4:	1007883a 	mov	r3,r2
8020c9d8:	e0bff517 	ldw	r2,-44(fp)
8020c9dc:	10c4b03a 	or	r2,r2,r3
8020c9e0:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020c9e4:	00c00044 	movi	r3,1
8020c9e8:	00a04034 	movhi	r2,33024
8020c9ec:	10824c04 	addi	r2,r2,2352
8020c9f0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020c9f4:	010003c4 	movi	r4,15
8020c9f8:	021f2d00 	call	8021f2d0 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020c9fc:	0007883a 	mov	r3,zero
8020ca00:	00a04034 	movhi	r2,33024
8020ca04:	10824c04 	addi	r2,r2,2352
8020ca08:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca0c:	010003c4 	movi	r4,15
8020ca10:	021f2d00 	call	8021f2d0 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
8020ca14:	e0bff717 	ldw	r2,-36(fp)
8020ca18:	10800044 	addi	r2,r2,1
8020ca1c:	e0bff715 	stw	r2,-36(fp)
8020ca20:	e0bff717 	ldw	r2,-36(fp)
8020ca24:	10800210 	cmplti	r2,r2,8
8020ca28:	103fe31e 	bne	r2,zero,8020c9b8 <__reset+0xfa1ec9b8>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8020ca2c:	e03ff715 	stw	zero,-36(fp)
8020ca30:	00001a06 	br	8020ca9c <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
8020ca34:	e0bff517 	ldw	r2,-44(fp)
8020ca38:	1085883a 	add	r2,r2,r2
8020ca3c:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
8020ca40:	00a04034 	movhi	r2,33024
8020ca44:	10825404 	addi	r2,r2,2384
8020ca48:	10800037 	ldwio	r2,0(r2)
8020ca4c:	1080004c 	andi	r2,r2,1
8020ca50:	1007883a 	mov	r3,r2
8020ca54:	e0bff517 	ldw	r2,-44(fp)
8020ca58:	10c4b03a 	or	r2,r2,r3
8020ca5c:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
8020ca60:	00c00044 	movi	r3,1
8020ca64:	00a04034 	movhi	r2,33024
8020ca68:	10824c04 	addi	r2,r2,2352
8020ca6c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca70:	010003c4 	movi	r4,15
8020ca74:	021f2d00 	call	8021f2d0 <usleep>
		SPI_SCK(0); //sck=0; // clock low
8020ca78:	0007883a 	mov	r3,zero
8020ca7c:	00a04034 	movhi	r2,33024
8020ca80:	10824c04 	addi	r2,r2,2352
8020ca84:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
8020ca88:	010003c4 	movi	r4,15
8020ca8c:	021f2d00 	call	8021f2d0 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
8020ca90:	e0bff717 	ldw	r2,-36(fp)
8020ca94:	10800044 	addi	r2,r2,1
8020ca98:	e0bff715 	stw	r2,-36(fp)
8020ca9c:	e0bff717 	ldw	r2,-36(fp)
8020caa0:	10800190 	cmplti	r2,r2,6
8020caa4:	103fe31e 	bne	r2,zero,8020ca34 <__reset+0xfa1eca34>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
8020caa8:	00c00044 	movi	r3,1
8020caac:	00a04034 	movhi	r2,33024
8020cab0:	10824c04 	addi	r2,r2,2352
8020cab4:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
8020cab8:	010003c4 	movi	r4,15
8020cabc:	021f2d00 	call	8021f2d0 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
8020cac0:	00c000c4 	movi	r3,3
8020cac4:	00a04034 	movhi	r2,33024
8020cac8:	10824804 	addi	r2,r2,2336
8020cacc:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
8020cad0:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
8020cad4:	00800044 	movi	r2,1
8020cad8:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
8020cadc:	e03ff715 	stw	zero,-36(fp)
8020cae0:	00000d06 	br	8020cb18 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
8020cae4:	e0fff517 	ldw	r3,-44(fp)
8020cae8:	e0bff617 	ldw	r2,-40(fp)
8020caec:	1884703a 	and	r2,r3,r2
8020caf0:	1000031e 	bne	r2,zero,8020cb00 <POWER_SPI_RW+0x474>
			nZeroCnt++;
8020caf4:	e0bff917 	ldw	r2,-28(fp)
8020caf8:	10800044 	addi	r2,r2,1
8020cafc:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
8020cb00:	e0bff617 	ldw	r2,-40(fp)
8020cb04:	1085883a 	add	r2,r2,r2
8020cb08:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
8020cb0c:	e0bff717 	ldw	r2,-36(fp)
8020cb10:	10800044 	addi	r2,r2,1
8020cb14:	e0bff715 	stw	r2,-36(fp)
8020cb18:	e0bff717 	ldw	r2,-36(fp)
8020cb1c:	10800810 	cmplti	r2,r2,32
8020cb20:	103ff01e 	bne	r2,zero,8020cae4 <__reset+0xfa1ecae4>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
8020cb24:	e0bff917 	ldw	r2,-28(fp)
8020cb28:	1080004c 	andi	r2,r2,1
8020cb2c:	1005003a 	cmpeq	r2,r2,zero
8020cb30:	10803fcc 	andi	r2,r2,255
8020cb34:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
8020cb38:	e0bffb17 	ldw	r2,-20(fp)
8020cb3c:	1000021e 	bne	r2,zero,8020cb48 <POWER_SPI_RW+0x4bc>
		return FALSE;
8020cb40:	0005883a 	mov	r2,zero
8020cb44:	00000406 	br	8020cb58 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
8020cb48:	e0800317 	ldw	r2,12(fp)
8020cb4c:	e0fff517 	ldw	r3,-44(fp)
8020cb50:	10c00015 	stw	r3,0(r2)

	return bSuccess;
8020cb54:	e0bffb17 	ldw	r2,-20(fp)
}
8020cb58:	e037883a 	mov	sp,fp
8020cb5c:	dfc00117 	ldw	ra,4(sp)
8020cb60:	df000017 	ldw	fp,0(sp)
8020cb64:	dec00204 	addi	sp,sp,8
8020cb68:	f800283a 	ret

8020cb6c <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
8020cb6c:	defffd04 	addi	sp,sp,-12
8020cb70:	df000215 	stw	fp,8(sp)
8020cb74:	df000204 	addi	fp,sp,8
8020cb78:	2005883a 	mov	r2,r4
8020cb7c:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
8020cb80:	e0bfff03 	ldbu	r2,-4(fp)
8020cb84:	10c00168 	cmpgeui	r3,r2,5
8020cb88:	18001c1e 	bne	r3,zero,8020cbfc <bSSDisplayConfig+0x90>
8020cb8c:	100690ba 	slli	r3,r2,2
8020cb90:	00a00874 	movhi	r2,32801
8020cb94:	10b2e904 	addi	r2,r2,-13404
8020cb98:	1885883a 	add	r2,r3,r2
8020cb9c:	10800017 	ldw	r2,0(r2)
8020cba0:	1000683a 	jmp	r2
8020cba4:	8020cbb8 	rdprs	zero,r16,-31954
8020cba8:	8020cbc4 	addi	zero,r16,-31953
8020cbac:	8020cbd0 	cmplti	zero,r16,-31953
8020cbb0:	8020cbe4 	muli	zero,r16,-31953
8020cbb4:	8020cbf4 	orhi	zero,r16,33583
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
8020cbb8:	00800cc4 	movi	r2,51
8020cbbc:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbc0:	00001006 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
8020cbc4:	00801544 	movi	r2,85
8020cbc8:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbcc:	00000d06 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
8020cbd0:	d0e02d43 	ldbu	r3,-32587(gp)
8020cbd4:	00bff744 	movi	r2,-35
8020cbd8:	1884703a 	and	r2,r3,r2
8020cbdc:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbe0:	00000806 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
8020cbe4:	d0a02d43 	ldbu	r2,-32587(gp)
8020cbe8:	10800894 	ori	r2,r2,34
8020cbec:	d0a02d45 	stb	r2,-32587(gp)
	    break;
8020cbf0:	00000406 	br	8020cc04 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
8020cbf4:	d0202d45 	stb	zero,-32587(gp)
	    break;
8020cbf8:	00000206 	br	8020cc04 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
8020cbfc:	0005883a 	mov	r2,zero
8020cc00:	00000806 	br	8020cc24 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8020cc04:	00a04034 	movhi	r2,33024
8020cc08:	10828404 	addi	r2,r2,2576
8020cc0c:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
8020cc10:	d0a02d43 	ldbu	r2,-32587(gp)
8020cc14:	10c03fcc 	andi	r3,r2,255
8020cc18:	e0bffe17 	ldw	r2,-8(fp)
8020cc1c:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8020cc20:	00800044 	movi	r2,1
}
8020cc24:	e037883a 	mov	sp,fp
8020cc28:	df000017 	ldw	fp,0(sp)
8020cc2c:	dec00104 	addi	sp,sp,4
8020cc30:	f800283a 	ret

8020cc34 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
8020cc34:	defffd04 	addi	sp,sp,-12
8020cc38:	df000215 	stw	fp,8(sp)
8020cc3c:	df000204 	addi	fp,sp,8
8020cc40:	2005883a 	mov	r2,r4
8020cc44:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
8020cc48:	00a04034 	movhi	r2,33024
8020cc4c:	10828404 	addi	r2,r2,2576
8020cc50:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
8020cc54:	e0bffe17 	ldw	r2,-8(fp)
8020cc58:	10800104 	addi	r2,r2,4
8020cc5c:	e0ffff03 	ldbu	r3,-4(fp)
8020cc60:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8020cc64:	00800044 	movi	r2,1
}
8020cc68:	e037883a 	mov	sp,fp
8020cc6c:	df000017 	ldw	fp,0(sp)
8020cc70:	dec00104 	addi	sp,sp,4
8020cc74:	f800283a 	ret

8020cc78 <vSyncHandleIrq>:
 *
 * @param [in] void* context
 *
 * @retval void
 */
void vSyncHandleIrq(void* pvContext) {
8020cc78:	defffc04 	addi	sp,sp,-16
8020cc7c:	dfc00315 	stw	ra,12(sp)
8020cc80:	df000215 	stw	fp,8(sp)
8020cc84:	df000204 	addi	fp,sp,8
8020cc88:	e13fff15 	stw	r4,-4(fp)
	volatile unsigned char ucIL;
	volatile unsigned char ucSyncL;
	unsigned char error_codel;

	vSyncIrqFlagClrSync();
8020cc8c:	020cd100 	call	8020cd10 <vSyncIrqFlagClrSync>
}
8020cc90:	0001883a 	nop
8020cc94:	e037883a 	mov	sp,fp
8020cc98:	dfc00117 	ldw	ra,4(sp)
8020cc9c:	df000017 	ldw	fp,0(sp)
8020cca0:	dec00204 	addi	sp,sp,8
8020cca4:	f800283a 	ret

8020cca8 <vSyncClearCounter>:

void vSyncClearCounter(void) {
8020cca8:	deffff04 	addi	sp,sp,-4
8020ccac:	df000015 	stw	fp,0(sp)
8020ccb0:	d839883a 	mov	fp,sp
	// Recast the viHoldContext pointer to match the alt_irq_register() function
	// prototype.
	vucN = 0;
8020ccb4:	d0202f05 	stb	zero,-32580(gp)
}
8020ccb8:	0001883a 	nop
8020ccbc:	e037883a 	mov	sp,fp
8020ccc0:	df000017 	ldw	fp,0(sp)
8020ccc4:	dec00104 	addi	sp,sp,4
8020ccc8:	f800283a 	ret

8020cccc <vSyncInitIrq>:
 *
 * @param [in] void
 *
 * @retval void
 */
void vSyncInitIrq(void) {
8020cccc:	defffd04 	addi	sp,sp,-12
8020ccd0:	dfc00215 	stw	ra,8(sp)
8020ccd4:	df000115 	stw	fp,4(sp)
8020ccd8:	df000104 	addi	fp,sp,4
	// Recast the viHoldContext pointer to match the alt_irq_register() function
	// prototype.
	void* hold_context_ptr = (void*) &viHoldContext;
8020ccdc:	d0a02e04 	addi	r2,gp,-32584
8020cce0:	e0bfff15 	stw	r2,-4(fp)
	// Register the interrupt handler
	alt_irq_register(SYNC_IRQ, hold_context_ptr, vSyncHandleIrq);
8020cce4:	01a00874 	movhi	r6,32801
8020cce8:	31b31e04 	addi	r6,r6,-13192
8020ccec:	e17fff17 	ldw	r5,-4(fp)
8020ccf0:	01000184 	movi	r4,6
8020ccf4:	021eaac0 	call	8021eaac <alt_irq_register>
}
8020ccf8:	0001883a 	nop
8020ccfc:	e037883a 	mov	sp,fp
8020cd00:	dfc00117 	ldw	ra,4(sp)
8020cd04:	df000017 	ldw	fp,0(sp)
8020cd08:	dec00204 	addi	sp,sp,8
8020cd0c:	f800283a 	ret

8020cd10 <vSyncIrqFlagClrSync>:

void vSyncIrqFlagClrSync(void) {
8020cd10:	defffe04 	addi	sp,sp,-8
8020cd14:	dfc00115 	stw	ra,4(sp)
8020cd18:	df000015 	stw	fp,0(sp)
8020cd1c:	d839883a 	mov	fp,sp
	bSyncWriteReg(SYNC_IRQ_FG_CLR_REG_OFFSET, (alt_u32) SYNC_IRQ_FG_CLR_MSK);
8020cd20:	01400044 	movi	r5,1
8020cd24:	010002c4 	movi	r4,11
8020cd28:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
}
8020cd2c:	0001883a 	nop
8020cd30:	e037883a 	mov	sp,fp
8020cd34:	dfc00117 	ldw	ra,4(sp)
8020cd38:	df000017 	ldw	fp,0(sp)
8020cd3c:	dec00204 	addi	sp,sp,8
8020cd40:	f800283a 	ret

8020cd44 <bSyncIrqFlagSync>:

bool bSyncIrqFlagSync(void) {
8020cd44:	defffd04 	addi	sp,sp,-12
8020cd48:	dfc00215 	stw	ra,8(sp)
8020cd4c:	df000115 	stw	fp,4(sp)
8020cd50:	df000104 	addi	fp,sp,4
	bool bFlag;

	if (uliSyncReadReg(SYNC_IRQ_FG_REG_OFFSET) & SYNC_IRQ_FG_MSK) {
8020cd54:	01000304 	movi	r4,12
8020cd58:	020da040 	call	8020da04 <uliSyncReadReg>
8020cd5c:	1080004c 	andi	r2,r2,1
8020cd60:	10000326 	beq	r2,zero,8020cd70 <bSyncIrqFlagSync+0x2c>
		bFlag = TRUE;
8020cd64:	00800044 	movi	r2,1
8020cd68:	e0bfff15 	stw	r2,-4(fp)
8020cd6c:	00000106 	br	8020cd74 <bSyncIrqFlagSync+0x30>
	} else {
		bFlag = FALSE;
8020cd70:	e03fff15 	stw	zero,-4(fp)
	}

	return bFlag;
8020cd74:	e0bfff17 	ldw	r2,-4(fp)
}
8020cd78:	e037883a 	mov	sp,fp
8020cd7c:	dfc00117 	ldw	ra,4(sp)
8020cd80:	df000017 	ldw	fp,0(sp)
8020cd84:	dec00204 	addi	sp,sp,8
8020cd88:	f800283a 	ret

8020cd8c <bSyncStatusExtnIrq>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncStatusExtnIrq(void) {
8020cd8c:	defffc04 	addi	sp,sp,-16
8020cd90:	dfc00315 	stw	ra,12(sp)
8020cd94:	df000215 	stw	fp,8(sp)
8020cd98:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8020cd9c:	0009883a 	mov	r4,zero
8020cda0:	020da040 	call	8020da04 <uliSyncReadReg>
8020cda4:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_STAT_EXTN_IRQ_MSK) {
8020cda8:	e0bfff17 	ldw	r2,-4(fp)
8020cdac:	1000030e 	bge	r2,zero,8020cdbc <bSyncStatusExtnIrq+0x30>
		bResult = TRUE;
8020cdb0:	00800044 	movi	r2,1
8020cdb4:	e0bffe15 	stw	r2,-8(fp)
8020cdb8:	00000106 	br	8020cdc0 <bSyncStatusExtnIrq+0x34>
	} else {
		bResult = FALSE;
8020cdbc:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8020cdc0:	e0bffe17 	ldw	r2,-8(fp)
}
8020cdc4:	e037883a 	mov	sp,fp
8020cdc8:	dfc00117 	ldw	ra,4(sp)
8020cdcc:	df000017 	ldw	fp,0(sp)
8020cdd0:	dec00204 	addi	sp,sp,8
8020cdd4:	f800283a 	ret

8020cdd8 <ucSyncStatusState>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusState(void) {
8020cdd8:	defffc04 	addi	sp,sp,-16
8020cddc:	dfc00315 	stw	ra,12(sp)
8020cde0:	df000215 	stw	fp,8(sp)
8020cde4:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8020cde8:	0009883a 	mov	r4,zero
8020cdec:	020da040 	call	8020da04 <uliSyncReadReg>
8020cdf0:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_STATE_MSK) >> 16);
8020cdf4:	e0bffe17 	ldw	r2,-8(fp)
8020cdf8:	10803fec 	andhi	r2,r2,255
8020cdfc:	1004d43a 	srli	r2,r2,16
8020ce00:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020ce04:	e0bfff03 	ldbu	r2,-4(fp)
}
8020ce08:	e037883a 	mov	sp,fp
8020ce0c:	dfc00117 	ldw	ra,4(sp)
8020ce10:	df000017 	ldw	fp,0(sp)
8020ce14:	dec00204 	addi	sp,sp,8
8020ce18:	f800283a 	ret

8020ce1c <ucSyncStatusErrorCode>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusErrorCode(void) {
8020ce1c:	defffc04 	addi	sp,sp,-16
8020ce20:	dfc00315 	stw	ra,12(sp)
8020ce24:	df000215 	stw	fp,8(sp)
8020ce28:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8020ce2c:	0009883a 	mov	r4,zero
8020ce30:	020da040 	call	8020da04 <uliSyncReadReg>
8020ce34:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_ERROR_CODE_MSK) >> 8);
8020ce38:	e0bffe17 	ldw	r2,-8(fp)
8020ce3c:	10bfc00c 	andi	r2,r2,65280
8020ce40:	1004d23a 	srli	r2,r2,8
8020ce44:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020ce48:	e0bfff03 	ldbu	r2,-4(fp)
}
8020ce4c:	e037883a 	mov	sp,fp
8020ce50:	dfc00117 	ldw	ra,4(sp)
8020ce54:	df000017 	ldw	fp,0(sp)
8020ce58:	dec00204 	addi	sp,sp,8
8020ce5c:	f800283a 	ret

8020ce60 <ucSyncStatusCycleNumber>:
 *
 * @param [in] void
 *
 * @retval alt_u8 result
 */
alt_u8 ucSyncStatusCycleNumber(void) {
8020ce60:	defffc04 	addi	sp,sp,-16
8020ce64:	dfc00315 	stw	ra,12(sp)
8020ce68:	df000215 	stw	fp,8(sp)
8020ce6c:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	alt_u8 ucResult;

	uliAux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8020ce70:	0009883a 	mov	r4,zero
8020ce74:	020da040 	call	8020da04 <uliSyncReadReg>
8020ce78:	e0bffe15 	stw	r2,-8(fp)
	ucResult = (alt_u8) ((uliAux & SYNC_STAT_CYCLE_NUMBER_MSK) >> 0);
8020ce7c:	e0bffe17 	ldw	r2,-8(fp)
8020ce80:	e0bfff05 	stb	r2,-4(fp)
	return ucResult;
8020ce84:	e0bfff03 	ldbu	r2,-4(fp)
}
8020ce88:	e037883a 	mov	sp,fp
8020ce8c:	dfc00117 	ldw	ra,4(sp)
8020ce90:	df000017 	ldw	fp,0(sp)
8020ce94:	dec00204 	addi	sp,sp,8
8020ce98:	f800283a 	ret

8020ce9c <bSyncSetMbt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetMbt(alt_u32 uliValue) {
8020ce9c:	defffd04 	addi	sp,sp,-12
8020cea0:	dfc00215 	stw	ra,8(sp)
8020cea4:	df000115 	stw	fp,4(sp)
8020cea8:	df000104 	addi	fp,sp,4
8020ceac:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_MBT_REG_OFFSET, uliValue);
8020ceb0:	e17fff17 	ldw	r5,-4(fp)
8020ceb4:	01000104 	movi	r4,4
8020ceb8:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020cebc:	00800044 	movi	r2,1
}
8020cec0:	e037883a 	mov	sp,fp
8020cec4:	dfc00117 	ldw	ra,4(sp)
8020cec8:	df000017 	ldw	fp,0(sp)
8020cecc:	dec00204 	addi	sp,sp,8
8020ced0:	f800283a 	ret

8020ced4 <bSyncSetBt>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetBt(alt_u32 uliValue) {
8020ced4:	defffd04 	addi	sp,sp,-12
8020ced8:	dfc00215 	stw	ra,8(sp)
8020cedc:	df000115 	stw	fp,4(sp)
8020cee0:	df000104 	addi	fp,sp,4
8020cee4:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_BT_REG_OFFSET, uliValue);
8020cee8:	e17fff17 	ldw	r5,-4(fp)
8020ceec:	01000144 	movi	r4,5
8020cef0:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020cef4:	00800044 	movi	r2,1
}
8020cef8:	e037883a 	mov	sp,fp
8020cefc:	dfc00117 	ldw	ra,4(sp)
8020cf00:	df000017 	ldw	fp,0(sp)
8020cf04:	dec00204 	addi	sp,sp,8
8020cf08:	f800283a 	ret

8020cf0c <bSyncSetPer>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetPer(alt_u32 uliValue) {
8020cf0c:	defffd04 	addi	sp,sp,-12
8020cf10:	dfc00215 	stw	ra,8(sp)
8020cf14:	df000115 	stw	fp,4(sp)
8020cf18:	df000104 	addi	fp,sp,4
8020cf1c:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_PER_REG_OFFSET, uliValue);
8020cf20:	e17fff17 	ldw	r5,-4(fp)
8020cf24:	01000184 	movi	r4,6
8020cf28:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020cf2c:	00800044 	movi	r2,1
}
8020cf30:	e037883a 	mov	sp,fp
8020cf34:	dfc00117 	ldw	ra,4(sp)
8020cf38:	df000017 	ldw	fp,0(sp)
8020cf3c:	dec00204 	addi	sp,sp,8
8020cf40:	f800283a 	ret

8020cf44 <bSyncSetOst>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncSetOst(alt_u32 uliValue) {
8020cf44:	defffd04 	addi	sp,sp,-12
8020cf48:	dfc00215 	stw	ra,8(sp)
8020cf4c:	df000115 	stw	fp,4(sp)
8020cf50:	df000104 	addi	fp,sp,4
8020cf54:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_CONFIG_OST_REG_OFFSET, uliValue);
8020cf58:	e17fff17 	ldw	r5,-4(fp)
8020cf5c:	010001c4 	movi	r4,7
8020cf60:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020cf64:	00800044 	movi	r2,1
}
8020cf68:	e037883a 	mov	sp,fp
8020cf6c:	dfc00117 	ldw	ra,4(sp)
8020cf70:	df000017 	ldw	fp,0(sp)
8020cf74:	dec00204 	addi	sp,sp,8
8020cf78:	f800283a 	ret

8020cf7c <bSyncSetPolarity>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncSetPolarity(bool bValue) {
8020cf7c:	defffc04 	addi	sp,sp,-16
8020cf80:	dfc00315 	stw	ra,12(sp)
8020cf84:	df000215 	stw	fp,8(sp)
8020cf88:	df000204 	addi	fp,sp,8
8020cf8c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8020cf90:	01000204 	movi	r4,8
8020cf94:	020da040 	call	8020da04 <uliSyncReadReg>
8020cf98:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020cf9c:	e0bfff17 	ldw	r2,-4(fp)
8020cfa0:	1000051e 	bne	r2,zero,8020cfb8 <bSyncSetPolarity+0x3c>
		uliAux &= ~SYNC_CONFIG_GEN_POLARITY_MSK;
8020cfa4:	e0fffe17 	ldw	r3,-8(fp)
8020cfa8:	00bfbfc4 	movi	r2,-257
8020cfac:	1884703a 	and	r2,r3,r2
8020cfb0:	e0bffe15 	stw	r2,-8(fp)
8020cfb4:	00000306 	br	8020cfc4 <bSyncSetPolarity+0x48>
	} else {
		uliAux |= SYNC_CONFIG_GEN_POLARITY_MSK;
8020cfb8:	e0bffe17 	ldw	r2,-8(fp)
8020cfbc:	10804014 	ori	r2,r2,256
8020cfc0:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CONFIG_GENERAL_REG_OFFSET, uliAux);
8020cfc4:	e17ffe17 	ldw	r5,-8(fp)
8020cfc8:	01000204 	movi	r4,8
8020cfcc:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020cfd0:	00800044 	movi	r2,1
}
8020cfd4:	e037883a 	mov	sp,fp
8020cfd8:	dfc00117 	ldw	ra,4(sp)
8020cfdc:	df000017 	ldw	fp,0(sp)
8020cfe0:	dec00204 	addi	sp,sp,8
8020cfe4:	f800283a 	ret

8020cfe8 <bSyncSetNCycles>:
 *
 * @param [in] alt_u8 value
 *
 * @retval bool TRUE
 */
bool bSyncSetNCycles(alt_u8 ucValue) {
8020cfe8:	defffc04 	addi	sp,sp,-16
8020cfec:	dfc00315 	stw	ra,12(sp)
8020cff0:	df000215 	stw	fp,8(sp)
8020cff4:	df000204 	addi	fp,sp,8
8020cff8:	2005883a 	mov	r2,r4
8020cffc:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8020d000:	01000204 	movi	r4,8
8020d004:	020da040 	call	8020da04 <uliSyncReadReg>
8020d008:	e0bffe15 	stw	r2,-8(fp)
	uliAux &= ~SYNC_CONFIG_GEN_N_CYCLES_MSK;
8020d00c:	e0fffe17 	ldw	r3,-8(fp)
8020d010:	00bfc004 	movi	r2,-256
8020d014:	1884703a 	and	r2,r3,r2
8020d018:	e0bffe15 	stw	r2,-8(fp)
	uliAux |= (alt_u32) ucValue;
8020d01c:	e0bfff03 	ldbu	r2,-4(fp)
8020d020:	e0fffe17 	ldw	r3,-8(fp)
8020d024:	1884b03a 	or	r2,r3,r2
8020d028:	e0bffe15 	stw	r2,-8(fp)

	bSyncWriteReg(SYNC_CONFIG_GENERAL_REG_OFFSET, uliAux);
8020d02c:	e17ffe17 	ldw	r5,-8(fp)
8020d030:	01000204 	movi	r4,8
8020d034:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d038:	00800044 	movi	r2,1
}
8020d03c:	e037883a 	mov	sp,fp
8020d040:	dfc00117 	ldw	ra,4(sp)
8020d044:	df000017 	ldw	fp,0(sp)
8020d048:	dec00204 	addi	sp,sp,8
8020d04c:	f800283a 	ret

8020d050 <uliSyncGetMbt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetMbt(void) {
8020d050:	defffd04 	addi	sp,sp,-12
8020d054:	dfc00215 	stw	ra,8(sp)
8020d058:	df000115 	stw	fp,4(sp)
8020d05c:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_MBT_REG_OFFSET);
8020d060:	01000104 	movi	r4,4
8020d064:	020da040 	call	8020da04 <uliSyncReadReg>
8020d068:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d06c:	e0bfff17 	ldw	r2,-4(fp)
}
8020d070:	e037883a 	mov	sp,fp
8020d074:	dfc00117 	ldw	ra,4(sp)
8020d078:	df000017 	ldw	fp,0(sp)
8020d07c:	dec00204 	addi	sp,sp,8
8020d080:	f800283a 	ret

8020d084 <uliSyncGetBt>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetBt(void) {
8020d084:	defffd04 	addi	sp,sp,-12
8020d088:	dfc00215 	stw	ra,8(sp)
8020d08c:	df000115 	stw	fp,4(sp)
8020d090:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_BT_REG_OFFSET);
8020d094:	01000144 	movi	r4,5
8020d098:	020da040 	call	8020da04 <uliSyncReadReg>
8020d09c:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d0a0:	e0bfff17 	ldw	r2,-4(fp)
}
8020d0a4:	e037883a 	mov	sp,fp
8020d0a8:	dfc00117 	ldw	ra,4(sp)
8020d0ac:	df000017 	ldw	fp,0(sp)
8020d0b0:	dec00204 	addi	sp,sp,8
8020d0b4:	f800283a 	ret

8020d0b8 <uliSyncGetPer>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetPer(void) {
8020d0b8:	defffd04 	addi	sp,sp,-12
8020d0bc:	dfc00215 	stw	ra,8(sp)
8020d0c0:	df000115 	stw	fp,4(sp)
8020d0c4:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_PER_REG_OFFSET);
8020d0c8:	01000184 	movi	r4,6
8020d0cc:	020da040 	call	8020da04 <uliSyncReadReg>
8020d0d0:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d0d4:	e0bfff17 	ldw	r2,-4(fp)
}
8020d0d8:	e037883a 	mov	sp,fp
8020d0dc:	dfc00117 	ldw	ra,4(sp)
8020d0e0:	df000017 	ldw	fp,0(sp)
8020d0e4:	dec00204 	addi	sp,sp,8
8020d0e8:	f800283a 	ret

8020d0ec <uliSyncGetOst>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetOst(void) {
8020d0ec:	defffd04 	addi	sp,sp,-12
8020d0f0:	dfc00215 	stw	ra,8(sp)
8020d0f4:	df000115 	stw	fp,4(sp)
8020d0f8:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_OST_REG_OFFSET);
8020d0fc:	010001c4 	movi	r4,7
8020d100:	020da040 	call	8020da04 <uliSyncReadReg>
8020d104:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d108:	e0bfff17 	ldw	r2,-4(fp)
}
8020d10c:	e037883a 	mov	sp,fp
8020d110:	dfc00117 	ldw	ra,4(sp)
8020d114:	df000017 	ldw	fp,0(sp)
8020d118:	dec00204 	addi	sp,sp,8
8020d11c:	f800283a 	ret

8020d120 <uliSyncGetGeneral>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetGeneral(void) {
8020d120:	defffd04 	addi	sp,sp,-12
8020d124:	dfc00215 	stw	ra,8(sp)
8020d128:	df000115 	stw	fp,4(sp)
8020d12c:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CONFIG_GENERAL_REG_OFFSET);
8020d130:	01000204 	movi	r4,8
8020d134:	020da040 	call	8020da04 <uliSyncReadReg>
8020d138:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d13c:	e0bfff17 	ldw	r2,-4(fp)
}
8020d140:	e037883a 	mov	sp,fp
8020d144:	dfc00117 	ldw	ra,4(sp)
8020d148:	df000017 	ldw	fp,0(sp)
8020d14c:	dec00204 	addi	sp,sp,8
8020d150:	f800283a 	ret

8020d154 <bSyncErrInj>:
 *
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
bool bSyncErrInj(alt_u32 uliValue) {
8020d154:	defffd04 	addi	sp,sp,-12
8020d158:	dfc00215 	stw	ra,8(sp)
8020d15c:	df000115 	stw	fp,4(sp)
8020d160:	df000104 	addi	fp,sp,4
8020d164:	e13fff15 	stw	r4,-4(fp)
	bSyncWriteReg(SYNC_ERR_INJ_REG_OFFSET, uliValue);
8020d168:	e17fff17 	ldw	r5,-4(fp)
8020d16c:	01000244 	movi	r4,9
8020d170:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d174:	00800044 	movi	r2,1
}
8020d178:	e037883a 	mov	sp,fp
8020d17c:	dfc00117 	ldw	ra,4(sp)
8020d180:	df000017 	ldw	fp,0(sp)
8020d184:	dec00204 	addi	sp,sp,8
8020d188:	f800283a 	ret

8020d18c <bSyncCtrExtnIrq>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrExtnIrq(bool bValue) {
8020d18c:	defffc04 	addi	sp,sp,-16
8020d190:	dfc00315 	stw	ra,12(sp)
8020d194:	df000215 	stw	fp,8(sp)
8020d198:	df000204 	addi	fp,sp,8
8020d19c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d1a0:	01000284 	movi	r4,10
8020d1a4:	020da040 	call	8020da04 <uliSyncReadReg>
8020d1a8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d1ac:	e0bfff17 	ldw	r2,-4(fp)
8020d1b0:	1000061e 	bne	r2,zero,8020d1cc <bSyncCtrExtnIrq+0x40>
		uliAux &= ~SYNC_CTR_EXTN_INT_MSK;
8020d1b4:	e0fffe17 	ldw	r3,-8(fp)
8020d1b8:	00a00034 	movhi	r2,32768
8020d1bc:	10bfffc4 	addi	r2,r2,-1
8020d1c0:	1884703a 	and	r2,r3,r2
8020d1c4:	e0bffe15 	stw	r2,-8(fp)
8020d1c8:	00000306 	br	8020d1d8 <bSyncCtrExtnIrq+0x4c>
	} else {
		uliAux |= SYNC_CTR_EXTN_INT_MSK;
8020d1cc:	e0bffe17 	ldw	r2,-8(fp)
8020d1d0:	10a00034 	orhi	r2,r2,32768
8020d1d4:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d1d8:	e17ffe17 	ldw	r5,-8(fp)
8020d1dc:	01000284 	movi	r4,10
8020d1e0:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d1e4:	00800044 	movi	r2,1
}
8020d1e8:	e037883a 	mov	sp,fp
8020d1ec:	dfc00117 	ldw	ra,4(sp)
8020d1f0:	df000017 	ldw	fp,0(sp)
8020d1f4:	dec00204 	addi	sp,sp,8
8020d1f8:	f800283a 	ret

8020d1fc <bSyncCtrStart>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrStart(void) {
8020d1fc:	defffd04 	addi	sp,sp,-12
8020d200:	dfc00215 	stw	ra,8(sp)
8020d204:	df000115 	stw	fp,4(sp)
8020d208:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d20c:	01000284 	movi	r4,10
8020d210:	020da040 	call	8020da04 <uliSyncReadReg>
8020d214:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_START_MSK;
8020d218:	e0bfff17 	ldw	r2,-4(fp)
8020d21c:	10800234 	orhi	r2,r2,8
8020d220:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d224:	e17fff17 	ldw	r5,-4(fp)
8020d228:	01000284 	movi	r4,10
8020d22c:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d230:	00800044 	movi	r2,1
}
8020d234:	e037883a 	mov	sp,fp
8020d238:	dfc00117 	ldw	ra,4(sp)
8020d23c:	df000017 	ldw	fp,0(sp)
8020d240:	dec00204 	addi	sp,sp,8
8020d244:	f800283a 	ret

8020d248 <bSyncCtrReset>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrReset(void) {
8020d248:	defffd04 	addi	sp,sp,-12
8020d24c:	dfc00215 	stw	ra,8(sp)
8020d250:	df000115 	stw	fp,4(sp)
8020d254:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d258:	01000284 	movi	r4,10
8020d25c:	020da040 	call	8020da04 <uliSyncReadReg>
8020d260:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_RESET_MSK;
8020d264:	e0bfff17 	ldw	r2,-4(fp)
8020d268:	10800134 	orhi	r2,r2,4
8020d26c:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d270:	e17fff17 	ldw	r5,-4(fp)
8020d274:	01000284 	movi	r4,10
8020d278:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d27c:	00800044 	movi	r2,1
}
8020d280:	e037883a 	mov	sp,fp
8020d284:	dfc00117 	ldw	ra,4(sp)
8020d288:	df000017 	ldw	fp,0(sp)
8020d28c:	dec00204 	addi	sp,sp,8
8020d290:	f800283a 	ret

8020d294 <bSyncCtrOneShot>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrOneShot(void) {
8020d294:	defffd04 	addi	sp,sp,-12
8020d298:	dfc00215 	stw	ra,8(sp)
8020d29c:	df000115 	stw	fp,4(sp)
8020d2a0:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d2a4:	01000284 	movi	r4,10
8020d2a8:	020da040 	call	8020da04 <uliSyncReadReg>
8020d2ac:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_ONE_SHOT_MSK;
8020d2b0:	e0bfff17 	ldw	r2,-4(fp)
8020d2b4:	108000b4 	orhi	r2,r2,2
8020d2b8:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d2bc:	e17fff17 	ldw	r5,-4(fp)
8020d2c0:	01000284 	movi	r4,10
8020d2c4:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d2c8:	00800044 	movi	r2,1
}
8020d2cc:	e037883a 	mov	sp,fp
8020d2d0:	dfc00117 	ldw	ra,4(sp)
8020d2d4:	df000017 	ldw	fp,0(sp)
8020d2d8:	dec00204 	addi	sp,sp,8
8020d2dc:	f800283a 	ret

8020d2e0 <bSyncCtrErrInj>:
 *
 * @param [in] void
 *
 * @retval bool TRUE
 */
bool bSyncCtrErrInj(void) {
8020d2e0:	defffd04 	addi	sp,sp,-12
8020d2e4:	dfc00215 	stw	ra,8(sp)
8020d2e8:	df000115 	stw	fp,4(sp)
8020d2ec:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d2f0:	01000284 	movi	r4,10
8020d2f4:	020da040 	call	8020da04 <uliSyncReadReg>
8020d2f8:	e0bfff15 	stw	r2,-4(fp)

	uliAux |= SYNC_CTR_ERR_INJ_MSK;
8020d2fc:	e0bfff17 	ldw	r2,-4(fp)
8020d300:	10800074 	orhi	r2,r2,1
8020d304:	e0bfff15 	stw	r2,-4(fp)

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d308:	e17fff17 	ldw	r5,-4(fp)
8020d30c:	01000284 	movi	r4,10
8020d310:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d314:	00800044 	movi	r2,1
}
8020d318:	e037883a 	mov	sp,fp
8020d31c:	dfc00117 	ldw	ra,4(sp)
8020d320:	df000017 	ldw	fp,0(sp)
8020d324:	dec00204 	addi	sp,sp,8
8020d328:	f800283a 	ret

8020d32c <bSyncCtrSyncOutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrSyncOutEnable(bool bValue) {
8020d32c:	defffc04 	addi	sp,sp,-16
8020d330:	dfc00315 	stw	ra,12(sp)
8020d334:	df000215 	stw	fp,8(sp)
8020d338:	df000204 	addi	fp,sp,8
8020d33c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d340:	01000284 	movi	r4,10
8020d344:	020da040 	call	8020da04 <uliSyncReadReg>
8020d348:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d34c:	e0bfff17 	ldw	r2,-4(fp)
8020d350:	1000051e 	bne	r2,zero,8020d368 <bSyncCtrSyncOutEnable+0x3c>
		uliAux &= ~SYNC_CTR_SYNC_OUT_EN_MSK;
8020d354:	e0fffe17 	ldw	r3,-8(fp)
8020d358:	00bfbfc4 	movi	r2,-257
8020d35c:	1884703a 	and	r2,r3,r2
8020d360:	e0bffe15 	stw	r2,-8(fp)
8020d364:	00000306 	br	8020d374 <bSyncCtrSyncOutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_SYNC_OUT_EN_MSK;
8020d368:	e0bffe17 	ldw	r2,-8(fp)
8020d36c:	10804014 	ori	r2,r2,256
8020d370:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d374:	e17ffe17 	ldw	r5,-8(fp)
8020d378:	01000284 	movi	r4,10
8020d37c:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d380:	00800044 	movi	r2,1
}
8020d384:	e037883a 	mov	sp,fp
8020d388:	dfc00117 	ldw	ra,4(sp)
8020d38c:	df000017 	ldw	fp,0(sp)
8020d390:	dec00204 	addi	sp,sp,8
8020d394:	f800283a 	ret

8020d398 <bSyncCtrCh1OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh1OutEnable(bool bValue) {
8020d398:	defffc04 	addi	sp,sp,-16
8020d39c:	dfc00315 	stw	ra,12(sp)
8020d3a0:	df000215 	stw	fp,8(sp)
8020d3a4:	df000204 	addi	fp,sp,8
8020d3a8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d3ac:	01000284 	movi	r4,10
8020d3b0:	020da040 	call	8020da04 <uliSyncReadReg>
8020d3b4:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d3b8:	e0bfff17 	ldw	r2,-4(fp)
8020d3bc:	1000051e 	bne	r2,zero,8020d3d4 <bSyncCtrCh1OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHA_EN_MSK;
8020d3c0:	e0fffe17 	ldw	r3,-8(fp)
8020d3c4:	00bfff84 	movi	r2,-2
8020d3c8:	1884703a 	and	r2,r3,r2
8020d3cc:	e0bffe15 	stw	r2,-8(fp)
8020d3d0:	00000306 	br	8020d3e0 <bSyncCtrCh1OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHA_EN_MSK;
8020d3d4:	e0bffe17 	ldw	r2,-8(fp)
8020d3d8:	10800054 	ori	r2,r2,1
8020d3dc:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d3e0:	e17ffe17 	ldw	r5,-8(fp)
8020d3e4:	01000284 	movi	r4,10
8020d3e8:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d3ec:	00800044 	movi	r2,1
}
8020d3f0:	e037883a 	mov	sp,fp
8020d3f4:	dfc00117 	ldw	ra,4(sp)
8020d3f8:	df000017 	ldw	fp,0(sp)
8020d3fc:	dec00204 	addi	sp,sp,8
8020d400:	f800283a 	ret

8020d404 <bSyncCtrCh2OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh2OutEnable(bool bValue) {
8020d404:	defffc04 	addi	sp,sp,-16
8020d408:	dfc00315 	stw	ra,12(sp)
8020d40c:	df000215 	stw	fp,8(sp)
8020d410:	df000204 	addi	fp,sp,8
8020d414:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d418:	01000284 	movi	r4,10
8020d41c:	020da040 	call	8020da04 <uliSyncReadReg>
8020d420:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d424:	e0bfff17 	ldw	r2,-4(fp)
8020d428:	1000051e 	bne	r2,zero,8020d440 <bSyncCtrCh2OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHB_EN_MSK;
8020d42c:	e0fffe17 	ldw	r3,-8(fp)
8020d430:	00bfff44 	movi	r2,-3
8020d434:	1884703a 	and	r2,r3,r2
8020d438:	e0bffe15 	stw	r2,-8(fp)
8020d43c:	00000306 	br	8020d44c <bSyncCtrCh2OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHB_EN_MSK;
8020d440:	e0bffe17 	ldw	r2,-8(fp)
8020d444:	10800094 	ori	r2,r2,2
8020d448:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d44c:	e17ffe17 	ldw	r5,-8(fp)
8020d450:	01000284 	movi	r4,10
8020d454:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d458:	00800044 	movi	r2,1
}
8020d45c:	e037883a 	mov	sp,fp
8020d460:	dfc00117 	ldw	ra,4(sp)
8020d464:	df000017 	ldw	fp,0(sp)
8020d468:	dec00204 	addi	sp,sp,8
8020d46c:	f800283a 	ret

8020d470 <bSyncCtrCh3OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh3OutEnable(bool bValue) {
8020d470:	defffc04 	addi	sp,sp,-16
8020d474:	dfc00315 	stw	ra,12(sp)
8020d478:	df000215 	stw	fp,8(sp)
8020d47c:	df000204 	addi	fp,sp,8
8020d480:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d484:	01000284 	movi	r4,10
8020d488:	020da040 	call	8020da04 <uliSyncReadReg>
8020d48c:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d490:	e0bfff17 	ldw	r2,-4(fp)
8020d494:	1000051e 	bne	r2,zero,8020d4ac <bSyncCtrCh3OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHC_EN_MSK;
8020d498:	e0fffe17 	ldw	r3,-8(fp)
8020d49c:	00bffec4 	movi	r2,-5
8020d4a0:	1884703a 	and	r2,r3,r2
8020d4a4:	e0bffe15 	stw	r2,-8(fp)
8020d4a8:	00000306 	br	8020d4b8 <bSyncCtrCh3OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHC_EN_MSK;
8020d4ac:	e0bffe17 	ldw	r2,-8(fp)
8020d4b0:	10800114 	ori	r2,r2,4
8020d4b4:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d4b8:	e17ffe17 	ldw	r5,-8(fp)
8020d4bc:	01000284 	movi	r4,10
8020d4c0:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d4c4:	00800044 	movi	r2,1
}
8020d4c8:	e037883a 	mov	sp,fp
8020d4cc:	dfc00117 	ldw	ra,4(sp)
8020d4d0:	df000017 	ldw	fp,0(sp)
8020d4d4:	dec00204 	addi	sp,sp,8
8020d4d8:	f800283a 	ret

8020d4dc <bSyncCtrCh4OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh4OutEnable(bool bValue) {
8020d4dc:	defffc04 	addi	sp,sp,-16
8020d4e0:	dfc00315 	stw	ra,12(sp)
8020d4e4:	df000215 	stw	fp,8(sp)
8020d4e8:	df000204 	addi	fp,sp,8
8020d4ec:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d4f0:	01000284 	movi	r4,10
8020d4f4:	020da040 	call	8020da04 <uliSyncReadReg>
8020d4f8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d4fc:	e0bfff17 	ldw	r2,-4(fp)
8020d500:	1000051e 	bne	r2,zero,8020d518 <bSyncCtrCh4OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHD_EN_MSK;
8020d504:	e0fffe17 	ldw	r3,-8(fp)
8020d508:	00bffdc4 	movi	r2,-9
8020d50c:	1884703a 	and	r2,r3,r2
8020d510:	e0bffe15 	stw	r2,-8(fp)
8020d514:	00000306 	br	8020d524 <bSyncCtrCh4OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHD_EN_MSK;
8020d518:	e0bffe17 	ldw	r2,-8(fp)
8020d51c:	10800214 	ori	r2,r2,8
8020d520:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d524:	e17ffe17 	ldw	r5,-8(fp)
8020d528:	01000284 	movi	r4,10
8020d52c:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d530:	00800044 	movi	r2,1
}
8020d534:	e037883a 	mov	sp,fp
8020d538:	dfc00117 	ldw	ra,4(sp)
8020d53c:	df000017 	ldw	fp,0(sp)
8020d540:	dec00204 	addi	sp,sp,8
8020d544:	f800283a 	ret

8020d548 <bSyncCtrCh5OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh5OutEnable(bool bValue) {
8020d548:	defffc04 	addi	sp,sp,-16
8020d54c:	dfc00315 	stw	ra,12(sp)
8020d550:	df000215 	stw	fp,8(sp)
8020d554:	df000204 	addi	fp,sp,8
8020d558:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d55c:	01000284 	movi	r4,10
8020d560:	020da040 	call	8020da04 <uliSyncReadReg>
8020d564:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d568:	e0bfff17 	ldw	r2,-4(fp)
8020d56c:	1000051e 	bne	r2,zero,8020d584 <bSyncCtrCh5OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHE_EN_MSK;
8020d570:	e0fffe17 	ldw	r3,-8(fp)
8020d574:	00bffbc4 	movi	r2,-17
8020d578:	1884703a 	and	r2,r3,r2
8020d57c:	e0bffe15 	stw	r2,-8(fp)
8020d580:	00000306 	br	8020d590 <bSyncCtrCh5OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHE_EN_MSK;
8020d584:	e0bffe17 	ldw	r2,-8(fp)
8020d588:	10800414 	ori	r2,r2,16
8020d58c:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d590:	e17ffe17 	ldw	r5,-8(fp)
8020d594:	01000284 	movi	r4,10
8020d598:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d59c:	00800044 	movi	r2,1
}
8020d5a0:	e037883a 	mov	sp,fp
8020d5a4:	dfc00117 	ldw	ra,4(sp)
8020d5a8:	df000017 	ldw	fp,0(sp)
8020d5ac:	dec00204 	addi	sp,sp,8
8020d5b0:	f800283a 	ret

8020d5b4 <bSyncCtrCh6OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh6OutEnable(bool bValue) {
8020d5b4:	defffc04 	addi	sp,sp,-16
8020d5b8:	dfc00315 	stw	ra,12(sp)
8020d5bc:	df000215 	stw	fp,8(sp)
8020d5c0:	df000204 	addi	fp,sp,8
8020d5c4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d5c8:	01000284 	movi	r4,10
8020d5cc:	020da040 	call	8020da04 <uliSyncReadReg>
8020d5d0:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d5d4:	e0bfff17 	ldw	r2,-4(fp)
8020d5d8:	1000051e 	bne	r2,zero,8020d5f0 <bSyncCtrCh6OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHF_EN_MSK;
8020d5dc:	e0fffe17 	ldw	r3,-8(fp)
8020d5e0:	00bff7c4 	movi	r2,-33
8020d5e4:	1884703a 	and	r2,r3,r2
8020d5e8:	e0bffe15 	stw	r2,-8(fp)
8020d5ec:	00000306 	br	8020d5fc <bSyncCtrCh6OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHF_EN_MSK;
8020d5f0:	e0bffe17 	ldw	r2,-8(fp)
8020d5f4:	10800814 	ori	r2,r2,32
8020d5f8:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d5fc:	e17ffe17 	ldw	r5,-8(fp)
8020d600:	01000284 	movi	r4,10
8020d604:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d608:	00800044 	movi	r2,1
}
8020d60c:	e037883a 	mov	sp,fp
8020d610:	dfc00117 	ldw	ra,4(sp)
8020d614:	df000017 	ldw	fp,0(sp)
8020d618:	dec00204 	addi	sp,sp,8
8020d61c:	f800283a 	ret

8020d620 <bSyncCtrCh7OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh7OutEnable(bool bValue) {
8020d620:	defffc04 	addi	sp,sp,-16
8020d624:	dfc00315 	stw	ra,12(sp)
8020d628:	df000215 	stw	fp,8(sp)
8020d62c:	df000204 	addi	fp,sp,8
8020d630:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d634:	01000284 	movi	r4,10
8020d638:	020da040 	call	8020da04 <uliSyncReadReg>
8020d63c:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d640:	e0bfff17 	ldw	r2,-4(fp)
8020d644:	1000051e 	bne	r2,zero,8020d65c <bSyncCtrCh7OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHG_EN_MSK;
8020d648:	e0fffe17 	ldw	r3,-8(fp)
8020d64c:	00bfefc4 	movi	r2,-65
8020d650:	1884703a 	and	r2,r3,r2
8020d654:	e0bffe15 	stw	r2,-8(fp)
8020d658:	00000306 	br	8020d668 <bSyncCtrCh7OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHG_EN_MSK;
8020d65c:	e0bffe17 	ldw	r2,-8(fp)
8020d660:	10801014 	ori	r2,r2,64
8020d664:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d668:	e17ffe17 	ldw	r5,-8(fp)
8020d66c:	01000284 	movi	r4,10
8020d670:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d674:	00800044 	movi	r2,1
}
8020d678:	e037883a 	mov	sp,fp
8020d67c:	dfc00117 	ldw	ra,4(sp)
8020d680:	df000017 	ldw	fp,0(sp)
8020d684:	dec00204 	addi	sp,sp,8
8020d688:	f800283a 	ret

8020d68c <bSyncCtrCh8OutEnable>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncCtrCh8OutEnable(bool bValue) {
8020d68c:	defffc04 	addi	sp,sp,-16
8020d690:	dfc00315 	stw	ra,12(sp)
8020d694:	df000215 	stw	fp,8(sp)
8020d698:	df000204 	addi	fp,sp,8
8020d69c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d6a0:	01000284 	movi	r4,10
8020d6a4:	020da040 	call	8020da04 <uliSyncReadReg>
8020d6a8:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d6ac:	e0bfff17 	ldw	r2,-4(fp)
8020d6b0:	1000051e 	bne	r2,zero,8020d6c8 <bSyncCtrCh8OutEnable+0x3c>
		uliAux &= ~SYNC_CTR_CHH_EN_MSK;
8020d6b4:	e0fffe17 	ldw	r3,-8(fp)
8020d6b8:	00bfdfc4 	movi	r2,-129
8020d6bc:	1884703a 	and	r2,r3,r2
8020d6c0:	e0bffe15 	stw	r2,-8(fp)
8020d6c4:	00000306 	br	8020d6d4 <bSyncCtrCh8OutEnable+0x48>
	} else {
		uliAux |= SYNC_CTR_CHH_EN_MSK;
8020d6c8:	e0bffe17 	ldw	r2,-8(fp)
8020d6cc:	10802014 	ori	r2,r2,128
8020d6d0:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_CTR_REG_OFFSET, uliAux);
8020d6d4:	e17ffe17 	ldw	r5,-8(fp)
8020d6d8:	01000284 	movi	r4,10
8020d6dc:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d6e0:	00800044 	movi	r2,1
}
8020d6e4:	e037883a 	mov	sp,fp
8020d6e8:	dfc00117 	ldw	ra,4(sp)
8020d6ec:	df000017 	ldw	fp,0(sp)
8020d6f0:	dec00204 	addi	sp,sp,8
8020d6f4:	f800283a 	ret

8020d6f8 <bSyncIrqEnableError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableError(bool bValue) {
8020d6f8:	defffc04 	addi	sp,sp,-16
8020d6fc:	dfc00315 	stw	ra,12(sp)
8020d700:	df000215 	stw	fp,8(sp)
8020d704:	df000204 	addi	fp,sp,8
8020d708:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_ENABLE_REG_OFFSET);
8020d70c:	01000044 	movi	r4,1
8020d710:	020da040 	call	8020da04 <uliSyncReadReg>
8020d714:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d718:	e0bfff17 	ldw	r2,-4(fp)
8020d71c:	1000051e 	bne	r2,zero,8020d734 <bSyncIrqEnableError+0x3c>
		uliAux &= ~SYNC_IRQ_ENABLE_ERROR_MSK;
8020d720:	e0fffe17 	ldw	r3,-8(fp)
8020d724:	00bfff44 	movi	r2,-3
8020d728:	1884703a 	and	r2,r3,r2
8020d72c:	e0bffe15 	stw	r2,-8(fp)
8020d730:	00000306 	br	8020d740 <bSyncIrqEnableError+0x48>
	} else {
		uliAux |= SYNC_IRQ_ENABLE_ERROR_MSK;
8020d734:	e0bffe17 	ldw	r2,-8(fp)
8020d738:	10800094 	ori	r2,r2,2
8020d73c:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_ENABLE_REG_OFFSET, uliAux);
8020d740:	e17ffe17 	ldw	r5,-8(fp)
8020d744:	01000044 	movi	r4,1
8020d748:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d74c:	00800044 	movi	r2,1
}
8020d750:	e037883a 	mov	sp,fp
8020d754:	dfc00117 	ldw	ra,4(sp)
8020d758:	df000017 	ldw	fp,0(sp)
8020d75c:	dec00204 	addi	sp,sp,8
8020d760:	f800283a 	ret

8020d764 <bSyncIrqEnableBlank>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqEnableBlank(bool bValue) {
8020d764:	defffc04 	addi	sp,sp,-16
8020d768:	dfc00315 	stw	ra,12(sp)
8020d76c:	df000215 	stw	fp,8(sp)
8020d770:	df000204 	addi	fp,sp,8
8020d774:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_ENABLE_REG_OFFSET);
8020d778:	01000044 	movi	r4,1
8020d77c:	020da040 	call	8020da04 <uliSyncReadReg>
8020d780:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d784:	e0bfff17 	ldw	r2,-4(fp)
8020d788:	1000051e 	bne	r2,zero,8020d7a0 <bSyncIrqEnableBlank+0x3c>
		uliAux &= ~SYNC_IRQ_ENABLE_BLANK_MSK;
8020d78c:	e0fffe17 	ldw	r3,-8(fp)
8020d790:	00bfff84 	movi	r2,-2
8020d794:	1884703a 	and	r2,r3,r2
8020d798:	e0bffe15 	stw	r2,-8(fp)
8020d79c:	00000306 	br	8020d7ac <bSyncIrqEnableBlank+0x48>
	} else {
		uliAux |= SYNC_IRQ_ENABLE_BLANK_MSK;
8020d7a0:	e0bffe17 	ldw	r2,-8(fp)
8020d7a4:	10800054 	ori	r2,r2,1
8020d7a8:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_ENABLE_REG_OFFSET, uliAux);
8020d7ac:	e17ffe17 	ldw	r5,-8(fp)
8020d7b0:	01000044 	movi	r4,1
8020d7b4:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d7b8:	00800044 	movi	r2,1
}
8020d7bc:	e037883a 	mov	sp,fp
8020d7c0:	dfc00117 	ldw	ra,4(sp)
8020d7c4:	df000017 	ldw	fp,0(sp)
8020d7c8:	dec00204 	addi	sp,sp,8
8020d7cc:	f800283a 	ret

8020d7d0 <bSyncIrqFlagClrError>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrError(bool bValue) {
8020d7d0:	defffc04 	addi	sp,sp,-16
8020d7d4:	dfc00315 	stw	ra,12(sp)
8020d7d8:	df000215 	stw	fp,8(sp)
8020d7dc:	df000204 	addi	fp,sp,8
8020d7e0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET);
8020d7e4:	01000084 	movi	r4,2
8020d7e8:	020da040 	call	8020da04 <uliSyncReadReg>
8020d7ec:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d7f0:	e0bfff17 	ldw	r2,-4(fp)
8020d7f4:	1000051e 	bne	r2,zero,8020d80c <bSyncIrqFlagClrError+0x3c>
		uliAux &= ~SYNC_IRQ_FLAG_CLR_ERROR_MSK;
8020d7f8:	e0fffe17 	ldw	r3,-8(fp)
8020d7fc:	00bfff44 	movi	r2,-3
8020d800:	1884703a 	and	r2,r3,r2
8020d804:	e0bffe15 	stw	r2,-8(fp)
8020d808:	00000306 	br	8020d818 <bSyncIrqFlagClrError+0x48>
	} else {
		uliAux |= SYNC_IRQ_FLAG_CLR_ERROR_MSK;
8020d80c:	e0bffe17 	ldw	r2,-8(fp)
8020d810:	10800094 	ori	r2,r2,2
8020d814:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET, uliAux);
8020d818:	e17ffe17 	ldw	r5,-8(fp)
8020d81c:	01000084 	movi	r4,2
8020d820:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d824:	00800044 	movi	r2,1
}
8020d828:	e037883a 	mov	sp,fp
8020d82c:	dfc00117 	ldw	ra,4(sp)
8020d830:	df000017 	ldw	fp,0(sp)
8020d834:	dec00204 	addi	sp,sp,8
8020d838:	f800283a 	ret

8020d83c <bSyncIrqFlagClrBlank>:
 *
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
bool bSyncIrqFlagClrBlank(bool bValue) {
8020d83c:	defffc04 	addi	sp,sp,-16
8020d840:	dfc00315 	stw	ra,12(sp)
8020d844:	df000215 	stw	fp,8(sp)
8020d848:	df000204 	addi	fp,sp,8
8020d84c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET);
8020d850:	01000084 	movi	r4,2
8020d854:	020da040 	call	8020da04 <uliSyncReadReg>
8020d858:	e0bffe15 	stw	r2,-8(fp)

	if (bValue == SYNC_BIT_OFF) {
8020d85c:	e0bfff17 	ldw	r2,-4(fp)
8020d860:	1000051e 	bne	r2,zero,8020d878 <bSyncIrqFlagClrBlank+0x3c>
		uliAux &= ~SYNC_IRQ_FLAG_CLR_BLANK_MSK;
8020d864:	e0fffe17 	ldw	r3,-8(fp)
8020d868:	00bfff84 	movi	r2,-2
8020d86c:	1884703a 	and	r2,r3,r2
8020d870:	e0bffe15 	stw	r2,-8(fp)
8020d874:	00000306 	br	8020d884 <bSyncIrqFlagClrBlank+0x48>
	} else {
		uliAux |= SYNC_IRQ_FLAG_CLR_BLANK_MSK;
8020d878:	e0bffe17 	ldw	r2,-8(fp)
8020d87c:	10800054 	ori	r2,r2,1
8020d880:	e0bffe15 	stw	r2,-8(fp)
	}

	bSyncWriteReg(SYNC_IRQ_FLAG_CLR_REG_OFFSET, uliAux);
8020d884:	e17ffe17 	ldw	r5,-8(fp)
8020d888:	01000084 	movi	r4,2
8020d88c:	020d9b00 	call	8020d9b0 <bSyncWriteReg>
	return TRUE;
8020d890:	00800044 	movi	r2,1
}
8020d894:	e037883a 	mov	sp,fp
8020d898:	dfc00117 	ldw	ra,4(sp)
8020d89c:	df000017 	ldw	fp,0(sp)
8020d8a0:	dec00204 	addi	sp,sp,8
8020d8a4:	f800283a 	ret

8020d8a8 <bSyncIrqFlagError>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagError(void) {
8020d8a8:	defffc04 	addi	sp,sp,-16
8020d8ac:	dfc00315 	stw	ra,12(sp)
8020d8b0:	df000215 	stw	fp,8(sp)
8020d8b4:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_REG_OFFSET);
8020d8b8:	010000c4 	movi	r4,3
8020d8bc:	020da040 	call	8020da04 <uliSyncReadReg>
8020d8c0:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_IRQ_FLAG_ERROR_MSK) {
8020d8c4:	e0bfff17 	ldw	r2,-4(fp)
8020d8c8:	1080008c 	andi	r2,r2,2
8020d8cc:	10000326 	beq	r2,zero,8020d8dc <bSyncIrqFlagError+0x34>
		bResult = TRUE;
8020d8d0:	00800044 	movi	r2,1
8020d8d4:	e0bffe15 	stw	r2,-8(fp)
8020d8d8:	00000106 	br	8020d8e0 <bSyncIrqFlagError+0x38>
	} else {
		bResult = FALSE;
8020d8dc:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8020d8e0:	e0bffe17 	ldw	r2,-8(fp)
}
8020d8e4:	e037883a 	mov	sp,fp
8020d8e8:	dfc00117 	ldw	ra,4(sp)
8020d8ec:	df000017 	ldw	fp,0(sp)
8020d8f0:	dec00204 	addi	sp,sp,8
8020d8f4:	f800283a 	ret

8020d8f8 <bSyncIrqFlagBlank>:
 *
 * @param [in] void
 *
 * @retval bool result
 */
bool bSyncIrqFlagBlank(void) {
8020d8f8:	defffc04 	addi	sp,sp,-16
8020d8fc:	dfc00315 	stw	ra,12(sp)
8020d900:	df000215 	stw	fp,8(sp)
8020d904:	df000204 	addi	fp,sp,8
	alt_u32 uliAux;
	bool bResult;

	uliAux = uliSyncReadReg(SYNC_IRQ_FLAG_REG_OFFSET);
8020d908:	010000c4 	movi	r4,3
8020d90c:	020da040 	call	8020da04 <uliSyncReadReg>
8020d910:	e0bfff15 	stw	r2,-4(fp)

	if (uliAux & SYNC_IRQ_FLAG_BLANK_MSK) {
8020d914:	e0bfff17 	ldw	r2,-4(fp)
8020d918:	1080004c 	andi	r2,r2,1
8020d91c:	10000326 	beq	r2,zero,8020d92c <bSyncIrqFlagBlank+0x34>
		bResult = TRUE;
8020d920:	00800044 	movi	r2,1
8020d924:	e0bffe15 	stw	r2,-8(fp)
8020d928:	00000106 	br	8020d930 <bSyncIrqFlagBlank+0x38>
	} else {
		bResult = FALSE;
8020d92c:	e03ffe15 	stw	zero,-8(fp)
	}
	return bResult;
8020d930:	e0bffe17 	ldw	r2,-8(fp)
}
8020d934:	e037883a 	mov	sp,fp
8020d938:	dfc00117 	ldw	ra,4(sp)
8020d93c:	df000017 	ldw	fp,0(sp)
8020d940:	dec00204 	addi	sp,sp,8
8020d944:	f800283a 	ret

8020d948 <uliSyncGetCtr>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncGetCtr(void) {
8020d948:	defffd04 	addi	sp,sp,-12
8020d94c:	dfc00215 	stw	ra,8(sp)
8020d950:	df000115 	stw	fp,4(sp)
8020d954:	df000104 	addi	fp,sp,4
	alt_u32 uliAux;

	uliAux = uliSyncReadReg(SYNC_CTR_REG_OFFSET);
8020d958:	01000284 	movi	r4,10
8020d95c:	020da040 	call	8020da04 <uliSyncReadReg>
8020d960:	e0bfff15 	stw	r2,-4(fp)
	return uliAux;
8020d964:	e0bfff17 	ldw	r2,-4(fp)
}
8020d968:	e037883a 	mov	sp,fp
8020d96c:	dfc00117 	ldw	ra,4(sp)
8020d970:	df000017 	ldw	fp,0(sp)
8020d974:	dec00204 	addi	sp,sp,8
8020d978:	f800283a 	ret

8020d97c <uliSyncReadStatus>:
 *
 * @param [in] void
 *
 * @retval alt_u32 value
 */
alt_u32 uliSyncReadStatus(void) {
8020d97c:	defffd04 	addi	sp,sp,-12
8020d980:	dfc00215 	stw	ra,8(sp)
8020d984:	df000115 	stw	fp,4(sp)
8020d988:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = uliSyncReadReg(SYNC_STAT_REG_OFFSET);
8020d98c:	0009883a 	mov	r4,zero
8020d990:	020da040 	call	8020da04 <uliSyncReadReg>
8020d994:	e0bfff15 	stw	r2,-4(fp)
	return aux;
8020d998:	e0bfff17 	ldw	r2,-4(fp)
}
8020d99c:	e037883a 	mov	sp,fp
8020d9a0:	dfc00117 	ldw	ra,4(sp)
8020d9a4:	df000017 	ldw	fp,0(sp)
8020d9a8:	dec00204 	addi	sp,sp,8
8020d9ac:	f800283a 	ret

8020d9b0 <bSyncWriteReg>:
 * @param [in] alt_u32 offset
 * @param [in] alt_u32 value
 *
 * @retval TRUE -> success
 */
bool bSyncWriteReg(alt_u32 uliOffset, alt_u32 uliValue) {
8020d9b0:	defffc04 	addi	sp,sp,-16
8020d9b4:	df000315 	stw	fp,12(sp)
8020d9b8:	df000304 	addi	fp,sp,12
8020d9bc:	e13ffe15 	stw	r4,-8(fp)
8020d9c0:	e17fff15 	stw	r5,-4(fp)
	alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
8020d9c4:	00a04034 	movhi	r2,33024
8020d9c8:	10810004 	addi	r2,r2,1024
8020d9cc:	e0bffd15 	stw	r2,-12(fp)
	*(p_addr + uliOffset) = uliValue;
8020d9d0:	e0bffe17 	ldw	r2,-8(fp)
8020d9d4:	1085883a 	add	r2,r2,r2
8020d9d8:	1085883a 	add	r2,r2,r2
8020d9dc:	1007883a 	mov	r3,r2
8020d9e0:	e0bffd17 	ldw	r2,-12(fp)
8020d9e4:	10c5883a 	add	r2,r2,r3
8020d9e8:	e0ffff17 	ldw	r3,-4(fp)
8020d9ec:	10c00015 	stw	r3,0(r2)
	return TRUE;
8020d9f0:	00800044 	movi	r2,1
}
8020d9f4:	e037883a 	mov	sp,fp
8020d9f8:	df000017 	ldw	fp,0(sp)
8020d9fc:	dec00104 	addi	sp,sp,4
8020da00:	f800283a 	ret

8020da04 <uliSyncReadReg>:
 *
 * @param [in] alt_u32 offset
 *
 * @retval alt_u32 value -> reg
 */
alt_u32 uliSyncReadReg(alt_u32 uliOffset) {
8020da04:	defffc04 	addi	sp,sp,-16
8020da08:	df000315 	stw	fp,12(sp)
8020da0c:	df000304 	addi	fp,sp,12
8020da10:	e13fff15 	stw	r4,-4(fp)
	alt_u32 value;

	alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
8020da14:	00a04034 	movhi	r2,33024
8020da18:	10810004 	addi	r2,r2,1024
8020da1c:	e0bffd15 	stw	r2,-12(fp)
	value = *(p_addr + uliOffset);
8020da20:	e0bfff17 	ldw	r2,-4(fp)
8020da24:	1085883a 	add	r2,r2,r2
8020da28:	1085883a 	add	r2,r2,r2
8020da2c:	1007883a 	mov	r3,r2
8020da30:	e0bffd17 	ldw	r2,-12(fp)
8020da34:	10c5883a 	add	r2,r2,r3
8020da38:	10800017 	ldw	r2,0(r2)
8020da3c:	e0bffe15 	stw	r2,-8(fp)
	return value;
8020da40:	e0bffe17 	ldw	r2,-8(fp)
}
8020da44:	e037883a 	mov	sp,fp
8020da48:	df000017 	ldw	fp,0(sp)
8020da4c:	dec00104 	addi	sp,sp,4
8020da50:	f800283a 	ret

8020da54 <uliPerCalcPeriodMs>:

/*
 * Return the necessary PER value for a
 * Sync Signal period in usiPeriodMs ms.
 */
alt_u32 uliPerCalcPeriodMs(alt_u16 usiPeriodMs) {
8020da54:	defffc04 	addi	sp,sp,-16
8020da58:	dfc00315 	stw	ra,12(sp)
8020da5c:	df000215 	stw	fp,8(sp)
8020da60:	df000204 	addi	fp,sp,8
8020da64:	2005883a 	mov	r2,r4
8020da68:	e0bfff0d 	sth	r2,-4(fp)
	 * Period[ms] / 20e-6 = Period[ms] * 5e+4
	 * PER = Period[ms] * 5e+4
	 */

	alt_u32 uliPer;
	uliPer = usiPeriodMs * 5e+4;
8020da6c:	e0bfff0b 	ldhu	r2,-4(fp)
8020da70:	1009883a 	mov	r4,r2
8020da74:	020f6d80 	call	8020f6d8 <__floatsidf>
8020da78:	1011883a 	mov	r8,r2
8020da7c:	1813883a 	mov	r9,r3
8020da80:	000d883a 	mov	r6,zero
8020da84:	01d03a34 	movhi	r7,16616
8020da88:	39da8004 	addi	r7,r7,27136
8020da8c:	4009883a 	mov	r4,r8
8020da90:	480b883a 	mov	r5,r9
8020da94:	020e6440 	call	8020e644 <__muldf3>
8020da98:	1009883a 	mov	r4,r2
8020da9c:	180b883a 	mov	r5,r3
8020daa0:	2005883a 	mov	r2,r4
8020daa4:	2807883a 	mov	r3,r5
8020daa8:	1009883a 	mov	r4,r2
8020daac:	180b883a 	mov	r5,r3
8020dab0:	020dea00 	call	8020dea0 <__fixunsdfsi>
8020dab4:	e0bffe15 	stw	r2,-8(fp)

	return uliPer;
8020dab8:	e0bffe17 	ldw	r2,-8(fp)
}
8020dabc:	e037883a 	mov	sp,fp
8020dac0:	dfc00117 	ldw	ra,4(sp)
8020dac4:	df000017 	ldw	fp,0(sp)
8020dac8:	dec00204 	addi	sp,sp,8
8020dacc:	f800283a 	ret

8020dad0 <main>:

typedef struct DataTypeBuffer {
	TDataType xData[16];
} TDataTypeBuffer;

int main() {
8020dad0:	deff9004 	addi	sp,sp,-448
8020dad4:	dfc06f15 	stw	ra,444(sp)
8020dad8:	df006e15 	stw	fp,440(sp)
8020dadc:	df006e04 	addi	fp,sp,440
	printf("Hello from Nios II!\n\n");
8020dae0:	012008b4 	movhi	r4,32802
8020dae4:	21125904 	addi	r4,r4,18788
8020dae8:	020fc9c0 	call	8020fc9c <puts>

	// Iso Config
	bEnableIsoDrivers();
8020daec:	020b2dc0 	call	8020b2dc <bEnableIsoDrivers>
	bEnableLvdsBoard();
8020daf0:	020b3440 	call	8020b344 <bEnableLvdsBoard>

	// Sync config
	// Configura um padro de sync interno
	// MBT => 400 ms @ 20 ns (50 MHz)
	bSyncSetMbt(MBT);
8020daf4:	01004c74 	movhi	r4,305
8020daf8:	210b4004 	addi	r4,r4,11520
8020dafc:	020ce9c0 	call	8020ce9c <bSyncSetMbt>
	// BT => 200 ms @ 20 ns (50 MHz)
	bSyncSetBt(BT);
8020db00:	01002674 	movhi	r4,153
8020db04:	2125a004 	addi	r4,r4,-27008
8020db08:	020ced40 	call	8020ced4 <bSyncSetBt>
	// PER => 6,25s @ 20 ns (50 MHz)
	bSyncSetPer(  uliPerCalcPeriodMs( 25*1000 ) );
8020db0c:	01186a04 	movi	r4,25000
8020db10:	020da540 	call	8020da54 <uliPerCalcPeriodMs>
8020db14:	1009883a 	mov	r4,r2
8020db18:	020cf0c0 	call	8020cf0c <bSyncSetPer>
	// OST => 500 ms @ 20 ns (50 MHz)
	bSyncSetOst(OST);
8020db1c:	01005f74 	movhi	r4,381
8020db20:	211e1004 	addi	r4,r4,30784
8020db24:	020cf440 	call	8020cf44 <bSyncSetOst>
	// Polaridade
	bSyncSetPolarity(POL);
8020db28:	0009883a 	mov	r4,zero
8020db2c:	020cf7c0 	call	8020cf7c <bSyncSetPolarity>
	// N. de ciclos
	bSyncSetNCycles(N_CICLOS);
8020db30:	01000104 	movi	r4,4
8020db34:	020cfe80 	call	8020cfe8 <bSyncSetNCycles>
	// Altera mux para sync interno
	bSyncCtrExtnIrq(TRUE);
8020db38:	01000044 	movi	r4,1
8020db3c:	020d18c0 	call	8020d18c <bSyncCtrExtnIrq>
	// Habilita sync_out_ch1 enable (libera sync para o Ch 1)
	bSyncCtrCh1OutEnable(TRUE);
8020db40:	01000044 	movi	r4,1
8020db44:	020d3980 	call	8020d398 <bSyncCtrCh1OutEnable>
	bSyncCtrStart();
8020db48:	020d1fc0 	call	8020d1fc <bSyncCtrStart>
	bSyncCtrReset();
8020db4c:	020d2480 	call	8020d248 <bSyncCtrReset>

	//Channel Config
	TCommChannel xChA;
	TCommChannel *pxChA = &xChA;
8020db50:	e0bf9704 	addi	r2,fp,-420
8020db54:	e0bf9515 	stw	r2,-428(fp)
	bCommInitCh(pxChA, eCommSpwCh1);
8020db58:	000b883a 	mov	r5,zero
8020db5c:	e13f9517 	ldw	r4,-428(fp)
8020db60:	02032f80 	call	802032f8 <bCommInitCh>
	// enable spw
	bSpwcGetLink(&(pxChA->xSpacewire));
8020db64:	e0bf9517 	ldw	r2,-428(fp)
8020db68:	10805c04 	addi	r2,r2,368
8020db6c:	1009883a 	mov	r4,r2
8020db70:	020acd00 	call	8020acd0 <bSpwcGetLink>
	pxChA->xSpacewire.xLinkConfig.bLinkStart = FALSE;
8020db74:	e0bf9517 	ldw	r2,-428(fp)
8020db78:	10005e15 	stw	zero,376(r2)
	pxChA->xSpacewire.xLinkConfig.bAutostart = TRUE;
8020db7c:	e0bf9517 	ldw	r2,-428(fp)
8020db80:	00c00044 	movi	r3,1
8020db84:	10c05d15 	stw	r3,372(r2)
	pxChA->xSpacewire.xLinkConfig.bDisconnect = FALSE;
8020db88:	e0bf9517 	ldw	r2,-428(fp)
8020db8c:	10005f15 	stw	zero,380(r2)
	bSpwcSetLink(&(pxChA->xSpacewire));
8020db90:	e0bf9517 	ldw	r2,-428(fp)
8020db94:	10805c04 	addi	r2,r2,368
8020db98:	1009883a 	mov	r4,r2
8020db9c:	020aba00 	call	8020aba0 <bSpwcSetLink>
	// start channel
	bFeebStopCh(&(pxChA->xFeeBuffer));
8020dba0:	e0bf9517 	ldw	r2,-428(fp)
8020dba4:	10800904 	addi	r2,r2,36
8020dba8:	1009883a 	mov	r4,r2
8020dbac:	02074780 	call	80207478 <bFeebStopCh>
	/* Clear all buffer form the Double Buffer */
	bFeebClrCh(&(pxChA->xFeeBuffer));
8020dbb0:	e0bf9517 	ldw	r2,-428(fp)
8020dbb4:	10800904 	addi	r2,r2,36
8020dbb8:	1009883a 	mov	r4,r2
8020dbbc:	02074fc0 	call	802074fc <bFeebClrCh>
	/* Start the module Double Buffer */
	bFeebStartCh(&(pxChA->xFeeBuffer));
8020dbc0:	e0bf9517 	ldw	r2,-428(fp)
8020dbc4:	10800904 	addi	r2,r2,36
8020dbc8:	1009883a 	mov	r4,r2
8020dbcc:	02073f40 	call	802073f4 <bFeebStartCh>
	bFeebGetWindowing(&(pxChA->xFeeBuffer));
8020dbd0:	e0bf9517 	ldw	r2,-428(fp)
8020dbd4:	10800904 	addi	r2,r2,36
8020dbd8:	1009883a 	mov	r4,r2
8020dbdc:	02073740 	call	80207374 <bFeebGetWindowing>
	pxChA->xFeeBuffer.xWindowingConfig.bMasking = TRUE;
8020dbe0:	e0bf9517 	ldw	r2,-428(fp)
8020dbe4:	00c00044 	movi	r3,1
8020dbe8:	10c00a15 	stw	r3,40(r2)
	bFeebSetWindowing(&(pxChA->xFeeBuffer));
8020dbec:	e0bf9517 	ldw	r2,-428(fp)
8020dbf0:	10800904 	addi	r2,r2,36
8020dbf4:	1009883a 	mov	r4,r2
8020dbf8:	02072d00 	call	802072d0 <bFeebSetWindowing>
	/*Enable IRQ of FEE Buffer*/
	bFeebGetIrqControl(&(pxChA->xFeeBuffer));
8020dbfc:	e0bf9517 	ldw	r2,-428(fp)
8020dc00:	10800904 	addi	r2,r2,36
8020dc04:	1009883a 	mov	r4,r2
8020dc08:	0205cb40 	call	80205cb4 <bFeebGetIrqControl>
	pxChA->xFeeBuffer.xIrqControl.bLeftBufferEmptyEn = TRUE;
8020dc0c:	e0bf9517 	ldw	r2,-428(fp)
8020dc10:	00c00044 	movi	r3,1
8020dc14:	10c00b15 	stw	r3,44(r2)
	pxChA->xFeeBuffer.xIrqControl.bRightBufferEmptyEn = TRUE;
8020dc18:	e0bf9517 	ldw	r2,-428(fp)
8020dc1c:	00c00044 	movi	r3,1
8020dc20:	10c00c15 	stw	r3,48(r2)
	bFeebSetIrqControl(&(pxChA->xFeeBuffer));
8020dc24:	e0bf9517 	ldw	r2,-428(fp)
8020dc28:	10800904 	addi	r2,r2,36
8020dc2c:	1009883a 	mov	r4,r2
8020dc30:	0205be40 	call	80205be4 <bFeebSetIrqControl>
	// data packet
	bDpktGetPacketConfig(&(pxChA->xDataPacket));
8020dc34:	e0bf9517 	ldw	r2,-428(fp)
8020dc38:	10800104 	addi	r2,r2,4
8020dc3c:	1009883a 	mov	r4,r2
8020dc40:	02037340 	call	80203734 <bDpktGetPacketConfig>
	pxChA->xDataPacket.xDpktDataPacketConfig.usiCcdXSize = 2295;
8020dc44:	e0bf9517 	ldw	r2,-428(fp)
8020dc48:	00c23dc4 	movi	r3,2295
8020dc4c:	10c0020d 	sth	r3,8(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.usiCcdYSize = 4540;
8020dc50:	e0bf9517 	ldw	r2,-428(fp)
8020dc54:	00c46f04 	movi	r3,4540
8020dc58:	10c0028d 	sth	r3,10(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.usiDataYSize = 4510;
8020dc5c:	e0bf9517 	ldw	r2,-428(fp)
8020dc60:	00c46784 	movi	r3,4510
8020dc64:	10c0030d 	sth	r3,12(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.usiOverscanYSize = 30;
8020dc68:	e0bf9517 	ldw	r2,-428(fp)
8020dc6c:	00c00784 	movi	r3,30
8020dc70:	10c0038d 	sth	r3,14(r2)
//	pxChA->xDataPacket.xDpktDataPacketConfig.usiPacketLength = 10 + 2048;
//	pxChA->xDataPacket.xDpktDataPacketConfig.usiPacketLength = 2048;
	pxChA->xDataPacket.xDpktDataPacketConfig.usiPacketLength = 32140;
8020dc74:	e0bf9517 	ldw	r2,-428(fp)
8020dc78:	00df6304 	movi	r3,32140
8020dc7c:	10c0040d 	sth	r3,16(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.ucCcdNumber = 0;
8020dc80:	e0bf9517 	ldw	r2,-428(fp)
8020dc84:	100004c5 	stb	zero,19(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.ucFeeMode = eDpktFullImage;
8020dc88:	e0bf9517 	ldw	r2,-428(fp)
8020dc8c:	00c00204 	movi	r3,8
8020dc90:	10c00485 	stb	r3,18(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.ucProtocolId = 0xF0; /* 0xF0 ou  0x02*/
8020dc94:	e0bf9517 	ldw	r2,-428(fp)
8020dc98:	00fffc04 	movi	r3,-16
8020dc9c:	10c00505 	stb	r3,20(r2)
	pxChA->xDataPacket.xDpktDataPacketConfig.ucLogicalAddr = 0x51;
8020dca0:	e0bf9517 	ldw	r2,-428(fp)
8020dca4:	00c01444 	movi	r3,81
8020dca8:	10c00545 	stb	r3,21(r2)
	bDpktSetPacketConfig(&(pxChA->xDataPacket));
8020dcac:	e0bf9517 	ldw	r2,-428(fp)
8020dcb0:	10800104 	addi	r2,r2,4
8020dcb4:	1009883a 	mov	r4,r2
8020dcb8:	02034980 	call	80203498 <bDpktSetPacketConfig>

	bDdr2SwitchMemory(DDR2_M1_ID);
8020dcbc:	0009883a 	mov	r4,zero
8020dcc0:	02012940 	call	80201294 <bDdr2SwitchMemory>

	alt_u32 uiDataCnt = 0;
8020dcc4:	e03f9215 	stw	zero,-440(fp)
	alt_u32 uiPixlCnt = 0;
8020dcc8:	e03f9315 	stw	zero,-436(fp)
	alt_u32 uiBuffCnt = 0;
8020dccc:	e03f9415 	stw	zero,-432(fp)

	TDataTypeBuffer *pxDataBuffer = (TDataTypeBuffer *) DDR2_EXT_ADDR_WINDOWED_BASE;
8020dcd0:	e03f9615 	stw	zero,-424(fp)
	uiDataCnt = 0;
8020dcd4:	e03f9215 	stw	zero,-440(fp)
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
8020dcd8:	e03f9415 	stw	zero,-432(fp)
8020dcdc:	00002006 	br	8020dd60 <main+0x290>
		uiDataCnt++;
8020dce0:	e0bf9217 	ldw	r2,-440(fp)
8020dce4:	10800044 	addi	r2,r2,1
8020dce8:	e0bf9215 	stw	r2,-440(fp)
		for (uiPixlCnt = 0; uiPixlCnt < 64; uiPixlCnt++) {
8020dcec:	e03f9315 	stw	zero,-436(fp)
8020dcf0:	00000c06 	br	8020dd24 <main+0x254>
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) uiDataCnt;
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0;
			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0xFFFF;
8020dcf4:	e0ff9617 	ldw	r3,-424(fp)
8020dcf8:	e0bf9417 	ldw	r2,-432(fp)
8020dcfc:	11001124 	muli	r4,r2,68
8020dd00:	e0bf9317 	ldw	r2,-436(fp)
8020dd04:	2085883a 	add	r2,r4,r2
8020dd08:	1085883a 	add	r2,r2,r2
8020dd0c:	1885883a 	add	r2,r3,r2
8020dd10:	00ffffc4 	movi	r3,-1
8020dd14:	10c0000d 	sth	r3,0(r2)

	TDataTypeBuffer *pxDataBuffer = (TDataTypeBuffer *) DDR2_EXT_ADDR_WINDOWED_BASE;
	uiDataCnt = 0;
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
		uiDataCnt++;
		for (uiPixlCnt = 0; uiPixlCnt < 64; uiPixlCnt++) {
8020dd18:	e0bf9317 	ldw	r2,-436(fp)
8020dd1c:	10800044 	addi	r2,r2,1
8020dd20:	e0bf9315 	stw	r2,-436(fp)
8020dd24:	e0bf9317 	ldw	r2,-436(fp)
8020dd28:	10801030 	cmpltui	r2,r2,64
8020dd2c:	103ff11e 	bne	r2,zero,8020dcf4 <__reset+0xfa1edcf4>
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) uiDataCnt;
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0;
			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0xFFFF;
		}
		pxDataBuffer->xData[uiBuffCnt].ullMask = 0xFFFFFFFFFFFFFFFF;
8020dd30:	e0ff9617 	ldw	r3,-424(fp)
8020dd34:	e0bf9417 	ldw	r2,-432(fp)
8020dd38:	10802224 	muli	r2,r2,136
8020dd3c:	1885883a 	add	r2,r3,r2
8020dd40:	10802004 	addi	r2,r2,128
8020dd44:	00ffffc4 	movi	r3,-1
8020dd48:	10c00015 	stw	r3,0(r2)
8020dd4c:	00ffffc4 	movi	r3,-1
8020dd50:	10c00115 	stw	r3,4(r2)
	alt_u32 uiPixlCnt = 0;
	alt_u32 uiBuffCnt = 0;

	TDataTypeBuffer *pxDataBuffer = (TDataTypeBuffer *) DDR2_EXT_ADDR_WINDOWED_BASE;
	uiDataCnt = 0;
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
8020dd54:	e0bf9417 	ldw	r2,-432(fp)
8020dd58:	10800044 	addi	r2,r2,1
8020dd5c:	e0bf9415 	stw	r2,-432(fp)
8020dd60:	e0bf9417 	ldw	r2,-432(fp)
8020dd64:	10800430 	cmpltui	r2,r2,16
8020dd68:	103fdd1e 	bne	r2,zero,8020dce0 <__reset+0xfa1edce0>
		pxDataBuffer->xData[uiBuffCnt].ullMask = 0xFFFFFFFFFFFFFFFF;
//		pxDataBuffer->xData[uiBuffCnt].ullMask = 0xF;
//		pxDataBuffer->xData[uiBuffCnt].ullMask = 0;
	}

	pxDataBuffer = (TDataTypeBuffer *) (DDR2_EXT_ADDR_WINDOWED_BASE + 2176);
8020dd6c:	00822004 	movi	r2,2176
8020dd70:	e0bf9615 	stw	r2,-424(fp)
	uiDataCnt = 0;
8020dd74:	e03f9215 	stw	zero,-440(fp)
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
8020dd78:	e03f9415 	stw	zero,-432(fp)
8020dd7c:	00001f06 	br	8020ddfc <main+0x32c>
		uiDataCnt++;
8020dd80:	e0bf9217 	ldw	r2,-440(fp)
8020dd84:	10800044 	addi	r2,r2,1
8020dd88:	e0bf9215 	stw	r2,-440(fp)
		for (uiPixlCnt = 0; uiPixlCnt < 64; uiPixlCnt++) {
8020dd8c:	e03f9315 	stw	zero,-436(fp)
8020dd90:	00000b06 	br	8020ddc0 <main+0x2f0>
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) uiDataCnt;
			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0;
8020dd94:	e0ff9617 	ldw	r3,-424(fp)
8020dd98:	e0bf9417 	ldw	r2,-432(fp)
8020dd9c:	11001124 	muli	r4,r2,68
8020dda0:	e0bf9317 	ldw	r2,-436(fp)
8020dda4:	2085883a 	add	r2,r4,r2
8020dda8:	1085883a 	add	r2,r2,r2
8020ddac:	1885883a 	add	r2,r3,r2
8020ddb0:	1000000d 	sth	zero,0(r2)

	pxDataBuffer = (TDataTypeBuffer *) (DDR2_EXT_ADDR_WINDOWED_BASE + 2176);
	uiDataCnt = 0;
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
		uiDataCnt++;
		for (uiPixlCnt = 0; uiPixlCnt < 64; uiPixlCnt++) {
8020ddb4:	e0bf9317 	ldw	r2,-436(fp)
8020ddb8:	10800044 	addi	r2,r2,1
8020ddbc:	e0bf9315 	stw	r2,-436(fp)
8020ddc0:	e0bf9317 	ldw	r2,-436(fp)
8020ddc4:	10801030 	cmpltui	r2,r2,64
8020ddc8:	103ff21e 	bne	r2,zero,8020dd94 <__reset+0xfa1edd94>
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) uiDataCnt;
			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0;
//			pxDataBuffer->xData[uiBuffCnt].uiPixel[uiPixlCnt] = (alt_u16) 0xFFFF;
		}
		pxDataBuffer->xData[uiBuffCnt].ullMask = 0xFFFFFFFFFFFFFFFF;
8020ddcc:	e0ff9617 	ldw	r3,-424(fp)
8020ddd0:	e0bf9417 	ldw	r2,-432(fp)
8020ddd4:	10802224 	muli	r2,r2,136
8020ddd8:	1885883a 	add	r2,r3,r2
8020dddc:	10802004 	addi	r2,r2,128
8020dde0:	00ffffc4 	movi	r3,-1
8020dde4:	10c00015 	stw	r3,0(r2)
8020dde8:	00ffffc4 	movi	r3,-1
8020ddec:	10c00115 	stw	r3,4(r2)
//		pxDataBuffer->xData[uiBuffCnt].ullMask = 0;
	}

	pxDataBuffer = (TDataTypeBuffer *) (DDR2_EXT_ADDR_WINDOWED_BASE + 2176);
	uiDataCnt = 0;
	for (uiBuffCnt = 0; uiBuffCnt < 16; uiBuffCnt++) {
8020ddf0:	e0bf9417 	ldw	r2,-432(fp)
8020ddf4:	10800044 	addi	r2,r2,1
8020ddf8:	e0bf9415 	stw	r2,-432(fp)
8020ddfc:	e0bf9417 	ldw	r2,-432(fp)
8020de00:	10800430 	cmpltui	r2,r2,16
8020de04:	103fde1e 	bne	r2,zero,8020dd80 <__reset+0xfa1edd80>
//		for (uiDataCnt = 0; uiDataCnt < 544; uiDataCnt++) {
//			printf("Addr: %04lu; Data: %08lX \n", (alt_u32) pxDes32, *pxDes32);
//			pxDes32++;
//		}

	bSdmaInitM1Dma();
8020de08:	02026100 	call	80202610 <bSdmaInitM1Dma>

	usleep(5*1000*1000);
8020de0c:	01001334 	movhi	r4,76
8020de10:	2112d004 	addi	r4,r4,19264
8020de14:	021f2d00 	call	8021f2d0 <usleep>

	bFeebCh1SetBufferSize(16, eSdmaLeftBuffer);
8020de18:	000b883a 	mov	r5,zero
8020de1c:	01000404 	movi	r4,16
8020de20:	02053640 	call	80205364 <bFeebCh1SetBufferSize>

	if (bSdmaDmaM1Transfer((alt_u32 *)0, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
8020de24:	000f883a 	mov	r7,zero
8020de28:	000d883a 	mov	r6,zero
8020de2c:	01400404 	movi	r5,16
8020de30:	0009883a 	mov	r4,zero
8020de34:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
8020de38:	10000426 	beq	r2,zero,8020de4c <main+0x37c>
		printf("DMA Ok \n");
8020de3c:	012008b4 	movhi	r4,32802
8020de40:	21125f04 	addi	r4,r4,18812
8020de44:	020fc9c0 	call	8020fc9c <puts>
8020de48:	00000306 	br	8020de58 <main+0x388>
	} else {
		printf("DMA Fail \n");
8020de4c:	012008b4 	movhi	r4,32802
8020de50:	21126104 	addi	r4,r4,18820
8020de54:	020fc9c0 	call	8020fc9c <puts>
	}


	if (bSdmaDmaM1Transfer((alt_u32 *)2176, 16, eSdmaLeftBuffer, eSdmaCh1Buffer)) {
8020de58:	000f883a 	mov	r7,zero
8020de5c:	000d883a 	mov	r6,zero
8020de60:	01400404 	movi	r5,16
8020de64:	01022004 	movi	r4,2176
8020de68:	02027800 	call	80202780 <bSdmaDmaM1Transfer>
8020de6c:	10000426 	beq	r2,zero,8020de80 <main+0x3b0>
		printf("DMA Ok \n");
8020de70:	012008b4 	movhi	r4,32802
8020de74:	21125f04 	addi	r4,r4,18812
8020de78:	020fc9c0 	call	8020fc9c <puts>
8020de7c:	00000306 	br	8020de8c <main+0x3bc>
	} else {
		printf("DMA Fail \n");
8020de80:	012008b4 	movhi	r4,32802
8020de84:	21126104 	addi	r4,r4,18820
8020de88:	020fc9c0 	call	8020fc9c <puts>
	}

	bSyncCtrStart();
8020de8c:	020d1fc0 	call	8020d1fc <bSyncCtrStart>

	bCommSetGlobalIrqEn(TRUE, eCommSpwCh1);
8020de90:	000b883a 	mov	r5,zero
8020de94:	01000044 	movi	r4,1
8020de98:	02031480 	call	80203148 <bCommSetGlobalIrqEn>
//
//		while (!bFeebGetCh1LeftBufferEmpty()) {}
//
//	}

	while (1) {}
8020de9c:	003fff06 	br	8020de9c <__reset+0xfa1ede9c>

8020dea0 <__fixunsdfsi>:
8020dea0:	defffd04 	addi	sp,sp,-12
8020dea4:	000d883a 	mov	r6,zero
8020dea8:	01d07834 	movhi	r7,16864
8020deac:	dc400115 	stw	r17,4(sp)
8020deb0:	dc000015 	stw	r16,0(sp)
8020deb4:	dfc00215 	stw	ra,8(sp)
8020deb8:	2023883a 	mov	r17,r4
8020debc:	2821883a 	mov	r16,r5
8020dec0:	020e5680 	call	8020e568 <__gedf2>
8020dec4:	1000080e 	bge	r2,zero,8020dee8 <__fixunsdfsi+0x48>
8020dec8:	8809883a 	mov	r4,r17
8020decc:	800b883a 	mov	r5,r16
8020ded0:	020f6580 	call	8020f658 <__fixdfsi>
8020ded4:	dfc00217 	ldw	ra,8(sp)
8020ded8:	dc400117 	ldw	r17,4(sp)
8020dedc:	dc000017 	ldw	r16,0(sp)
8020dee0:	dec00304 	addi	sp,sp,12
8020dee4:	f800283a 	ret
8020dee8:	000d883a 	mov	r6,zero
8020deec:	01d07834 	movhi	r7,16864
8020def0:	8809883a 	mov	r4,r17
8020def4:	800b883a 	mov	r5,r16
8020def8:	020ed5c0 	call	8020ed5c <__subdf3>
8020defc:	180b883a 	mov	r5,r3
8020df00:	1009883a 	mov	r4,r2
8020df04:	020f6580 	call	8020f658 <__fixdfsi>
8020df08:	00e00034 	movhi	r3,32768
8020df0c:	10c5883a 	add	r2,r2,r3
8020df10:	003ff006 	br	8020ded4 <__reset+0xfa1eded4>

8020df14 <__divsf3>:
8020df14:	defff504 	addi	sp,sp,-44
8020df18:	200cd5fa 	srli	r6,r4,23
8020df1c:	dcc00415 	stw	r19,16(sp)
8020df20:	2026d7fa 	srli	r19,r4,31
8020df24:	00c02034 	movhi	r3,128
8020df28:	dd800715 	stw	r22,28(sp)
8020df2c:	dd000515 	stw	r20,20(sp)
8020df30:	dc800315 	stw	r18,12(sp)
8020df34:	18ffffc4 	addi	r3,r3,-1
8020df38:	dfc00a15 	stw	ra,40(sp)
8020df3c:	df000915 	stw	fp,36(sp)
8020df40:	ddc00815 	stw	r23,32(sp)
8020df44:	dd400615 	stw	r21,24(sp)
8020df48:	dc400215 	stw	r17,8(sp)
8020df4c:	dc000115 	stw	r16,4(sp)
8020df50:	35003fcc 	andi	r20,r6,255
8020df54:	1924703a 	and	r18,r3,r4
8020df58:	9d803fcc 	andi	r22,r19,255
8020df5c:	a0005226 	beq	r20,zero,8020e0a8 <__divsf3+0x194>
8020df60:	00803fc4 	movi	r2,255
8020df64:	a0802e26 	beq	r20,r2,8020e020 <__divsf3+0x10c>
8020df68:	91002034 	orhi	r4,r18,128
8020df6c:	202490fa 	slli	r18,r4,3
8020df70:	a53fe044 	addi	r20,r20,-127
8020df74:	0021883a 	mov	r16,zero
8020df78:	002f883a 	mov	r23,zero
8020df7c:	280cd5fa 	srli	r6,r5,23
8020df80:	282ad7fa 	srli	r21,r5,31
8020df84:	00c02034 	movhi	r3,128
8020df88:	18ffffc4 	addi	r3,r3,-1
8020df8c:	31803fcc 	andi	r6,r6,255
8020df90:	1962703a 	and	r17,r3,r5
8020df94:	af003fcc 	andi	fp,r21,255
8020df98:	30004a26 	beq	r6,zero,8020e0c4 <__divsf3+0x1b0>
8020df9c:	00803fc4 	movi	r2,255
8020dfa0:	30804526 	beq	r6,r2,8020e0b8 <__divsf3+0x1a4>
8020dfa4:	89402034 	orhi	r5,r17,128
8020dfa8:	282290fa 	slli	r17,r5,3
8020dfac:	31bfe044 	addi	r6,r6,-127
8020dfb0:	000b883a 	mov	r5,zero
8020dfb4:	2c20b03a 	or	r16,r5,r16
8020dfb8:	802090ba 	slli	r16,r16,2
8020dfbc:	00a00874 	movhi	r2,32801
8020dfc0:	10b7f804 	addi	r2,r2,-8224
8020dfc4:	80a1883a 	add	r16,r16,r2
8020dfc8:	81000017 	ldw	r4,0(r16)
8020dfcc:	9d46f03a 	xor	r3,r19,r21
8020dfd0:	180f883a 	mov	r7,r3
8020dfd4:	18803fcc 	andi	r2,r3,255
8020dfd8:	a18dc83a 	sub	r6,r20,r6
8020dfdc:	2000683a 	jmp	r4
8020dfe0:	8020e1c4 	addi	zero,r16,-31865
8020dfe4:	8020e048 	cmpgei	zero,r16,-31871
8020dfe8:	8020e1b8 	rdprs	zero,r16,-31866
8020dfec:	8020e034 	orhi	zero,r16,33664
8020dff0:	8020e1b8 	rdprs	zero,r16,-31866
8020dff4:	8020e190 	cmplti	zero,r16,-31866
8020dff8:	8020e1b8 	rdprs	zero,r16,-31866
8020dffc:	8020e034 	orhi	zero,r16,33664
8020e000:	8020e048 	cmpgei	zero,r16,-31871
8020e004:	8020e048 	cmpgei	zero,r16,-31871
8020e008:	8020e190 	cmplti	zero,r16,-31866
8020e00c:	8020e034 	orhi	zero,r16,33664
8020e010:	8020e2a4 	muli	zero,r16,-31862
8020e014:	8020e2a4 	muli	zero,r16,-31862
8020e018:	8020e2a4 	muli	zero,r16,-31862
8020e01c:	8020e258 	cmpnei	zero,r16,-31863
8020e020:	9000581e 	bne	r18,zero,8020e184 <__divsf3+0x270>
8020e024:	04000204 	movi	r16,8
8020e028:	05c00084 	movi	r23,2
8020e02c:	003fd306 	br	8020df7c <__reset+0xfa1edf7c>
8020e030:	0023883a 	mov	r17,zero
8020e034:	e02d883a 	mov	r22,fp
8020e038:	282f883a 	mov	r23,r5
8020e03c:	00800084 	movi	r2,2
8020e040:	b8808f1e 	bne	r23,r2,8020e280 <__divsf3+0x36c>
8020e044:	b005883a 	mov	r2,r22
8020e048:	11c0004c 	andi	r7,r2,1
8020e04c:	013fffc4 	movi	r4,-1
8020e050:	000d883a 	mov	r6,zero
8020e054:	21003fcc 	andi	r4,r4,255
8020e058:	200895fa 	slli	r4,r4,23
8020e05c:	38803fcc 	andi	r2,r7,255
8020e060:	00c02034 	movhi	r3,128
8020e064:	100497fa 	slli	r2,r2,31
8020e068:	18ffffc4 	addi	r3,r3,-1
8020e06c:	30c6703a 	and	r3,r6,r3
8020e070:	1906b03a 	or	r3,r3,r4
8020e074:	1884b03a 	or	r2,r3,r2
8020e078:	dfc00a17 	ldw	ra,40(sp)
8020e07c:	df000917 	ldw	fp,36(sp)
8020e080:	ddc00817 	ldw	r23,32(sp)
8020e084:	dd800717 	ldw	r22,28(sp)
8020e088:	dd400617 	ldw	r21,24(sp)
8020e08c:	dd000517 	ldw	r20,20(sp)
8020e090:	dcc00417 	ldw	r19,16(sp)
8020e094:	dc800317 	ldw	r18,12(sp)
8020e098:	dc400217 	ldw	r17,8(sp)
8020e09c:	dc000117 	ldw	r16,4(sp)
8020e0a0:	dec00b04 	addi	sp,sp,44
8020e0a4:	f800283a 	ret
8020e0a8:	90002b1e 	bne	r18,zero,8020e158 <__divsf3+0x244>
8020e0ac:	04000104 	movi	r16,4
8020e0b0:	05c00044 	movi	r23,1
8020e0b4:	003fb106 	br	8020df7c <__reset+0xfa1edf7c>
8020e0b8:	8800251e 	bne	r17,zero,8020e150 <__divsf3+0x23c>
8020e0bc:	01400084 	movi	r5,2
8020e0c0:	00000206 	br	8020e0cc <__divsf3+0x1b8>
8020e0c4:	88001a1e 	bne	r17,zero,8020e130 <__divsf3+0x21c>
8020e0c8:	01400044 	movi	r5,1
8020e0cc:	8160b03a 	or	r16,r16,r5
8020e0d0:	802090ba 	slli	r16,r16,2
8020e0d4:	00e00874 	movhi	r3,32801
8020e0d8:	18f83c04 	addi	r3,r3,-7952
8020e0dc:	80e1883a 	add	r16,r16,r3
8020e0e0:	80c00017 	ldw	r3,0(r16)
8020e0e4:	9d44f03a 	xor	r2,r19,r21
8020e0e8:	a18dc83a 	sub	r6,r20,r6
8020e0ec:	1800683a 	jmp	r3
8020e0f0:	8020e048 	cmpgei	zero,r16,-31871
8020e0f4:	8020e048 	cmpgei	zero,r16,-31871
8020e0f8:	8020e294 	ori	zero,r16,33674
8020e0fc:	8020e030 	cmpltui	zero,r16,33664
8020e100:	8020e294 	ori	zero,r16,33674
8020e104:	8020e190 	cmplti	zero,r16,-31866
8020e108:	8020e294 	ori	zero,r16,33674
8020e10c:	8020e030 	cmpltui	zero,r16,33664
8020e110:	8020e048 	cmpgei	zero,r16,-31871
8020e114:	8020e048 	cmpgei	zero,r16,-31871
8020e118:	8020e190 	cmplti	zero,r16,-31866
8020e11c:	8020e030 	cmpltui	zero,r16,33664
8020e120:	8020e2a4 	muli	zero,r16,-31862
8020e124:	8020e2a4 	muli	zero,r16,-31862
8020e128:	8020e2a4 	muli	zero,r16,-31862
8020e12c:	8020e2bc 	xorhi	zero,r16,33674
8020e130:	8809883a 	mov	r4,r17
8020e134:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e138:	10fffec4 	addi	r3,r2,-5
8020e13c:	10801d84 	addi	r2,r2,118
8020e140:	88e2983a 	sll	r17,r17,r3
8020e144:	008dc83a 	sub	r6,zero,r2
8020e148:	000b883a 	mov	r5,zero
8020e14c:	003f9906 	br	8020dfb4 <__reset+0xfa1edfb4>
8020e150:	014000c4 	movi	r5,3
8020e154:	003f9706 	br	8020dfb4 <__reset+0xfa1edfb4>
8020e158:	9009883a 	mov	r4,r18
8020e15c:	d9400015 	stw	r5,0(sp)
8020e160:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e164:	10fffec4 	addi	r3,r2,-5
8020e168:	11801d84 	addi	r6,r2,118
8020e16c:	90e4983a 	sll	r18,r18,r3
8020e170:	01a9c83a 	sub	r20,zero,r6
8020e174:	0021883a 	mov	r16,zero
8020e178:	002f883a 	mov	r23,zero
8020e17c:	d9400017 	ldw	r5,0(sp)
8020e180:	003f7e06 	br	8020df7c <__reset+0xfa1edf7c>
8020e184:	04000304 	movi	r16,12
8020e188:	05c000c4 	movi	r23,3
8020e18c:	003f7b06 	br	8020df7c <__reset+0xfa1edf7c>
8020e190:	01802034 	movhi	r6,128
8020e194:	000f883a 	mov	r7,zero
8020e198:	31bfffc4 	addi	r6,r6,-1
8020e19c:	013fffc4 	movi	r4,-1
8020e1a0:	003fac06 	br	8020e054 <__reset+0xfa1ee054>
8020e1a4:	01400044 	movi	r5,1
8020e1a8:	2909c83a 	sub	r4,r5,r4
8020e1ac:	00c006c4 	movi	r3,27
8020e1b0:	19004b0e 	bge	r3,r4,8020e2e0 <__divsf3+0x3cc>
8020e1b4:	114e703a 	and	r7,r2,r5
8020e1b8:	0009883a 	mov	r4,zero
8020e1bc:	000d883a 	mov	r6,zero
8020e1c0:	003fa406 	br	8020e054 <__reset+0xfa1ee054>
8020e1c4:	9006917a 	slli	r3,r18,5
8020e1c8:	8822917a 	slli	r17,r17,5
8020e1cc:	1c40372e 	bgeu	r3,r17,8020e2ac <__divsf3+0x398>
8020e1d0:	31bfffc4 	addi	r6,r6,-1
8020e1d4:	010006c4 	movi	r4,27
8020e1d8:	000b883a 	mov	r5,zero
8020e1dc:	180f883a 	mov	r7,r3
8020e1e0:	294b883a 	add	r5,r5,r5
8020e1e4:	18c7883a 	add	r3,r3,r3
8020e1e8:	38000116 	blt	r7,zero,8020e1f0 <__divsf3+0x2dc>
8020e1ec:	1c400236 	bltu	r3,r17,8020e1f8 <__divsf3+0x2e4>
8020e1f0:	1c47c83a 	sub	r3,r3,r17
8020e1f4:	29400054 	ori	r5,r5,1
8020e1f8:	213fffc4 	addi	r4,r4,-1
8020e1fc:	203ff71e 	bne	r4,zero,8020e1dc <__reset+0xfa1ee1dc>
8020e200:	1806c03a 	cmpne	r3,r3,zero
8020e204:	1962b03a 	or	r17,r3,r5
8020e208:	31001fc4 	addi	r4,r6,127
8020e20c:	013fe50e 	bge	zero,r4,8020e1a4 <__reset+0xfa1ee1a4>
8020e210:	88c001cc 	andi	r3,r17,7
8020e214:	18000426 	beq	r3,zero,8020e228 <__divsf3+0x314>
8020e218:	88c003cc 	andi	r3,r17,15
8020e21c:	01400104 	movi	r5,4
8020e220:	19400126 	beq	r3,r5,8020e228 <__divsf3+0x314>
8020e224:	8963883a 	add	r17,r17,r5
8020e228:	88c2002c 	andhi	r3,r17,2048
8020e22c:	18000426 	beq	r3,zero,8020e240 <__divsf3+0x32c>
8020e230:	00fe0034 	movhi	r3,63488
8020e234:	18ffffc4 	addi	r3,r3,-1
8020e238:	31002004 	addi	r4,r6,128
8020e23c:	88e2703a 	and	r17,r17,r3
8020e240:	00c03f84 	movi	r3,254
8020e244:	193f8016 	blt	r3,r4,8020e048 <__reset+0xfa1ee048>
8020e248:	880c91ba 	slli	r6,r17,6
8020e24c:	11c0004c 	andi	r7,r2,1
8020e250:	300cd27a 	srli	r6,r6,9
8020e254:	003f7f06 	br	8020e054 <__reset+0xfa1ee054>
8020e258:	9080102c 	andhi	r2,r18,64
8020e25c:	10000226 	beq	r2,zero,8020e268 <__divsf3+0x354>
8020e260:	8880102c 	andhi	r2,r17,64
8020e264:	10001826 	beq	r2,zero,8020e2c8 <__divsf3+0x3b4>
8020e268:	00802034 	movhi	r2,128
8020e26c:	91801034 	orhi	r6,r18,64
8020e270:	10bfffc4 	addi	r2,r2,-1
8020e274:	980f883a 	mov	r7,r19
8020e278:	308c703a 	and	r6,r6,r2
8020e27c:	003fc706 	br	8020e19c <__reset+0xfa1ee19c>
8020e280:	008000c4 	movi	r2,3
8020e284:	b8802d26 	beq	r23,r2,8020e33c <__divsf3+0x428>
8020e288:	00c00044 	movi	r3,1
8020e28c:	b005883a 	mov	r2,r22
8020e290:	b8ffdd1e 	bne	r23,r3,8020e208 <__reset+0xfa1ee208>
8020e294:	11c0004c 	andi	r7,r2,1
8020e298:	0009883a 	mov	r4,zero
8020e29c:	000d883a 	mov	r6,zero
8020e2a0:	003f6c06 	br	8020e054 <__reset+0xfa1ee054>
8020e2a4:	9023883a 	mov	r17,r18
8020e2a8:	003f6406 	br	8020e03c <__reset+0xfa1ee03c>
8020e2ac:	1c47c83a 	sub	r3,r3,r17
8020e2b0:	01000684 	movi	r4,26
8020e2b4:	01400044 	movi	r5,1
8020e2b8:	003fc806 	br	8020e1dc <__reset+0xfa1ee1dc>
8020e2bc:	9080102c 	andhi	r2,r18,64
8020e2c0:	103fe926 	beq	r2,zero,8020e268 <__reset+0xfa1ee268>
8020e2c4:	0023883a 	mov	r17,zero
8020e2c8:	00802034 	movhi	r2,128
8020e2cc:	89801034 	orhi	r6,r17,64
8020e2d0:	10bfffc4 	addi	r2,r2,-1
8020e2d4:	a80f883a 	mov	r7,r21
8020e2d8:	308c703a 	and	r6,r6,r2
8020e2dc:	003faf06 	br	8020e19c <__reset+0xfa1ee19c>
8020e2e0:	01c00804 	movi	r7,32
8020e2e4:	390fc83a 	sub	r7,r7,r4
8020e2e8:	89ce983a 	sll	r7,r17,r7
8020e2ec:	890ad83a 	srl	r5,r17,r4
8020e2f0:	380ec03a 	cmpne	r7,r7,zero
8020e2f4:	29cab03a 	or	r5,r5,r7
8020e2f8:	28c001cc 	andi	r3,r5,7
8020e2fc:	18000426 	beq	r3,zero,8020e310 <__divsf3+0x3fc>
8020e300:	28c003cc 	andi	r3,r5,15
8020e304:	01000104 	movi	r4,4
8020e308:	19000126 	beq	r3,r4,8020e310 <__divsf3+0x3fc>
8020e30c:	290b883a 	add	r5,r5,r4
8020e310:	28c1002c 	andhi	r3,r5,1024
8020e314:	18000426 	beq	r3,zero,8020e328 <__divsf3+0x414>
8020e318:	11c0004c 	andi	r7,r2,1
8020e31c:	01000044 	movi	r4,1
8020e320:	000d883a 	mov	r6,zero
8020e324:	003f4b06 	br	8020e054 <__reset+0xfa1ee054>
8020e328:	280a91ba 	slli	r5,r5,6
8020e32c:	11c0004c 	andi	r7,r2,1
8020e330:	0009883a 	mov	r4,zero
8020e334:	280cd27a 	srli	r6,r5,9
8020e338:	003f4606 	br	8020e054 <__reset+0xfa1ee054>
8020e33c:	00802034 	movhi	r2,128
8020e340:	89801034 	orhi	r6,r17,64
8020e344:	10bfffc4 	addi	r2,r2,-1
8020e348:	b00f883a 	mov	r7,r22
8020e34c:	308c703a 	and	r6,r6,r2
8020e350:	003f9206 	br	8020e19c <__reset+0xfa1ee19c>

8020e354 <__floatsisf>:
8020e354:	defffd04 	addi	sp,sp,-12
8020e358:	dfc00215 	stw	ra,8(sp)
8020e35c:	dc400115 	stw	r17,4(sp)
8020e360:	dc000015 	stw	r16,0(sp)
8020e364:	20003526 	beq	r4,zero,8020e43c <__floatsisf+0xe8>
8020e368:	2021883a 	mov	r16,r4
8020e36c:	2022d7fa 	srli	r17,r4,31
8020e370:	20003616 	blt	r4,zero,8020e44c <__floatsisf+0xf8>
8020e374:	8009883a 	mov	r4,r16
8020e378:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e37c:	00c02784 	movi	r3,158
8020e380:	1887c83a 	sub	r3,r3,r2
8020e384:	01002584 	movi	r4,150
8020e388:	20c01416 	blt	r4,r3,8020e3dc <__floatsisf+0x88>
8020e38c:	20c9c83a 	sub	r4,r4,r3
8020e390:	8120983a 	sll	r16,r16,r4
8020e394:	00802034 	movhi	r2,128
8020e398:	10bfffc4 	addi	r2,r2,-1
8020e39c:	8809883a 	mov	r4,r17
8020e3a0:	80a0703a 	and	r16,r16,r2
8020e3a4:	18803fcc 	andi	r2,r3,255
8020e3a8:	100695fa 	slli	r3,r2,23
8020e3ac:	20803fcc 	andi	r2,r4,255
8020e3b0:	100897fa 	slli	r4,r2,31
8020e3b4:	00802034 	movhi	r2,128
8020e3b8:	10bfffc4 	addi	r2,r2,-1
8020e3bc:	8084703a 	and	r2,r16,r2
8020e3c0:	10c4b03a 	or	r2,r2,r3
8020e3c4:	1104b03a 	or	r2,r2,r4
8020e3c8:	dfc00217 	ldw	ra,8(sp)
8020e3cc:	dc400117 	ldw	r17,4(sp)
8020e3d0:	dc000017 	ldw	r16,0(sp)
8020e3d4:	dec00304 	addi	sp,sp,12
8020e3d8:	f800283a 	ret
8020e3dc:	01002644 	movi	r4,153
8020e3e0:	20c01c16 	blt	r4,r3,8020e454 <__floatsisf+0x100>
8020e3e4:	20c9c83a 	sub	r4,r4,r3
8020e3e8:	8120983a 	sll	r16,r16,r4
8020e3ec:	013f0034 	movhi	r4,64512
8020e3f0:	213fffc4 	addi	r4,r4,-1
8020e3f4:	814001cc 	andi	r5,r16,7
8020e3f8:	8108703a 	and	r4,r16,r4
8020e3fc:	28000426 	beq	r5,zero,8020e410 <__floatsisf+0xbc>
8020e400:	840003cc 	andi	r16,r16,15
8020e404:	01400104 	movi	r5,4
8020e408:	81400126 	beq	r16,r5,8020e410 <__floatsisf+0xbc>
8020e40c:	2149883a 	add	r4,r4,r5
8020e410:	2141002c 	andhi	r5,r4,1024
8020e414:	28000526 	beq	r5,zero,8020e42c <__floatsisf+0xd8>
8020e418:	00c027c4 	movi	r3,159
8020e41c:	1887c83a 	sub	r3,r3,r2
8020e420:	00bf0034 	movhi	r2,64512
8020e424:	10bfffc4 	addi	r2,r2,-1
8020e428:	2088703a 	and	r4,r4,r2
8020e42c:	202091ba 	slli	r16,r4,6
8020e430:	8809883a 	mov	r4,r17
8020e434:	8020d27a 	srli	r16,r16,9
8020e438:	003fda06 	br	8020e3a4 <__reset+0xfa1ee3a4>
8020e43c:	0009883a 	mov	r4,zero
8020e440:	0007883a 	mov	r3,zero
8020e444:	0021883a 	mov	r16,zero
8020e448:	003fd606 	br	8020e3a4 <__reset+0xfa1ee3a4>
8020e44c:	0121c83a 	sub	r16,zero,r4
8020e450:	003fc806 	br	8020e374 <__reset+0xfa1ee374>
8020e454:	01002e44 	movi	r4,185
8020e458:	20c9c83a 	sub	r4,r4,r3
8020e45c:	01400144 	movi	r5,5
8020e460:	8108983a 	sll	r4,r16,r4
8020e464:	288bc83a 	sub	r5,r5,r2
8020e468:	8160d83a 	srl	r16,r16,r5
8020e46c:	2008c03a 	cmpne	r4,r4,zero
8020e470:	8120b03a 	or	r16,r16,r4
8020e474:	003fdd06 	br	8020e3ec <__reset+0xfa1ee3ec>

8020e478 <__floatunsisf>:
8020e478:	defffe04 	addi	sp,sp,-8
8020e47c:	dfc00115 	stw	ra,4(sp)
8020e480:	dc000015 	stw	r16,0(sp)
8020e484:	20002c26 	beq	r4,zero,8020e538 <__floatunsisf+0xc0>
8020e488:	2021883a 	mov	r16,r4
8020e48c:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e490:	00c02784 	movi	r3,158
8020e494:	1887c83a 	sub	r3,r3,r2
8020e498:	01002584 	movi	r4,150
8020e49c:	20c00f16 	blt	r4,r3,8020e4dc <__floatunsisf+0x64>
8020e4a0:	20c9c83a 	sub	r4,r4,r3
8020e4a4:	8108983a 	sll	r4,r16,r4
8020e4a8:	00802034 	movhi	r2,128
8020e4ac:	10bfffc4 	addi	r2,r2,-1
8020e4b0:	2088703a 	and	r4,r4,r2
8020e4b4:	18803fcc 	andi	r2,r3,255
8020e4b8:	100695fa 	slli	r3,r2,23
8020e4bc:	00802034 	movhi	r2,128
8020e4c0:	10bfffc4 	addi	r2,r2,-1
8020e4c4:	2084703a 	and	r2,r4,r2
8020e4c8:	10c4b03a 	or	r2,r2,r3
8020e4cc:	dfc00117 	ldw	ra,4(sp)
8020e4d0:	dc000017 	ldw	r16,0(sp)
8020e4d4:	dec00204 	addi	sp,sp,8
8020e4d8:	f800283a 	ret
8020e4dc:	01002644 	movi	r4,153
8020e4e0:	20c01816 	blt	r4,r3,8020e544 <__floatunsisf+0xcc>
8020e4e4:	20c9c83a 	sub	r4,r4,r3
8020e4e8:	8108983a 	sll	r4,r16,r4
8020e4ec:	017f0034 	movhi	r5,64512
8020e4f0:	297fffc4 	addi	r5,r5,-1
8020e4f4:	218001cc 	andi	r6,r4,7
8020e4f8:	214a703a 	and	r5,r4,r5
8020e4fc:	30000426 	beq	r6,zero,8020e510 <__floatunsisf+0x98>
8020e500:	210003cc 	andi	r4,r4,15
8020e504:	01800104 	movi	r6,4
8020e508:	21800126 	beq	r4,r6,8020e510 <__floatunsisf+0x98>
8020e50c:	298b883a 	add	r5,r5,r6
8020e510:	2901002c 	andhi	r4,r5,1024
8020e514:	20000526 	beq	r4,zero,8020e52c <__floatunsisf+0xb4>
8020e518:	00c027c4 	movi	r3,159
8020e51c:	1887c83a 	sub	r3,r3,r2
8020e520:	00bf0034 	movhi	r2,64512
8020e524:	10bfffc4 	addi	r2,r2,-1
8020e528:	288a703a 	and	r5,r5,r2
8020e52c:	280891ba 	slli	r4,r5,6
8020e530:	2008d27a 	srli	r4,r4,9
8020e534:	003fdf06 	br	8020e4b4 <__reset+0xfa1ee4b4>
8020e538:	0007883a 	mov	r3,zero
8020e53c:	0009883a 	mov	r4,zero
8020e540:	003fdc06 	br	8020e4b4 <__reset+0xfa1ee4b4>
8020e544:	01402e44 	movi	r5,185
8020e548:	28cbc83a 	sub	r5,r5,r3
8020e54c:	01000144 	movi	r4,5
8020e550:	2089c83a 	sub	r4,r4,r2
8020e554:	814a983a 	sll	r5,r16,r5
8020e558:	8108d83a 	srl	r4,r16,r4
8020e55c:	2820c03a 	cmpne	r16,r5,zero
8020e560:	2408b03a 	or	r4,r4,r16
8020e564:	003fe106 	br	8020e4ec <__reset+0xfa1ee4ec>

8020e568 <__gedf2>:
8020e568:	2804d53a 	srli	r2,r5,20
8020e56c:	3806d53a 	srli	r3,r7,20
8020e570:	02000434 	movhi	r8,16
8020e574:	423fffc4 	addi	r8,r8,-1
8020e578:	1081ffcc 	andi	r2,r2,2047
8020e57c:	0241ffc4 	movi	r9,2047
8020e580:	2a14703a 	and	r10,r5,r8
8020e584:	18c1ffcc 	andi	r3,r3,2047
8020e588:	3a10703a 	and	r8,r7,r8
8020e58c:	280ad7fa 	srli	r5,r5,31
8020e590:	380ed7fa 	srli	r7,r7,31
8020e594:	12401d26 	beq	r2,r9,8020e60c <__gedf2+0xa4>
8020e598:	0241ffc4 	movi	r9,2047
8020e59c:	1a401226 	beq	r3,r9,8020e5e8 <__gedf2+0x80>
8020e5a0:	1000081e 	bne	r2,zero,8020e5c4 <__gedf2+0x5c>
8020e5a4:	2296b03a 	or	r11,r4,r10
8020e5a8:	5813003a 	cmpeq	r9,r11,zero
8020e5ac:	1800091e 	bne	r3,zero,8020e5d4 <__gedf2+0x6c>
8020e5b0:	3218b03a 	or	r12,r6,r8
8020e5b4:	6000071e 	bne	r12,zero,8020e5d4 <__gedf2+0x6c>
8020e5b8:	0005883a 	mov	r2,zero
8020e5bc:	5800101e 	bne	r11,zero,8020e600 <__gedf2+0x98>
8020e5c0:	f800283a 	ret
8020e5c4:	18000c1e 	bne	r3,zero,8020e5f8 <__gedf2+0x90>
8020e5c8:	3212b03a 	or	r9,r6,r8
8020e5cc:	48000c26 	beq	r9,zero,8020e600 <__gedf2+0x98>
8020e5d0:	0013883a 	mov	r9,zero
8020e5d4:	39c03fcc 	andi	r7,r7,255
8020e5d8:	48000826 	beq	r9,zero,8020e5fc <__gedf2+0x94>
8020e5dc:	38000926 	beq	r7,zero,8020e604 <__gedf2+0x9c>
8020e5e0:	00800044 	movi	r2,1
8020e5e4:	f800283a 	ret
8020e5e8:	3212b03a 	or	r9,r6,r8
8020e5ec:	483fec26 	beq	r9,zero,8020e5a0 <__reset+0xfa1ee5a0>
8020e5f0:	00bfff84 	movi	r2,-2
8020e5f4:	f800283a 	ret
8020e5f8:	39c03fcc 	andi	r7,r7,255
8020e5fc:	29c00626 	beq	r5,r7,8020e618 <__gedf2+0xb0>
8020e600:	283ff726 	beq	r5,zero,8020e5e0 <__reset+0xfa1ee5e0>
8020e604:	00bfffc4 	movi	r2,-1
8020e608:	f800283a 	ret
8020e60c:	2292b03a 	or	r9,r4,r10
8020e610:	483fe126 	beq	r9,zero,8020e598 <__reset+0xfa1ee598>
8020e614:	003ff606 	br	8020e5f0 <__reset+0xfa1ee5f0>
8020e618:	18bff916 	blt	r3,r2,8020e600 <__reset+0xfa1ee600>
8020e61c:	10c00316 	blt	r2,r3,8020e62c <__gedf2+0xc4>
8020e620:	42bff736 	bltu	r8,r10,8020e600 <__reset+0xfa1ee600>
8020e624:	52000326 	beq	r10,r8,8020e634 <__gedf2+0xcc>
8020e628:	5200042e 	bgeu	r10,r8,8020e63c <__gedf2+0xd4>
8020e62c:	283fec1e 	bne	r5,zero,8020e5e0 <__reset+0xfa1ee5e0>
8020e630:	003ff406 	br	8020e604 <__reset+0xfa1ee604>
8020e634:	313ff236 	bltu	r6,r4,8020e600 <__reset+0xfa1ee600>
8020e638:	21bffc36 	bltu	r4,r6,8020e62c <__reset+0xfa1ee62c>
8020e63c:	0005883a 	mov	r2,zero
8020e640:	f800283a 	ret

8020e644 <__muldf3>:
8020e644:	defff304 	addi	sp,sp,-52
8020e648:	2804d53a 	srli	r2,r5,20
8020e64c:	dd800915 	stw	r22,36(sp)
8020e650:	282cd7fa 	srli	r22,r5,31
8020e654:	dc000315 	stw	r16,12(sp)
8020e658:	04000434 	movhi	r16,16
8020e65c:	dd400815 	stw	r21,32(sp)
8020e660:	dc800515 	stw	r18,20(sp)
8020e664:	843fffc4 	addi	r16,r16,-1
8020e668:	dfc00c15 	stw	ra,48(sp)
8020e66c:	df000b15 	stw	fp,44(sp)
8020e670:	ddc00a15 	stw	r23,40(sp)
8020e674:	dd000715 	stw	r20,28(sp)
8020e678:	dcc00615 	stw	r19,24(sp)
8020e67c:	dc400415 	stw	r17,16(sp)
8020e680:	1481ffcc 	andi	r18,r2,2047
8020e684:	2c20703a 	and	r16,r5,r16
8020e688:	b02b883a 	mov	r21,r22
8020e68c:	b2403fcc 	andi	r9,r22,255
8020e690:	90006026 	beq	r18,zero,8020e814 <__muldf3+0x1d0>
8020e694:	0081ffc4 	movi	r2,2047
8020e698:	2029883a 	mov	r20,r4
8020e69c:	90803626 	beq	r18,r2,8020e778 <__muldf3+0x134>
8020e6a0:	80800434 	orhi	r2,r16,16
8020e6a4:	100490fa 	slli	r2,r2,3
8020e6a8:	2020d77a 	srli	r16,r4,29
8020e6ac:	202890fa 	slli	r20,r4,3
8020e6b0:	94bf0044 	addi	r18,r18,-1023
8020e6b4:	80a0b03a 	or	r16,r16,r2
8020e6b8:	0027883a 	mov	r19,zero
8020e6bc:	0039883a 	mov	fp,zero
8020e6c0:	3804d53a 	srli	r2,r7,20
8020e6c4:	382ed7fa 	srli	r23,r7,31
8020e6c8:	04400434 	movhi	r17,16
8020e6cc:	8c7fffc4 	addi	r17,r17,-1
8020e6d0:	1081ffcc 	andi	r2,r2,2047
8020e6d4:	3011883a 	mov	r8,r6
8020e6d8:	3c62703a 	and	r17,r7,r17
8020e6dc:	ba803fcc 	andi	r10,r23,255
8020e6e0:	10006d26 	beq	r2,zero,8020e898 <__muldf3+0x254>
8020e6e4:	00c1ffc4 	movi	r3,2047
8020e6e8:	10c06526 	beq	r2,r3,8020e880 <__muldf3+0x23c>
8020e6ec:	88c00434 	orhi	r3,r17,16
8020e6f0:	180690fa 	slli	r3,r3,3
8020e6f4:	3022d77a 	srli	r17,r6,29
8020e6f8:	301090fa 	slli	r8,r6,3
8020e6fc:	10bf0044 	addi	r2,r2,-1023
8020e700:	88e2b03a 	or	r17,r17,r3
8020e704:	000b883a 	mov	r5,zero
8020e708:	9085883a 	add	r2,r18,r2
8020e70c:	2cc8b03a 	or	r4,r5,r19
8020e710:	00c003c4 	movi	r3,15
8020e714:	bdacf03a 	xor	r22,r23,r22
8020e718:	12c00044 	addi	r11,r2,1
8020e71c:	19009936 	bltu	r3,r4,8020e984 <__muldf3+0x340>
8020e720:	200890ba 	slli	r4,r4,2
8020e724:	00e00874 	movhi	r3,32801
8020e728:	18f9ce04 	addi	r3,r3,-6344
8020e72c:	20c9883a 	add	r4,r4,r3
8020e730:	20c00017 	ldw	r3,0(r4)
8020e734:	1800683a 	jmp	r3
8020e738:	8020e984 	addi	zero,r16,-31834
8020e73c:	8020e798 	cmpnei	zero,r16,-31842
8020e740:	8020e798 	cmpnei	zero,r16,-31842
8020e744:	8020e794 	ori	zero,r16,33694
8020e748:	8020e960 	cmpeqi	zero,r16,-31835
8020e74c:	8020e960 	cmpeqi	zero,r16,-31835
8020e750:	8020e948 	cmpgei	zero,r16,-31835
8020e754:	8020e794 	ori	zero,r16,33694
8020e758:	8020e960 	cmpeqi	zero,r16,-31835
8020e75c:	8020e948 	cmpgei	zero,r16,-31835
8020e760:	8020e960 	cmpeqi	zero,r16,-31835
8020e764:	8020e794 	ori	zero,r16,33694
8020e768:	8020e970 	cmpltui	zero,r16,33701
8020e76c:	8020e970 	cmpltui	zero,r16,33701
8020e770:	8020e970 	cmpltui	zero,r16,33701
8020e774:	8020eb8c 	andi	zero,r16,33710
8020e778:	2404b03a 	or	r2,r4,r16
8020e77c:	10006f1e 	bne	r2,zero,8020e93c <__muldf3+0x2f8>
8020e780:	04c00204 	movi	r19,8
8020e784:	0021883a 	mov	r16,zero
8020e788:	0029883a 	mov	r20,zero
8020e78c:	07000084 	movi	fp,2
8020e790:	003fcb06 	br	8020e6c0 <__reset+0xfa1ee6c0>
8020e794:	502d883a 	mov	r22,r10
8020e798:	00800084 	movi	r2,2
8020e79c:	28805726 	beq	r5,r2,8020e8fc <__muldf3+0x2b8>
8020e7a0:	008000c4 	movi	r2,3
8020e7a4:	28816626 	beq	r5,r2,8020ed40 <__muldf3+0x6fc>
8020e7a8:	00800044 	movi	r2,1
8020e7ac:	2881411e 	bne	r5,r2,8020ecb4 <__muldf3+0x670>
8020e7b0:	b02b883a 	mov	r21,r22
8020e7b4:	0005883a 	mov	r2,zero
8020e7b8:	000b883a 	mov	r5,zero
8020e7bc:	0029883a 	mov	r20,zero
8020e7c0:	1004953a 	slli	r2,r2,20
8020e7c4:	a8c03fcc 	andi	r3,r21,255
8020e7c8:	04400434 	movhi	r17,16
8020e7cc:	8c7fffc4 	addi	r17,r17,-1
8020e7d0:	180697fa 	slli	r3,r3,31
8020e7d4:	2c4a703a 	and	r5,r5,r17
8020e7d8:	288ab03a 	or	r5,r5,r2
8020e7dc:	28c6b03a 	or	r3,r5,r3
8020e7e0:	a005883a 	mov	r2,r20
8020e7e4:	dfc00c17 	ldw	ra,48(sp)
8020e7e8:	df000b17 	ldw	fp,44(sp)
8020e7ec:	ddc00a17 	ldw	r23,40(sp)
8020e7f0:	dd800917 	ldw	r22,36(sp)
8020e7f4:	dd400817 	ldw	r21,32(sp)
8020e7f8:	dd000717 	ldw	r20,28(sp)
8020e7fc:	dcc00617 	ldw	r19,24(sp)
8020e800:	dc800517 	ldw	r18,20(sp)
8020e804:	dc400417 	ldw	r17,16(sp)
8020e808:	dc000317 	ldw	r16,12(sp)
8020e80c:	dec00d04 	addi	sp,sp,52
8020e810:	f800283a 	ret
8020e814:	2404b03a 	or	r2,r4,r16
8020e818:	2027883a 	mov	r19,r4
8020e81c:	10004226 	beq	r2,zero,8020e928 <__muldf3+0x2e4>
8020e820:	8000fc26 	beq	r16,zero,8020ec14 <__muldf3+0x5d0>
8020e824:	8009883a 	mov	r4,r16
8020e828:	d9800215 	stw	r6,8(sp)
8020e82c:	d9c00015 	stw	r7,0(sp)
8020e830:	da400115 	stw	r9,4(sp)
8020e834:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e838:	d9800217 	ldw	r6,8(sp)
8020e83c:	d9c00017 	ldw	r7,0(sp)
8020e840:	da400117 	ldw	r9,4(sp)
8020e844:	113ffd44 	addi	r4,r2,-11
8020e848:	00c00704 	movi	r3,28
8020e84c:	1900ed16 	blt	r3,r4,8020ec04 <__muldf3+0x5c0>
8020e850:	00c00744 	movi	r3,29
8020e854:	147ffe04 	addi	r17,r2,-8
8020e858:	1907c83a 	sub	r3,r3,r4
8020e85c:	8460983a 	sll	r16,r16,r17
8020e860:	98c6d83a 	srl	r3,r19,r3
8020e864:	9c68983a 	sll	r20,r19,r17
8020e868:	1c20b03a 	or	r16,r3,r16
8020e86c:	1080fcc4 	addi	r2,r2,1011
8020e870:	00a5c83a 	sub	r18,zero,r2
8020e874:	0027883a 	mov	r19,zero
8020e878:	0039883a 	mov	fp,zero
8020e87c:	003f9006 	br	8020e6c0 <__reset+0xfa1ee6c0>
8020e880:	3446b03a 	or	r3,r6,r17
8020e884:	1800261e 	bne	r3,zero,8020e920 <__muldf3+0x2dc>
8020e888:	0023883a 	mov	r17,zero
8020e88c:	0011883a 	mov	r8,zero
8020e890:	01400084 	movi	r5,2
8020e894:	003f9c06 	br	8020e708 <__reset+0xfa1ee708>
8020e898:	3446b03a 	or	r3,r6,r17
8020e89c:	18001c26 	beq	r3,zero,8020e910 <__muldf3+0x2cc>
8020e8a0:	8800ce26 	beq	r17,zero,8020ebdc <__muldf3+0x598>
8020e8a4:	8809883a 	mov	r4,r17
8020e8a8:	d9800215 	stw	r6,8(sp)
8020e8ac:	da400115 	stw	r9,4(sp)
8020e8b0:	da800015 	stw	r10,0(sp)
8020e8b4:	020f8c40 	call	8020f8c4 <__clzsi2>
8020e8b8:	d9800217 	ldw	r6,8(sp)
8020e8bc:	da400117 	ldw	r9,4(sp)
8020e8c0:	da800017 	ldw	r10,0(sp)
8020e8c4:	113ffd44 	addi	r4,r2,-11
8020e8c8:	00c00704 	movi	r3,28
8020e8cc:	1900bf16 	blt	r3,r4,8020ebcc <__muldf3+0x588>
8020e8d0:	00c00744 	movi	r3,29
8020e8d4:	123ffe04 	addi	r8,r2,-8
8020e8d8:	1907c83a 	sub	r3,r3,r4
8020e8dc:	8a22983a 	sll	r17,r17,r8
8020e8e0:	30c6d83a 	srl	r3,r6,r3
8020e8e4:	3210983a 	sll	r8,r6,r8
8020e8e8:	1c62b03a 	or	r17,r3,r17
8020e8ec:	1080fcc4 	addi	r2,r2,1011
8020e8f0:	0085c83a 	sub	r2,zero,r2
8020e8f4:	000b883a 	mov	r5,zero
8020e8f8:	003f8306 	br	8020e708 <__reset+0xfa1ee708>
8020e8fc:	b02b883a 	mov	r21,r22
8020e900:	0081ffc4 	movi	r2,2047
8020e904:	000b883a 	mov	r5,zero
8020e908:	0029883a 	mov	r20,zero
8020e90c:	003fac06 	br	8020e7c0 <__reset+0xfa1ee7c0>
8020e910:	0023883a 	mov	r17,zero
8020e914:	0011883a 	mov	r8,zero
8020e918:	01400044 	movi	r5,1
8020e91c:	003f7a06 	br	8020e708 <__reset+0xfa1ee708>
8020e920:	014000c4 	movi	r5,3
8020e924:	003f7806 	br	8020e708 <__reset+0xfa1ee708>
8020e928:	04c00104 	movi	r19,4
8020e92c:	0021883a 	mov	r16,zero
8020e930:	0029883a 	mov	r20,zero
8020e934:	07000044 	movi	fp,1
8020e938:	003f6106 	br	8020e6c0 <__reset+0xfa1ee6c0>
8020e93c:	04c00304 	movi	r19,12
8020e940:	070000c4 	movi	fp,3
8020e944:	003f5e06 	br	8020e6c0 <__reset+0xfa1ee6c0>
8020e948:	01400434 	movhi	r5,16
8020e94c:	002b883a 	mov	r21,zero
8020e950:	297fffc4 	addi	r5,r5,-1
8020e954:	053fffc4 	movi	r20,-1
8020e958:	0081ffc4 	movi	r2,2047
8020e95c:	003f9806 	br	8020e7c0 <__reset+0xfa1ee7c0>
8020e960:	8023883a 	mov	r17,r16
8020e964:	a011883a 	mov	r8,r20
8020e968:	e00b883a 	mov	r5,fp
8020e96c:	003f8a06 	br	8020e798 <__reset+0xfa1ee798>
8020e970:	8023883a 	mov	r17,r16
8020e974:	a011883a 	mov	r8,r20
8020e978:	482d883a 	mov	r22,r9
8020e97c:	e00b883a 	mov	r5,fp
8020e980:	003f8506 	br	8020e798 <__reset+0xfa1ee798>
8020e984:	a00ad43a 	srli	r5,r20,16
8020e988:	401ad43a 	srli	r13,r8,16
8020e98c:	a53fffcc 	andi	r20,r20,65535
8020e990:	423fffcc 	andi	r8,r8,65535
8020e994:	4519383a 	mul	r12,r8,r20
8020e998:	4147383a 	mul	r3,r8,r5
8020e99c:	6d09383a 	mul	r4,r13,r20
8020e9a0:	600cd43a 	srli	r6,r12,16
8020e9a4:	2b5d383a 	mul	r14,r5,r13
8020e9a8:	20c9883a 	add	r4,r4,r3
8020e9ac:	310d883a 	add	r6,r6,r4
8020e9b0:	30c0022e 	bgeu	r6,r3,8020e9bc <__muldf3+0x378>
8020e9b4:	00c00074 	movhi	r3,1
8020e9b8:	70dd883a 	add	r14,r14,r3
8020e9bc:	8826d43a 	srli	r19,r17,16
8020e9c0:	8bffffcc 	andi	r15,r17,65535
8020e9c4:	7d23383a 	mul	r17,r15,r20
8020e9c8:	7949383a 	mul	r4,r15,r5
8020e9cc:	9d29383a 	mul	r20,r19,r20
8020e9d0:	8814d43a 	srli	r10,r17,16
8020e9d4:	3012943a 	slli	r9,r6,16
8020e9d8:	a129883a 	add	r20,r20,r4
8020e9dc:	633fffcc 	andi	r12,r12,65535
8020e9e0:	5515883a 	add	r10,r10,r20
8020e9e4:	3006d43a 	srli	r3,r6,16
8020e9e8:	4b13883a 	add	r9,r9,r12
8020e9ec:	2ccb383a 	mul	r5,r5,r19
8020e9f0:	5100022e 	bgeu	r10,r4,8020e9fc <__muldf3+0x3b8>
8020e9f4:	01000074 	movhi	r4,1
8020e9f8:	290b883a 	add	r5,r5,r4
8020e9fc:	802ad43a 	srli	r21,r16,16
8020ea00:	843fffcc 	andi	r16,r16,65535
8020ea04:	440d383a 	mul	r6,r8,r16
8020ea08:	4565383a 	mul	r18,r8,r21
8020ea0c:	8349383a 	mul	r4,r16,r13
8020ea10:	500e943a 	slli	r7,r10,16
8020ea14:	3010d43a 	srli	r8,r6,16
8020ea18:	5028d43a 	srli	r20,r10,16
8020ea1c:	2489883a 	add	r4,r4,r18
8020ea20:	8abfffcc 	andi	r10,r17,65535
8020ea24:	3a95883a 	add	r10,r7,r10
8020ea28:	4119883a 	add	r12,r8,r4
8020ea2c:	a169883a 	add	r20,r20,r5
8020ea30:	1a87883a 	add	r3,r3,r10
8020ea34:	6d5b383a 	mul	r13,r13,r21
8020ea38:	6480022e 	bgeu	r12,r18,8020ea44 <__muldf3+0x400>
8020ea3c:	01000074 	movhi	r4,1
8020ea40:	691b883a 	add	r13,r13,r4
8020ea44:	7c25383a 	mul	r18,r15,r16
8020ea48:	7d4b383a 	mul	r5,r15,r21
8020ea4c:	84cf383a 	mul	r7,r16,r19
8020ea50:	901ed43a 	srli	r15,r18,16
8020ea54:	6008d43a 	srli	r4,r12,16
8020ea58:	6010943a 	slli	r8,r12,16
8020ea5c:	394f883a 	add	r7,r7,r5
8020ea60:	333fffcc 	andi	r12,r6,65535
8020ea64:	79df883a 	add	r15,r15,r7
8020ea68:	235b883a 	add	r13,r4,r13
8020ea6c:	9d63383a 	mul	r17,r19,r21
8020ea70:	4309883a 	add	r4,r8,r12
8020ea74:	7940022e 	bgeu	r15,r5,8020ea80 <__muldf3+0x43c>
8020ea78:	01400074 	movhi	r5,1
8020ea7c:	8963883a 	add	r17,r17,r5
8020ea80:	780a943a 	slli	r5,r15,16
8020ea84:	91bfffcc 	andi	r6,r18,65535
8020ea88:	70c7883a 	add	r3,r14,r3
8020ea8c:	298d883a 	add	r6,r5,r6
8020ea90:	1a8f803a 	cmpltu	r7,r3,r10
8020ea94:	350b883a 	add	r5,r6,r20
8020ea98:	20c7883a 	add	r3,r4,r3
8020ea9c:	3955883a 	add	r10,r7,r5
8020eaa0:	1909803a 	cmpltu	r4,r3,r4
8020eaa4:	6a91883a 	add	r8,r13,r10
8020eaa8:	780cd43a 	srli	r6,r15,16
8020eaac:	2219883a 	add	r12,r4,r8
8020eab0:	2d0b803a 	cmpltu	r5,r5,r20
8020eab4:	51cf803a 	cmpltu	r7,r10,r7
8020eab8:	29ceb03a 	or	r7,r5,r7
8020eabc:	4351803a 	cmpltu	r8,r8,r13
8020eac0:	610b803a 	cmpltu	r5,r12,r4
8020eac4:	4148b03a 	or	r4,r8,r5
8020eac8:	398f883a 	add	r7,r7,r6
8020eacc:	3909883a 	add	r4,r7,r4
8020ead0:	1810927a 	slli	r8,r3,9
8020ead4:	2449883a 	add	r4,r4,r17
8020ead8:	2008927a 	slli	r4,r4,9
8020eadc:	6022d5fa 	srli	r17,r12,23
8020eae0:	1806d5fa 	srli	r3,r3,23
8020eae4:	4252b03a 	or	r9,r8,r9
8020eae8:	600a927a 	slli	r5,r12,9
8020eaec:	4810c03a 	cmpne	r8,r9,zero
8020eaf0:	2462b03a 	or	r17,r4,r17
8020eaf4:	40c6b03a 	or	r3,r8,r3
8020eaf8:	8900402c 	andhi	r4,r17,256
8020eafc:	1950b03a 	or	r8,r3,r5
8020eb00:	20000726 	beq	r4,zero,8020eb20 <__muldf3+0x4dc>
8020eb04:	4006d07a 	srli	r3,r8,1
8020eb08:	880497fa 	slli	r2,r17,31
8020eb0c:	4200004c 	andi	r8,r8,1
8020eb10:	8822d07a 	srli	r17,r17,1
8020eb14:	1a10b03a 	or	r8,r3,r8
8020eb18:	1210b03a 	or	r8,r2,r8
8020eb1c:	5805883a 	mov	r2,r11
8020eb20:	1140ffc4 	addi	r5,r2,1023
8020eb24:	0140440e 	bge	zero,r5,8020ec38 <__muldf3+0x5f4>
8020eb28:	40c001cc 	andi	r3,r8,7
8020eb2c:	18000726 	beq	r3,zero,8020eb4c <__muldf3+0x508>
8020eb30:	40c003cc 	andi	r3,r8,15
8020eb34:	01000104 	movi	r4,4
8020eb38:	19000426 	beq	r3,r4,8020eb4c <__muldf3+0x508>
8020eb3c:	4107883a 	add	r3,r8,r4
8020eb40:	1a11803a 	cmpltu	r8,r3,r8
8020eb44:	8a23883a 	add	r17,r17,r8
8020eb48:	1811883a 	mov	r8,r3
8020eb4c:	88c0402c 	andhi	r3,r17,256
8020eb50:	18000426 	beq	r3,zero,8020eb64 <__muldf3+0x520>
8020eb54:	11410004 	addi	r5,r2,1024
8020eb58:	00bfc034 	movhi	r2,65280
8020eb5c:	10bfffc4 	addi	r2,r2,-1
8020eb60:	88a2703a 	and	r17,r17,r2
8020eb64:	0081ff84 	movi	r2,2046
8020eb68:	117f6416 	blt	r2,r5,8020e8fc <__reset+0xfa1ee8fc>
8020eb6c:	8828977a 	slli	r20,r17,29
8020eb70:	4010d0fa 	srli	r8,r8,3
8020eb74:	8822927a 	slli	r17,r17,9
8020eb78:	2881ffcc 	andi	r2,r5,2047
8020eb7c:	a228b03a 	or	r20,r20,r8
8020eb80:	880ad33a 	srli	r5,r17,12
8020eb84:	b02b883a 	mov	r21,r22
8020eb88:	003f0d06 	br	8020e7c0 <__reset+0xfa1ee7c0>
8020eb8c:	8080022c 	andhi	r2,r16,8
8020eb90:	10000926 	beq	r2,zero,8020ebb8 <__muldf3+0x574>
8020eb94:	8880022c 	andhi	r2,r17,8
8020eb98:	1000071e 	bne	r2,zero,8020ebb8 <__muldf3+0x574>
8020eb9c:	00800434 	movhi	r2,16
8020eba0:	89400234 	orhi	r5,r17,8
8020eba4:	10bfffc4 	addi	r2,r2,-1
8020eba8:	b82b883a 	mov	r21,r23
8020ebac:	288a703a 	and	r5,r5,r2
8020ebb0:	4029883a 	mov	r20,r8
8020ebb4:	003f6806 	br	8020e958 <__reset+0xfa1ee958>
8020ebb8:	00800434 	movhi	r2,16
8020ebbc:	81400234 	orhi	r5,r16,8
8020ebc0:	10bfffc4 	addi	r2,r2,-1
8020ebc4:	288a703a 	and	r5,r5,r2
8020ebc8:	003f6306 	br	8020e958 <__reset+0xfa1ee958>
8020ebcc:	147ff604 	addi	r17,r2,-40
8020ebd0:	3462983a 	sll	r17,r6,r17
8020ebd4:	0011883a 	mov	r8,zero
8020ebd8:	003f4406 	br	8020e8ec <__reset+0xfa1ee8ec>
8020ebdc:	3009883a 	mov	r4,r6
8020ebe0:	d9800215 	stw	r6,8(sp)
8020ebe4:	da400115 	stw	r9,4(sp)
8020ebe8:	da800015 	stw	r10,0(sp)
8020ebec:	020f8c40 	call	8020f8c4 <__clzsi2>
8020ebf0:	10800804 	addi	r2,r2,32
8020ebf4:	da800017 	ldw	r10,0(sp)
8020ebf8:	da400117 	ldw	r9,4(sp)
8020ebfc:	d9800217 	ldw	r6,8(sp)
8020ec00:	003f3006 	br	8020e8c4 <__reset+0xfa1ee8c4>
8020ec04:	143ff604 	addi	r16,r2,-40
8020ec08:	9c20983a 	sll	r16,r19,r16
8020ec0c:	0029883a 	mov	r20,zero
8020ec10:	003f1606 	br	8020e86c <__reset+0xfa1ee86c>
8020ec14:	d9800215 	stw	r6,8(sp)
8020ec18:	d9c00015 	stw	r7,0(sp)
8020ec1c:	da400115 	stw	r9,4(sp)
8020ec20:	020f8c40 	call	8020f8c4 <__clzsi2>
8020ec24:	10800804 	addi	r2,r2,32
8020ec28:	da400117 	ldw	r9,4(sp)
8020ec2c:	d9c00017 	ldw	r7,0(sp)
8020ec30:	d9800217 	ldw	r6,8(sp)
8020ec34:	003f0306 	br	8020e844 <__reset+0xfa1ee844>
8020ec38:	00c00044 	movi	r3,1
8020ec3c:	1947c83a 	sub	r3,r3,r5
8020ec40:	00800e04 	movi	r2,56
8020ec44:	10feda16 	blt	r2,r3,8020e7b0 <__reset+0xfa1ee7b0>
8020ec48:	008007c4 	movi	r2,31
8020ec4c:	10c01b16 	blt	r2,r3,8020ecbc <__muldf3+0x678>
8020ec50:	00800804 	movi	r2,32
8020ec54:	10c5c83a 	sub	r2,r2,r3
8020ec58:	888a983a 	sll	r5,r17,r2
8020ec5c:	40c8d83a 	srl	r4,r8,r3
8020ec60:	4084983a 	sll	r2,r8,r2
8020ec64:	88e2d83a 	srl	r17,r17,r3
8020ec68:	2906b03a 	or	r3,r5,r4
8020ec6c:	1004c03a 	cmpne	r2,r2,zero
8020ec70:	1886b03a 	or	r3,r3,r2
8020ec74:	188001cc 	andi	r2,r3,7
8020ec78:	10000726 	beq	r2,zero,8020ec98 <__muldf3+0x654>
8020ec7c:	188003cc 	andi	r2,r3,15
8020ec80:	01000104 	movi	r4,4
8020ec84:	11000426 	beq	r2,r4,8020ec98 <__muldf3+0x654>
8020ec88:	1805883a 	mov	r2,r3
8020ec8c:	10c00104 	addi	r3,r2,4
8020ec90:	1885803a 	cmpltu	r2,r3,r2
8020ec94:	88a3883a 	add	r17,r17,r2
8020ec98:	8880202c 	andhi	r2,r17,128
8020ec9c:	10001c26 	beq	r2,zero,8020ed10 <__muldf3+0x6cc>
8020eca0:	b02b883a 	mov	r21,r22
8020eca4:	00800044 	movi	r2,1
8020eca8:	000b883a 	mov	r5,zero
8020ecac:	0029883a 	mov	r20,zero
8020ecb0:	003ec306 	br	8020e7c0 <__reset+0xfa1ee7c0>
8020ecb4:	5805883a 	mov	r2,r11
8020ecb8:	003f9906 	br	8020eb20 <__reset+0xfa1eeb20>
8020ecbc:	00bff844 	movi	r2,-31
8020ecc0:	1145c83a 	sub	r2,r2,r5
8020ecc4:	8888d83a 	srl	r4,r17,r2
8020ecc8:	00800804 	movi	r2,32
8020eccc:	18801a26 	beq	r3,r2,8020ed38 <__muldf3+0x6f4>
8020ecd0:	00801004 	movi	r2,64
8020ecd4:	10c5c83a 	sub	r2,r2,r3
8020ecd8:	8884983a 	sll	r2,r17,r2
8020ecdc:	1204b03a 	or	r2,r2,r8
8020ece0:	1004c03a 	cmpne	r2,r2,zero
8020ece4:	2084b03a 	or	r2,r4,r2
8020ece8:	144001cc 	andi	r17,r2,7
8020ecec:	88000d1e 	bne	r17,zero,8020ed24 <__muldf3+0x6e0>
8020ecf0:	000b883a 	mov	r5,zero
8020ecf4:	1028d0fa 	srli	r20,r2,3
8020ecf8:	b02b883a 	mov	r21,r22
8020ecfc:	0005883a 	mov	r2,zero
8020ed00:	a468b03a 	or	r20,r20,r17
8020ed04:	003eae06 	br	8020e7c0 <__reset+0xfa1ee7c0>
8020ed08:	1007883a 	mov	r3,r2
8020ed0c:	0023883a 	mov	r17,zero
8020ed10:	880a927a 	slli	r5,r17,9
8020ed14:	1805883a 	mov	r2,r3
8020ed18:	8822977a 	slli	r17,r17,29
8020ed1c:	280ad33a 	srli	r5,r5,12
8020ed20:	003ff406 	br	8020ecf4 <__reset+0xfa1eecf4>
8020ed24:	10c003cc 	andi	r3,r2,15
8020ed28:	01000104 	movi	r4,4
8020ed2c:	193ff626 	beq	r3,r4,8020ed08 <__reset+0xfa1eed08>
8020ed30:	0023883a 	mov	r17,zero
8020ed34:	003fd506 	br	8020ec8c <__reset+0xfa1eec8c>
8020ed38:	0005883a 	mov	r2,zero
8020ed3c:	003fe706 	br	8020ecdc <__reset+0xfa1eecdc>
8020ed40:	00800434 	movhi	r2,16
8020ed44:	89400234 	orhi	r5,r17,8
8020ed48:	10bfffc4 	addi	r2,r2,-1
8020ed4c:	b02b883a 	mov	r21,r22
8020ed50:	288a703a 	and	r5,r5,r2
8020ed54:	4029883a 	mov	r20,r8
8020ed58:	003eff06 	br	8020e958 <__reset+0xfa1ee958>

8020ed5c <__subdf3>:
8020ed5c:	02000434 	movhi	r8,16
8020ed60:	423fffc4 	addi	r8,r8,-1
8020ed64:	defffb04 	addi	sp,sp,-20
8020ed68:	2a14703a 	and	r10,r5,r8
8020ed6c:	3812d53a 	srli	r9,r7,20
8020ed70:	3a10703a 	and	r8,r7,r8
8020ed74:	2006d77a 	srli	r3,r4,29
8020ed78:	3004d77a 	srli	r2,r6,29
8020ed7c:	dc000015 	stw	r16,0(sp)
8020ed80:	501490fa 	slli	r10,r10,3
8020ed84:	2820d53a 	srli	r16,r5,20
8020ed88:	401090fa 	slli	r8,r8,3
8020ed8c:	dc800215 	stw	r18,8(sp)
8020ed90:	dc400115 	stw	r17,4(sp)
8020ed94:	dfc00415 	stw	ra,16(sp)
8020ed98:	202290fa 	slli	r17,r4,3
8020ed9c:	dcc00315 	stw	r19,12(sp)
8020eda0:	4a41ffcc 	andi	r9,r9,2047
8020eda4:	0101ffc4 	movi	r4,2047
8020eda8:	2824d7fa 	srli	r18,r5,31
8020edac:	8401ffcc 	andi	r16,r16,2047
8020edb0:	50c6b03a 	or	r3,r10,r3
8020edb4:	380ed7fa 	srli	r7,r7,31
8020edb8:	408ab03a 	or	r5,r8,r2
8020edbc:	300c90fa 	slli	r6,r6,3
8020edc0:	49009626 	beq	r9,r4,8020f01c <__subdf3+0x2c0>
8020edc4:	39c0005c 	xori	r7,r7,1
8020edc8:	8245c83a 	sub	r2,r16,r9
8020edcc:	3c807426 	beq	r7,r18,8020efa0 <__subdf3+0x244>
8020edd0:	0080af0e 	bge	zero,r2,8020f090 <__subdf3+0x334>
8020edd4:	48002a1e 	bne	r9,zero,8020ee80 <__subdf3+0x124>
8020edd8:	2988b03a 	or	r4,r5,r6
8020eddc:	20009a1e 	bne	r4,zero,8020f048 <__subdf3+0x2ec>
8020ede0:	888001cc 	andi	r2,r17,7
8020ede4:	10000726 	beq	r2,zero,8020ee04 <__subdf3+0xa8>
8020ede8:	888003cc 	andi	r2,r17,15
8020edec:	01000104 	movi	r4,4
8020edf0:	11000426 	beq	r2,r4,8020ee04 <__subdf3+0xa8>
8020edf4:	890b883a 	add	r5,r17,r4
8020edf8:	2c63803a 	cmpltu	r17,r5,r17
8020edfc:	1c47883a 	add	r3,r3,r17
8020ee00:	2823883a 	mov	r17,r5
8020ee04:	1880202c 	andhi	r2,r3,128
8020ee08:	10005926 	beq	r2,zero,8020ef70 <__subdf3+0x214>
8020ee0c:	84000044 	addi	r16,r16,1
8020ee10:	0081ffc4 	movi	r2,2047
8020ee14:	8080be26 	beq	r16,r2,8020f110 <__subdf3+0x3b4>
8020ee18:	017fe034 	movhi	r5,65408
8020ee1c:	297fffc4 	addi	r5,r5,-1
8020ee20:	1946703a 	and	r3,r3,r5
8020ee24:	1804977a 	slli	r2,r3,29
8020ee28:	1806927a 	slli	r3,r3,9
8020ee2c:	8822d0fa 	srli	r17,r17,3
8020ee30:	8401ffcc 	andi	r16,r16,2047
8020ee34:	180ad33a 	srli	r5,r3,12
8020ee38:	9100004c 	andi	r4,r18,1
8020ee3c:	1444b03a 	or	r2,r2,r17
8020ee40:	80c1ffcc 	andi	r3,r16,2047
8020ee44:	1820953a 	slli	r16,r3,20
8020ee48:	20c03fcc 	andi	r3,r4,255
8020ee4c:	180897fa 	slli	r4,r3,31
8020ee50:	00c00434 	movhi	r3,16
8020ee54:	18ffffc4 	addi	r3,r3,-1
8020ee58:	28c6703a 	and	r3,r5,r3
8020ee5c:	1c06b03a 	or	r3,r3,r16
8020ee60:	1906b03a 	or	r3,r3,r4
8020ee64:	dfc00417 	ldw	ra,16(sp)
8020ee68:	dcc00317 	ldw	r19,12(sp)
8020ee6c:	dc800217 	ldw	r18,8(sp)
8020ee70:	dc400117 	ldw	r17,4(sp)
8020ee74:	dc000017 	ldw	r16,0(sp)
8020ee78:	dec00504 	addi	sp,sp,20
8020ee7c:	f800283a 	ret
8020ee80:	0101ffc4 	movi	r4,2047
8020ee84:	813fd626 	beq	r16,r4,8020ede0 <__reset+0xfa1eede0>
8020ee88:	29402034 	orhi	r5,r5,128
8020ee8c:	01000e04 	movi	r4,56
8020ee90:	2080a316 	blt	r4,r2,8020f120 <__subdf3+0x3c4>
8020ee94:	010007c4 	movi	r4,31
8020ee98:	2080c616 	blt	r4,r2,8020f1b4 <__subdf3+0x458>
8020ee9c:	01000804 	movi	r4,32
8020eea0:	2089c83a 	sub	r4,r4,r2
8020eea4:	2910983a 	sll	r8,r5,r4
8020eea8:	308ed83a 	srl	r7,r6,r2
8020eeac:	3108983a 	sll	r4,r6,r4
8020eeb0:	2884d83a 	srl	r2,r5,r2
8020eeb4:	41ccb03a 	or	r6,r8,r7
8020eeb8:	2008c03a 	cmpne	r4,r4,zero
8020eebc:	310cb03a 	or	r6,r6,r4
8020eec0:	898dc83a 	sub	r6,r17,r6
8020eec4:	89a3803a 	cmpltu	r17,r17,r6
8020eec8:	1887c83a 	sub	r3,r3,r2
8020eecc:	1c47c83a 	sub	r3,r3,r17
8020eed0:	3023883a 	mov	r17,r6
8020eed4:	1880202c 	andhi	r2,r3,128
8020eed8:	10002326 	beq	r2,zero,8020ef68 <__subdf3+0x20c>
8020eedc:	04c02034 	movhi	r19,128
8020eee0:	9cffffc4 	addi	r19,r19,-1
8020eee4:	1ce6703a 	and	r19,r3,r19
8020eee8:	98007a26 	beq	r19,zero,8020f0d4 <__subdf3+0x378>
8020eeec:	9809883a 	mov	r4,r19
8020eef0:	020f8c40 	call	8020f8c4 <__clzsi2>
8020eef4:	113ffe04 	addi	r4,r2,-8
8020eef8:	00c007c4 	movi	r3,31
8020eefc:	19007b16 	blt	r3,r4,8020f0ec <__subdf3+0x390>
8020ef00:	00800804 	movi	r2,32
8020ef04:	1105c83a 	sub	r2,r2,r4
8020ef08:	8884d83a 	srl	r2,r17,r2
8020ef0c:	9906983a 	sll	r3,r19,r4
8020ef10:	8922983a 	sll	r17,r17,r4
8020ef14:	10c4b03a 	or	r2,r2,r3
8020ef18:	24007816 	blt	r4,r16,8020f0fc <__subdf3+0x3a0>
8020ef1c:	2421c83a 	sub	r16,r4,r16
8020ef20:	80c00044 	addi	r3,r16,1
8020ef24:	010007c4 	movi	r4,31
8020ef28:	20c09516 	blt	r4,r3,8020f180 <__subdf3+0x424>
8020ef2c:	01400804 	movi	r5,32
8020ef30:	28cbc83a 	sub	r5,r5,r3
8020ef34:	88c8d83a 	srl	r4,r17,r3
8020ef38:	8962983a 	sll	r17,r17,r5
8020ef3c:	114a983a 	sll	r5,r2,r5
8020ef40:	10c6d83a 	srl	r3,r2,r3
8020ef44:	8804c03a 	cmpne	r2,r17,zero
8020ef48:	290ab03a 	or	r5,r5,r4
8020ef4c:	28a2b03a 	or	r17,r5,r2
8020ef50:	0021883a 	mov	r16,zero
8020ef54:	003fa206 	br	8020ede0 <__reset+0xfa1eede0>
8020ef58:	2090b03a 	or	r8,r4,r2
8020ef5c:	40018e26 	beq	r8,zero,8020f598 <__subdf3+0x83c>
8020ef60:	1007883a 	mov	r3,r2
8020ef64:	2023883a 	mov	r17,r4
8020ef68:	888001cc 	andi	r2,r17,7
8020ef6c:	103f9e1e 	bne	r2,zero,8020ede8 <__reset+0xfa1eede8>
8020ef70:	1804977a 	slli	r2,r3,29
8020ef74:	8822d0fa 	srli	r17,r17,3
8020ef78:	1810d0fa 	srli	r8,r3,3
8020ef7c:	9100004c 	andi	r4,r18,1
8020ef80:	1444b03a 	or	r2,r2,r17
8020ef84:	00c1ffc4 	movi	r3,2047
8020ef88:	80c02826 	beq	r16,r3,8020f02c <__subdf3+0x2d0>
8020ef8c:	01400434 	movhi	r5,16
8020ef90:	297fffc4 	addi	r5,r5,-1
8020ef94:	80e0703a 	and	r16,r16,r3
8020ef98:	414a703a 	and	r5,r8,r5
8020ef9c:	003fa806 	br	8020ee40 <__reset+0xfa1eee40>
8020efa0:	0080630e 	bge	zero,r2,8020f130 <__subdf3+0x3d4>
8020efa4:	48003026 	beq	r9,zero,8020f068 <__subdf3+0x30c>
8020efa8:	0101ffc4 	movi	r4,2047
8020efac:	813f8c26 	beq	r16,r4,8020ede0 <__reset+0xfa1eede0>
8020efb0:	29402034 	orhi	r5,r5,128
8020efb4:	01000e04 	movi	r4,56
8020efb8:	2080a90e 	bge	r4,r2,8020f260 <__subdf3+0x504>
8020efbc:	298cb03a 	or	r6,r5,r6
8020efc0:	3012c03a 	cmpne	r9,r6,zero
8020efc4:	0005883a 	mov	r2,zero
8020efc8:	4c53883a 	add	r9,r9,r17
8020efcc:	4c63803a 	cmpltu	r17,r9,r17
8020efd0:	10c7883a 	add	r3,r2,r3
8020efd4:	88c7883a 	add	r3,r17,r3
8020efd8:	4823883a 	mov	r17,r9
8020efdc:	1880202c 	andhi	r2,r3,128
8020efe0:	1000d026 	beq	r2,zero,8020f324 <__subdf3+0x5c8>
8020efe4:	84000044 	addi	r16,r16,1
8020efe8:	0081ffc4 	movi	r2,2047
8020efec:	8080fe26 	beq	r16,r2,8020f3e8 <__subdf3+0x68c>
8020eff0:	00bfe034 	movhi	r2,65408
8020eff4:	10bfffc4 	addi	r2,r2,-1
8020eff8:	1886703a 	and	r3,r3,r2
8020effc:	880ad07a 	srli	r5,r17,1
8020f000:	180497fa 	slli	r2,r3,31
8020f004:	8900004c 	andi	r4,r17,1
8020f008:	2922b03a 	or	r17,r5,r4
8020f00c:	1806d07a 	srli	r3,r3,1
8020f010:	1462b03a 	or	r17,r2,r17
8020f014:	3825883a 	mov	r18,r7
8020f018:	003f7106 	br	8020ede0 <__reset+0xfa1eede0>
8020f01c:	2984b03a 	or	r2,r5,r6
8020f020:	103f6826 	beq	r2,zero,8020edc4 <__reset+0xfa1eedc4>
8020f024:	39c03fcc 	andi	r7,r7,255
8020f028:	003f6706 	br	8020edc8 <__reset+0xfa1eedc8>
8020f02c:	4086b03a 	or	r3,r8,r2
8020f030:	18015226 	beq	r3,zero,8020f57c <__subdf3+0x820>
8020f034:	00c00434 	movhi	r3,16
8020f038:	41400234 	orhi	r5,r8,8
8020f03c:	18ffffc4 	addi	r3,r3,-1
8020f040:	28ca703a 	and	r5,r5,r3
8020f044:	003f7e06 	br	8020ee40 <__reset+0xfa1eee40>
8020f048:	10bfffc4 	addi	r2,r2,-1
8020f04c:	1000491e 	bne	r2,zero,8020f174 <__subdf3+0x418>
8020f050:	898fc83a 	sub	r7,r17,r6
8020f054:	89e3803a 	cmpltu	r17,r17,r7
8020f058:	1947c83a 	sub	r3,r3,r5
8020f05c:	1c47c83a 	sub	r3,r3,r17
8020f060:	3823883a 	mov	r17,r7
8020f064:	003f9b06 	br	8020eed4 <__reset+0xfa1eeed4>
8020f068:	2988b03a 	or	r4,r5,r6
8020f06c:	203f5c26 	beq	r4,zero,8020ede0 <__reset+0xfa1eede0>
8020f070:	10bfffc4 	addi	r2,r2,-1
8020f074:	1000931e 	bne	r2,zero,8020f2c4 <__subdf3+0x568>
8020f078:	898d883a 	add	r6,r17,r6
8020f07c:	3463803a 	cmpltu	r17,r6,r17
8020f080:	1947883a 	add	r3,r3,r5
8020f084:	88c7883a 	add	r3,r17,r3
8020f088:	3023883a 	mov	r17,r6
8020f08c:	003fd306 	br	8020efdc <__reset+0xfa1eefdc>
8020f090:	1000541e 	bne	r2,zero,8020f1e4 <__subdf3+0x488>
8020f094:	80800044 	addi	r2,r16,1
8020f098:	1081ffcc 	andi	r2,r2,2047
8020f09c:	01000044 	movi	r4,1
8020f0a0:	2080a20e 	bge	r4,r2,8020f32c <__subdf3+0x5d0>
8020f0a4:	8989c83a 	sub	r4,r17,r6
8020f0a8:	8905803a 	cmpltu	r2,r17,r4
8020f0ac:	1967c83a 	sub	r19,r3,r5
8020f0b0:	98a7c83a 	sub	r19,r19,r2
8020f0b4:	9880202c 	andhi	r2,r19,128
8020f0b8:	10006326 	beq	r2,zero,8020f248 <__subdf3+0x4ec>
8020f0bc:	3463c83a 	sub	r17,r6,r17
8020f0c0:	28c7c83a 	sub	r3,r5,r3
8020f0c4:	344d803a 	cmpltu	r6,r6,r17
8020f0c8:	19a7c83a 	sub	r19,r3,r6
8020f0cc:	3825883a 	mov	r18,r7
8020f0d0:	983f861e 	bne	r19,zero,8020eeec <__reset+0xfa1eeeec>
8020f0d4:	8809883a 	mov	r4,r17
8020f0d8:	020f8c40 	call	8020f8c4 <__clzsi2>
8020f0dc:	10800804 	addi	r2,r2,32
8020f0e0:	113ffe04 	addi	r4,r2,-8
8020f0e4:	00c007c4 	movi	r3,31
8020f0e8:	193f850e 	bge	r3,r4,8020ef00 <__reset+0xfa1eef00>
8020f0ec:	10bff604 	addi	r2,r2,-40
8020f0f0:	8884983a 	sll	r2,r17,r2
8020f0f4:	0023883a 	mov	r17,zero
8020f0f8:	243f880e 	bge	r4,r16,8020ef1c <__reset+0xfa1eef1c>
8020f0fc:	00ffe034 	movhi	r3,65408
8020f100:	18ffffc4 	addi	r3,r3,-1
8020f104:	8121c83a 	sub	r16,r16,r4
8020f108:	10c6703a 	and	r3,r2,r3
8020f10c:	003f3406 	br	8020ede0 <__reset+0xfa1eede0>
8020f110:	9100004c 	andi	r4,r18,1
8020f114:	000b883a 	mov	r5,zero
8020f118:	0005883a 	mov	r2,zero
8020f11c:	003f4806 	br	8020ee40 <__reset+0xfa1eee40>
8020f120:	298cb03a 	or	r6,r5,r6
8020f124:	300cc03a 	cmpne	r6,r6,zero
8020f128:	0005883a 	mov	r2,zero
8020f12c:	003f6406 	br	8020eec0 <__reset+0xfa1eeec0>
8020f130:	10009a1e 	bne	r2,zero,8020f39c <__subdf3+0x640>
8020f134:	82400044 	addi	r9,r16,1
8020f138:	4881ffcc 	andi	r2,r9,2047
8020f13c:	02800044 	movi	r10,1
8020f140:	5080670e 	bge	r10,r2,8020f2e0 <__subdf3+0x584>
8020f144:	0081ffc4 	movi	r2,2047
8020f148:	4880af26 	beq	r9,r2,8020f408 <__subdf3+0x6ac>
8020f14c:	898d883a 	add	r6,r17,r6
8020f150:	1945883a 	add	r2,r3,r5
8020f154:	3447803a 	cmpltu	r3,r6,r17
8020f158:	1887883a 	add	r3,r3,r2
8020f15c:	182297fa 	slli	r17,r3,31
8020f160:	300cd07a 	srli	r6,r6,1
8020f164:	1806d07a 	srli	r3,r3,1
8020f168:	4821883a 	mov	r16,r9
8020f16c:	89a2b03a 	or	r17,r17,r6
8020f170:	003f1b06 	br	8020ede0 <__reset+0xfa1eede0>
8020f174:	0101ffc4 	movi	r4,2047
8020f178:	813f441e 	bne	r16,r4,8020ee8c <__reset+0xfa1eee8c>
8020f17c:	003f1806 	br	8020ede0 <__reset+0xfa1eede0>
8020f180:	843ff844 	addi	r16,r16,-31
8020f184:	01400804 	movi	r5,32
8020f188:	1408d83a 	srl	r4,r2,r16
8020f18c:	19405026 	beq	r3,r5,8020f2d0 <__subdf3+0x574>
8020f190:	01401004 	movi	r5,64
8020f194:	28c7c83a 	sub	r3,r5,r3
8020f198:	10c4983a 	sll	r2,r2,r3
8020f19c:	88a2b03a 	or	r17,r17,r2
8020f1a0:	8822c03a 	cmpne	r17,r17,zero
8020f1a4:	2462b03a 	or	r17,r4,r17
8020f1a8:	0007883a 	mov	r3,zero
8020f1ac:	0021883a 	mov	r16,zero
8020f1b0:	003f6d06 	br	8020ef68 <__reset+0xfa1eef68>
8020f1b4:	11fff804 	addi	r7,r2,-32
8020f1b8:	01000804 	movi	r4,32
8020f1bc:	29ced83a 	srl	r7,r5,r7
8020f1c0:	11004526 	beq	r2,r4,8020f2d8 <__subdf3+0x57c>
8020f1c4:	01001004 	movi	r4,64
8020f1c8:	2089c83a 	sub	r4,r4,r2
8020f1cc:	2904983a 	sll	r2,r5,r4
8020f1d0:	118cb03a 	or	r6,r2,r6
8020f1d4:	300cc03a 	cmpne	r6,r6,zero
8020f1d8:	398cb03a 	or	r6,r7,r6
8020f1dc:	0005883a 	mov	r2,zero
8020f1e0:	003f3706 	br	8020eec0 <__reset+0xfa1eeec0>
8020f1e4:	80002a26 	beq	r16,zero,8020f290 <__subdf3+0x534>
8020f1e8:	0101ffc4 	movi	r4,2047
8020f1ec:	49006626 	beq	r9,r4,8020f388 <__subdf3+0x62c>
8020f1f0:	0085c83a 	sub	r2,zero,r2
8020f1f4:	18c02034 	orhi	r3,r3,128
8020f1f8:	01000e04 	movi	r4,56
8020f1fc:	20807e16 	blt	r4,r2,8020f3f8 <__subdf3+0x69c>
8020f200:	010007c4 	movi	r4,31
8020f204:	2080e716 	blt	r4,r2,8020f5a4 <__subdf3+0x848>
8020f208:	01000804 	movi	r4,32
8020f20c:	2089c83a 	sub	r4,r4,r2
8020f210:	1914983a 	sll	r10,r3,r4
8020f214:	8890d83a 	srl	r8,r17,r2
8020f218:	8908983a 	sll	r4,r17,r4
8020f21c:	1884d83a 	srl	r2,r3,r2
8020f220:	5222b03a 	or	r17,r10,r8
8020f224:	2006c03a 	cmpne	r3,r4,zero
8020f228:	88e2b03a 	or	r17,r17,r3
8020f22c:	3463c83a 	sub	r17,r6,r17
8020f230:	2885c83a 	sub	r2,r5,r2
8020f234:	344d803a 	cmpltu	r6,r6,r17
8020f238:	1187c83a 	sub	r3,r2,r6
8020f23c:	4821883a 	mov	r16,r9
8020f240:	3825883a 	mov	r18,r7
8020f244:	003f2306 	br	8020eed4 <__reset+0xfa1eeed4>
8020f248:	24d0b03a 	or	r8,r4,r19
8020f24c:	40001b1e 	bne	r8,zero,8020f2bc <__subdf3+0x560>
8020f250:	0005883a 	mov	r2,zero
8020f254:	0009883a 	mov	r4,zero
8020f258:	0021883a 	mov	r16,zero
8020f25c:	003f4906 	br	8020ef84 <__reset+0xfa1eef84>
8020f260:	010007c4 	movi	r4,31
8020f264:	20803a16 	blt	r4,r2,8020f350 <__subdf3+0x5f4>
8020f268:	01000804 	movi	r4,32
8020f26c:	2089c83a 	sub	r4,r4,r2
8020f270:	2912983a 	sll	r9,r5,r4
8020f274:	3090d83a 	srl	r8,r6,r2
8020f278:	3108983a 	sll	r4,r6,r4
8020f27c:	2884d83a 	srl	r2,r5,r2
8020f280:	4a12b03a 	or	r9,r9,r8
8020f284:	2008c03a 	cmpne	r4,r4,zero
8020f288:	4912b03a 	or	r9,r9,r4
8020f28c:	003f4e06 	br	8020efc8 <__reset+0xfa1eefc8>
8020f290:	1c48b03a 	or	r4,r3,r17
8020f294:	20003c26 	beq	r4,zero,8020f388 <__subdf3+0x62c>
8020f298:	0084303a 	nor	r2,zero,r2
8020f29c:	1000381e 	bne	r2,zero,8020f380 <__subdf3+0x624>
8020f2a0:	3463c83a 	sub	r17,r6,r17
8020f2a4:	28c5c83a 	sub	r2,r5,r3
8020f2a8:	344d803a 	cmpltu	r6,r6,r17
8020f2ac:	1187c83a 	sub	r3,r2,r6
8020f2b0:	4821883a 	mov	r16,r9
8020f2b4:	3825883a 	mov	r18,r7
8020f2b8:	003f0606 	br	8020eed4 <__reset+0xfa1eeed4>
8020f2bc:	2023883a 	mov	r17,r4
8020f2c0:	003f0906 	br	8020eee8 <__reset+0xfa1eeee8>
8020f2c4:	0101ffc4 	movi	r4,2047
8020f2c8:	813f3a1e 	bne	r16,r4,8020efb4 <__reset+0xfa1eefb4>
8020f2cc:	003ec406 	br	8020ede0 <__reset+0xfa1eede0>
8020f2d0:	0005883a 	mov	r2,zero
8020f2d4:	003fb106 	br	8020f19c <__reset+0xfa1ef19c>
8020f2d8:	0005883a 	mov	r2,zero
8020f2dc:	003fbc06 	br	8020f1d0 <__reset+0xfa1ef1d0>
8020f2e0:	1c44b03a 	or	r2,r3,r17
8020f2e4:	80008e1e 	bne	r16,zero,8020f520 <__subdf3+0x7c4>
8020f2e8:	1000c826 	beq	r2,zero,8020f60c <__subdf3+0x8b0>
8020f2ec:	2984b03a 	or	r2,r5,r6
8020f2f0:	103ebb26 	beq	r2,zero,8020ede0 <__reset+0xfa1eede0>
8020f2f4:	8989883a 	add	r4,r17,r6
8020f2f8:	1945883a 	add	r2,r3,r5
8020f2fc:	2447803a 	cmpltu	r3,r4,r17
8020f300:	1887883a 	add	r3,r3,r2
8020f304:	1880202c 	andhi	r2,r3,128
8020f308:	2023883a 	mov	r17,r4
8020f30c:	103f1626 	beq	r2,zero,8020ef68 <__reset+0xfa1eef68>
8020f310:	00bfe034 	movhi	r2,65408
8020f314:	10bfffc4 	addi	r2,r2,-1
8020f318:	5021883a 	mov	r16,r10
8020f31c:	1886703a 	and	r3,r3,r2
8020f320:	003eaf06 	br	8020ede0 <__reset+0xfa1eede0>
8020f324:	3825883a 	mov	r18,r7
8020f328:	003f0f06 	br	8020ef68 <__reset+0xfa1eef68>
8020f32c:	1c44b03a 	or	r2,r3,r17
8020f330:	8000251e 	bne	r16,zero,8020f3c8 <__subdf3+0x66c>
8020f334:	1000661e 	bne	r2,zero,8020f4d0 <__subdf3+0x774>
8020f338:	2990b03a 	or	r8,r5,r6
8020f33c:	40009626 	beq	r8,zero,8020f598 <__subdf3+0x83c>
8020f340:	2807883a 	mov	r3,r5
8020f344:	3023883a 	mov	r17,r6
8020f348:	3825883a 	mov	r18,r7
8020f34c:	003ea406 	br	8020ede0 <__reset+0xfa1eede0>
8020f350:	127ff804 	addi	r9,r2,-32
8020f354:	01000804 	movi	r4,32
8020f358:	2a52d83a 	srl	r9,r5,r9
8020f35c:	11008c26 	beq	r2,r4,8020f590 <__subdf3+0x834>
8020f360:	01001004 	movi	r4,64
8020f364:	2085c83a 	sub	r2,r4,r2
8020f368:	2884983a 	sll	r2,r5,r2
8020f36c:	118cb03a 	or	r6,r2,r6
8020f370:	300cc03a 	cmpne	r6,r6,zero
8020f374:	4992b03a 	or	r9,r9,r6
8020f378:	0005883a 	mov	r2,zero
8020f37c:	003f1206 	br	8020efc8 <__reset+0xfa1eefc8>
8020f380:	0101ffc4 	movi	r4,2047
8020f384:	493f9c1e 	bne	r9,r4,8020f1f8 <__reset+0xfa1ef1f8>
8020f388:	2807883a 	mov	r3,r5
8020f38c:	3023883a 	mov	r17,r6
8020f390:	4821883a 	mov	r16,r9
8020f394:	3825883a 	mov	r18,r7
8020f398:	003e9106 	br	8020ede0 <__reset+0xfa1eede0>
8020f39c:	80001f1e 	bne	r16,zero,8020f41c <__subdf3+0x6c0>
8020f3a0:	1c48b03a 	or	r4,r3,r17
8020f3a4:	20005a26 	beq	r4,zero,8020f510 <__subdf3+0x7b4>
8020f3a8:	0084303a 	nor	r2,zero,r2
8020f3ac:	1000561e 	bne	r2,zero,8020f508 <__subdf3+0x7ac>
8020f3b0:	89a3883a 	add	r17,r17,r6
8020f3b4:	1945883a 	add	r2,r3,r5
8020f3b8:	898d803a 	cmpltu	r6,r17,r6
8020f3bc:	3087883a 	add	r3,r6,r2
8020f3c0:	4821883a 	mov	r16,r9
8020f3c4:	003f0506 	br	8020efdc <__reset+0xfa1eefdc>
8020f3c8:	10002b1e 	bne	r2,zero,8020f478 <__subdf3+0x71c>
8020f3cc:	2984b03a 	or	r2,r5,r6
8020f3d0:	10008026 	beq	r2,zero,8020f5d4 <__subdf3+0x878>
8020f3d4:	2807883a 	mov	r3,r5
8020f3d8:	3023883a 	mov	r17,r6
8020f3dc:	3825883a 	mov	r18,r7
8020f3e0:	0401ffc4 	movi	r16,2047
8020f3e4:	003e7e06 	br	8020ede0 <__reset+0xfa1eede0>
8020f3e8:	3809883a 	mov	r4,r7
8020f3ec:	0011883a 	mov	r8,zero
8020f3f0:	0005883a 	mov	r2,zero
8020f3f4:	003ee306 	br	8020ef84 <__reset+0xfa1eef84>
8020f3f8:	1c62b03a 	or	r17,r3,r17
8020f3fc:	8822c03a 	cmpne	r17,r17,zero
8020f400:	0005883a 	mov	r2,zero
8020f404:	003f8906 	br	8020f22c <__reset+0xfa1ef22c>
8020f408:	3809883a 	mov	r4,r7
8020f40c:	4821883a 	mov	r16,r9
8020f410:	0011883a 	mov	r8,zero
8020f414:	0005883a 	mov	r2,zero
8020f418:	003eda06 	br	8020ef84 <__reset+0xfa1eef84>
8020f41c:	0101ffc4 	movi	r4,2047
8020f420:	49003b26 	beq	r9,r4,8020f510 <__subdf3+0x7b4>
8020f424:	0085c83a 	sub	r2,zero,r2
8020f428:	18c02034 	orhi	r3,r3,128
8020f42c:	01000e04 	movi	r4,56
8020f430:	20806e16 	blt	r4,r2,8020f5ec <__subdf3+0x890>
8020f434:	010007c4 	movi	r4,31
8020f438:	20807716 	blt	r4,r2,8020f618 <__subdf3+0x8bc>
8020f43c:	01000804 	movi	r4,32
8020f440:	2089c83a 	sub	r4,r4,r2
8020f444:	1914983a 	sll	r10,r3,r4
8020f448:	8890d83a 	srl	r8,r17,r2
8020f44c:	8908983a 	sll	r4,r17,r4
8020f450:	1884d83a 	srl	r2,r3,r2
8020f454:	5222b03a 	or	r17,r10,r8
8020f458:	2006c03a 	cmpne	r3,r4,zero
8020f45c:	88e2b03a 	or	r17,r17,r3
8020f460:	89a3883a 	add	r17,r17,r6
8020f464:	1145883a 	add	r2,r2,r5
8020f468:	898d803a 	cmpltu	r6,r17,r6
8020f46c:	3087883a 	add	r3,r6,r2
8020f470:	4821883a 	mov	r16,r9
8020f474:	003ed906 	br	8020efdc <__reset+0xfa1eefdc>
8020f478:	2984b03a 	or	r2,r5,r6
8020f47c:	10004226 	beq	r2,zero,8020f588 <__subdf3+0x82c>
8020f480:	1808d0fa 	srli	r4,r3,3
8020f484:	8822d0fa 	srli	r17,r17,3
8020f488:	1806977a 	slli	r3,r3,29
8020f48c:	2080022c 	andhi	r2,r4,8
8020f490:	1c62b03a 	or	r17,r3,r17
8020f494:	10000826 	beq	r2,zero,8020f4b8 <__subdf3+0x75c>
8020f498:	2812d0fa 	srli	r9,r5,3
8020f49c:	4880022c 	andhi	r2,r9,8
8020f4a0:	1000051e 	bne	r2,zero,8020f4b8 <__subdf3+0x75c>
8020f4a4:	300cd0fa 	srli	r6,r6,3
8020f4a8:	2804977a 	slli	r2,r5,29
8020f4ac:	4809883a 	mov	r4,r9
8020f4b0:	3825883a 	mov	r18,r7
8020f4b4:	11a2b03a 	or	r17,r2,r6
8020f4b8:	8806d77a 	srli	r3,r17,29
8020f4bc:	200890fa 	slli	r4,r4,3
8020f4c0:	882290fa 	slli	r17,r17,3
8020f4c4:	0401ffc4 	movi	r16,2047
8020f4c8:	1906b03a 	or	r3,r3,r4
8020f4cc:	003e4406 	br	8020ede0 <__reset+0xfa1eede0>
8020f4d0:	2984b03a 	or	r2,r5,r6
8020f4d4:	103e4226 	beq	r2,zero,8020ede0 <__reset+0xfa1eede0>
8020f4d8:	8989c83a 	sub	r4,r17,r6
8020f4dc:	8911803a 	cmpltu	r8,r17,r4
8020f4e0:	1945c83a 	sub	r2,r3,r5
8020f4e4:	1205c83a 	sub	r2,r2,r8
8020f4e8:	1200202c 	andhi	r8,r2,128
8020f4ec:	403e9a26 	beq	r8,zero,8020ef58 <__reset+0xfa1eef58>
8020f4f0:	3463c83a 	sub	r17,r6,r17
8020f4f4:	28c5c83a 	sub	r2,r5,r3
8020f4f8:	344d803a 	cmpltu	r6,r6,r17
8020f4fc:	1187c83a 	sub	r3,r2,r6
8020f500:	3825883a 	mov	r18,r7
8020f504:	003e3606 	br	8020ede0 <__reset+0xfa1eede0>
8020f508:	0101ffc4 	movi	r4,2047
8020f50c:	493fc71e 	bne	r9,r4,8020f42c <__reset+0xfa1ef42c>
8020f510:	2807883a 	mov	r3,r5
8020f514:	3023883a 	mov	r17,r6
8020f518:	4821883a 	mov	r16,r9
8020f51c:	003e3006 	br	8020ede0 <__reset+0xfa1eede0>
8020f520:	10003626 	beq	r2,zero,8020f5fc <__subdf3+0x8a0>
8020f524:	2984b03a 	or	r2,r5,r6
8020f528:	10001726 	beq	r2,zero,8020f588 <__subdf3+0x82c>
8020f52c:	1808d0fa 	srli	r4,r3,3
8020f530:	8822d0fa 	srli	r17,r17,3
8020f534:	1806977a 	slli	r3,r3,29
8020f538:	2080022c 	andhi	r2,r4,8
8020f53c:	1c62b03a 	or	r17,r3,r17
8020f540:	10000726 	beq	r2,zero,8020f560 <__subdf3+0x804>
8020f544:	2812d0fa 	srli	r9,r5,3
8020f548:	4880022c 	andhi	r2,r9,8
8020f54c:	1000041e 	bne	r2,zero,8020f560 <__subdf3+0x804>
8020f550:	300cd0fa 	srli	r6,r6,3
8020f554:	2804977a 	slli	r2,r5,29
8020f558:	4809883a 	mov	r4,r9
8020f55c:	11a2b03a 	or	r17,r2,r6
8020f560:	8806d77a 	srli	r3,r17,29
8020f564:	200890fa 	slli	r4,r4,3
8020f568:	882290fa 	slli	r17,r17,3
8020f56c:	3825883a 	mov	r18,r7
8020f570:	1906b03a 	or	r3,r3,r4
8020f574:	0401ffc4 	movi	r16,2047
8020f578:	003e1906 	br	8020ede0 <__reset+0xfa1eede0>
8020f57c:	000b883a 	mov	r5,zero
8020f580:	0005883a 	mov	r2,zero
8020f584:	003e2e06 	br	8020ee40 <__reset+0xfa1eee40>
8020f588:	0401ffc4 	movi	r16,2047
8020f58c:	003e1406 	br	8020ede0 <__reset+0xfa1eede0>
8020f590:	0005883a 	mov	r2,zero
8020f594:	003f7506 	br	8020f36c <__reset+0xfa1ef36c>
8020f598:	0005883a 	mov	r2,zero
8020f59c:	0009883a 	mov	r4,zero
8020f5a0:	003e7806 	br	8020ef84 <__reset+0xfa1eef84>
8020f5a4:	123ff804 	addi	r8,r2,-32
8020f5a8:	01000804 	movi	r4,32
8020f5ac:	1a10d83a 	srl	r8,r3,r8
8020f5b0:	11002526 	beq	r2,r4,8020f648 <__subdf3+0x8ec>
8020f5b4:	01001004 	movi	r4,64
8020f5b8:	2085c83a 	sub	r2,r4,r2
8020f5bc:	1884983a 	sll	r2,r3,r2
8020f5c0:	1444b03a 	or	r2,r2,r17
8020f5c4:	1004c03a 	cmpne	r2,r2,zero
8020f5c8:	40a2b03a 	or	r17,r8,r2
8020f5cc:	0005883a 	mov	r2,zero
8020f5d0:	003f1606 	br	8020f22c <__reset+0xfa1ef22c>
8020f5d4:	02000434 	movhi	r8,16
8020f5d8:	0009883a 	mov	r4,zero
8020f5dc:	423fffc4 	addi	r8,r8,-1
8020f5e0:	00bfffc4 	movi	r2,-1
8020f5e4:	0401ffc4 	movi	r16,2047
8020f5e8:	003e6606 	br	8020ef84 <__reset+0xfa1eef84>
8020f5ec:	1c62b03a 	or	r17,r3,r17
8020f5f0:	8822c03a 	cmpne	r17,r17,zero
8020f5f4:	0005883a 	mov	r2,zero
8020f5f8:	003f9906 	br	8020f460 <__reset+0xfa1ef460>
8020f5fc:	2807883a 	mov	r3,r5
8020f600:	3023883a 	mov	r17,r6
8020f604:	0401ffc4 	movi	r16,2047
8020f608:	003df506 	br	8020ede0 <__reset+0xfa1eede0>
8020f60c:	2807883a 	mov	r3,r5
8020f610:	3023883a 	mov	r17,r6
8020f614:	003df206 	br	8020ede0 <__reset+0xfa1eede0>
8020f618:	123ff804 	addi	r8,r2,-32
8020f61c:	01000804 	movi	r4,32
8020f620:	1a10d83a 	srl	r8,r3,r8
8020f624:	11000a26 	beq	r2,r4,8020f650 <__subdf3+0x8f4>
8020f628:	01001004 	movi	r4,64
8020f62c:	2085c83a 	sub	r2,r4,r2
8020f630:	1884983a 	sll	r2,r3,r2
8020f634:	1444b03a 	or	r2,r2,r17
8020f638:	1004c03a 	cmpne	r2,r2,zero
8020f63c:	40a2b03a 	or	r17,r8,r2
8020f640:	0005883a 	mov	r2,zero
8020f644:	003f8606 	br	8020f460 <__reset+0xfa1ef460>
8020f648:	0005883a 	mov	r2,zero
8020f64c:	003fdc06 	br	8020f5c0 <__reset+0xfa1ef5c0>
8020f650:	0005883a 	mov	r2,zero
8020f654:	003ff706 	br	8020f634 <__reset+0xfa1ef634>

8020f658 <__fixdfsi>:
8020f658:	280cd53a 	srli	r6,r5,20
8020f65c:	00c00434 	movhi	r3,16
8020f660:	18ffffc4 	addi	r3,r3,-1
8020f664:	3181ffcc 	andi	r6,r6,2047
8020f668:	01c0ff84 	movi	r7,1022
8020f66c:	28c6703a 	and	r3,r5,r3
8020f670:	280ad7fa 	srli	r5,r5,31
8020f674:	3980120e 	bge	r7,r6,8020f6c0 <__fixdfsi+0x68>
8020f678:	00810744 	movi	r2,1053
8020f67c:	11800c16 	blt	r2,r6,8020f6b0 <__fixdfsi+0x58>
8020f680:	00810cc4 	movi	r2,1075
8020f684:	1185c83a 	sub	r2,r2,r6
8020f688:	01c007c4 	movi	r7,31
8020f68c:	18c00434 	orhi	r3,r3,16
8020f690:	38800d16 	blt	r7,r2,8020f6c8 <__fixdfsi+0x70>
8020f694:	31befb44 	addi	r6,r6,-1043
8020f698:	2084d83a 	srl	r2,r4,r2
8020f69c:	1986983a 	sll	r3,r3,r6
8020f6a0:	1884b03a 	or	r2,r3,r2
8020f6a4:	28000726 	beq	r5,zero,8020f6c4 <__fixdfsi+0x6c>
8020f6a8:	0085c83a 	sub	r2,zero,r2
8020f6ac:	f800283a 	ret
8020f6b0:	00a00034 	movhi	r2,32768
8020f6b4:	10bfffc4 	addi	r2,r2,-1
8020f6b8:	2885883a 	add	r2,r5,r2
8020f6bc:	f800283a 	ret
8020f6c0:	0005883a 	mov	r2,zero
8020f6c4:	f800283a 	ret
8020f6c8:	008104c4 	movi	r2,1043
8020f6cc:	1185c83a 	sub	r2,r2,r6
8020f6d0:	1884d83a 	srl	r2,r3,r2
8020f6d4:	003ff306 	br	8020f6a4 <__reset+0xfa1ef6a4>

8020f6d8 <__floatsidf>:
8020f6d8:	defffd04 	addi	sp,sp,-12
8020f6dc:	dfc00215 	stw	ra,8(sp)
8020f6e0:	dc400115 	stw	r17,4(sp)
8020f6e4:	dc000015 	stw	r16,0(sp)
8020f6e8:	20002b26 	beq	r4,zero,8020f798 <__floatsidf+0xc0>
8020f6ec:	2023883a 	mov	r17,r4
8020f6f0:	2020d7fa 	srli	r16,r4,31
8020f6f4:	20002d16 	blt	r4,zero,8020f7ac <__floatsidf+0xd4>
8020f6f8:	8809883a 	mov	r4,r17
8020f6fc:	020f8c40 	call	8020f8c4 <__clzsi2>
8020f700:	01410784 	movi	r5,1054
8020f704:	288bc83a 	sub	r5,r5,r2
8020f708:	01010cc4 	movi	r4,1075
8020f70c:	2149c83a 	sub	r4,r4,r5
8020f710:	00c007c4 	movi	r3,31
8020f714:	1900160e 	bge	r3,r4,8020f770 <__floatsidf+0x98>
8020f718:	00c104c4 	movi	r3,1043
8020f71c:	1947c83a 	sub	r3,r3,r5
8020f720:	88c6983a 	sll	r3,r17,r3
8020f724:	00800434 	movhi	r2,16
8020f728:	10bfffc4 	addi	r2,r2,-1
8020f72c:	1886703a 	and	r3,r3,r2
8020f730:	2941ffcc 	andi	r5,r5,2047
8020f734:	800d883a 	mov	r6,r16
8020f738:	0005883a 	mov	r2,zero
8020f73c:	280a953a 	slli	r5,r5,20
8020f740:	31803fcc 	andi	r6,r6,255
8020f744:	01000434 	movhi	r4,16
8020f748:	300c97fa 	slli	r6,r6,31
8020f74c:	213fffc4 	addi	r4,r4,-1
8020f750:	1906703a 	and	r3,r3,r4
8020f754:	1946b03a 	or	r3,r3,r5
8020f758:	1986b03a 	or	r3,r3,r6
8020f75c:	dfc00217 	ldw	ra,8(sp)
8020f760:	dc400117 	ldw	r17,4(sp)
8020f764:	dc000017 	ldw	r16,0(sp)
8020f768:	dec00304 	addi	sp,sp,12
8020f76c:	f800283a 	ret
8020f770:	00c002c4 	movi	r3,11
8020f774:	1887c83a 	sub	r3,r3,r2
8020f778:	88c6d83a 	srl	r3,r17,r3
8020f77c:	8904983a 	sll	r2,r17,r4
8020f780:	01000434 	movhi	r4,16
8020f784:	213fffc4 	addi	r4,r4,-1
8020f788:	2941ffcc 	andi	r5,r5,2047
8020f78c:	1906703a 	and	r3,r3,r4
8020f790:	800d883a 	mov	r6,r16
8020f794:	003fe906 	br	8020f73c <__reset+0xfa1ef73c>
8020f798:	000d883a 	mov	r6,zero
8020f79c:	000b883a 	mov	r5,zero
8020f7a0:	0007883a 	mov	r3,zero
8020f7a4:	0005883a 	mov	r2,zero
8020f7a8:	003fe406 	br	8020f73c <__reset+0xfa1ef73c>
8020f7ac:	0123c83a 	sub	r17,zero,r4
8020f7b0:	003fd106 	br	8020f6f8 <__reset+0xfa1ef6f8>

8020f7b4 <__extendsfdf2>:
8020f7b4:	200ad5fa 	srli	r5,r4,23
8020f7b8:	defffd04 	addi	sp,sp,-12
8020f7bc:	dc400115 	stw	r17,4(sp)
8020f7c0:	29403fcc 	andi	r5,r5,255
8020f7c4:	29800044 	addi	r6,r5,1
8020f7c8:	04402034 	movhi	r17,128
8020f7cc:	dc000015 	stw	r16,0(sp)
8020f7d0:	8c7fffc4 	addi	r17,r17,-1
8020f7d4:	dfc00215 	stw	ra,8(sp)
8020f7d8:	31803fcc 	andi	r6,r6,255
8020f7dc:	00800044 	movi	r2,1
8020f7e0:	8922703a 	and	r17,r17,r4
8020f7e4:	2020d7fa 	srli	r16,r4,31
8020f7e8:	1180110e 	bge	r2,r6,8020f830 <__extendsfdf2+0x7c>
8020f7ec:	880cd0fa 	srli	r6,r17,3
8020f7f0:	8822977a 	slli	r17,r17,29
8020f7f4:	2940e004 	addi	r5,r5,896
8020f7f8:	2941ffcc 	andi	r5,r5,2047
8020f7fc:	2804953a 	slli	r2,r5,20
8020f800:	01400434 	movhi	r5,16
8020f804:	800697fa 	slli	r3,r16,31
8020f808:	297fffc4 	addi	r5,r5,-1
8020f80c:	314a703a 	and	r5,r6,r5
8020f810:	288ab03a 	or	r5,r5,r2
8020f814:	28c6b03a 	or	r3,r5,r3
8020f818:	8805883a 	mov	r2,r17
8020f81c:	dfc00217 	ldw	ra,8(sp)
8020f820:	dc400117 	ldw	r17,4(sp)
8020f824:	dc000017 	ldw	r16,0(sp)
8020f828:	dec00304 	addi	sp,sp,12
8020f82c:	f800283a 	ret
8020f830:	2800111e 	bne	r5,zero,8020f878 <__extendsfdf2+0xc4>
8020f834:	88001c26 	beq	r17,zero,8020f8a8 <__extendsfdf2+0xf4>
8020f838:	8809883a 	mov	r4,r17
8020f83c:	020f8c40 	call	8020f8c4 <__clzsi2>
8020f840:	00c00284 	movi	r3,10
8020f844:	18801b16 	blt	r3,r2,8020f8b4 <__extendsfdf2+0x100>
8020f848:	018002c4 	movi	r6,11
8020f84c:	308dc83a 	sub	r6,r6,r2
8020f850:	11000544 	addi	r4,r2,21
8020f854:	8986d83a 	srl	r3,r17,r6
8020f858:	8922983a 	sll	r17,r17,r4
8020f85c:	0180e244 	movi	r6,905
8020f860:	01400434 	movhi	r5,16
8020f864:	3085c83a 	sub	r2,r6,r2
8020f868:	297fffc4 	addi	r5,r5,-1
8020f86c:	194c703a 	and	r6,r3,r5
8020f870:	1141ffcc 	andi	r5,r2,2047
8020f874:	003fe006 	br	8020f7f8 <__reset+0xfa1ef7f8>
8020f878:	88000826 	beq	r17,zero,8020f89c <__extendsfdf2+0xe8>
8020f87c:	880cd0fa 	srli	r6,r17,3
8020f880:	00800434 	movhi	r2,16
8020f884:	10bfffc4 	addi	r2,r2,-1
8020f888:	31800234 	orhi	r6,r6,8
8020f88c:	8822977a 	slli	r17,r17,29
8020f890:	308c703a 	and	r6,r6,r2
8020f894:	0141ffc4 	movi	r5,2047
8020f898:	003fd706 	br	8020f7f8 <__reset+0xfa1ef7f8>
8020f89c:	0141ffc4 	movi	r5,2047
8020f8a0:	000d883a 	mov	r6,zero
8020f8a4:	003fd406 	br	8020f7f8 <__reset+0xfa1ef7f8>
8020f8a8:	000b883a 	mov	r5,zero
8020f8ac:	000d883a 	mov	r6,zero
8020f8b0:	003fd106 	br	8020f7f8 <__reset+0xfa1ef7f8>
8020f8b4:	11bffd44 	addi	r6,r2,-11
8020f8b8:	8986983a 	sll	r3,r17,r6
8020f8bc:	0023883a 	mov	r17,zero
8020f8c0:	003fe606 	br	8020f85c <__reset+0xfa1ef85c>

8020f8c4 <__clzsi2>:
8020f8c4:	00bfffd4 	movui	r2,65535
8020f8c8:	11000536 	bltu	r2,r4,8020f8e0 <__clzsi2+0x1c>
8020f8cc:	00803fc4 	movi	r2,255
8020f8d0:	11000f36 	bltu	r2,r4,8020f910 <__clzsi2+0x4c>
8020f8d4:	00800804 	movi	r2,32
8020f8d8:	0007883a 	mov	r3,zero
8020f8dc:	00000506 	br	8020f8f4 <__clzsi2+0x30>
8020f8e0:	00804034 	movhi	r2,256
8020f8e4:	10bfffc4 	addi	r2,r2,-1
8020f8e8:	11000c2e 	bgeu	r2,r4,8020f91c <__clzsi2+0x58>
8020f8ec:	00800204 	movi	r2,8
8020f8f0:	00c00604 	movi	r3,24
8020f8f4:	20c8d83a 	srl	r4,r4,r3
8020f8f8:	00e008b4 	movhi	r3,32802
8020f8fc:	18d26384 	addi	r3,r3,18830
8020f900:	1909883a 	add	r4,r3,r4
8020f904:	20c00003 	ldbu	r3,0(r4)
8020f908:	10c5c83a 	sub	r2,r2,r3
8020f90c:	f800283a 	ret
8020f910:	00800604 	movi	r2,24
8020f914:	00c00204 	movi	r3,8
8020f918:	003ff606 	br	8020f8f4 <__reset+0xfa1ef8f4>
8020f91c:	00800404 	movi	r2,16
8020f920:	1007883a 	mov	r3,r2
8020f924:	003ff306 	br	8020f8f4 <__reset+0xfa1ef8f4>

8020f928 <_fwrite_r>:
8020f928:	defff504 	addi	sp,sp,-44
8020f92c:	dc800815 	stw	r18,32(sp)
8020f930:	39a5383a 	mul	r18,r7,r6
8020f934:	d8800304 	addi	r2,sp,12
8020f938:	d8800015 	stw	r2,0(sp)
8020f93c:	00800044 	movi	r2,1
8020f940:	dcc00915 	stw	r19,36(sp)
8020f944:	dc400715 	stw	r17,28(sp)
8020f948:	dc000615 	stw	r16,24(sp)
8020f94c:	d9400315 	stw	r5,12(sp)
8020f950:	dfc00a15 	stw	ra,40(sp)
8020f954:	dc800415 	stw	r18,16(sp)
8020f958:	dc800215 	stw	r18,8(sp)
8020f95c:	d8800115 	stw	r2,4(sp)
8020f960:	3027883a 	mov	r19,r6
8020f964:	3821883a 	mov	r16,r7
8020f968:	2023883a 	mov	r17,r4
8020f96c:	d9400b17 	ldw	r5,44(sp)
8020f970:	20000226 	beq	r4,zero,8020f97c <_fwrite_r+0x54>
8020f974:	20800e17 	ldw	r2,56(r4)
8020f978:	10001a26 	beq	r2,zero,8020f9e4 <_fwrite_r+0xbc>
8020f97c:	2880030b 	ldhu	r2,12(r5)
8020f980:	10c8000c 	andi	r3,r2,8192
8020f984:	1800061e 	bne	r3,zero,8020f9a0 <_fwrite_r+0x78>
8020f988:	29001917 	ldw	r4,100(r5)
8020f98c:	00f7ffc4 	movi	r3,-8193
8020f990:	10880014 	ori	r2,r2,8192
8020f994:	20c6703a 	and	r3,r4,r3
8020f998:	2880030d 	sth	r2,12(r5)
8020f99c:	28c01915 	stw	r3,100(r5)
8020f9a0:	d80d883a 	mov	r6,sp
8020f9a4:	8809883a 	mov	r4,r17
8020f9a8:	021670c0 	call	8021670c <__sfvwrite_r>
8020f9ac:	10000b26 	beq	r2,zero,8020f9dc <_fwrite_r+0xb4>
8020f9b0:	d9000217 	ldw	r4,8(sp)
8020f9b4:	980b883a 	mov	r5,r19
8020f9b8:	9109c83a 	sub	r4,r18,r4
8020f9bc:	021d2cc0 	call	8021d2cc <__udivsi3>
8020f9c0:	dfc00a17 	ldw	ra,40(sp)
8020f9c4:	dcc00917 	ldw	r19,36(sp)
8020f9c8:	dc800817 	ldw	r18,32(sp)
8020f9cc:	dc400717 	ldw	r17,28(sp)
8020f9d0:	dc000617 	ldw	r16,24(sp)
8020f9d4:	dec00b04 	addi	sp,sp,44
8020f9d8:	f800283a 	ret
8020f9dc:	8005883a 	mov	r2,r16
8020f9e0:	003ff706 	br	8020f9c0 <__reset+0xfa1ef9c0>
8020f9e4:	d9400515 	stw	r5,20(sp)
8020f9e8:	02162880 	call	80216288 <__sinit>
8020f9ec:	d9400517 	ldw	r5,20(sp)
8020f9f0:	003fe206 	br	8020f97c <__reset+0xfa1ef97c>

8020f9f4 <fwrite>:
8020f9f4:	defffe04 	addi	sp,sp,-8
8020f9f8:	00a008b4 	movhi	r2,32802
8020f9fc:	d9c00015 	stw	r7,0(sp)
8020fa00:	109aee04 	addi	r2,r2,27576
8020fa04:	300f883a 	mov	r7,r6
8020fa08:	280d883a 	mov	r6,r5
8020fa0c:	200b883a 	mov	r5,r4
8020fa10:	11000017 	ldw	r4,0(r2)
8020fa14:	dfc00115 	stw	ra,4(sp)
8020fa18:	020f9280 	call	8020f928 <_fwrite_r>
8020fa1c:	dfc00117 	ldw	ra,4(sp)
8020fa20:	dec00204 	addi	sp,sp,8
8020fa24:	f800283a 	ret

8020fa28 <memcpy>:
8020fa28:	defffd04 	addi	sp,sp,-12
8020fa2c:	dfc00215 	stw	ra,8(sp)
8020fa30:	dc400115 	stw	r17,4(sp)
8020fa34:	dc000015 	stw	r16,0(sp)
8020fa38:	00c003c4 	movi	r3,15
8020fa3c:	2005883a 	mov	r2,r4
8020fa40:	1980452e 	bgeu	r3,r6,8020fb58 <memcpy+0x130>
8020fa44:	2906b03a 	or	r3,r5,r4
8020fa48:	18c000cc 	andi	r3,r3,3
8020fa4c:	1800441e 	bne	r3,zero,8020fb60 <memcpy+0x138>
8020fa50:	347ffc04 	addi	r17,r6,-16
8020fa54:	8822d13a 	srli	r17,r17,4
8020fa58:	28c00104 	addi	r3,r5,4
8020fa5c:	23400104 	addi	r13,r4,4
8020fa60:	8820913a 	slli	r16,r17,4
8020fa64:	2b000204 	addi	r12,r5,8
8020fa68:	22c00204 	addi	r11,r4,8
8020fa6c:	84000504 	addi	r16,r16,20
8020fa70:	2a800304 	addi	r10,r5,12
8020fa74:	22400304 	addi	r9,r4,12
8020fa78:	2c21883a 	add	r16,r5,r16
8020fa7c:	2811883a 	mov	r8,r5
8020fa80:	200f883a 	mov	r7,r4
8020fa84:	41000017 	ldw	r4,0(r8)
8020fa88:	1fc00017 	ldw	ra,0(r3)
8020fa8c:	63c00017 	ldw	r15,0(r12)
8020fa90:	39000015 	stw	r4,0(r7)
8020fa94:	53800017 	ldw	r14,0(r10)
8020fa98:	6fc00015 	stw	ra,0(r13)
8020fa9c:	5bc00015 	stw	r15,0(r11)
8020faa0:	4b800015 	stw	r14,0(r9)
8020faa4:	18c00404 	addi	r3,r3,16
8020faa8:	39c00404 	addi	r7,r7,16
8020faac:	42000404 	addi	r8,r8,16
8020fab0:	6b400404 	addi	r13,r13,16
8020fab4:	63000404 	addi	r12,r12,16
8020fab8:	5ac00404 	addi	r11,r11,16
8020fabc:	52800404 	addi	r10,r10,16
8020fac0:	4a400404 	addi	r9,r9,16
8020fac4:	1c3fef1e 	bne	r3,r16,8020fa84 <__reset+0xfa1efa84>
8020fac8:	89c00044 	addi	r7,r17,1
8020facc:	380e913a 	slli	r7,r7,4
8020fad0:	310003cc 	andi	r4,r6,15
8020fad4:	02c000c4 	movi	r11,3
8020fad8:	11c7883a 	add	r3,r2,r7
8020fadc:	29cb883a 	add	r5,r5,r7
8020fae0:	5900212e 	bgeu	r11,r4,8020fb68 <memcpy+0x140>
8020fae4:	1813883a 	mov	r9,r3
8020fae8:	2811883a 	mov	r8,r5
8020faec:	200f883a 	mov	r7,r4
8020faf0:	42800017 	ldw	r10,0(r8)
8020faf4:	4a400104 	addi	r9,r9,4
8020faf8:	39ffff04 	addi	r7,r7,-4
8020fafc:	4abfff15 	stw	r10,-4(r9)
8020fb00:	42000104 	addi	r8,r8,4
8020fb04:	59fffa36 	bltu	r11,r7,8020faf0 <__reset+0xfa1efaf0>
8020fb08:	213fff04 	addi	r4,r4,-4
8020fb0c:	2008d0ba 	srli	r4,r4,2
8020fb10:	318000cc 	andi	r6,r6,3
8020fb14:	21000044 	addi	r4,r4,1
8020fb18:	2109883a 	add	r4,r4,r4
8020fb1c:	2109883a 	add	r4,r4,r4
8020fb20:	1907883a 	add	r3,r3,r4
8020fb24:	290b883a 	add	r5,r5,r4
8020fb28:	30000626 	beq	r6,zero,8020fb44 <memcpy+0x11c>
8020fb2c:	198d883a 	add	r6,r3,r6
8020fb30:	29c00003 	ldbu	r7,0(r5)
8020fb34:	18c00044 	addi	r3,r3,1
8020fb38:	29400044 	addi	r5,r5,1
8020fb3c:	19ffffc5 	stb	r7,-1(r3)
8020fb40:	19bffb1e 	bne	r3,r6,8020fb30 <__reset+0xfa1efb30>
8020fb44:	dfc00217 	ldw	ra,8(sp)
8020fb48:	dc400117 	ldw	r17,4(sp)
8020fb4c:	dc000017 	ldw	r16,0(sp)
8020fb50:	dec00304 	addi	sp,sp,12
8020fb54:	f800283a 	ret
8020fb58:	2007883a 	mov	r3,r4
8020fb5c:	003ff206 	br	8020fb28 <__reset+0xfa1efb28>
8020fb60:	2007883a 	mov	r3,r4
8020fb64:	003ff106 	br	8020fb2c <__reset+0xfa1efb2c>
8020fb68:	200d883a 	mov	r6,r4
8020fb6c:	003fee06 	br	8020fb28 <__reset+0xfa1efb28>

8020fb70 <_printf_r>:
8020fb70:	defffd04 	addi	sp,sp,-12
8020fb74:	2805883a 	mov	r2,r5
8020fb78:	dfc00015 	stw	ra,0(sp)
8020fb7c:	d9800115 	stw	r6,4(sp)
8020fb80:	d9c00215 	stw	r7,8(sp)
8020fb84:	21400217 	ldw	r5,8(r4)
8020fb88:	d9c00104 	addi	r7,sp,4
8020fb8c:	100d883a 	mov	r6,r2
8020fb90:	0211fe40 	call	80211fe4 <___vfprintf_internal_r>
8020fb94:	dfc00017 	ldw	ra,0(sp)
8020fb98:	dec00304 	addi	sp,sp,12
8020fb9c:	f800283a 	ret

8020fba0 <printf>:
8020fba0:	defffc04 	addi	sp,sp,-16
8020fba4:	dfc00015 	stw	ra,0(sp)
8020fba8:	d9400115 	stw	r5,4(sp)
8020fbac:	d9800215 	stw	r6,8(sp)
8020fbb0:	d9c00315 	stw	r7,12(sp)
8020fbb4:	00a008b4 	movhi	r2,32802
8020fbb8:	109aee04 	addi	r2,r2,27576
8020fbbc:	10800017 	ldw	r2,0(r2)
8020fbc0:	200b883a 	mov	r5,r4
8020fbc4:	d9800104 	addi	r6,sp,4
8020fbc8:	11000217 	ldw	r4,8(r2)
8020fbcc:	02141dc0 	call	802141dc <__vfprintf_internal>
8020fbd0:	dfc00017 	ldw	ra,0(sp)
8020fbd4:	dec00404 	addi	sp,sp,16
8020fbd8:	f800283a 	ret

8020fbdc <_puts_r>:
8020fbdc:	defff604 	addi	sp,sp,-40
8020fbe0:	dc000715 	stw	r16,28(sp)
8020fbe4:	2021883a 	mov	r16,r4
8020fbe8:	2809883a 	mov	r4,r5
8020fbec:	dc400815 	stw	r17,32(sp)
8020fbf0:	dfc00915 	stw	ra,36(sp)
8020fbf4:	2823883a 	mov	r17,r5
8020fbf8:	020fd740 	call	8020fd74 <strlen>
8020fbfc:	10c00044 	addi	r3,r2,1
8020fc00:	d8800115 	stw	r2,4(sp)
8020fc04:	00a008b4 	movhi	r2,32802
8020fc08:	1092a504 	addi	r2,r2,19092
8020fc0c:	d8800215 	stw	r2,8(sp)
8020fc10:	00800044 	movi	r2,1
8020fc14:	d8800315 	stw	r2,12(sp)
8020fc18:	00800084 	movi	r2,2
8020fc1c:	dc400015 	stw	r17,0(sp)
8020fc20:	d8c00615 	stw	r3,24(sp)
8020fc24:	dec00415 	stw	sp,16(sp)
8020fc28:	d8800515 	stw	r2,20(sp)
8020fc2c:	80000226 	beq	r16,zero,8020fc38 <_puts_r+0x5c>
8020fc30:	80800e17 	ldw	r2,56(r16)
8020fc34:	10001426 	beq	r2,zero,8020fc88 <_puts_r+0xac>
8020fc38:	81400217 	ldw	r5,8(r16)
8020fc3c:	2880030b 	ldhu	r2,12(r5)
8020fc40:	10c8000c 	andi	r3,r2,8192
8020fc44:	1800061e 	bne	r3,zero,8020fc60 <_puts_r+0x84>
8020fc48:	29001917 	ldw	r4,100(r5)
8020fc4c:	00f7ffc4 	movi	r3,-8193
8020fc50:	10880014 	ori	r2,r2,8192
8020fc54:	20c6703a 	and	r3,r4,r3
8020fc58:	2880030d 	sth	r2,12(r5)
8020fc5c:	28c01915 	stw	r3,100(r5)
8020fc60:	d9800404 	addi	r6,sp,16
8020fc64:	8009883a 	mov	r4,r16
8020fc68:	021670c0 	call	8021670c <__sfvwrite_r>
8020fc6c:	1000091e 	bne	r2,zero,8020fc94 <_puts_r+0xb8>
8020fc70:	00800284 	movi	r2,10
8020fc74:	dfc00917 	ldw	ra,36(sp)
8020fc78:	dc400817 	ldw	r17,32(sp)
8020fc7c:	dc000717 	ldw	r16,28(sp)
8020fc80:	dec00a04 	addi	sp,sp,40
8020fc84:	f800283a 	ret
8020fc88:	8009883a 	mov	r4,r16
8020fc8c:	02162880 	call	80216288 <__sinit>
8020fc90:	003fe906 	br	8020fc38 <__reset+0xfa1efc38>
8020fc94:	00bfffc4 	movi	r2,-1
8020fc98:	003ff606 	br	8020fc74 <__reset+0xfa1efc74>

8020fc9c <puts>:
8020fc9c:	00a008b4 	movhi	r2,32802
8020fca0:	109aee04 	addi	r2,r2,27576
8020fca4:	200b883a 	mov	r5,r4
8020fca8:	11000017 	ldw	r4,0(r2)
8020fcac:	020fbdc1 	jmpi	8020fbdc <_puts_r>

8020fcb0 <_sprintf_r>:
8020fcb0:	deffe404 	addi	sp,sp,-112
8020fcb4:	2807883a 	mov	r3,r5
8020fcb8:	dfc01a15 	stw	ra,104(sp)
8020fcbc:	d9c01b15 	stw	r7,108(sp)
8020fcc0:	00a00034 	movhi	r2,32768
8020fcc4:	10bfffc4 	addi	r2,r2,-1
8020fcc8:	02008204 	movi	r8,520
8020fccc:	d8800215 	stw	r2,8(sp)
8020fcd0:	d8800515 	stw	r2,20(sp)
8020fcd4:	d9c01b04 	addi	r7,sp,108
8020fcd8:	d80b883a 	mov	r5,sp
8020fcdc:	00bfffc4 	movi	r2,-1
8020fce0:	d8c00015 	stw	r3,0(sp)
8020fce4:	d8c00415 	stw	r3,16(sp)
8020fce8:	da00030d 	sth	r8,12(sp)
8020fcec:	d880038d 	sth	r2,14(sp)
8020fcf0:	020fe0c0 	call	8020fe0c <___svfprintf_internal_r>
8020fcf4:	d8c00017 	ldw	r3,0(sp)
8020fcf8:	18000005 	stb	zero,0(r3)
8020fcfc:	dfc01a17 	ldw	ra,104(sp)
8020fd00:	dec01c04 	addi	sp,sp,112
8020fd04:	f800283a 	ret

8020fd08 <sprintf>:
8020fd08:	deffe304 	addi	sp,sp,-116
8020fd0c:	2007883a 	mov	r3,r4
8020fd10:	dfc01a15 	stw	ra,104(sp)
8020fd14:	d9801b15 	stw	r6,108(sp)
8020fd18:	d9c01c15 	stw	r7,112(sp)
8020fd1c:	012008b4 	movhi	r4,32802
8020fd20:	211aee04 	addi	r4,r4,27576
8020fd24:	21000017 	ldw	r4,0(r4)
8020fd28:	00a00034 	movhi	r2,32768
8020fd2c:	10bfffc4 	addi	r2,r2,-1
8020fd30:	280d883a 	mov	r6,r5
8020fd34:	02008204 	movi	r8,520
8020fd38:	d8800215 	stw	r2,8(sp)
8020fd3c:	d8800515 	stw	r2,20(sp)
8020fd40:	d9c01b04 	addi	r7,sp,108
8020fd44:	d80b883a 	mov	r5,sp
8020fd48:	00bfffc4 	movi	r2,-1
8020fd4c:	d8c00015 	stw	r3,0(sp)
8020fd50:	d8c00415 	stw	r3,16(sp)
8020fd54:	da00030d 	sth	r8,12(sp)
8020fd58:	d880038d 	sth	r2,14(sp)
8020fd5c:	020fe0c0 	call	8020fe0c <___svfprintf_internal_r>
8020fd60:	d8c00017 	ldw	r3,0(sp)
8020fd64:	18000005 	stb	zero,0(r3)
8020fd68:	dfc01a17 	ldw	ra,104(sp)
8020fd6c:	dec01d04 	addi	sp,sp,116
8020fd70:	f800283a 	ret

8020fd74 <strlen>:
8020fd74:	208000cc 	andi	r2,r4,3
8020fd78:	10002026 	beq	r2,zero,8020fdfc <strlen+0x88>
8020fd7c:	20800007 	ldb	r2,0(r4)
8020fd80:	10002026 	beq	r2,zero,8020fe04 <strlen+0x90>
8020fd84:	2005883a 	mov	r2,r4
8020fd88:	00000206 	br	8020fd94 <strlen+0x20>
8020fd8c:	10c00007 	ldb	r3,0(r2)
8020fd90:	18001826 	beq	r3,zero,8020fdf4 <strlen+0x80>
8020fd94:	10800044 	addi	r2,r2,1
8020fd98:	10c000cc 	andi	r3,r2,3
8020fd9c:	183ffb1e 	bne	r3,zero,8020fd8c <__reset+0xfa1efd8c>
8020fda0:	10c00017 	ldw	r3,0(r2)
8020fda4:	01ffbff4 	movhi	r7,65279
8020fda8:	39ffbfc4 	addi	r7,r7,-257
8020fdac:	00ca303a 	nor	r5,zero,r3
8020fdb0:	01a02074 	movhi	r6,32897
8020fdb4:	19c7883a 	add	r3,r3,r7
8020fdb8:	31a02004 	addi	r6,r6,-32640
8020fdbc:	1946703a 	and	r3,r3,r5
8020fdc0:	1986703a 	and	r3,r3,r6
8020fdc4:	1800091e 	bne	r3,zero,8020fdec <strlen+0x78>
8020fdc8:	10800104 	addi	r2,r2,4
8020fdcc:	10c00017 	ldw	r3,0(r2)
8020fdd0:	19cb883a 	add	r5,r3,r7
8020fdd4:	00c6303a 	nor	r3,zero,r3
8020fdd8:	28c6703a 	and	r3,r5,r3
8020fddc:	1986703a 	and	r3,r3,r6
8020fde0:	183ff926 	beq	r3,zero,8020fdc8 <__reset+0xfa1efdc8>
8020fde4:	00000106 	br	8020fdec <strlen+0x78>
8020fde8:	10800044 	addi	r2,r2,1
8020fdec:	10c00007 	ldb	r3,0(r2)
8020fdf0:	183ffd1e 	bne	r3,zero,8020fde8 <__reset+0xfa1efde8>
8020fdf4:	1105c83a 	sub	r2,r2,r4
8020fdf8:	f800283a 	ret
8020fdfc:	2005883a 	mov	r2,r4
8020fe00:	003fe706 	br	8020fda0 <__reset+0xfa1efda0>
8020fe04:	0005883a 	mov	r2,zero
8020fe08:	f800283a 	ret

8020fe0c <___svfprintf_internal_r>:
8020fe0c:	deffb704 	addi	sp,sp,-292
8020fe10:	dfc04815 	stw	ra,288(sp)
8020fe14:	ddc04615 	stw	r23,280(sp)
8020fe18:	d9402c15 	stw	r5,176(sp)
8020fe1c:	d9003915 	stw	r4,228(sp)
8020fe20:	302f883a 	mov	r23,r6
8020fe24:	d9c02d15 	stw	r7,180(sp)
8020fe28:	df004715 	stw	fp,284(sp)
8020fe2c:	dd804515 	stw	r22,276(sp)
8020fe30:	dd404415 	stw	r21,272(sp)
8020fe34:	dd004315 	stw	r20,268(sp)
8020fe38:	dcc04215 	stw	r19,264(sp)
8020fe3c:	dc804115 	stw	r18,260(sp)
8020fe40:	dc404015 	stw	r17,256(sp)
8020fe44:	dc003f15 	stw	r16,252(sp)
8020fe48:	0216dfc0 	call	80216dfc <_localeconv_r>
8020fe4c:	10800017 	ldw	r2,0(r2)
8020fe50:	1009883a 	mov	r4,r2
8020fe54:	d8803415 	stw	r2,208(sp)
8020fe58:	020fd740 	call	8020fd74 <strlen>
8020fe5c:	d8c02c17 	ldw	r3,176(sp)
8020fe60:	d8803815 	stw	r2,224(sp)
8020fe64:	1880030b 	ldhu	r2,12(r3)
8020fe68:	1080200c 	andi	r2,r2,128
8020fe6c:	10000226 	beq	r2,zero,8020fe78 <___svfprintf_internal_r+0x6c>
8020fe70:	18800417 	ldw	r2,16(r3)
8020fe74:	10067f26 	beq	r2,zero,80211874 <___svfprintf_internal_r+0x1a68>
8020fe78:	dcc03917 	ldw	r19,228(sp)
8020fe7c:	d8c00404 	addi	r3,sp,16
8020fe80:	056008b4 	movhi	r21,32802
8020fe84:	d9001e04 	addi	r4,sp,120
8020fe88:	ad52b684 	addi	r21,r21,19162
8020fe8c:	d8c01e15 	stw	r3,120(sp)
8020fe90:	d8002015 	stw	zero,128(sp)
8020fe94:	d8001f15 	stw	zero,124(sp)
8020fe98:	d8003315 	stw	zero,204(sp)
8020fe9c:	d8003615 	stw	zero,216(sp)
8020fea0:	d8003715 	stw	zero,220(sp)
8020fea4:	1811883a 	mov	r8,r3
8020fea8:	d8003a15 	stw	zero,232(sp)
8020feac:	d8003b15 	stw	zero,236(sp)
8020feb0:	d8002f15 	stw	zero,188(sp)
8020feb4:	d9002815 	stw	r4,160(sp)
8020feb8:	b8800007 	ldb	r2,0(r23)
8020febc:	10026726 	beq	r2,zero,8021085c <___svfprintf_internal_r+0xa50>
8020fec0:	00c00944 	movi	r3,37
8020fec4:	b821883a 	mov	r16,r23
8020fec8:	10c0021e 	bne	r2,r3,8020fed4 <___svfprintf_internal_r+0xc8>
8020fecc:	00001406 	br	8020ff20 <___svfprintf_internal_r+0x114>
8020fed0:	10c00326 	beq	r2,r3,8020fee0 <___svfprintf_internal_r+0xd4>
8020fed4:	84000044 	addi	r16,r16,1
8020fed8:	80800007 	ldb	r2,0(r16)
8020fedc:	103ffc1e 	bne	r2,zero,8020fed0 <__reset+0xfa1efed0>
8020fee0:	85e3c83a 	sub	r17,r16,r23
8020fee4:	88000e26 	beq	r17,zero,8020ff20 <___svfprintf_internal_r+0x114>
8020fee8:	d8c02017 	ldw	r3,128(sp)
8020feec:	d8801f17 	ldw	r2,124(sp)
8020fef0:	45c00015 	stw	r23,0(r8)
8020fef4:	1c47883a 	add	r3,r3,r17
8020fef8:	10800044 	addi	r2,r2,1
8020fefc:	d8c02015 	stw	r3,128(sp)
8020ff00:	44400115 	stw	r17,4(r8)
8020ff04:	d8801f15 	stw	r2,124(sp)
8020ff08:	00c001c4 	movi	r3,7
8020ff0c:	18809716 	blt	r3,r2,8021016c <___svfprintf_internal_r+0x360>
8020ff10:	42000204 	addi	r8,r8,8
8020ff14:	d9402f17 	ldw	r5,188(sp)
8020ff18:	2c4b883a 	add	r5,r5,r17
8020ff1c:	d9402f15 	stw	r5,188(sp)
8020ff20:	80800007 	ldb	r2,0(r16)
8020ff24:	10009826 	beq	r2,zero,80210188 <___svfprintf_internal_r+0x37c>
8020ff28:	84400047 	ldb	r17,1(r16)
8020ff2c:	00bfffc4 	movi	r2,-1
8020ff30:	85c00044 	addi	r23,r16,1
8020ff34:	d8002785 	stb	zero,158(sp)
8020ff38:	0007883a 	mov	r3,zero
8020ff3c:	000f883a 	mov	r7,zero
8020ff40:	d8802915 	stw	r2,164(sp)
8020ff44:	d8003115 	stw	zero,196(sp)
8020ff48:	0025883a 	mov	r18,zero
8020ff4c:	01401604 	movi	r5,88
8020ff50:	01800244 	movi	r6,9
8020ff54:	02800a84 	movi	r10,42
8020ff58:	02401b04 	movi	r9,108
8020ff5c:	bdc00044 	addi	r23,r23,1
8020ff60:	88bff804 	addi	r2,r17,-32
8020ff64:	2882f036 	bltu	r5,r2,80210b28 <___svfprintf_internal_r+0xd1c>
8020ff68:	100490ba 	slli	r2,r2,2
8020ff6c:	01200874 	movhi	r4,32801
8020ff70:	213fe004 	addi	r4,r4,-128
8020ff74:	1105883a 	add	r2,r2,r4
8020ff78:	10800017 	ldw	r2,0(r2)
8020ff7c:	1000683a 	jmp	r2
8020ff80:	80210a90 	cmplti	zero,r16,-31702
8020ff84:	80210b28 	cmpgeui	zero,r16,33836
8020ff88:	80210b28 	cmpgeui	zero,r16,33836
8020ff8c:	80210a84 	addi	zero,r16,-31702
8020ff90:	80210b28 	cmpgeui	zero,r16,33836
8020ff94:	80210b28 	cmpgeui	zero,r16,33836
8020ff98:	80210b28 	cmpgeui	zero,r16,33836
8020ff9c:	80210b28 	cmpgeui	zero,r16,33836
8020ffa0:	80210b28 	cmpgeui	zero,r16,33836
8020ffa4:	80210b28 	cmpgeui	zero,r16,33836
8020ffa8:	802101e4 	muli	zero,r16,-31737
8020ffac:	802109c0 	call	8802109c <__reset+0x200109c>
8020ffb0:	80210b28 	cmpgeui	zero,r16,33836
8020ffb4:	802100f4 	orhi	zero,r16,33795
8020ffb8:	8021020c 	andi	zero,r16,33800
8020ffbc:	80210b28 	cmpgeui	zero,r16,33836
8020ffc0:	80210280 	call	88021028 <__reset+0x2001028>
8020ffc4:	8021024c 	andi	zero,r16,33801
8020ffc8:	8021024c 	andi	zero,r16,33801
8020ffcc:	8021024c 	andi	zero,r16,33801
8020ffd0:	8021024c 	andi	zero,r16,33801
8020ffd4:	8021024c 	andi	zero,r16,33801
8020ffd8:	8021024c 	andi	zero,r16,33801
8020ffdc:	8021024c 	andi	zero,r16,33801
8020ffe0:	8021024c 	andi	zero,r16,33801
8020ffe4:	8021024c 	andi	zero,r16,33801
8020ffe8:	80210b28 	cmpgeui	zero,r16,33836
8020ffec:	80210b28 	cmpgeui	zero,r16,33836
8020fff0:	80210b28 	cmpgeui	zero,r16,33836
8020fff4:	80210b28 	cmpgeui	zero,r16,33836
8020fff8:	80210b28 	cmpgeui	zero,r16,33836
8020fffc:	80210b28 	cmpgeui	zero,r16,33836
80210000:	80210b28 	cmpgeui	zero,r16,33836
80210004:	80210b28 	cmpgeui	zero,r16,33836
80210008:	80210b28 	cmpgeui	zero,r16,33836
8021000c:	80210b28 	cmpgeui	zero,r16,33836
80210010:	80210338 	rdprs	zero,r16,-31732
80210014:	8021028c 	andi	zero,r16,33802
80210018:	80210b28 	cmpgeui	zero,r16,33836
8021001c:	8021028c 	andi	zero,r16,33802
80210020:	80210b28 	cmpgeui	zero,r16,33836
80210024:	80210b28 	cmpgeui	zero,r16,33836
80210028:	80210b28 	cmpgeui	zero,r16,33836
8021002c:	80210b28 	cmpgeui	zero,r16,33836
80210030:	8021032c 	andhi	zero,r16,33804
80210034:	80210b28 	cmpgeui	zero,r16,33836
80210038:	80210b28 	cmpgeui	zero,r16,33836
8021003c:	802103f4 	orhi	zero,r16,33807
80210040:	80210b28 	cmpgeui	zero,r16,33836
80210044:	80210b28 	cmpgeui	zero,r16,33836
80210048:	80210b28 	cmpgeui	zero,r16,33836
8021004c:	80210b28 	cmpgeui	zero,r16,33836
80210050:	80210b28 	cmpgeui	zero,r16,33836
80210054:	80210864 	muli	zero,r16,-31711
80210058:	80210b28 	cmpgeui	zero,r16,33836
8021005c:	80210b28 	cmpgeui	zero,r16,33836
80210060:	802108c4 	addi	zero,r16,-31709
80210064:	80210b28 	cmpgeui	zero,r16,33836
80210068:	80210b28 	cmpgeui	zero,r16,33836
8021006c:	80210b28 	cmpgeui	zero,r16,33836
80210070:	80210b28 	cmpgeui	zero,r16,33836
80210074:	80210b28 	cmpgeui	zero,r16,33836
80210078:	80210b28 	cmpgeui	zero,r16,33836
8021007c:	80210b28 	cmpgeui	zero,r16,33836
80210080:	80210b28 	cmpgeui	zero,r16,33836
80210084:	80210b28 	cmpgeui	zero,r16,33836
80210088:	80210b28 	cmpgeui	zero,r16,33836
8021008c:	80210974 	orhi	zero,r16,33829
80210090:	80210ab0 	cmpltui	zero,r16,33834
80210094:	8021028c 	andi	zero,r16,33802
80210098:	8021028c 	andi	zero,r16,33802
8021009c:	8021028c 	andi	zero,r16,33802
802100a0:	80210b04 	addi	zero,r16,-31700
802100a4:	80210ab0 	cmpltui	zero,r16,33834
802100a8:	80210b28 	cmpgeui	zero,r16,33836
802100ac:	80210b28 	cmpgeui	zero,r16,33836
802100b0:	80210ac0 	call	880210ac <__reset+0x20010ac>
802100b4:	80210b28 	cmpgeui	zero,r16,33836
802100b8:	80210ad0 	cmplti	zero,r16,-31701
802100bc:	802109b0 	cmpltui	zero,r16,33830
802100c0:	80210100 	call	88021010 <__reset+0x2001010>
802100c4:	802109d0 	cmplti	zero,r16,-31705
802100c8:	80210b28 	cmpgeui	zero,r16,33836
802100cc:	802109dc 	xori	zero,r16,33831
802100d0:	80210b28 	cmpgeui	zero,r16,33836
802100d4:	80210a38 	rdprs	zero,r16,-31704
802100d8:	80210b28 	cmpgeui	zero,r16,33836
802100dc:	80210b28 	cmpgeui	zero,r16,33836
802100e0:	80210a48 	cmpgei	zero,r16,-31703
802100e4:	d9003117 	ldw	r4,196(sp)
802100e8:	d8802d15 	stw	r2,180(sp)
802100ec:	0109c83a 	sub	r4,zero,r4
802100f0:	d9003115 	stw	r4,196(sp)
802100f4:	94800114 	ori	r18,r18,4
802100f8:	bc400007 	ldb	r17,0(r23)
802100fc:	003f9706 	br	8020ff5c <__reset+0xfa1eff5c>
80210100:	00800c04 	movi	r2,48
80210104:	d9002d17 	ldw	r4,180(sp)
80210108:	d9402917 	ldw	r5,164(sp)
8021010c:	d8802705 	stb	r2,156(sp)
80210110:	00801e04 	movi	r2,120
80210114:	d8802745 	stb	r2,157(sp)
80210118:	d8002785 	stb	zero,158(sp)
8021011c:	20c00104 	addi	r3,r4,4
80210120:	25000017 	ldw	r20,0(r4)
80210124:	002d883a 	mov	r22,zero
80210128:	90800094 	ori	r2,r18,2
8021012c:	28028616 	blt	r5,zero,80210b48 <___svfprintf_internal_r+0xd3c>
80210130:	00bfdfc4 	movi	r2,-129
80210134:	90a4703a 	and	r18,r18,r2
80210138:	d8c02d15 	stw	r3,180(sp)
8021013c:	94800094 	ori	r18,r18,2
80210140:	a002731e 	bne	r20,zero,80210b10 <___svfprintf_internal_r+0xd04>
80210144:	00a008b4 	movhi	r2,32802
80210148:	1092af04 	addi	r2,r2,19132
8021014c:	d8803a15 	stw	r2,232(sp)
80210150:	04401e04 	movi	r17,120
80210154:	d8c02917 	ldw	r3,164(sp)
80210158:	0039883a 	mov	fp,zero
8021015c:	1801d526 	beq	r3,zero,802108b4 <___svfprintf_internal_r+0xaa8>
80210160:	0029883a 	mov	r20,zero
80210164:	002d883a 	mov	r22,zero
80210168:	0001f106 	br	80210930 <___svfprintf_internal_r+0xb24>
8021016c:	d9402c17 	ldw	r5,176(sp)
80210170:	d9801e04 	addi	r6,sp,120
80210174:	9809883a 	mov	r4,r19
80210178:	021939c0 	call	8021939c <__ssprint_r>
8021017c:	1000081e 	bne	r2,zero,802101a0 <___svfprintf_internal_r+0x394>
80210180:	da000404 	addi	r8,sp,16
80210184:	003f6306 	br	8020ff14 <__reset+0xfa1eff14>
80210188:	d8802017 	ldw	r2,128(sp)
8021018c:	10000426 	beq	r2,zero,802101a0 <___svfprintf_internal_r+0x394>
80210190:	d9402c17 	ldw	r5,176(sp)
80210194:	d9003917 	ldw	r4,228(sp)
80210198:	d9801e04 	addi	r6,sp,120
8021019c:	021939c0 	call	8021939c <__ssprint_r>
802101a0:	d8802c17 	ldw	r2,176(sp)
802101a4:	10c0030b 	ldhu	r3,12(r2)
802101a8:	d8802f17 	ldw	r2,188(sp)
802101ac:	18c0100c 	andi	r3,r3,64
802101b0:	1805f51e 	bne	r3,zero,80211988 <___svfprintf_internal_r+0x1b7c>
802101b4:	dfc04817 	ldw	ra,288(sp)
802101b8:	df004717 	ldw	fp,284(sp)
802101bc:	ddc04617 	ldw	r23,280(sp)
802101c0:	dd804517 	ldw	r22,276(sp)
802101c4:	dd404417 	ldw	r21,272(sp)
802101c8:	dd004317 	ldw	r20,268(sp)
802101cc:	dcc04217 	ldw	r19,264(sp)
802101d0:	dc804117 	ldw	r18,260(sp)
802101d4:	dc404017 	ldw	r17,256(sp)
802101d8:	dc003f17 	ldw	r16,252(sp)
802101dc:	dec04904 	addi	sp,sp,292
802101e0:	f800283a 	ret
802101e4:	d8802d17 	ldw	r2,180(sp)
802101e8:	d9002d17 	ldw	r4,180(sp)
802101ec:	10800017 	ldw	r2,0(r2)
802101f0:	d8803115 	stw	r2,196(sp)
802101f4:	20800104 	addi	r2,r4,4
802101f8:	d9003117 	ldw	r4,196(sp)
802101fc:	203fb916 	blt	r4,zero,802100e4 <__reset+0xfa1f00e4>
80210200:	d8802d15 	stw	r2,180(sp)
80210204:	bc400007 	ldb	r17,0(r23)
80210208:	003f5406 	br	8020ff5c <__reset+0xfa1eff5c>
8021020c:	bc400007 	ldb	r17,0(r23)
80210210:	bac00044 	addi	r11,r23,1
80210214:	8a873926 	beq	r17,r10,80211efc <___svfprintf_internal_r+0x20f0>
80210218:	88bff404 	addi	r2,r17,-48
8021021c:	0009883a 	mov	r4,zero
80210220:	30868836 	bltu	r6,r2,80211c44 <___svfprintf_internal_r+0x1e38>
80210224:	5c400007 	ldb	r17,0(r11)
80210228:	210002a4 	muli	r4,r4,10
8021022c:	5dc00044 	addi	r23,r11,1
80210230:	b817883a 	mov	r11,r23
80210234:	2089883a 	add	r4,r4,r2
80210238:	88bff404 	addi	r2,r17,-48
8021023c:	30bff92e 	bgeu	r6,r2,80210224 <__reset+0xfa1f0224>
80210240:	2005d716 	blt	r4,zero,802119a0 <___svfprintf_internal_r+0x1b94>
80210244:	d9002915 	stw	r4,164(sp)
80210248:	003f4506 	br	8020ff60 <__reset+0xfa1eff60>
8021024c:	b809883a 	mov	r4,r23
80210250:	d8003115 	stw	zero,196(sp)
80210254:	88bff404 	addi	r2,r17,-48
80210258:	0017883a 	mov	r11,zero
8021025c:	24400007 	ldb	r17,0(r4)
80210260:	5ac002a4 	muli	r11,r11,10
80210264:	bdc00044 	addi	r23,r23,1
80210268:	b809883a 	mov	r4,r23
8021026c:	12d7883a 	add	r11,r2,r11
80210270:	88bff404 	addi	r2,r17,-48
80210274:	30bff92e 	bgeu	r6,r2,8021025c <__reset+0xfa1f025c>
80210278:	dac03115 	stw	r11,196(sp)
8021027c:	003f3806 	br	8020ff60 <__reset+0xfa1eff60>
80210280:	94802014 	ori	r18,r18,128
80210284:	bc400007 	ldb	r17,0(r23)
80210288:	003f3406 	br	8020ff5c <__reset+0xfa1eff5c>
8021028c:	18c03fcc 	andi	r3,r3,255
80210290:	1807471e 	bne	r3,zero,80211fb0 <___svfprintf_internal_r+0x21a4>
80210294:	9080020c 	andi	r2,r18,8
80210298:	10047d26 	beq	r2,zero,80211490 <___svfprintf_internal_r+0x1684>
8021029c:	d8c02d17 	ldw	r3,180(sp)
802102a0:	d9002d17 	ldw	r4,180(sp)
802102a4:	d9402d17 	ldw	r5,180(sp)
802102a8:	18c00017 	ldw	r3,0(r3)
802102ac:	21000117 	ldw	r4,4(r4)
802102b0:	29400204 	addi	r5,r5,8
802102b4:	d8c03615 	stw	r3,216(sp)
802102b8:	d9003715 	stw	r4,220(sp)
802102bc:	d9402d15 	stw	r5,180(sp)
802102c0:	d9003617 	ldw	r4,216(sp)
802102c4:	d9403717 	ldw	r5,220(sp)
802102c8:	da003e15 	stw	r8,248(sp)
802102cc:	04000044 	movi	r16,1
802102d0:	02190bc0 	call	802190bc <__fpclassifyd>
802102d4:	da003e17 	ldw	r8,248(sp)
802102d8:	14044b1e 	bne	r2,r16,80211408 <___svfprintf_internal_r+0x15fc>
802102dc:	d9003617 	ldw	r4,216(sp)
802102e0:	d9403717 	ldw	r5,220(sp)
802102e4:	000d883a 	mov	r6,zero
802102e8:	000f883a 	mov	r7,zero
802102ec:	021e5a40 	call	8021e5a4 <__ledf2>
802102f0:	da003e17 	ldw	r8,248(sp)
802102f4:	1005f316 	blt	r2,zero,80211ac4 <___svfprintf_internal_r+0x1cb8>
802102f8:	df002783 	ldbu	fp,158(sp)
802102fc:	008011c4 	movi	r2,71
80210300:	1445590e 	bge	r2,r17,80211868 <___svfprintf_internal_r+0x1a5c>
80210304:	042008b4 	movhi	r16,32802
80210308:	8412a704 	addi	r16,r16,19100
8021030c:	00c000c4 	movi	r3,3
80210310:	00bfdfc4 	movi	r2,-129
80210314:	d8c02a15 	stw	r3,168(sp)
80210318:	90a4703a 	and	r18,r18,r2
8021031c:	d8c02e15 	stw	r3,184(sp)
80210320:	d8002915 	stw	zero,164(sp)
80210324:	d8003215 	stw	zero,200(sp)
80210328:	00006606 	br	802104c4 <___svfprintf_internal_r+0x6b8>
8021032c:	94800214 	ori	r18,r18,8
80210330:	bc400007 	ldb	r17,0(r23)
80210334:	003f0906 	br	8020ff5c <__reset+0xfa1eff5c>
80210338:	18c03fcc 	andi	r3,r3,255
8021033c:	1807181e 	bne	r3,zero,80211fa0 <___svfprintf_internal_r+0x2194>
80210340:	94800414 	ori	r18,r18,16
80210344:	9080080c 	andi	r2,r18,32
80210348:	10039626 	beq	r2,zero,802111a4 <___svfprintf_internal_r+0x1398>
8021034c:	d9402d17 	ldw	r5,180(sp)
80210350:	28800117 	ldw	r2,4(r5)
80210354:	2d000017 	ldw	r20,0(r5)
80210358:	29400204 	addi	r5,r5,8
8021035c:	d9402d15 	stw	r5,180(sp)
80210360:	102d883a 	mov	r22,r2
80210364:	10039816 	blt	r2,zero,802111c8 <___svfprintf_internal_r+0x13bc>
80210368:	d9402917 	ldw	r5,164(sp)
8021036c:	df002783 	ldbu	fp,158(sp)
80210370:	2803ab16 	blt	r5,zero,80211220 <___svfprintf_internal_r+0x1414>
80210374:	00ffdfc4 	movi	r3,-129
80210378:	a584b03a 	or	r2,r20,r22
8021037c:	90e4703a 	and	r18,r18,r3
80210380:	10014a26 	beq	r2,zero,802108ac <___svfprintf_internal_r+0xaa0>
80210384:	b0034b26 	beq	r22,zero,802110b4 <___svfprintf_internal_r+0x12a8>
80210388:	dc402a15 	stw	r17,168(sp)
8021038c:	dc001e04 	addi	r16,sp,120
80210390:	b023883a 	mov	r17,r22
80210394:	402d883a 	mov	r22,r8
80210398:	a009883a 	mov	r4,r20
8021039c:	880b883a 	mov	r5,r17
802103a0:	01800284 	movi	r6,10
802103a4:	000f883a 	mov	r7,zero
802103a8:	021cc9c0 	call	8021cc9c <__umoddi3>
802103ac:	10800c04 	addi	r2,r2,48
802103b0:	843fffc4 	addi	r16,r16,-1
802103b4:	a009883a 	mov	r4,r20
802103b8:	880b883a 	mov	r5,r17
802103bc:	80800005 	stb	r2,0(r16)
802103c0:	01800284 	movi	r6,10
802103c4:	000f883a 	mov	r7,zero
802103c8:	021c7240 	call	8021c724 <__udivdi3>
802103cc:	1029883a 	mov	r20,r2
802103d0:	10c4b03a 	or	r2,r2,r3
802103d4:	1823883a 	mov	r17,r3
802103d8:	103fef1e 	bne	r2,zero,80210398 <__reset+0xfa1f0398>
802103dc:	d8c02817 	ldw	r3,160(sp)
802103e0:	dc402a17 	ldw	r17,168(sp)
802103e4:	b011883a 	mov	r8,r22
802103e8:	1c07c83a 	sub	r3,r3,r16
802103ec:	d8c02e15 	stw	r3,184(sp)
802103f0:	00002e06 	br	802104ac <___svfprintf_internal_r+0x6a0>
802103f4:	18c03fcc 	andi	r3,r3,255
802103f8:	1806e71e 	bne	r3,zero,80211f98 <___svfprintf_internal_r+0x218c>
802103fc:	94800414 	ori	r18,r18,16
80210400:	9080080c 	andi	r2,r18,32
80210404:	1002d426 	beq	r2,zero,80210f58 <___svfprintf_internal_r+0x114c>
80210408:	d9402d17 	ldw	r5,180(sp)
8021040c:	d8c02917 	ldw	r3,164(sp)
80210410:	d8002785 	stb	zero,158(sp)
80210414:	28800204 	addi	r2,r5,8
80210418:	2d000017 	ldw	r20,0(r5)
8021041c:	2d800117 	ldw	r22,4(r5)
80210420:	18041516 	blt	r3,zero,80211478 <___svfprintf_internal_r+0x166c>
80210424:	013fdfc4 	movi	r4,-129
80210428:	a586b03a 	or	r3,r20,r22
8021042c:	d8802d15 	stw	r2,180(sp)
80210430:	9124703a 	and	r18,r18,r4
80210434:	1802d51e 	bne	r3,zero,80210f8c <___svfprintf_internal_r+0x1180>
80210438:	d9402917 	ldw	r5,164(sp)
8021043c:	0039883a 	mov	fp,zero
80210440:	2806be26 	beq	r5,zero,80211f3c <___svfprintf_internal_r+0x2130>
80210444:	0029883a 	mov	r20,zero
80210448:	002d883a 	mov	r22,zero
8021044c:	dc001e04 	addi	r16,sp,120
80210450:	a006d0fa 	srli	r3,r20,3
80210454:	b008977a 	slli	r4,r22,29
80210458:	b02cd0fa 	srli	r22,r22,3
8021045c:	a50001cc 	andi	r20,r20,7
80210460:	a0800c04 	addi	r2,r20,48
80210464:	843fffc4 	addi	r16,r16,-1
80210468:	20e8b03a 	or	r20,r4,r3
8021046c:	80800005 	stb	r2,0(r16)
80210470:	a586b03a 	or	r3,r20,r22
80210474:	183ff61e 	bne	r3,zero,80210450 <__reset+0xfa1f0450>
80210478:	90c0004c 	andi	r3,r18,1
8021047c:	18013926 	beq	r3,zero,80210964 <___svfprintf_internal_r+0xb58>
80210480:	10803fcc 	andi	r2,r2,255
80210484:	1080201c 	xori	r2,r2,128
80210488:	10bfe004 	addi	r2,r2,-128
8021048c:	00c00c04 	movi	r3,48
80210490:	10c13426 	beq	r2,r3,80210964 <___svfprintf_internal_r+0xb58>
80210494:	80ffffc5 	stb	r3,-1(r16)
80210498:	d8c02817 	ldw	r3,160(sp)
8021049c:	80bfffc4 	addi	r2,r16,-1
802104a0:	1021883a 	mov	r16,r2
802104a4:	1887c83a 	sub	r3,r3,r2
802104a8:	d8c02e15 	stw	r3,184(sp)
802104ac:	d8802e17 	ldw	r2,184(sp)
802104b0:	d9002917 	ldw	r4,164(sp)
802104b4:	1100010e 	bge	r2,r4,802104bc <___svfprintf_internal_r+0x6b0>
802104b8:	2005883a 	mov	r2,r4
802104bc:	d8802a15 	stw	r2,168(sp)
802104c0:	d8003215 	stw	zero,200(sp)
802104c4:	e7003fcc 	andi	fp,fp,255
802104c8:	e700201c 	xori	fp,fp,128
802104cc:	e73fe004 	addi	fp,fp,-128
802104d0:	e0000326 	beq	fp,zero,802104e0 <___svfprintf_internal_r+0x6d4>
802104d4:	d8c02a17 	ldw	r3,168(sp)
802104d8:	18c00044 	addi	r3,r3,1
802104dc:	d8c02a15 	stw	r3,168(sp)
802104e0:	90c0008c 	andi	r3,r18,2
802104e4:	d8c02b15 	stw	r3,172(sp)
802104e8:	18000326 	beq	r3,zero,802104f8 <___svfprintf_internal_r+0x6ec>
802104ec:	d8c02a17 	ldw	r3,168(sp)
802104f0:	18c00084 	addi	r3,r3,2
802104f4:	d8c02a15 	stw	r3,168(sp)
802104f8:	90c0210c 	andi	r3,r18,132
802104fc:	d8c03015 	stw	r3,192(sp)
80210500:	1801a11e 	bne	r3,zero,80210b88 <___svfprintf_internal_r+0xd7c>
80210504:	d9003117 	ldw	r4,196(sp)
80210508:	d8c02a17 	ldw	r3,168(sp)
8021050c:	20e9c83a 	sub	r20,r4,r3
80210510:	05019d0e 	bge	zero,r20,80210b88 <___svfprintf_internal_r+0xd7c>
80210514:	02400404 	movi	r9,16
80210518:	d8c02017 	ldw	r3,128(sp)
8021051c:	d8801f17 	ldw	r2,124(sp)
80210520:	4d051b0e 	bge	r9,r20,80211990 <___svfprintf_internal_r+0x1b84>
80210524:	016008b4 	movhi	r5,32802
80210528:	2952ba84 	addi	r5,r5,19178
8021052c:	dc403c15 	stw	r17,240(sp)
80210530:	d9403515 	stw	r5,212(sp)
80210534:	a023883a 	mov	r17,r20
80210538:	482d883a 	mov	r22,r9
8021053c:	9029883a 	mov	r20,r18
80210540:	070001c4 	movi	fp,7
80210544:	8025883a 	mov	r18,r16
80210548:	dc002c17 	ldw	r16,176(sp)
8021054c:	00000306 	br	8021055c <___svfprintf_internal_r+0x750>
80210550:	8c7ffc04 	addi	r17,r17,-16
80210554:	42000204 	addi	r8,r8,8
80210558:	b440130e 	bge	r22,r17,802105a8 <___svfprintf_internal_r+0x79c>
8021055c:	012008b4 	movhi	r4,32802
80210560:	18c00404 	addi	r3,r3,16
80210564:	10800044 	addi	r2,r2,1
80210568:	2112ba84 	addi	r4,r4,19178
8021056c:	41000015 	stw	r4,0(r8)
80210570:	45800115 	stw	r22,4(r8)
80210574:	d8c02015 	stw	r3,128(sp)
80210578:	d8801f15 	stw	r2,124(sp)
8021057c:	e0bff40e 	bge	fp,r2,80210550 <__reset+0xfa1f0550>
80210580:	d9801e04 	addi	r6,sp,120
80210584:	800b883a 	mov	r5,r16
80210588:	9809883a 	mov	r4,r19
8021058c:	021939c0 	call	8021939c <__ssprint_r>
80210590:	103f031e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210594:	8c7ffc04 	addi	r17,r17,-16
80210598:	d8c02017 	ldw	r3,128(sp)
8021059c:	d8801f17 	ldw	r2,124(sp)
802105a0:	da000404 	addi	r8,sp,16
802105a4:	b47fed16 	blt	r22,r17,8021055c <__reset+0xfa1f055c>
802105a8:	9021883a 	mov	r16,r18
802105ac:	a025883a 	mov	r18,r20
802105b0:	8829883a 	mov	r20,r17
802105b4:	dc403c17 	ldw	r17,240(sp)
802105b8:	d9403517 	ldw	r5,212(sp)
802105bc:	a0c7883a 	add	r3,r20,r3
802105c0:	10800044 	addi	r2,r2,1
802105c4:	41400015 	stw	r5,0(r8)
802105c8:	45000115 	stw	r20,4(r8)
802105cc:	d8c02015 	stw	r3,128(sp)
802105d0:	d8801f15 	stw	r2,124(sp)
802105d4:	010001c4 	movi	r4,7
802105d8:	20829f16 	blt	r4,r2,80211058 <___svfprintf_internal_r+0x124c>
802105dc:	df002787 	ldb	fp,158(sp)
802105e0:	42000204 	addi	r8,r8,8
802105e4:	e0000c26 	beq	fp,zero,80210618 <___svfprintf_internal_r+0x80c>
802105e8:	d8801f17 	ldw	r2,124(sp)
802105ec:	d9002784 	addi	r4,sp,158
802105f0:	18c00044 	addi	r3,r3,1
802105f4:	10800044 	addi	r2,r2,1
802105f8:	41000015 	stw	r4,0(r8)
802105fc:	01000044 	movi	r4,1
80210600:	41000115 	stw	r4,4(r8)
80210604:	d8c02015 	stw	r3,128(sp)
80210608:	d8801f15 	stw	r2,124(sp)
8021060c:	010001c4 	movi	r4,7
80210610:	20823816 	blt	r4,r2,80210ef4 <___svfprintf_internal_r+0x10e8>
80210614:	42000204 	addi	r8,r8,8
80210618:	d8802b17 	ldw	r2,172(sp)
8021061c:	10000c26 	beq	r2,zero,80210650 <___svfprintf_internal_r+0x844>
80210620:	d8801f17 	ldw	r2,124(sp)
80210624:	d9002704 	addi	r4,sp,156
80210628:	18c00084 	addi	r3,r3,2
8021062c:	10800044 	addi	r2,r2,1
80210630:	41000015 	stw	r4,0(r8)
80210634:	01000084 	movi	r4,2
80210638:	41000115 	stw	r4,4(r8)
8021063c:	d8c02015 	stw	r3,128(sp)
80210640:	d8801f15 	stw	r2,124(sp)
80210644:	010001c4 	movi	r4,7
80210648:	20823216 	blt	r4,r2,80210f14 <___svfprintf_internal_r+0x1108>
8021064c:	42000204 	addi	r8,r8,8
80210650:	d9003017 	ldw	r4,192(sp)
80210654:	00802004 	movi	r2,128
80210658:	20819726 	beq	r4,r2,80210cb8 <___svfprintf_internal_r+0xeac>
8021065c:	d9402917 	ldw	r5,164(sp)
80210660:	d8802e17 	ldw	r2,184(sp)
80210664:	28adc83a 	sub	r22,r5,r2
80210668:	05802f0e 	bge	zero,r22,80210728 <___svfprintf_internal_r+0x91c>
8021066c:	07000404 	movi	fp,16
80210670:	d8801f17 	ldw	r2,124(sp)
80210674:	e583c00e 	bge	fp,r22,80211578 <___svfprintf_internal_r+0x176c>
80210678:	016008b4 	movhi	r5,32802
8021067c:	2952b684 	addi	r5,r5,19162
80210680:	dc402915 	stw	r17,164(sp)
80210684:	d9402b15 	stw	r5,172(sp)
80210688:	b023883a 	mov	r17,r22
8021068c:	050001c4 	movi	r20,7
80210690:	902d883a 	mov	r22,r18
80210694:	8025883a 	mov	r18,r16
80210698:	dc002c17 	ldw	r16,176(sp)
8021069c:	00000306 	br	802106ac <___svfprintf_internal_r+0x8a0>
802106a0:	8c7ffc04 	addi	r17,r17,-16
802106a4:	42000204 	addi	r8,r8,8
802106a8:	e440110e 	bge	fp,r17,802106f0 <___svfprintf_internal_r+0x8e4>
802106ac:	18c00404 	addi	r3,r3,16
802106b0:	10800044 	addi	r2,r2,1
802106b4:	45400015 	stw	r21,0(r8)
802106b8:	47000115 	stw	fp,4(r8)
802106bc:	d8c02015 	stw	r3,128(sp)
802106c0:	d8801f15 	stw	r2,124(sp)
802106c4:	a0bff60e 	bge	r20,r2,802106a0 <__reset+0xfa1f06a0>
802106c8:	d9801e04 	addi	r6,sp,120
802106cc:	800b883a 	mov	r5,r16
802106d0:	9809883a 	mov	r4,r19
802106d4:	021939c0 	call	8021939c <__ssprint_r>
802106d8:	103eb11e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802106dc:	8c7ffc04 	addi	r17,r17,-16
802106e0:	d8c02017 	ldw	r3,128(sp)
802106e4:	d8801f17 	ldw	r2,124(sp)
802106e8:	da000404 	addi	r8,sp,16
802106ec:	e47fef16 	blt	fp,r17,802106ac <__reset+0xfa1f06ac>
802106f0:	9021883a 	mov	r16,r18
802106f4:	b025883a 	mov	r18,r22
802106f8:	882d883a 	mov	r22,r17
802106fc:	dc402917 	ldw	r17,164(sp)
80210700:	d9002b17 	ldw	r4,172(sp)
80210704:	1d87883a 	add	r3,r3,r22
80210708:	10800044 	addi	r2,r2,1
8021070c:	41000015 	stw	r4,0(r8)
80210710:	45800115 	stw	r22,4(r8)
80210714:	d8c02015 	stw	r3,128(sp)
80210718:	d8801f15 	stw	r2,124(sp)
8021071c:	010001c4 	movi	r4,7
80210720:	2081ec16 	blt	r4,r2,80210ed4 <___svfprintf_internal_r+0x10c8>
80210724:	42000204 	addi	r8,r8,8
80210728:	9080400c 	andi	r2,r18,256
8021072c:	1001181e 	bne	r2,zero,80210b90 <___svfprintf_internal_r+0xd84>
80210730:	d9402e17 	ldw	r5,184(sp)
80210734:	d8801f17 	ldw	r2,124(sp)
80210738:	44000015 	stw	r16,0(r8)
8021073c:	1947883a 	add	r3,r3,r5
80210740:	10800044 	addi	r2,r2,1
80210744:	41400115 	stw	r5,4(r8)
80210748:	d8c02015 	stw	r3,128(sp)
8021074c:	d8801f15 	stw	r2,124(sp)
80210750:	010001c4 	movi	r4,7
80210754:	2081d116 	blt	r4,r2,80210e9c <___svfprintf_internal_r+0x1090>
80210758:	42000204 	addi	r8,r8,8
8021075c:	9480010c 	andi	r18,r18,4
80210760:	90003226 	beq	r18,zero,8021082c <___svfprintf_internal_r+0xa20>
80210764:	d9403117 	ldw	r5,196(sp)
80210768:	d8802a17 	ldw	r2,168(sp)
8021076c:	28a1c83a 	sub	r16,r5,r2
80210770:	04002e0e 	bge	zero,r16,8021082c <___svfprintf_internal_r+0xa20>
80210774:	04400404 	movi	r17,16
80210778:	d8801f17 	ldw	r2,124(sp)
8021077c:	8c04b90e 	bge	r17,r16,80211a64 <___svfprintf_internal_r+0x1c58>
80210780:	016008b4 	movhi	r5,32802
80210784:	2952ba84 	addi	r5,r5,19178
80210788:	d9403515 	stw	r5,212(sp)
8021078c:	048001c4 	movi	r18,7
80210790:	dd002c17 	ldw	r20,176(sp)
80210794:	00000306 	br	802107a4 <___svfprintf_internal_r+0x998>
80210798:	843ffc04 	addi	r16,r16,-16
8021079c:	42000204 	addi	r8,r8,8
802107a0:	8c00130e 	bge	r17,r16,802107f0 <___svfprintf_internal_r+0x9e4>
802107a4:	012008b4 	movhi	r4,32802
802107a8:	18c00404 	addi	r3,r3,16
802107ac:	10800044 	addi	r2,r2,1
802107b0:	2112ba84 	addi	r4,r4,19178
802107b4:	41000015 	stw	r4,0(r8)
802107b8:	44400115 	stw	r17,4(r8)
802107bc:	d8c02015 	stw	r3,128(sp)
802107c0:	d8801f15 	stw	r2,124(sp)
802107c4:	90bff40e 	bge	r18,r2,80210798 <__reset+0xfa1f0798>
802107c8:	d9801e04 	addi	r6,sp,120
802107cc:	a00b883a 	mov	r5,r20
802107d0:	9809883a 	mov	r4,r19
802107d4:	021939c0 	call	8021939c <__ssprint_r>
802107d8:	103e711e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802107dc:	843ffc04 	addi	r16,r16,-16
802107e0:	d8c02017 	ldw	r3,128(sp)
802107e4:	d8801f17 	ldw	r2,124(sp)
802107e8:	da000404 	addi	r8,sp,16
802107ec:	8c3fed16 	blt	r17,r16,802107a4 <__reset+0xfa1f07a4>
802107f0:	d9403517 	ldw	r5,212(sp)
802107f4:	1c07883a 	add	r3,r3,r16
802107f8:	10800044 	addi	r2,r2,1
802107fc:	41400015 	stw	r5,0(r8)
80210800:	44000115 	stw	r16,4(r8)
80210804:	d8c02015 	stw	r3,128(sp)
80210808:	d8801f15 	stw	r2,124(sp)
8021080c:	010001c4 	movi	r4,7
80210810:	2080060e 	bge	r4,r2,8021082c <___svfprintf_internal_r+0xa20>
80210814:	d9402c17 	ldw	r5,176(sp)
80210818:	d9801e04 	addi	r6,sp,120
8021081c:	9809883a 	mov	r4,r19
80210820:	021939c0 	call	8021939c <__ssprint_r>
80210824:	103e5e1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210828:	d8c02017 	ldw	r3,128(sp)
8021082c:	d8803117 	ldw	r2,196(sp)
80210830:	d9002a17 	ldw	r4,168(sp)
80210834:	1100010e 	bge	r2,r4,8021083c <___svfprintf_internal_r+0xa30>
80210838:	2005883a 	mov	r2,r4
8021083c:	d9402f17 	ldw	r5,188(sp)
80210840:	288b883a 	add	r5,r5,r2
80210844:	d9402f15 	stw	r5,188(sp)
80210848:	18019c1e 	bne	r3,zero,80210ebc <___svfprintf_internal_r+0x10b0>
8021084c:	b8800007 	ldb	r2,0(r23)
80210850:	d8001f15 	stw	zero,124(sp)
80210854:	da000404 	addi	r8,sp,16
80210858:	103d991e 	bne	r2,zero,8020fec0 <__reset+0xfa1efec0>
8021085c:	b821883a 	mov	r16,r23
80210860:	003daf06 	br	8020ff20 <__reset+0xfa1eff20>
80210864:	18c03fcc 	andi	r3,r3,255
80210868:	1805c71e 	bne	r3,zero,80211f88 <___svfprintf_internal_r+0x217c>
8021086c:	94800414 	ori	r18,r18,16
80210870:	9080080c 	andi	r2,r18,32
80210874:	10020126 	beq	r2,zero,8021107c <___svfprintf_internal_r+0x1270>
80210878:	d8802d17 	ldw	r2,180(sp)
8021087c:	d9002917 	ldw	r4,164(sp)
80210880:	d8002785 	stb	zero,158(sp)
80210884:	10c00204 	addi	r3,r2,8
80210888:	15000017 	ldw	r20,0(r2)
8021088c:	15800117 	ldw	r22,4(r2)
80210890:	20038e16 	blt	r4,zero,802116cc <___svfprintf_internal_r+0x18c0>
80210894:	013fdfc4 	movi	r4,-129
80210898:	a584b03a 	or	r2,r20,r22
8021089c:	d8c02d15 	stw	r3,180(sp)
802108a0:	9124703a 	and	r18,r18,r4
802108a4:	0039883a 	mov	fp,zero
802108a8:	103eb61e 	bne	r2,zero,80210384 <__reset+0xfa1f0384>
802108ac:	d8802917 	ldw	r2,164(sp)
802108b0:	1002c81e 	bne	r2,zero,802113d4 <___svfprintf_internal_r+0x15c8>
802108b4:	d8002915 	stw	zero,164(sp)
802108b8:	d8002e15 	stw	zero,184(sp)
802108bc:	dc001e04 	addi	r16,sp,120
802108c0:	003efa06 	br	802104ac <__reset+0xfa1f04ac>
802108c4:	18c03fcc 	andi	r3,r3,255
802108c8:	1805ad1e 	bne	r3,zero,80211f80 <___svfprintf_internal_r+0x2174>
802108cc:	016008b4 	movhi	r5,32802
802108d0:	2952aa04 	addi	r5,r5,19112
802108d4:	d9403a15 	stw	r5,232(sp)
802108d8:	9080080c 	andi	r2,r18,32
802108dc:	10006126 	beq	r2,zero,80210a64 <___svfprintf_internal_r+0xc58>
802108e0:	d8802d17 	ldw	r2,180(sp)
802108e4:	15000017 	ldw	r20,0(r2)
802108e8:	15800117 	ldw	r22,4(r2)
802108ec:	10800204 	addi	r2,r2,8
802108f0:	d8802d15 	stw	r2,180(sp)
802108f4:	9080004c 	andi	r2,r18,1
802108f8:	10018e26 	beq	r2,zero,80210f34 <___svfprintf_internal_r+0x1128>
802108fc:	a584b03a 	or	r2,r20,r22
80210900:	10030926 	beq	r2,zero,80211528 <___svfprintf_internal_r+0x171c>
80210904:	d8c02917 	ldw	r3,164(sp)
80210908:	00800c04 	movi	r2,48
8021090c:	d8802705 	stb	r2,156(sp)
80210910:	dc402745 	stb	r17,157(sp)
80210914:	d8002785 	stb	zero,158(sp)
80210918:	90800094 	ori	r2,r18,2
8021091c:	18048716 	blt	r3,zero,80211b3c <___svfprintf_internal_r+0x1d30>
80210920:	00bfdfc4 	movi	r2,-129
80210924:	90a4703a 	and	r18,r18,r2
80210928:	94800094 	ori	r18,r18,2
8021092c:	0039883a 	mov	fp,zero
80210930:	d9003a17 	ldw	r4,232(sp)
80210934:	dc001e04 	addi	r16,sp,120
80210938:	a08003cc 	andi	r2,r20,15
8021093c:	b006973a 	slli	r3,r22,28
80210940:	2085883a 	add	r2,r4,r2
80210944:	a028d13a 	srli	r20,r20,4
80210948:	10800003 	ldbu	r2,0(r2)
8021094c:	b02cd13a 	srli	r22,r22,4
80210950:	843fffc4 	addi	r16,r16,-1
80210954:	1d28b03a 	or	r20,r3,r20
80210958:	80800005 	stb	r2,0(r16)
8021095c:	a584b03a 	or	r2,r20,r22
80210960:	103ff51e 	bne	r2,zero,80210938 <__reset+0xfa1f0938>
80210964:	d8c02817 	ldw	r3,160(sp)
80210968:	1c07c83a 	sub	r3,r3,r16
8021096c:	d8c02e15 	stw	r3,184(sp)
80210970:	003ece06 	br	802104ac <__reset+0xfa1f04ac>
80210974:	d8c02d17 	ldw	r3,180(sp)
80210978:	d9002d17 	ldw	r4,180(sp)
8021097c:	d8002785 	stb	zero,158(sp)
80210980:	18800017 	ldw	r2,0(r3)
80210984:	21000104 	addi	r4,r4,4
80210988:	00c00044 	movi	r3,1
8021098c:	d8c02a15 	stw	r3,168(sp)
80210990:	d8801405 	stb	r2,80(sp)
80210994:	d9002d15 	stw	r4,180(sp)
80210998:	d8c02e15 	stw	r3,184(sp)
8021099c:	d8002915 	stw	zero,164(sp)
802109a0:	d8003215 	stw	zero,200(sp)
802109a4:	dc001404 	addi	r16,sp,80
802109a8:	0039883a 	mov	fp,zero
802109ac:	003ecc06 	br	802104e0 <__reset+0xfa1f04e0>
802109b0:	18c03fcc 	andi	r3,r3,255
802109b4:	183e9226 	beq	r3,zero,80210400 <__reset+0xfa1f0400>
802109b8:	d9c02785 	stb	r7,158(sp)
802109bc:	003e9006 	br	80210400 <__reset+0xfa1f0400>
802109c0:	00c00044 	movi	r3,1
802109c4:	01c00ac4 	movi	r7,43
802109c8:	bc400007 	ldb	r17,0(r23)
802109cc:	003d6306 	br	8020ff5c <__reset+0xfa1eff5c>
802109d0:	94800814 	ori	r18,r18,32
802109d4:	bc400007 	ldb	r17,0(r23)
802109d8:	003d6006 	br	8020ff5c <__reset+0xfa1eff5c>
802109dc:	d8c02d17 	ldw	r3,180(sp)
802109e0:	d8002785 	stb	zero,158(sp)
802109e4:	1c000017 	ldw	r16,0(r3)
802109e8:	1d000104 	addi	r20,r3,4
802109ec:	80040f26 	beq	r16,zero,80211a2c <___svfprintf_internal_r+0x1c20>
802109f0:	d9002917 	ldw	r4,164(sp)
802109f4:	2003dc16 	blt	r4,zero,80211968 <___svfprintf_internal_r+0x1b5c>
802109f8:	200d883a 	mov	r6,r4
802109fc:	000b883a 	mov	r5,zero
80210a00:	8009883a 	mov	r4,r16
80210a04:	da003e15 	stw	r8,248(sp)
80210a08:	02177f40 	call	802177f4 <memchr>
80210a0c:	da003e17 	ldw	r8,248(sp)
80210a10:	10045826 	beq	r2,zero,80211b74 <___svfprintf_internal_r+0x1d68>
80210a14:	1405c83a 	sub	r2,r2,r16
80210a18:	d8802e15 	stw	r2,184(sp)
80210a1c:	1003d816 	blt	r2,zero,80211980 <___svfprintf_internal_r+0x1b74>
80210a20:	df002783 	ldbu	fp,158(sp)
80210a24:	d8802a15 	stw	r2,168(sp)
80210a28:	dd002d15 	stw	r20,180(sp)
80210a2c:	d8002915 	stw	zero,164(sp)
80210a30:	d8003215 	stw	zero,200(sp)
80210a34:	003ea306 	br	802104c4 <__reset+0xfa1f04c4>
80210a38:	18c03fcc 	andi	r3,r3,255
80210a3c:	183f8c26 	beq	r3,zero,80210870 <__reset+0xfa1f0870>
80210a40:	d9c02785 	stb	r7,158(sp)
80210a44:	003f8a06 	br	80210870 <__reset+0xfa1f0870>
80210a48:	18c03fcc 	andi	r3,r3,255
80210a4c:	1805631e 	bne	r3,zero,80211fdc <___svfprintf_internal_r+0x21d0>
80210a50:	016008b4 	movhi	r5,32802
80210a54:	2952af04 	addi	r5,r5,19132
80210a58:	d9403a15 	stw	r5,232(sp)
80210a5c:	9080080c 	andi	r2,r18,32
80210a60:	103f9f1e 	bne	r2,zero,802108e0 <__reset+0xfa1f08e0>
80210a64:	9080040c 	andi	r2,r18,16
80210a68:	10029c26 	beq	r2,zero,802114dc <___svfprintf_internal_r+0x16d0>
80210a6c:	d8c02d17 	ldw	r3,180(sp)
80210a70:	002d883a 	mov	r22,zero
80210a74:	1d000017 	ldw	r20,0(r3)
80210a78:	18c00104 	addi	r3,r3,4
80210a7c:	d8c02d15 	stw	r3,180(sp)
80210a80:	003f9c06 	br	802108f4 <__reset+0xfa1f08f4>
80210a84:	94800054 	ori	r18,r18,1
80210a88:	bc400007 	ldb	r17,0(r23)
80210a8c:	003d3306 	br	8020ff5c <__reset+0xfa1eff5c>
80210a90:	38803fcc 	andi	r2,r7,255
80210a94:	1080201c 	xori	r2,r2,128
80210a98:	10bfe004 	addi	r2,r2,-128
80210a9c:	1002971e 	bne	r2,zero,802114fc <___svfprintf_internal_r+0x16f0>
80210aa0:	00c00044 	movi	r3,1
80210aa4:	01c00804 	movi	r7,32
80210aa8:	bc400007 	ldb	r17,0(r23)
80210aac:	003d2b06 	br	8020ff5c <__reset+0xfa1eff5c>
80210ab0:	18c03fcc 	andi	r3,r3,255
80210ab4:	183e2326 	beq	r3,zero,80210344 <__reset+0xfa1f0344>
80210ab8:	d9c02785 	stb	r7,158(sp)
80210abc:	003e2106 	br	80210344 <__reset+0xfa1f0344>
80210ac0:	bc400007 	ldb	r17,0(r23)
80210ac4:	8a430426 	beq	r17,r9,802116d8 <___svfprintf_internal_r+0x18cc>
80210ac8:	94800414 	ori	r18,r18,16
80210acc:	003d2306 	br	8020ff5c <__reset+0xfa1eff5c>
80210ad0:	18c03fcc 	andi	r3,r3,255
80210ad4:	18053f1e 	bne	r3,zero,80211fd4 <___svfprintf_internal_r+0x21c8>
80210ad8:	9080080c 	andi	r2,r18,32
80210adc:	10028926 	beq	r2,zero,80211504 <___svfprintf_internal_r+0x16f8>
80210ae0:	d9402d17 	ldw	r5,180(sp)
80210ae4:	d9002f17 	ldw	r4,188(sp)
80210ae8:	28800017 	ldw	r2,0(r5)
80210aec:	2007d7fa 	srai	r3,r4,31
80210af0:	29400104 	addi	r5,r5,4
80210af4:	d9402d15 	stw	r5,180(sp)
80210af8:	11000015 	stw	r4,0(r2)
80210afc:	10c00115 	stw	r3,4(r2)
80210b00:	003ced06 	br	8020feb8 <__reset+0xfa1efeb8>
80210b04:	94801014 	ori	r18,r18,64
80210b08:	bc400007 	ldb	r17,0(r23)
80210b0c:	003d1306 	br	8020ff5c <__reset+0xfa1eff5c>
80210b10:	012008b4 	movhi	r4,32802
80210b14:	2112af04 	addi	r4,r4,19132
80210b18:	0039883a 	mov	fp,zero
80210b1c:	d9003a15 	stw	r4,232(sp)
80210b20:	04401e04 	movi	r17,120
80210b24:	003f8206 	br	80210930 <__reset+0xfa1f0930>
80210b28:	18c03fcc 	andi	r3,r3,255
80210b2c:	1805221e 	bne	r3,zero,80211fb8 <___svfprintf_internal_r+0x21ac>
80210b30:	883d9526 	beq	r17,zero,80210188 <__reset+0xfa1f0188>
80210b34:	00c00044 	movi	r3,1
80210b38:	d8c02a15 	stw	r3,168(sp)
80210b3c:	dc401405 	stb	r17,80(sp)
80210b40:	d8002785 	stb	zero,158(sp)
80210b44:	003f9406 	br	80210998 <__reset+0xfa1f0998>
80210b48:	012008b4 	movhi	r4,32802
80210b4c:	2112af04 	addi	r4,r4,19132
80210b50:	d9003a15 	stw	r4,232(sp)
80210b54:	d8c02d15 	stw	r3,180(sp)
80210b58:	1025883a 	mov	r18,r2
80210b5c:	04401e04 	movi	r17,120
80210b60:	a584b03a 	or	r2,r20,r22
80210b64:	1000fa1e 	bne	r2,zero,80210f50 <___svfprintf_internal_r+0x1144>
80210b68:	0039883a 	mov	fp,zero
80210b6c:	00800084 	movi	r2,2
80210b70:	10803fcc 	andi	r2,r2,255
80210b74:	00c00044 	movi	r3,1
80210b78:	10c21626 	beq	r2,r3,802113d4 <___svfprintf_internal_r+0x15c8>
80210b7c:	00c00084 	movi	r3,2
80210b80:	10fe301e 	bne	r2,r3,80210444 <__reset+0xfa1f0444>
80210b84:	003d7606 	br	80210160 <__reset+0xfa1f0160>
80210b88:	d8c02017 	ldw	r3,128(sp)
80210b8c:	003e9506 	br	802105e4 <__reset+0xfa1f05e4>
80210b90:	00801944 	movi	r2,101
80210b94:	14407c0e 	bge	r2,r17,80210d88 <___svfprintf_internal_r+0xf7c>
80210b98:	d9003617 	ldw	r4,216(sp)
80210b9c:	d9403717 	ldw	r5,220(sp)
80210ba0:	000d883a 	mov	r6,zero
80210ba4:	000f883a 	mov	r7,zero
80210ba8:	d8c03d15 	stw	r3,244(sp)
80210bac:	da003e15 	stw	r8,248(sp)
80210bb0:	021e51c0 	call	8021e51c <__eqdf2>
80210bb4:	d8c03d17 	ldw	r3,244(sp)
80210bb8:	da003e17 	ldw	r8,248(sp)
80210bbc:	1000f51e 	bne	r2,zero,80210f94 <___svfprintf_internal_r+0x1188>
80210bc0:	d8801f17 	ldw	r2,124(sp)
80210bc4:	012008b4 	movhi	r4,32802
80210bc8:	2112b604 	addi	r4,r4,19160
80210bcc:	18c00044 	addi	r3,r3,1
80210bd0:	10800044 	addi	r2,r2,1
80210bd4:	41000015 	stw	r4,0(r8)
80210bd8:	01000044 	movi	r4,1
80210bdc:	41000115 	stw	r4,4(r8)
80210be0:	d8c02015 	stw	r3,128(sp)
80210be4:	d8801f15 	stw	r2,124(sp)
80210be8:	010001c4 	movi	r4,7
80210bec:	20826616 	blt	r4,r2,80211588 <___svfprintf_internal_r+0x177c>
80210bf0:	42000204 	addi	r8,r8,8
80210bf4:	d8802617 	ldw	r2,152(sp)
80210bf8:	d9403317 	ldw	r5,204(sp)
80210bfc:	11400216 	blt	r2,r5,80210c08 <___svfprintf_internal_r+0xdfc>
80210c00:	9080004c 	andi	r2,r18,1
80210c04:	103ed526 	beq	r2,zero,8021075c <__reset+0xfa1f075c>
80210c08:	d8803817 	ldw	r2,224(sp)
80210c0c:	d9003417 	ldw	r4,208(sp)
80210c10:	d9403817 	ldw	r5,224(sp)
80210c14:	1887883a 	add	r3,r3,r2
80210c18:	d8801f17 	ldw	r2,124(sp)
80210c1c:	41000015 	stw	r4,0(r8)
80210c20:	41400115 	stw	r5,4(r8)
80210c24:	10800044 	addi	r2,r2,1
80210c28:	d8c02015 	stw	r3,128(sp)
80210c2c:	d8801f15 	stw	r2,124(sp)
80210c30:	010001c4 	movi	r4,7
80210c34:	2082af16 	blt	r4,r2,802116f4 <___svfprintf_internal_r+0x18e8>
80210c38:	42000204 	addi	r8,r8,8
80210c3c:	d8803317 	ldw	r2,204(sp)
80210c40:	143fffc4 	addi	r16,r2,-1
80210c44:	043ec50e 	bge	zero,r16,8021075c <__reset+0xfa1f075c>
80210c48:	04400404 	movi	r17,16
80210c4c:	d8801f17 	ldw	r2,124(sp)
80210c50:	8c00860e 	bge	r17,r16,80210e6c <___svfprintf_internal_r+0x1060>
80210c54:	016008b4 	movhi	r5,32802
80210c58:	2952b684 	addi	r5,r5,19162
80210c5c:	d9402b15 	stw	r5,172(sp)
80210c60:	058001c4 	movi	r22,7
80210c64:	dd002c17 	ldw	r20,176(sp)
80210c68:	00000306 	br	80210c78 <___svfprintf_internal_r+0xe6c>
80210c6c:	42000204 	addi	r8,r8,8
80210c70:	843ffc04 	addi	r16,r16,-16
80210c74:	8c00800e 	bge	r17,r16,80210e78 <___svfprintf_internal_r+0x106c>
80210c78:	18c00404 	addi	r3,r3,16
80210c7c:	10800044 	addi	r2,r2,1
80210c80:	45400015 	stw	r21,0(r8)
80210c84:	44400115 	stw	r17,4(r8)
80210c88:	d8c02015 	stw	r3,128(sp)
80210c8c:	d8801f15 	stw	r2,124(sp)
80210c90:	b0bff60e 	bge	r22,r2,80210c6c <__reset+0xfa1f0c6c>
80210c94:	d9801e04 	addi	r6,sp,120
80210c98:	a00b883a 	mov	r5,r20
80210c9c:	9809883a 	mov	r4,r19
80210ca0:	021939c0 	call	8021939c <__ssprint_r>
80210ca4:	103d3e1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210ca8:	d8c02017 	ldw	r3,128(sp)
80210cac:	d8801f17 	ldw	r2,124(sp)
80210cb0:	da000404 	addi	r8,sp,16
80210cb4:	003fee06 	br	80210c70 <__reset+0xfa1f0c70>
80210cb8:	d9403117 	ldw	r5,196(sp)
80210cbc:	d8802a17 	ldw	r2,168(sp)
80210cc0:	28adc83a 	sub	r22,r5,r2
80210cc4:	05be650e 	bge	zero,r22,8021065c <__reset+0xfa1f065c>
80210cc8:	07000404 	movi	fp,16
80210ccc:	d8801f17 	ldw	r2,124(sp)
80210cd0:	e583a20e 	bge	fp,r22,80211b5c <___svfprintf_internal_r+0x1d50>
80210cd4:	016008b4 	movhi	r5,32802
80210cd8:	2952b684 	addi	r5,r5,19162
80210cdc:	dc403015 	stw	r17,192(sp)
80210ce0:	d9402b15 	stw	r5,172(sp)
80210ce4:	b023883a 	mov	r17,r22
80210ce8:	050001c4 	movi	r20,7
80210cec:	902d883a 	mov	r22,r18
80210cf0:	8025883a 	mov	r18,r16
80210cf4:	dc002c17 	ldw	r16,176(sp)
80210cf8:	00000306 	br	80210d08 <___svfprintf_internal_r+0xefc>
80210cfc:	8c7ffc04 	addi	r17,r17,-16
80210d00:	42000204 	addi	r8,r8,8
80210d04:	e440110e 	bge	fp,r17,80210d4c <___svfprintf_internal_r+0xf40>
80210d08:	18c00404 	addi	r3,r3,16
80210d0c:	10800044 	addi	r2,r2,1
80210d10:	45400015 	stw	r21,0(r8)
80210d14:	47000115 	stw	fp,4(r8)
80210d18:	d8c02015 	stw	r3,128(sp)
80210d1c:	d8801f15 	stw	r2,124(sp)
80210d20:	a0bff60e 	bge	r20,r2,80210cfc <__reset+0xfa1f0cfc>
80210d24:	d9801e04 	addi	r6,sp,120
80210d28:	800b883a 	mov	r5,r16
80210d2c:	9809883a 	mov	r4,r19
80210d30:	021939c0 	call	8021939c <__ssprint_r>
80210d34:	103d1a1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210d38:	8c7ffc04 	addi	r17,r17,-16
80210d3c:	d8c02017 	ldw	r3,128(sp)
80210d40:	d8801f17 	ldw	r2,124(sp)
80210d44:	da000404 	addi	r8,sp,16
80210d48:	e47fef16 	blt	fp,r17,80210d08 <__reset+0xfa1f0d08>
80210d4c:	9021883a 	mov	r16,r18
80210d50:	b025883a 	mov	r18,r22
80210d54:	882d883a 	mov	r22,r17
80210d58:	dc403017 	ldw	r17,192(sp)
80210d5c:	d9002b17 	ldw	r4,172(sp)
80210d60:	1d87883a 	add	r3,r3,r22
80210d64:	10800044 	addi	r2,r2,1
80210d68:	41000015 	stw	r4,0(r8)
80210d6c:	45800115 	stw	r22,4(r8)
80210d70:	d8c02015 	stw	r3,128(sp)
80210d74:	d8801f15 	stw	r2,124(sp)
80210d78:	010001c4 	movi	r4,7
80210d7c:	20819a16 	blt	r4,r2,802113e8 <___svfprintf_internal_r+0x15dc>
80210d80:	42000204 	addi	r8,r8,8
80210d84:	003e3506 	br	8021065c <__reset+0xfa1f065c>
80210d88:	d9403317 	ldw	r5,204(sp)
80210d8c:	00800044 	movi	r2,1
80210d90:	18c00044 	addi	r3,r3,1
80210d94:	1141710e 	bge	r2,r5,8021135c <___svfprintf_internal_r+0x1550>
80210d98:	dc401f17 	ldw	r17,124(sp)
80210d9c:	00800044 	movi	r2,1
80210da0:	40800115 	stw	r2,4(r8)
80210da4:	8c400044 	addi	r17,r17,1
80210da8:	44000015 	stw	r16,0(r8)
80210dac:	d8c02015 	stw	r3,128(sp)
80210db0:	dc401f15 	stw	r17,124(sp)
80210db4:	008001c4 	movi	r2,7
80210db8:	14417416 	blt	r2,r17,8021138c <___svfprintf_internal_r+0x1580>
80210dbc:	42000204 	addi	r8,r8,8
80210dc0:	d8803817 	ldw	r2,224(sp)
80210dc4:	d9003417 	ldw	r4,208(sp)
80210dc8:	8c400044 	addi	r17,r17,1
80210dcc:	10c7883a 	add	r3,r2,r3
80210dd0:	40800115 	stw	r2,4(r8)
80210dd4:	41000015 	stw	r4,0(r8)
80210dd8:	d8c02015 	stw	r3,128(sp)
80210ddc:	dc401f15 	stw	r17,124(sp)
80210de0:	008001c4 	movi	r2,7
80210de4:	14417216 	blt	r2,r17,802113b0 <___svfprintf_internal_r+0x15a4>
80210de8:	45800204 	addi	r22,r8,8
80210dec:	d9003617 	ldw	r4,216(sp)
80210df0:	d9403717 	ldw	r5,220(sp)
80210df4:	000d883a 	mov	r6,zero
80210df8:	000f883a 	mov	r7,zero
80210dfc:	d8c03d15 	stw	r3,244(sp)
80210e00:	021e51c0 	call	8021e51c <__eqdf2>
80210e04:	d8c03d17 	ldw	r3,244(sp)
80210e08:	1000b326 	beq	r2,zero,802110d8 <___svfprintf_internal_r+0x12cc>
80210e0c:	d9403317 	ldw	r5,204(sp)
80210e10:	84000044 	addi	r16,r16,1
80210e14:	8c400044 	addi	r17,r17,1
80210e18:	28bfffc4 	addi	r2,r5,-1
80210e1c:	1887883a 	add	r3,r3,r2
80210e20:	b0800115 	stw	r2,4(r22)
80210e24:	b4000015 	stw	r16,0(r22)
80210e28:	d8c02015 	stw	r3,128(sp)
80210e2c:	dc401f15 	stw	r17,124(sp)
80210e30:	008001c4 	movi	r2,7
80210e34:	1440d216 	blt	r2,r17,80211180 <___svfprintf_internal_r+0x1374>
80210e38:	b5800204 	addi	r22,r22,8
80210e3c:	d9003b17 	ldw	r4,236(sp)
80210e40:	df0022c4 	addi	fp,sp,139
80210e44:	8c400044 	addi	r17,r17,1
80210e48:	20c7883a 	add	r3,r4,r3
80210e4c:	b7000015 	stw	fp,0(r22)
80210e50:	b1000115 	stw	r4,4(r22)
80210e54:	d8c02015 	stw	r3,128(sp)
80210e58:	dc401f15 	stw	r17,124(sp)
80210e5c:	008001c4 	movi	r2,7
80210e60:	14400e16 	blt	r2,r17,80210e9c <___svfprintf_internal_r+0x1090>
80210e64:	b2000204 	addi	r8,r22,8
80210e68:	003e3c06 	br	8021075c <__reset+0xfa1f075c>
80210e6c:	012008b4 	movhi	r4,32802
80210e70:	2112b684 	addi	r4,r4,19162
80210e74:	d9002b15 	stw	r4,172(sp)
80210e78:	d9002b17 	ldw	r4,172(sp)
80210e7c:	1c07883a 	add	r3,r3,r16
80210e80:	44000115 	stw	r16,4(r8)
80210e84:	41000015 	stw	r4,0(r8)
80210e88:	10800044 	addi	r2,r2,1
80210e8c:	d8c02015 	stw	r3,128(sp)
80210e90:	d8801f15 	stw	r2,124(sp)
80210e94:	010001c4 	movi	r4,7
80210e98:	20be2f0e 	bge	r4,r2,80210758 <__reset+0xfa1f0758>
80210e9c:	d9402c17 	ldw	r5,176(sp)
80210ea0:	d9801e04 	addi	r6,sp,120
80210ea4:	9809883a 	mov	r4,r19
80210ea8:	021939c0 	call	8021939c <__ssprint_r>
80210eac:	103cbc1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210eb0:	d8c02017 	ldw	r3,128(sp)
80210eb4:	da000404 	addi	r8,sp,16
80210eb8:	003e2806 	br	8021075c <__reset+0xfa1f075c>
80210ebc:	d9402c17 	ldw	r5,176(sp)
80210ec0:	d9801e04 	addi	r6,sp,120
80210ec4:	9809883a 	mov	r4,r19
80210ec8:	021939c0 	call	8021939c <__ssprint_r>
80210ecc:	103e5f26 	beq	r2,zero,8021084c <__reset+0xfa1f084c>
80210ed0:	003cb306 	br	802101a0 <__reset+0xfa1f01a0>
80210ed4:	d9402c17 	ldw	r5,176(sp)
80210ed8:	d9801e04 	addi	r6,sp,120
80210edc:	9809883a 	mov	r4,r19
80210ee0:	021939c0 	call	8021939c <__ssprint_r>
80210ee4:	103cae1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210ee8:	d8c02017 	ldw	r3,128(sp)
80210eec:	da000404 	addi	r8,sp,16
80210ef0:	003e0d06 	br	80210728 <__reset+0xfa1f0728>
80210ef4:	d9402c17 	ldw	r5,176(sp)
80210ef8:	d9801e04 	addi	r6,sp,120
80210efc:	9809883a 	mov	r4,r19
80210f00:	021939c0 	call	8021939c <__ssprint_r>
80210f04:	103ca61e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210f08:	d8c02017 	ldw	r3,128(sp)
80210f0c:	da000404 	addi	r8,sp,16
80210f10:	003dc106 	br	80210618 <__reset+0xfa1f0618>
80210f14:	d9402c17 	ldw	r5,176(sp)
80210f18:	d9801e04 	addi	r6,sp,120
80210f1c:	9809883a 	mov	r4,r19
80210f20:	021939c0 	call	8021939c <__ssprint_r>
80210f24:	103c9e1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80210f28:	d8c02017 	ldw	r3,128(sp)
80210f2c:	da000404 	addi	r8,sp,16
80210f30:	003dc706 	br	80210650 <__reset+0xfa1f0650>
80210f34:	d8802917 	ldw	r2,164(sp)
80210f38:	d8002785 	stb	zero,158(sp)
80210f3c:	103f0816 	blt	r2,zero,80210b60 <__reset+0xfa1f0b60>
80210f40:	00ffdfc4 	movi	r3,-129
80210f44:	a584b03a 	or	r2,r20,r22
80210f48:	90e4703a 	and	r18,r18,r3
80210f4c:	103c8126 	beq	r2,zero,80210154 <__reset+0xfa1f0154>
80210f50:	0039883a 	mov	fp,zero
80210f54:	003e7606 	br	80210930 <__reset+0xfa1f0930>
80210f58:	9080040c 	andi	r2,r18,16
80210f5c:	10013d26 	beq	r2,zero,80211454 <___svfprintf_internal_r+0x1648>
80210f60:	d9002d17 	ldw	r4,180(sp)
80210f64:	d9402917 	ldw	r5,164(sp)
80210f68:	d8002785 	stb	zero,158(sp)
80210f6c:	20800104 	addi	r2,r4,4
80210f70:	25000017 	ldw	r20,0(r4)
80210f74:	002d883a 	mov	r22,zero
80210f78:	28013f16 	blt	r5,zero,80211478 <___svfprintf_internal_r+0x166c>
80210f7c:	00ffdfc4 	movi	r3,-129
80210f80:	d8802d15 	stw	r2,180(sp)
80210f84:	90e4703a 	and	r18,r18,r3
80210f88:	a03d2b26 	beq	r20,zero,80210438 <__reset+0xfa1f0438>
80210f8c:	0039883a 	mov	fp,zero
80210f90:	003d2e06 	br	8021044c <__reset+0xfa1f044c>
80210f94:	dc402617 	ldw	r17,152(sp)
80210f98:	0441830e 	bge	zero,r17,802115a8 <___svfprintf_internal_r+0x179c>
80210f9c:	dc403217 	ldw	r17,200(sp)
80210fa0:	d8803317 	ldw	r2,204(sp)
80210fa4:	1440010e 	bge	r2,r17,80210fac <___svfprintf_internal_r+0x11a0>
80210fa8:	1023883a 	mov	r17,r2
80210fac:	04400a0e 	bge	zero,r17,80210fd8 <___svfprintf_internal_r+0x11cc>
80210fb0:	d8801f17 	ldw	r2,124(sp)
80210fb4:	1c47883a 	add	r3,r3,r17
80210fb8:	44000015 	stw	r16,0(r8)
80210fbc:	10800044 	addi	r2,r2,1
80210fc0:	44400115 	stw	r17,4(r8)
80210fc4:	d8c02015 	stw	r3,128(sp)
80210fc8:	d8801f15 	stw	r2,124(sp)
80210fcc:	010001c4 	movi	r4,7
80210fd0:	20827516 	blt	r4,r2,802119a8 <___svfprintf_internal_r+0x1b9c>
80210fd4:	42000204 	addi	r8,r8,8
80210fd8:	88027b16 	blt	r17,zero,802119c8 <___svfprintf_internal_r+0x1bbc>
80210fdc:	d9003217 	ldw	r4,200(sp)
80210fe0:	2463c83a 	sub	r17,r4,r17
80210fe4:	0440990e 	bge	zero,r17,8021124c <___svfprintf_internal_r+0x1440>
80210fe8:	05800404 	movi	r22,16
80210fec:	d8801f17 	ldw	r2,124(sp)
80210ff0:	b441530e 	bge	r22,r17,80211540 <___svfprintf_internal_r+0x1734>
80210ff4:	012008b4 	movhi	r4,32802
80210ff8:	2112b684 	addi	r4,r4,19162
80210ffc:	d9002b15 	stw	r4,172(sp)
80211000:	070001c4 	movi	fp,7
80211004:	dd002c17 	ldw	r20,176(sp)
80211008:	00000306 	br	80211018 <___svfprintf_internal_r+0x120c>
8021100c:	42000204 	addi	r8,r8,8
80211010:	8c7ffc04 	addi	r17,r17,-16
80211014:	b4414d0e 	bge	r22,r17,8021154c <___svfprintf_internal_r+0x1740>
80211018:	18c00404 	addi	r3,r3,16
8021101c:	10800044 	addi	r2,r2,1
80211020:	45400015 	stw	r21,0(r8)
80211024:	45800115 	stw	r22,4(r8)
80211028:	d8c02015 	stw	r3,128(sp)
8021102c:	d8801f15 	stw	r2,124(sp)
80211030:	e0bff60e 	bge	fp,r2,8021100c <__reset+0xfa1f100c>
80211034:	d9801e04 	addi	r6,sp,120
80211038:	a00b883a 	mov	r5,r20
8021103c:	9809883a 	mov	r4,r19
80211040:	021939c0 	call	8021939c <__ssprint_r>
80211044:	103c561e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211048:	d8c02017 	ldw	r3,128(sp)
8021104c:	d8801f17 	ldw	r2,124(sp)
80211050:	da000404 	addi	r8,sp,16
80211054:	003fee06 	br	80211010 <__reset+0xfa1f1010>
80211058:	d9402c17 	ldw	r5,176(sp)
8021105c:	d9801e04 	addi	r6,sp,120
80211060:	9809883a 	mov	r4,r19
80211064:	021939c0 	call	8021939c <__ssprint_r>
80211068:	103c4d1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
8021106c:	d8c02017 	ldw	r3,128(sp)
80211070:	df002787 	ldb	fp,158(sp)
80211074:	da000404 	addi	r8,sp,16
80211078:	003d5a06 	br	802105e4 <__reset+0xfa1f05e4>
8021107c:	9080040c 	andi	r2,r18,16
80211080:	10005c26 	beq	r2,zero,802111f4 <___svfprintf_internal_r+0x13e8>
80211084:	d9402d17 	ldw	r5,180(sp)
80211088:	d8c02917 	ldw	r3,164(sp)
8021108c:	d8002785 	stb	zero,158(sp)
80211090:	28800104 	addi	r2,r5,4
80211094:	2d000017 	ldw	r20,0(r5)
80211098:	002d883a 	mov	r22,zero
8021109c:	18005e16 	blt	r3,zero,80211218 <___svfprintf_internal_r+0x140c>
802110a0:	00ffdfc4 	movi	r3,-129
802110a4:	d8802d15 	stw	r2,180(sp)
802110a8:	90e4703a 	and	r18,r18,r3
802110ac:	0039883a 	mov	fp,zero
802110b0:	a03dfe26 	beq	r20,zero,802108ac <__reset+0xfa1f08ac>
802110b4:	00800244 	movi	r2,9
802110b8:	153cb336 	bltu	r2,r20,80210388 <__reset+0xfa1f0388>
802110bc:	a5000c04 	addi	r20,r20,48
802110c0:	dc001dc4 	addi	r16,sp,119
802110c4:	dd001dc5 	stb	r20,119(sp)
802110c8:	d8c02817 	ldw	r3,160(sp)
802110cc:	1c07c83a 	sub	r3,r3,r16
802110d0:	d8c02e15 	stw	r3,184(sp)
802110d4:	003cf506 	br	802104ac <__reset+0xfa1f04ac>
802110d8:	d8803317 	ldw	r2,204(sp)
802110dc:	143fffc4 	addi	r16,r2,-1
802110e0:	043f560e 	bge	zero,r16,80210e3c <__reset+0xfa1f0e3c>
802110e4:	07000404 	movi	fp,16
802110e8:	e403530e 	bge	fp,r16,80211e38 <___svfprintf_internal_r+0x202c>
802110ec:	016008b4 	movhi	r5,32802
802110f0:	2952b684 	addi	r5,r5,19162
802110f4:	d9402b15 	stw	r5,172(sp)
802110f8:	01c001c4 	movi	r7,7
802110fc:	dd002c17 	ldw	r20,176(sp)
80211100:	00000306 	br	80211110 <___svfprintf_internal_r+0x1304>
80211104:	843ffc04 	addi	r16,r16,-16
80211108:	b5800204 	addi	r22,r22,8
8021110c:	e400130e 	bge	fp,r16,8021115c <___svfprintf_internal_r+0x1350>
80211110:	18c00404 	addi	r3,r3,16
80211114:	8c400044 	addi	r17,r17,1
80211118:	b5400015 	stw	r21,0(r22)
8021111c:	b7000115 	stw	fp,4(r22)
80211120:	d8c02015 	stw	r3,128(sp)
80211124:	dc401f15 	stw	r17,124(sp)
80211128:	3c7ff60e 	bge	r7,r17,80211104 <__reset+0xfa1f1104>
8021112c:	d9801e04 	addi	r6,sp,120
80211130:	a00b883a 	mov	r5,r20
80211134:	9809883a 	mov	r4,r19
80211138:	d9c03d15 	stw	r7,244(sp)
8021113c:	021939c0 	call	8021939c <__ssprint_r>
80211140:	d9c03d17 	ldw	r7,244(sp)
80211144:	103c161e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211148:	843ffc04 	addi	r16,r16,-16
8021114c:	d8c02017 	ldw	r3,128(sp)
80211150:	dc401f17 	ldw	r17,124(sp)
80211154:	dd800404 	addi	r22,sp,16
80211158:	e43fed16 	blt	fp,r16,80211110 <__reset+0xfa1f1110>
8021115c:	d8802b17 	ldw	r2,172(sp)
80211160:	1c07883a 	add	r3,r3,r16
80211164:	8c400044 	addi	r17,r17,1
80211168:	b0800015 	stw	r2,0(r22)
8021116c:	b4000115 	stw	r16,4(r22)
80211170:	d8c02015 	stw	r3,128(sp)
80211174:	dc401f15 	stw	r17,124(sp)
80211178:	008001c4 	movi	r2,7
8021117c:	147f2e0e 	bge	r2,r17,80210e38 <__reset+0xfa1f0e38>
80211180:	d9402c17 	ldw	r5,176(sp)
80211184:	d9801e04 	addi	r6,sp,120
80211188:	9809883a 	mov	r4,r19
8021118c:	021939c0 	call	8021939c <__ssprint_r>
80211190:	103c031e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211194:	d8c02017 	ldw	r3,128(sp)
80211198:	dc401f17 	ldw	r17,124(sp)
8021119c:	dd800404 	addi	r22,sp,16
802111a0:	003f2606 	br	80210e3c <__reset+0xfa1f0e3c>
802111a4:	9080040c 	andi	r2,r18,16
802111a8:	1000c326 	beq	r2,zero,802114b8 <___svfprintf_internal_r+0x16ac>
802111ac:	d8802d17 	ldw	r2,180(sp)
802111b0:	15000017 	ldw	r20,0(r2)
802111b4:	10800104 	addi	r2,r2,4
802111b8:	d8802d15 	stw	r2,180(sp)
802111bc:	a02dd7fa 	srai	r22,r20,31
802111c0:	b005883a 	mov	r2,r22
802111c4:	103c680e 	bge	r2,zero,80210368 <__reset+0xfa1f0368>
802111c8:	0529c83a 	sub	r20,zero,r20
802111cc:	a004c03a 	cmpne	r2,r20,zero
802111d0:	05adc83a 	sub	r22,zero,r22
802111d4:	b0adc83a 	sub	r22,r22,r2
802111d8:	d8802917 	ldw	r2,164(sp)
802111dc:	07000b44 	movi	fp,45
802111e0:	df002785 	stb	fp,158(sp)
802111e4:	10022e16 	blt	r2,zero,80211aa0 <___svfprintf_internal_r+0x1c94>
802111e8:	00bfdfc4 	movi	r2,-129
802111ec:	90a4703a 	and	r18,r18,r2
802111f0:	003c6406 	br	80210384 <__reset+0xfa1f0384>
802111f4:	9080100c 	andi	r2,r18,64
802111f8:	d8002785 	stb	zero,158(sp)
802111fc:	10012526 	beq	r2,zero,80211694 <___svfprintf_internal_r+0x1888>
80211200:	d9002d17 	ldw	r4,180(sp)
80211204:	d9402917 	ldw	r5,164(sp)
80211208:	002d883a 	mov	r22,zero
8021120c:	20800104 	addi	r2,r4,4
80211210:	2500000b 	ldhu	r20,0(r4)
80211214:	283fa20e 	bge	r5,zero,802110a0 <__reset+0xfa1f10a0>
80211218:	d8802d15 	stw	r2,180(sp)
8021121c:	0039883a 	mov	fp,zero
80211220:	a584b03a 	or	r2,r20,r22
80211224:	103c571e 	bne	r2,zero,80210384 <__reset+0xfa1f0384>
80211228:	00800044 	movi	r2,1
8021122c:	003e5006 	br	80210b70 <__reset+0xfa1f0b70>
80211230:	d9402c17 	ldw	r5,176(sp)
80211234:	d9801e04 	addi	r6,sp,120
80211238:	9809883a 	mov	r4,r19
8021123c:	021939c0 	call	8021939c <__ssprint_r>
80211240:	103bd71e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211244:	d8c02017 	ldw	r3,128(sp)
80211248:	da000404 	addi	r8,sp,16
8021124c:	d9003217 	ldw	r4,200(sp)
80211250:	d8802617 	ldw	r2,152(sp)
80211254:	d9403317 	ldw	r5,204(sp)
80211258:	8123883a 	add	r17,r16,r4
8021125c:	11400216 	blt	r2,r5,80211268 <___svfprintf_internal_r+0x145c>
80211260:	9100004c 	andi	r4,r18,1
80211264:	20000d26 	beq	r4,zero,8021129c <___svfprintf_internal_r+0x1490>
80211268:	d9003817 	ldw	r4,224(sp)
8021126c:	d9403417 	ldw	r5,208(sp)
80211270:	1907883a 	add	r3,r3,r4
80211274:	d9001f17 	ldw	r4,124(sp)
80211278:	41400015 	stw	r5,0(r8)
8021127c:	d9403817 	ldw	r5,224(sp)
80211280:	21000044 	addi	r4,r4,1
80211284:	d8c02015 	stw	r3,128(sp)
80211288:	41400115 	stw	r5,4(r8)
8021128c:	d9001f15 	stw	r4,124(sp)
80211290:	014001c4 	movi	r5,7
80211294:	2901dc16 	blt	r5,r4,80211a08 <___svfprintf_internal_r+0x1bfc>
80211298:	42000204 	addi	r8,r8,8
8021129c:	d9003317 	ldw	r4,204(sp)
802112a0:	8121883a 	add	r16,r16,r4
802112a4:	2085c83a 	sub	r2,r4,r2
802112a8:	8461c83a 	sub	r16,r16,r17
802112ac:	1400010e 	bge	r2,r16,802112b4 <___svfprintf_internal_r+0x14a8>
802112b0:	1021883a 	mov	r16,r2
802112b4:	04000a0e 	bge	zero,r16,802112e0 <___svfprintf_internal_r+0x14d4>
802112b8:	d9001f17 	ldw	r4,124(sp)
802112bc:	1c07883a 	add	r3,r3,r16
802112c0:	44400015 	stw	r17,0(r8)
802112c4:	21000044 	addi	r4,r4,1
802112c8:	44000115 	stw	r16,4(r8)
802112cc:	d8c02015 	stw	r3,128(sp)
802112d0:	d9001f15 	stw	r4,124(sp)
802112d4:	014001c4 	movi	r5,7
802112d8:	2901e616 	blt	r5,r4,80211a74 <___svfprintf_internal_r+0x1c68>
802112dc:	42000204 	addi	r8,r8,8
802112e0:	8001f616 	blt	r16,zero,80211abc <___svfprintf_internal_r+0x1cb0>
802112e4:	1421c83a 	sub	r16,r2,r16
802112e8:	043d1c0e 	bge	zero,r16,8021075c <__reset+0xfa1f075c>
802112ec:	04400404 	movi	r17,16
802112f0:	d8801f17 	ldw	r2,124(sp)
802112f4:	8c3edd0e 	bge	r17,r16,80210e6c <__reset+0xfa1f0e6c>
802112f8:	016008b4 	movhi	r5,32802
802112fc:	2952b684 	addi	r5,r5,19162
80211300:	d9402b15 	stw	r5,172(sp)
80211304:	058001c4 	movi	r22,7
80211308:	dd002c17 	ldw	r20,176(sp)
8021130c:	00000306 	br	8021131c <___svfprintf_internal_r+0x1510>
80211310:	42000204 	addi	r8,r8,8
80211314:	843ffc04 	addi	r16,r16,-16
80211318:	8c3ed70e 	bge	r17,r16,80210e78 <__reset+0xfa1f0e78>
8021131c:	18c00404 	addi	r3,r3,16
80211320:	10800044 	addi	r2,r2,1
80211324:	45400015 	stw	r21,0(r8)
80211328:	44400115 	stw	r17,4(r8)
8021132c:	d8c02015 	stw	r3,128(sp)
80211330:	d8801f15 	stw	r2,124(sp)
80211334:	b0bff60e 	bge	r22,r2,80211310 <__reset+0xfa1f1310>
80211338:	d9801e04 	addi	r6,sp,120
8021133c:	a00b883a 	mov	r5,r20
80211340:	9809883a 	mov	r4,r19
80211344:	021939c0 	call	8021939c <__ssprint_r>
80211348:	103b951e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
8021134c:	d8c02017 	ldw	r3,128(sp)
80211350:	d8801f17 	ldw	r2,124(sp)
80211354:	da000404 	addi	r8,sp,16
80211358:	003fee06 	br	80211314 <__reset+0xfa1f1314>
8021135c:	9088703a 	and	r4,r18,r2
80211360:	203e8d1e 	bne	r4,zero,80210d98 <__reset+0xfa1f0d98>
80211364:	dc401f17 	ldw	r17,124(sp)
80211368:	40800115 	stw	r2,4(r8)
8021136c:	44000015 	stw	r16,0(r8)
80211370:	8c400044 	addi	r17,r17,1
80211374:	d8c02015 	stw	r3,128(sp)
80211378:	dc401f15 	stw	r17,124(sp)
8021137c:	008001c4 	movi	r2,7
80211380:	147f7f16 	blt	r2,r17,80211180 <__reset+0xfa1f1180>
80211384:	45800204 	addi	r22,r8,8
80211388:	003eac06 	br	80210e3c <__reset+0xfa1f0e3c>
8021138c:	d9402c17 	ldw	r5,176(sp)
80211390:	d9801e04 	addi	r6,sp,120
80211394:	9809883a 	mov	r4,r19
80211398:	021939c0 	call	8021939c <__ssprint_r>
8021139c:	103b801e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802113a0:	d8c02017 	ldw	r3,128(sp)
802113a4:	dc401f17 	ldw	r17,124(sp)
802113a8:	da000404 	addi	r8,sp,16
802113ac:	003e8406 	br	80210dc0 <__reset+0xfa1f0dc0>
802113b0:	d9402c17 	ldw	r5,176(sp)
802113b4:	d9801e04 	addi	r6,sp,120
802113b8:	9809883a 	mov	r4,r19
802113bc:	021939c0 	call	8021939c <__ssprint_r>
802113c0:	103b771e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802113c4:	d8c02017 	ldw	r3,128(sp)
802113c8:	dc401f17 	ldw	r17,124(sp)
802113cc:	dd800404 	addi	r22,sp,16
802113d0:	003e8606 	br	80210dec <__reset+0xfa1f0dec>
802113d4:	0029883a 	mov	r20,zero
802113d8:	a5000c04 	addi	r20,r20,48
802113dc:	dc001dc4 	addi	r16,sp,119
802113e0:	dd001dc5 	stb	r20,119(sp)
802113e4:	003f3806 	br	802110c8 <__reset+0xfa1f10c8>
802113e8:	d9402c17 	ldw	r5,176(sp)
802113ec:	d9801e04 	addi	r6,sp,120
802113f0:	9809883a 	mov	r4,r19
802113f4:	021939c0 	call	8021939c <__ssprint_r>
802113f8:	103b691e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802113fc:	d8c02017 	ldw	r3,128(sp)
80211400:	da000404 	addi	r8,sp,16
80211404:	003c9506 	br	8021065c <__reset+0xfa1f065c>
80211408:	d9003617 	ldw	r4,216(sp)
8021140c:	d9403717 	ldw	r5,220(sp)
80211410:	da003e15 	stw	r8,248(sp)
80211414:	02190bc0 	call	802190bc <__fpclassifyd>
80211418:	da003e17 	ldw	r8,248(sp)
8021141c:	1000bd1e 	bne	r2,zero,80211714 <___svfprintf_internal_r+0x1908>
80211420:	008011c4 	movi	r2,71
80211424:	14411e0e 	bge	r2,r17,802118a0 <___svfprintf_internal_r+0x1a94>
80211428:	042008b4 	movhi	r16,32802
8021142c:	8412a904 	addi	r16,r16,19108
80211430:	00c000c4 	movi	r3,3
80211434:	00bfdfc4 	movi	r2,-129
80211438:	d8c02a15 	stw	r3,168(sp)
8021143c:	90a4703a 	and	r18,r18,r2
80211440:	df002783 	ldbu	fp,158(sp)
80211444:	d8c02e15 	stw	r3,184(sp)
80211448:	d8002915 	stw	zero,164(sp)
8021144c:	d8003215 	stw	zero,200(sp)
80211450:	003c1c06 	br	802104c4 <__reset+0xfa1f04c4>
80211454:	9080100c 	andi	r2,r18,64
80211458:	d8002785 	stb	zero,158(sp)
8021145c:	10009426 	beq	r2,zero,802116b0 <___svfprintf_internal_r+0x18a4>
80211460:	d8c02d17 	ldw	r3,180(sp)
80211464:	d9002917 	ldw	r4,164(sp)
80211468:	002d883a 	mov	r22,zero
8021146c:	18800104 	addi	r2,r3,4
80211470:	1d00000b 	ldhu	r20,0(r3)
80211474:	203ec10e 	bge	r4,zero,80210f7c <__reset+0xfa1f0f7c>
80211478:	a586b03a 	or	r3,r20,r22
8021147c:	d8802d15 	stw	r2,180(sp)
80211480:	183ec21e 	bne	r3,zero,80210f8c <__reset+0xfa1f0f8c>
80211484:	0039883a 	mov	fp,zero
80211488:	0005883a 	mov	r2,zero
8021148c:	003db806 	br	80210b70 <__reset+0xfa1f0b70>
80211490:	d8802d17 	ldw	r2,180(sp)
80211494:	d8c02d17 	ldw	r3,180(sp)
80211498:	d9002d17 	ldw	r4,180(sp)
8021149c:	10800017 	ldw	r2,0(r2)
802114a0:	18c00117 	ldw	r3,4(r3)
802114a4:	21000204 	addi	r4,r4,8
802114a8:	d8803615 	stw	r2,216(sp)
802114ac:	d8c03715 	stw	r3,220(sp)
802114b0:	d9002d15 	stw	r4,180(sp)
802114b4:	003b8206 	br	802102c0 <__reset+0xfa1f02c0>
802114b8:	9080100c 	andi	r2,r18,64
802114bc:	10010726 	beq	r2,zero,802118dc <___svfprintf_internal_r+0x1ad0>
802114c0:	d8c02d17 	ldw	r3,180(sp)
802114c4:	1d00000f 	ldh	r20,0(r3)
802114c8:	18c00104 	addi	r3,r3,4
802114cc:	d8c02d15 	stw	r3,180(sp)
802114d0:	a02dd7fa 	srai	r22,r20,31
802114d4:	b005883a 	mov	r2,r22
802114d8:	003ba206 	br	80210364 <__reset+0xfa1f0364>
802114dc:	9080100c 	andi	r2,r18,64
802114e0:	10010526 	beq	r2,zero,802118f8 <___svfprintf_internal_r+0x1aec>
802114e4:	d9002d17 	ldw	r4,180(sp)
802114e8:	002d883a 	mov	r22,zero
802114ec:	2500000b 	ldhu	r20,0(r4)
802114f0:	21000104 	addi	r4,r4,4
802114f4:	d9002d15 	stw	r4,180(sp)
802114f8:	003cfe06 	br	802108f4 <__reset+0xfa1f08f4>
802114fc:	bc400007 	ldb	r17,0(r23)
80211500:	003a9606 	br	8020ff5c <__reset+0xfa1eff5c>
80211504:	9080040c 	andi	r2,r18,16
80211508:	10010126 	beq	r2,zero,80211910 <___svfprintf_internal_r+0x1b04>
8021150c:	d9402d17 	ldw	r5,180(sp)
80211510:	d8c02f17 	ldw	r3,188(sp)
80211514:	28800017 	ldw	r2,0(r5)
80211518:	29400104 	addi	r5,r5,4
8021151c:	d9402d15 	stw	r5,180(sp)
80211520:	10c00015 	stw	r3,0(r2)
80211524:	003a6406 	br	8020feb8 <__reset+0xfa1efeb8>
80211528:	d9002917 	ldw	r4,164(sp)
8021152c:	d8002785 	stb	zero,158(sp)
80211530:	203d8d16 	blt	r4,zero,80210b68 <__reset+0xfa1f0b68>
80211534:	00bfdfc4 	movi	r2,-129
80211538:	90a4703a 	and	r18,r18,r2
8021153c:	003b0506 	br	80210154 <__reset+0xfa1f0154>
80211540:	016008b4 	movhi	r5,32802
80211544:	2952b684 	addi	r5,r5,19162
80211548:	d9402b15 	stw	r5,172(sp)
8021154c:	d9402b17 	ldw	r5,172(sp)
80211550:	1c47883a 	add	r3,r3,r17
80211554:	10800044 	addi	r2,r2,1
80211558:	41400015 	stw	r5,0(r8)
8021155c:	44400115 	stw	r17,4(r8)
80211560:	d8c02015 	stw	r3,128(sp)
80211564:	d8801f15 	stw	r2,124(sp)
80211568:	010001c4 	movi	r4,7
8021156c:	20bf3016 	blt	r4,r2,80211230 <__reset+0xfa1f1230>
80211570:	42000204 	addi	r8,r8,8
80211574:	003f3506 	br	8021124c <__reset+0xfa1f124c>
80211578:	012008b4 	movhi	r4,32802
8021157c:	2112b684 	addi	r4,r4,19162
80211580:	d9002b15 	stw	r4,172(sp)
80211584:	003c5e06 	br	80210700 <__reset+0xfa1f0700>
80211588:	d9402c17 	ldw	r5,176(sp)
8021158c:	d9801e04 	addi	r6,sp,120
80211590:	9809883a 	mov	r4,r19
80211594:	021939c0 	call	8021939c <__ssprint_r>
80211598:	103b011e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
8021159c:	d8c02017 	ldw	r3,128(sp)
802115a0:	da000404 	addi	r8,sp,16
802115a4:	003d9306 	br	80210bf4 <__reset+0xfa1f0bf4>
802115a8:	d8801f17 	ldw	r2,124(sp)
802115ac:	016008b4 	movhi	r5,32802
802115b0:	01000044 	movi	r4,1
802115b4:	18c00044 	addi	r3,r3,1
802115b8:	10800044 	addi	r2,r2,1
802115bc:	2952b604 	addi	r5,r5,19160
802115c0:	41000115 	stw	r4,4(r8)
802115c4:	41400015 	stw	r5,0(r8)
802115c8:	d8c02015 	stw	r3,128(sp)
802115cc:	d8801f15 	stw	r2,124(sp)
802115d0:	010001c4 	movi	r4,7
802115d4:	2080b516 	blt	r4,r2,802118ac <___svfprintf_internal_r+0x1aa0>
802115d8:	42000204 	addi	r8,r8,8
802115dc:	8800041e 	bne	r17,zero,802115f0 <___svfprintf_internal_r+0x17e4>
802115e0:	d8803317 	ldw	r2,204(sp)
802115e4:	1000021e 	bne	r2,zero,802115f0 <___svfprintf_internal_r+0x17e4>
802115e8:	9080004c 	andi	r2,r18,1
802115ec:	103c5b26 	beq	r2,zero,8021075c <__reset+0xfa1f075c>
802115f0:	d9003817 	ldw	r4,224(sp)
802115f4:	d8801f17 	ldw	r2,124(sp)
802115f8:	d9403417 	ldw	r5,208(sp)
802115fc:	20c7883a 	add	r3,r4,r3
80211600:	10800044 	addi	r2,r2,1
80211604:	41000115 	stw	r4,4(r8)
80211608:	41400015 	stw	r5,0(r8)
8021160c:	d8c02015 	stw	r3,128(sp)
80211610:	d8801f15 	stw	r2,124(sp)
80211614:	010001c4 	movi	r4,7
80211618:	20818016 	blt	r4,r2,80211c1c <___svfprintf_internal_r+0x1e10>
8021161c:	42000204 	addi	r8,r8,8
80211620:	0463c83a 	sub	r17,zero,r17
80211624:	0440cb0e 	bge	zero,r17,80211954 <___svfprintf_internal_r+0x1b48>
80211628:	05800404 	movi	r22,16
8021162c:	b440e80e 	bge	r22,r17,802119d0 <___svfprintf_internal_r+0x1bc4>
80211630:	016008b4 	movhi	r5,32802
80211634:	2952b684 	addi	r5,r5,19162
80211638:	d9402b15 	stw	r5,172(sp)
8021163c:	070001c4 	movi	fp,7
80211640:	dd002c17 	ldw	r20,176(sp)
80211644:	00000306 	br	80211654 <___svfprintf_internal_r+0x1848>
80211648:	42000204 	addi	r8,r8,8
8021164c:	8c7ffc04 	addi	r17,r17,-16
80211650:	b440e20e 	bge	r22,r17,802119dc <___svfprintf_internal_r+0x1bd0>
80211654:	18c00404 	addi	r3,r3,16
80211658:	10800044 	addi	r2,r2,1
8021165c:	45400015 	stw	r21,0(r8)
80211660:	45800115 	stw	r22,4(r8)
80211664:	d8c02015 	stw	r3,128(sp)
80211668:	d8801f15 	stw	r2,124(sp)
8021166c:	e0bff60e 	bge	fp,r2,80211648 <__reset+0xfa1f1648>
80211670:	d9801e04 	addi	r6,sp,120
80211674:	a00b883a 	mov	r5,r20
80211678:	9809883a 	mov	r4,r19
8021167c:	021939c0 	call	8021939c <__ssprint_r>
80211680:	103ac71e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211684:	d8c02017 	ldw	r3,128(sp)
80211688:	d8801f17 	ldw	r2,124(sp)
8021168c:	da000404 	addi	r8,sp,16
80211690:	003fee06 	br	8021164c <__reset+0xfa1f164c>
80211694:	d8c02d17 	ldw	r3,180(sp)
80211698:	d9002917 	ldw	r4,164(sp)
8021169c:	002d883a 	mov	r22,zero
802116a0:	18800104 	addi	r2,r3,4
802116a4:	1d000017 	ldw	r20,0(r3)
802116a8:	203e7d0e 	bge	r4,zero,802110a0 <__reset+0xfa1f10a0>
802116ac:	003eda06 	br	80211218 <__reset+0xfa1f1218>
802116b0:	d9402d17 	ldw	r5,180(sp)
802116b4:	d8c02917 	ldw	r3,164(sp)
802116b8:	002d883a 	mov	r22,zero
802116bc:	28800104 	addi	r2,r5,4
802116c0:	2d000017 	ldw	r20,0(r5)
802116c4:	183e2d0e 	bge	r3,zero,80210f7c <__reset+0xfa1f0f7c>
802116c8:	003f6b06 	br	80211478 <__reset+0xfa1f1478>
802116cc:	d8c02d15 	stw	r3,180(sp)
802116d0:	0039883a 	mov	fp,zero
802116d4:	003ed206 	br	80211220 <__reset+0xfa1f1220>
802116d8:	bc400043 	ldbu	r17,1(r23)
802116dc:	94800814 	ori	r18,r18,32
802116e0:	bdc00044 	addi	r23,r23,1
802116e4:	8c403fcc 	andi	r17,r17,255
802116e8:	8c40201c 	xori	r17,r17,128
802116ec:	8c7fe004 	addi	r17,r17,-128
802116f0:	003a1a06 	br	8020ff5c <__reset+0xfa1eff5c>
802116f4:	d9402c17 	ldw	r5,176(sp)
802116f8:	d9801e04 	addi	r6,sp,120
802116fc:	9809883a 	mov	r4,r19
80211700:	021939c0 	call	8021939c <__ssprint_r>
80211704:	103aa61e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211708:	d8c02017 	ldw	r3,128(sp)
8021170c:	da000404 	addi	r8,sp,16
80211710:	003d4a06 	br	80210c3c <__reset+0xfa1f0c3c>
80211714:	d9002917 	ldw	r4,164(sp)
80211718:	05bff7c4 	movi	r22,-33
8021171c:	00bfffc4 	movi	r2,-1
80211720:	8dac703a 	and	r22,r17,r22
80211724:	20806a26 	beq	r4,r2,802118d0 <___svfprintf_internal_r+0x1ac4>
80211728:	008011c4 	movi	r2,71
8021172c:	b0813726 	beq	r22,r2,80211c0c <___svfprintf_internal_r+0x1e00>
80211730:	d9003717 	ldw	r4,220(sp)
80211734:	90c04014 	ori	r3,r18,256
80211738:	d8c02b15 	stw	r3,172(sp)
8021173c:	20015d16 	blt	r4,zero,80211cb4 <___svfprintf_internal_r+0x1ea8>
80211740:	dd003717 	ldw	r20,220(sp)
80211744:	d8002a05 	stb	zero,168(sp)
80211748:	00801984 	movi	r2,102
8021174c:	88814026 	beq	r17,r2,80211c50 <___svfprintf_internal_r+0x1e44>
80211750:	00801184 	movi	r2,70
80211754:	88817126 	beq	r17,r2,80211d1c <___svfprintf_internal_r+0x1f10>
80211758:	00801144 	movi	r2,69
8021175c:	b0816226 	beq	r22,r2,80211ce8 <___svfprintf_internal_r+0x1edc>
80211760:	d8c02917 	ldw	r3,164(sp)
80211764:	d8802104 	addi	r2,sp,132
80211768:	d8800315 	stw	r2,12(sp)
8021176c:	d9403617 	ldw	r5,216(sp)
80211770:	d8802504 	addi	r2,sp,148
80211774:	d8800215 	stw	r2,8(sp)
80211778:	d8802604 	addi	r2,sp,152
8021177c:	d8c00015 	stw	r3,0(sp)
80211780:	d8800115 	stw	r2,4(sp)
80211784:	01c00084 	movi	r7,2
80211788:	a00d883a 	mov	r6,r20
8021178c:	9809883a 	mov	r4,r19
80211790:	d8c03d15 	stw	r3,244(sp)
80211794:	da003e15 	stw	r8,248(sp)
80211798:	02146080 	call	80214608 <_dtoa_r>
8021179c:	1021883a 	mov	r16,r2
802117a0:	008019c4 	movi	r2,103
802117a4:	d8c03d17 	ldw	r3,244(sp)
802117a8:	da003e17 	ldw	r8,248(sp)
802117ac:	8880e726 	beq	r17,r2,80211b4c <___svfprintf_internal_r+0x1d40>
802117b0:	008011c4 	movi	r2,71
802117b4:	8880d426 	beq	r17,r2,80211b08 <___svfprintf_internal_r+0x1cfc>
802117b8:	80f9883a 	add	fp,r16,r3
802117bc:	d9003617 	ldw	r4,216(sp)
802117c0:	000d883a 	mov	r6,zero
802117c4:	000f883a 	mov	r7,zero
802117c8:	a00b883a 	mov	r5,r20
802117cc:	da003e15 	stw	r8,248(sp)
802117d0:	021e51c0 	call	8021e51c <__eqdf2>
802117d4:	da003e17 	ldw	r8,248(sp)
802117d8:	1000e426 	beq	r2,zero,80211b6c <___svfprintf_internal_r+0x1d60>
802117dc:	d8802117 	ldw	r2,132(sp)
802117e0:	1700062e 	bgeu	r2,fp,802117fc <___svfprintf_internal_r+0x19f0>
802117e4:	01000c04 	movi	r4,48
802117e8:	10c00044 	addi	r3,r2,1
802117ec:	d8c02115 	stw	r3,132(sp)
802117f0:	11000005 	stb	r4,0(r2)
802117f4:	d8802117 	ldw	r2,132(sp)
802117f8:	173ffb36 	bltu	r2,fp,802117e8 <__reset+0xfa1f17e8>
802117fc:	1405c83a 	sub	r2,r2,r16
80211800:	d8803315 	stw	r2,204(sp)
80211804:	008011c4 	movi	r2,71
80211808:	b080c526 	beq	r22,r2,80211b20 <___svfprintf_internal_r+0x1d14>
8021180c:	00801944 	movi	r2,101
80211810:	1441d90e 	bge	r2,r17,80211f78 <___svfprintf_internal_r+0x216c>
80211814:	d8c02617 	ldw	r3,152(sp)
80211818:	00801984 	movi	r2,102
8021181c:	d8c03215 	stw	r3,200(sp)
80211820:	88813426 	beq	r17,r2,80211cf4 <___svfprintf_internal_r+0x1ee8>
80211824:	d8c03217 	ldw	r3,200(sp)
80211828:	d9003317 	ldw	r4,204(sp)
8021182c:	19012516 	blt	r3,r4,80211cc4 <___svfprintf_internal_r+0x1eb8>
80211830:	9480004c 	andi	r18,r18,1
80211834:	9001841e 	bne	r18,zero,80211e48 <___svfprintf_internal_r+0x203c>
80211838:	1805883a 	mov	r2,r3
8021183c:	1801cc16 	blt	r3,zero,80211f70 <___svfprintf_internal_r+0x2164>
80211840:	d8c03217 	ldw	r3,200(sp)
80211844:	044019c4 	movi	r17,103
80211848:	d8c02e15 	stw	r3,184(sp)
8021184c:	df002a07 	ldb	fp,168(sp)
80211850:	e000a61e 	bne	fp,zero,80211aec <___svfprintf_internal_r+0x1ce0>
80211854:	df002783 	ldbu	fp,158(sp)
80211858:	d8802a15 	stw	r2,168(sp)
8021185c:	dc802b17 	ldw	r18,172(sp)
80211860:	d8002915 	stw	zero,164(sp)
80211864:	003b1706 	br	802104c4 <__reset+0xfa1f04c4>
80211868:	042008b4 	movhi	r16,32802
8021186c:	8412a604 	addi	r16,r16,19096
80211870:	003aa606 	br	8021030c <__reset+0xfa1f030c>
80211874:	d9003917 	ldw	r4,228(sp)
80211878:	04001004 	movi	r16,64
8021187c:	800b883a 	mov	r5,r16
80211880:	0216fe80 	call	80216fe8 <_malloc_r>
80211884:	d9002c17 	ldw	r4,176(sp)
80211888:	20800015 	stw	r2,0(r4)
8021188c:	20800415 	stw	r2,16(r4)
80211890:	1001cb26 	beq	r2,zero,80211fc0 <___svfprintf_internal_r+0x21b4>
80211894:	d8802c17 	ldw	r2,176(sp)
80211898:	14000515 	stw	r16,20(r2)
8021189c:	00397606 	br	8020fe78 <__reset+0xfa1efe78>
802118a0:	042008b4 	movhi	r16,32802
802118a4:	8412a804 	addi	r16,r16,19104
802118a8:	003ee106 	br	80211430 <__reset+0xfa1f1430>
802118ac:	d9402c17 	ldw	r5,176(sp)
802118b0:	d9801e04 	addi	r6,sp,120
802118b4:	9809883a 	mov	r4,r19
802118b8:	021939c0 	call	8021939c <__ssprint_r>
802118bc:	103a381e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802118c0:	dc402617 	ldw	r17,152(sp)
802118c4:	d8c02017 	ldw	r3,128(sp)
802118c8:	da000404 	addi	r8,sp,16
802118cc:	003f4306 	br	802115dc <__reset+0xfa1f15dc>
802118d0:	01400184 	movi	r5,6
802118d4:	d9402915 	stw	r5,164(sp)
802118d8:	003f9506 	br	80211730 <__reset+0xfa1f1730>
802118dc:	d9002d17 	ldw	r4,180(sp)
802118e0:	25000017 	ldw	r20,0(r4)
802118e4:	21000104 	addi	r4,r4,4
802118e8:	d9002d15 	stw	r4,180(sp)
802118ec:	a02dd7fa 	srai	r22,r20,31
802118f0:	b005883a 	mov	r2,r22
802118f4:	003a9b06 	br	80210364 <__reset+0xfa1f0364>
802118f8:	d9402d17 	ldw	r5,180(sp)
802118fc:	002d883a 	mov	r22,zero
80211900:	2d000017 	ldw	r20,0(r5)
80211904:	29400104 	addi	r5,r5,4
80211908:	d9402d15 	stw	r5,180(sp)
8021190c:	003bf906 	br	802108f4 <__reset+0xfa1f08f4>
80211910:	9480100c 	andi	r18,r18,64
80211914:	90006e26 	beq	r18,zero,80211ad0 <___svfprintf_internal_r+0x1cc4>
80211918:	d9002d17 	ldw	r4,180(sp)
8021191c:	d9402f17 	ldw	r5,188(sp)
80211920:	20800017 	ldw	r2,0(r4)
80211924:	21000104 	addi	r4,r4,4
80211928:	d9002d15 	stw	r4,180(sp)
8021192c:	1140000d 	sth	r5,0(r2)
80211930:	00396106 	br	8020feb8 <__reset+0xfa1efeb8>
80211934:	d9402c17 	ldw	r5,176(sp)
80211938:	d9801e04 	addi	r6,sp,120
8021193c:	9809883a 	mov	r4,r19
80211940:	021939c0 	call	8021939c <__ssprint_r>
80211944:	103a161e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211948:	d8c02017 	ldw	r3,128(sp)
8021194c:	d8801f17 	ldw	r2,124(sp)
80211950:	da000404 	addi	r8,sp,16
80211954:	d9403317 	ldw	r5,204(sp)
80211958:	10800044 	addi	r2,r2,1
8021195c:	44000015 	stw	r16,0(r8)
80211960:	28c7883a 	add	r3,r5,r3
80211964:	003b7706 	br	80210744 <__reset+0xfa1f0744>
80211968:	8009883a 	mov	r4,r16
8021196c:	da003e15 	stw	r8,248(sp)
80211970:	020fd740 	call	8020fd74 <strlen>
80211974:	d8802e15 	stw	r2,184(sp)
80211978:	da003e17 	ldw	r8,248(sp)
8021197c:	103c280e 	bge	r2,zero,80210a20 <__reset+0xfa1f0a20>
80211980:	0005883a 	mov	r2,zero
80211984:	003c2606 	br	80210a20 <__reset+0xfa1f0a20>
80211988:	00bfffc4 	movi	r2,-1
8021198c:	003a0906 	br	802101b4 <__reset+0xfa1f01b4>
80211990:	012008b4 	movhi	r4,32802
80211994:	2112ba84 	addi	r4,r4,19178
80211998:	d9003515 	stw	r4,212(sp)
8021199c:	003b0606 	br	802105b8 <__reset+0xfa1f05b8>
802119a0:	013fffc4 	movi	r4,-1
802119a4:	003a2706 	br	80210244 <__reset+0xfa1f0244>
802119a8:	d9402c17 	ldw	r5,176(sp)
802119ac:	d9801e04 	addi	r6,sp,120
802119b0:	9809883a 	mov	r4,r19
802119b4:	021939c0 	call	8021939c <__ssprint_r>
802119b8:	1039f91e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
802119bc:	d8c02017 	ldw	r3,128(sp)
802119c0:	da000404 	addi	r8,sp,16
802119c4:	003d8406 	br	80210fd8 <__reset+0xfa1f0fd8>
802119c8:	0023883a 	mov	r17,zero
802119cc:	003d8306 	br	80210fdc <__reset+0xfa1f0fdc>
802119d0:	012008b4 	movhi	r4,32802
802119d4:	2112b684 	addi	r4,r4,19162
802119d8:	d9002b15 	stw	r4,172(sp)
802119dc:	d9002b17 	ldw	r4,172(sp)
802119e0:	1c47883a 	add	r3,r3,r17
802119e4:	10800044 	addi	r2,r2,1
802119e8:	41000015 	stw	r4,0(r8)
802119ec:	44400115 	stw	r17,4(r8)
802119f0:	d8c02015 	stw	r3,128(sp)
802119f4:	d8801f15 	stw	r2,124(sp)
802119f8:	010001c4 	movi	r4,7
802119fc:	20bfcd16 	blt	r4,r2,80211934 <__reset+0xfa1f1934>
80211a00:	42000204 	addi	r8,r8,8
80211a04:	003fd306 	br	80211954 <__reset+0xfa1f1954>
80211a08:	d9402c17 	ldw	r5,176(sp)
80211a0c:	d9801e04 	addi	r6,sp,120
80211a10:	9809883a 	mov	r4,r19
80211a14:	021939c0 	call	8021939c <__ssprint_r>
80211a18:	1039e11e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211a1c:	d8802617 	ldw	r2,152(sp)
80211a20:	d8c02017 	ldw	r3,128(sp)
80211a24:	da000404 	addi	r8,sp,16
80211a28:	003e1c06 	br	8021129c <__reset+0xfa1f129c>
80211a2c:	d8802917 	ldw	r2,164(sp)
80211a30:	00c00184 	movi	r3,6
80211a34:	1880012e 	bgeu	r3,r2,80211a3c <___svfprintf_internal_r+0x1c30>
80211a38:	1805883a 	mov	r2,r3
80211a3c:	d8802e15 	stw	r2,184(sp)
80211a40:	1000f316 	blt	r2,zero,80211e10 <___svfprintf_internal_r+0x2004>
80211a44:	042008b4 	movhi	r16,32802
80211a48:	d8802a15 	stw	r2,168(sp)
80211a4c:	dd002d15 	stw	r20,180(sp)
80211a50:	d8002915 	stw	zero,164(sp)
80211a54:	d8003215 	stw	zero,200(sp)
80211a58:	8412b404 	addi	r16,r16,19152
80211a5c:	0039883a 	mov	fp,zero
80211a60:	003a9f06 	br	802104e0 <__reset+0xfa1f04e0>
80211a64:	012008b4 	movhi	r4,32802
80211a68:	2112ba84 	addi	r4,r4,19178
80211a6c:	d9003515 	stw	r4,212(sp)
80211a70:	003b5f06 	br	802107f0 <__reset+0xfa1f07f0>
80211a74:	d9402c17 	ldw	r5,176(sp)
80211a78:	d9801e04 	addi	r6,sp,120
80211a7c:	9809883a 	mov	r4,r19
80211a80:	021939c0 	call	8021939c <__ssprint_r>
80211a84:	1039c61e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211a88:	d8802617 	ldw	r2,152(sp)
80211a8c:	d9403317 	ldw	r5,204(sp)
80211a90:	d8c02017 	ldw	r3,128(sp)
80211a94:	da000404 	addi	r8,sp,16
80211a98:	2885c83a 	sub	r2,r5,r2
80211a9c:	003e1006 	br	802112e0 <__reset+0xfa1f12e0>
80211aa0:	00800044 	movi	r2,1
80211aa4:	10803fcc 	andi	r2,r2,255
80211aa8:	00c00044 	movi	r3,1
80211aac:	10fa3526 	beq	r2,r3,80210384 <__reset+0xfa1f0384>
80211ab0:	00c00084 	movi	r3,2
80211ab4:	10fb9e26 	beq	r2,r3,80210930 <__reset+0xfa1f0930>
80211ab8:	003a6406 	br	8021044c <__reset+0xfa1f044c>
80211abc:	0021883a 	mov	r16,zero
80211ac0:	003e0806 	br	802112e4 <__reset+0xfa1f12e4>
80211ac4:	07000b44 	movi	fp,45
80211ac8:	df002785 	stb	fp,158(sp)
80211acc:	003a0b06 	br	802102fc <__reset+0xfa1f02fc>
80211ad0:	d8c02d17 	ldw	r3,180(sp)
80211ad4:	d9002f17 	ldw	r4,188(sp)
80211ad8:	18800017 	ldw	r2,0(r3)
80211adc:	18c00104 	addi	r3,r3,4
80211ae0:	d8c02d15 	stw	r3,180(sp)
80211ae4:	11000015 	stw	r4,0(r2)
80211ae8:	0038f306 	br	8020feb8 <__reset+0xfa1efeb8>
80211aec:	00c00b44 	movi	r3,45
80211af0:	d8c02785 	stb	r3,158(sp)
80211af4:	d8802a15 	stw	r2,168(sp)
80211af8:	dc802b17 	ldw	r18,172(sp)
80211afc:	d8002915 	stw	zero,164(sp)
80211b00:	07000b44 	movi	fp,45
80211b04:	003a7306 	br	802104d4 <__reset+0xfa1f04d4>
80211b08:	9080004c 	andi	r2,r18,1
80211b0c:	1000941e 	bne	r2,zero,80211d60 <___svfprintf_internal_r+0x1f54>
80211b10:	d8802117 	ldw	r2,132(sp)
80211b14:	1405c83a 	sub	r2,r2,r16
80211b18:	d8803315 	stw	r2,204(sp)
80211b1c:	b441161e 	bne	r22,r17,80211f78 <___svfprintf_internal_r+0x216c>
80211b20:	dd802617 	ldw	r22,152(sp)
80211b24:	00bfff44 	movi	r2,-3
80211b28:	b0801a16 	blt	r22,r2,80211b94 <___svfprintf_internal_r+0x1d88>
80211b2c:	d9402917 	ldw	r5,164(sp)
80211b30:	2d801816 	blt	r5,r22,80211b94 <___svfprintf_internal_r+0x1d88>
80211b34:	dd803215 	stw	r22,200(sp)
80211b38:	003f3a06 	br	80211824 <__reset+0xfa1f1824>
80211b3c:	1025883a 	mov	r18,r2
80211b40:	0039883a 	mov	fp,zero
80211b44:	00800084 	movi	r2,2
80211b48:	003fd606 	br	80211aa4 <__reset+0xfa1f1aa4>
80211b4c:	9080004c 	andi	r2,r18,1
80211b50:	103f191e 	bne	r2,zero,802117b8 <__reset+0xfa1f17b8>
80211b54:	d8802117 	ldw	r2,132(sp)
80211b58:	003f2806 	br	802117fc <__reset+0xfa1f17fc>
80211b5c:	012008b4 	movhi	r4,32802
80211b60:	2112b684 	addi	r4,r4,19162
80211b64:	d9002b15 	stw	r4,172(sp)
80211b68:	003c7c06 	br	80210d5c <__reset+0xfa1f0d5c>
80211b6c:	e005883a 	mov	r2,fp
80211b70:	003f2206 	br	802117fc <__reset+0xfa1f17fc>
80211b74:	d9402917 	ldw	r5,164(sp)
80211b78:	df002783 	ldbu	fp,158(sp)
80211b7c:	dd002d15 	stw	r20,180(sp)
80211b80:	d9402a15 	stw	r5,168(sp)
80211b84:	d9402e15 	stw	r5,184(sp)
80211b88:	d8002915 	stw	zero,164(sp)
80211b8c:	d8003215 	stw	zero,200(sp)
80211b90:	003a4c06 	br	802104c4 <__reset+0xfa1f04c4>
80211b94:	8c7fff84 	addi	r17,r17,-2
80211b98:	b5bfffc4 	addi	r22,r22,-1
80211b9c:	dd802615 	stw	r22,152(sp)
80211ba0:	dc4022c5 	stb	r17,139(sp)
80211ba4:	b000c316 	blt	r22,zero,80211eb4 <___svfprintf_internal_r+0x20a8>
80211ba8:	00800ac4 	movi	r2,43
80211bac:	d8802305 	stb	r2,140(sp)
80211bb0:	00800244 	movi	r2,9
80211bb4:	15806e16 	blt	r2,r22,80211d70 <___svfprintf_internal_r+0x1f64>
80211bb8:	00800c04 	movi	r2,48
80211bbc:	b5800c04 	addi	r22,r22,48
80211bc0:	d8802345 	stb	r2,141(sp)
80211bc4:	dd802385 	stb	r22,142(sp)
80211bc8:	d88023c4 	addi	r2,sp,143
80211bcc:	df0022c4 	addi	fp,sp,139
80211bd0:	d8c03317 	ldw	r3,204(sp)
80211bd4:	1739c83a 	sub	fp,r2,fp
80211bd8:	d9003317 	ldw	r4,204(sp)
80211bdc:	e0c7883a 	add	r3,fp,r3
80211be0:	df003b15 	stw	fp,236(sp)
80211be4:	d8c02e15 	stw	r3,184(sp)
80211be8:	00800044 	movi	r2,1
80211bec:	1100b70e 	bge	r2,r4,80211ecc <___svfprintf_internal_r+0x20c0>
80211bf0:	d8c02e17 	ldw	r3,184(sp)
80211bf4:	18c00044 	addi	r3,r3,1
80211bf8:	d8c02e15 	stw	r3,184(sp)
80211bfc:	1805883a 	mov	r2,r3
80211c00:	1800b016 	blt	r3,zero,80211ec4 <___svfprintf_internal_r+0x20b8>
80211c04:	d8003215 	stw	zero,200(sp)
80211c08:	003f1006 	br	8021184c <__reset+0xfa1f184c>
80211c0c:	d8802917 	ldw	r2,164(sp)
80211c10:	103ec71e 	bne	r2,zero,80211730 <__reset+0xfa1f1730>
80211c14:	dc002915 	stw	r16,164(sp)
80211c18:	003ec506 	br	80211730 <__reset+0xfa1f1730>
80211c1c:	d9402c17 	ldw	r5,176(sp)
80211c20:	d9801e04 	addi	r6,sp,120
80211c24:	9809883a 	mov	r4,r19
80211c28:	021939c0 	call	8021939c <__ssprint_r>
80211c2c:	10395c1e 	bne	r2,zero,802101a0 <__reset+0xfa1f01a0>
80211c30:	dc402617 	ldw	r17,152(sp)
80211c34:	d8c02017 	ldw	r3,128(sp)
80211c38:	d8801f17 	ldw	r2,124(sp)
80211c3c:	da000404 	addi	r8,sp,16
80211c40:	003e7706 	br	80211620 <__reset+0xfa1f1620>
80211c44:	582f883a 	mov	r23,r11
80211c48:	d8002915 	stw	zero,164(sp)
80211c4c:	0038c406 	br	8020ff60 <__reset+0xfa1eff60>
80211c50:	d8c02917 	ldw	r3,164(sp)
80211c54:	d8802104 	addi	r2,sp,132
80211c58:	d8800315 	stw	r2,12(sp)
80211c5c:	d9403617 	ldw	r5,216(sp)
80211c60:	d8802504 	addi	r2,sp,148
80211c64:	d8800215 	stw	r2,8(sp)
80211c68:	d8802604 	addi	r2,sp,152
80211c6c:	d8c00015 	stw	r3,0(sp)
80211c70:	9809883a 	mov	r4,r19
80211c74:	d8800115 	stw	r2,4(sp)
80211c78:	01c000c4 	movi	r7,3
80211c7c:	a00d883a 	mov	r6,r20
80211c80:	da003e15 	stw	r8,248(sp)
80211c84:	02146080 	call	80214608 <_dtoa_r>
80211c88:	d9002917 	ldw	r4,164(sp)
80211c8c:	da003e17 	ldw	r8,248(sp)
80211c90:	1021883a 	mov	r16,r2
80211c94:	1139883a 	add	fp,r2,r4
80211c98:	2007883a 	mov	r3,r4
80211c9c:	81000007 	ldb	r4,0(r16)
80211ca0:	00800c04 	movi	r2,48
80211ca4:	20806f26 	beq	r4,r2,80211e64 <___svfprintf_internal_r+0x2058>
80211ca8:	d8c02617 	ldw	r3,152(sp)
80211cac:	e0f9883a 	add	fp,fp,r3
80211cb0:	003ec206 	br	802117bc <__reset+0xfa1f17bc>
80211cb4:	00c00b44 	movi	r3,45
80211cb8:	2520003c 	xorhi	r20,r4,32768
80211cbc:	d8c02a05 	stb	r3,168(sp)
80211cc0:	003ea106 	br	80211748 <__reset+0xfa1f1748>
80211cc4:	d8c03217 	ldw	r3,200(sp)
80211cc8:	00c0890e 	bge	zero,r3,80211ef0 <___svfprintf_internal_r+0x20e4>
80211ccc:	00800044 	movi	r2,1
80211cd0:	d9003317 	ldw	r4,204(sp)
80211cd4:	1105883a 	add	r2,r2,r4
80211cd8:	d8802e15 	stw	r2,184(sp)
80211cdc:	10005f16 	blt	r2,zero,80211e5c <___svfprintf_internal_r+0x2050>
80211ce0:	044019c4 	movi	r17,103
80211ce4:	003ed906 	br	8021184c <__reset+0xfa1f184c>
80211ce8:	d9002917 	ldw	r4,164(sp)
80211cec:	20c00044 	addi	r3,r4,1
80211cf0:	003e9c06 	br	80211764 <__reset+0xfa1f1764>
80211cf4:	d9002917 	ldw	r4,164(sp)
80211cf8:	00c0680e 	bge	zero,r3,80211e9c <___svfprintf_internal_r+0x2090>
80211cfc:	2000461e 	bne	r4,zero,80211e18 <___svfprintf_internal_r+0x200c>
80211d00:	9480004c 	andi	r18,r18,1
80211d04:	9000441e 	bne	r18,zero,80211e18 <___svfprintf_internal_r+0x200c>
80211d08:	1805883a 	mov	r2,r3
80211d0c:	1800a016 	blt	r3,zero,80211f90 <___svfprintf_internal_r+0x2184>
80211d10:	d8c03217 	ldw	r3,200(sp)
80211d14:	d8c02e15 	stw	r3,184(sp)
80211d18:	003ecc06 	br	8021184c <__reset+0xfa1f184c>
80211d1c:	d9402917 	ldw	r5,164(sp)
80211d20:	d8802104 	addi	r2,sp,132
80211d24:	d8800315 	stw	r2,12(sp)
80211d28:	d9400015 	stw	r5,0(sp)
80211d2c:	d8802504 	addi	r2,sp,148
80211d30:	d9403617 	ldw	r5,216(sp)
80211d34:	d8800215 	stw	r2,8(sp)
80211d38:	d8802604 	addi	r2,sp,152
80211d3c:	d8800115 	stw	r2,4(sp)
80211d40:	01c000c4 	movi	r7,3
80211d44:	a00d883a 	mov	r6,r20
80211d48:	9809883a 	mov	r4,r19
80211d4c:	da003e15 	stw	r8,248(sp)
80211d50:	02146080 	call	80214608 <_dtoa_r>
80211d54:	d8c02917 	ldw	r3,164(sp)
80211d58:	da003e17 	ldw	r8,248(sp)
80211d5c:	1021883a 	mov	r16,r2
80211d60:	00801184 	movi	r2,70
80211d64:	80f9883a 	add	fp,r16,r3
80211d68:	88bfcc26 	beq	r17,r2,80211c9c <__reset+0xfa1f1c9c>
80211d6c:	003e9306 	br	802117bc <__reset+0xfa1f17bc>
80211d70:	df0022c4 	addi	fp,sp,139
80211d74:	dc002915 	stw	r16,164(sp)
80211d78:	9829883a 	mov	r20,r19
80211d7c:	e021883a 	mov	r16,fp
80211d80:	4027883a 	mov	r19,r8
80211d84:	b009883a 	mov	r4,r22
80211d88:	01400284 	movi	r5,10
80211d8c:	021d2580 	call	8021d258 <__modsi3>
80211d90:	10800c04 	addi	r2,r2,48
80211d94:	843fffc4 	addi	r16,r16,-1
80211d98:	b009883a 	mov	r4,r22
80211d9c:	01400284 	movi	r5,10
80211da0:	80800005 	stb	r2,0(r16)
80211da4:	021d1d40 	call	8021d1d4 <__divsi3>
80211da8:	102d883a 	mov	r22,r2
80211dac:	00800244 	movi	r2,9
80211db0:	15bff416 	blt	r2,r22,80211d84 <__reset+0xfa1f1d84>
80211db4:	9811883a 	mov	r8,r19
80211db8:	b0800c04 	addi	r2,r22,48
80211dbc:	a027883a 	mov	r19,r20
80211dc0:	8029883a 	mov	r20,r16
80211dc4:	a17fffc4 	addi	r5,r20,-1
80211dc8:	a0bfffc5 	stb	r2,-1(r20)
80211dcc:	dc002917 	ldw	r16,164(sp)
80211dd0:	2f00752e 	bgeu	r5,fp,80211fa8 <___svfprintf_internal_r+0x219c>
80211dd4:	d9c02384 	addi	r7,sp,142
80211dd8:	3d0fc83a 	sub	r7,r7,r20
80211ddc:	d9002344 	addi	r4,sp,141
80211de0:	e1cf883a 	add	r7,fp,r7
80211de4:	00000106 	br	80211dec <___svfprintf_internal_r+0x1fe0>
80211de8:	28800003 	ldbu	r2,0(r5)
80211dec:	20800005 	stb	r2,0(r4)
80211df0:	21000044 	addi	r4,r4,1
80211df4:	29400044 	addi	r5,r5,1
80211df8:	21fffb1e 	bne	r4,r7,80211de8 <__reset+0xfa1f1de8>
80211dfc:	d8802304 	addi	r2,sp,140
80211e00:	1505c83a 	sub	r2,r2,r20
80211e04:	d8c02344 	addi	r3,sp,141
80211e08:	1885883a 	add	r2,r3,r2
80211e0c:	003f7006 	br	80211bd0 <__reset+0xfa1f1bd0>
80211e10:	0005883a 	mov	r2,zero
80211e14:	003f0b06 	br	80211a44 <__reset+0xfa1f1a44>
80211e18:	d9002917 	ldw	r4,164(sp)
80211e1c:	d8c03217 	ldw	r3,200(sp)
80211e20:	20800044 	addi	r2,r4,1
80211e24:	1885883a 	add	r2,r3,r2
80211e28:	d8802e15 	stw	r2,184(sp)
80211e2c:	103e870e 	bge	r2,zero,8021184c <__reset+0xfa1f184c>
80211e30:	0005883a 	mov	r2,zero
80211e34:	003e8506 	br	8021184c <__reset+0xfa1f184c>
80211e38:	012008b4 	movhi	r4,32802
80211e3c:	2112b684 	addi	r4,r4,19162
80211e40:	d9002b15 	stw	r4,172(sp)
80211e44:	003cc506 	br	8021115c <__reset+0xfa1f115c>
80211e48:	d8c03217 	ldw	r3,200(sp)
80211e4c:	18c00044 	addi	r3,r3,1
80211e50:	d8c02e15 	stw	r3,184(sp)
80211e54:	1805883a 	mov	r2,r3
80211e58:	183fa10e 	bge	r3,zero,80211ce0 <__reset+0xfa1f1ce0>
80211e5c:	0005883a 	mov	r2,zero
80211e60:	003f9f06 	br	80211ce0 <__reset+0xfa1f1ce0>
80211e64:	d9003617 	ldw	r4,216(sp)
80211e68:	000d883a 	mov	r6,zero
80211e6c:	000f883a 	mov	r7,zero
80211e70:	a00b883a 	mov	r5,r20
80211e74:	d8c03d15 	stw	r3,244(sp)
80211e78:	da003e15 	stw	r8,248(sp)
80211e7c:	021e51c0 	call	8021e51c <__eqdf2>
80211e80:	d8c03d17 	ldw	r3,244(sp)
80211e84:	da003e17 	ldw	r8,248(sp)
80211e88:	103f8726 	beq	r2,zero,80211ca8 <__reset+0xfa1f1ca8>
80211e8c:	00800044 	movi	r2,1
80211e90:	10c7c83a 	sub	r3,r2,r3
80211e94:	d8c02615 	stw	r3,152(sp)
80211e98:	003f8406 	br	80211cac <__reset+0xfa1f1cac>
80211e9c:	20000e1e 	bne	r4,zero,80211ed8 <___svfprintf_internal_r+0x20cc>
80211ea0:	9480004c 	andi	r18,r18,1
80211ea4:	90000c1e 	bne	r18,zero,80211ed8 <___svfprintf_internal_r+0x20cc>
80211ea8:	00800044 	movi	r2,1
80211eac:	d8802e15 	stw	r2,184(sp)
80211eb0:	003e6606 	br	8021184c <__reset+0xfa1f184c>
80211eb4:	00800b44 	movi	r2,45
80211eb8:	05adc83a 	sub	r22,zero,r22
80211ebc:	d8802305 	stb	r2,140(sp)
80211ec0:	003f3b06 	br	80211bb0 <__reset+0xfa1f1bb0>
80211ec4:	0005883a 	mov	r2,zero
80211ec8:	003f4e06 	br	80211c04 <__reset+0xfa1f1c04>
80211ecc:	90a4703a 	and	r18,r18,r2
80211ed0:	903f4a26 	beq	r18,zero,80211bfc <__reset+0xfa1f1bfc>
80211ed4:	003f4606 	br	80211bf0 <__reset+0xfa1f1bf0>
80211ed8:	d8c02917 	ldw	r3,164(sp)
80211edc:	18c00084 	addi	r3,r3,2
80211ee0:	d8c02e15 	stw	r3,184(sp)
80211ee4:	1805883a 	mov	r2,r3
80211ee8:	183e580e 	bge	r3,zero,8021184c <__reset+0xfa1f184c>
80211eec:	003fd006 	br	80211e30 <__reset+0xfa1f1e30>
80211ef0:	00800084 	movi	r2,2
80211ef4:	10c5c83a 	sub	r2,r2,r3
80211ef8:	003f7506 	br	80211cd0 <__reset+0xfa1f1cd0>
80211efc:	d8802d17 	ldw	r2,180(sp)
80211f00:	d9002d17 	ldw	r4,180(sp)
80211f04:	bc400043 	ldbu	r17,1(r23)
80211f08:	10800017 	ldw	r2,0(r2)
80211f0c:	582f883a 	mov	r23,r11
80211f10:	d8802915 	stw	r2,164(sp)
80211f14:	20800104 	addi	r2,r4,4
80211f18:	d9002917 	ldw	r4,164(sp)
80211f1c:	d8802d15 	stw	r2,180(sp)
80211f20:	203df00e 	bge	r4,zero,802116e4 <__reset+0xfa1f16e4>
80211f24:	8c403fcc 	andi	r17,r17,255
80211f28:	00bfffc4 	movi	r2,-1
80211f2c:	8c40201c 	xori	r17,r17,128
80211f30:	d8802915 	stw	r2,164(sp)
80211f34:	8c7fe004 	addi	r17,r17,-128
80211f38:	00380806 	br	8020ff5c <__reset+0xfa1eff5c>
80211f3c:	9080004c 	andi	r2,r18,1
80211f40:	0039883a 	mov	fp,zero
80211f44:	10000726 	beq	r2,zero,80211f64 <___svfprintf_internal_r+0x2158>
80211f48:	d8c02817 	ldw	r3,160(sp)
80211f4c:	dc001dc4 	addi	r16,sp,119
80211f50:	00800c04 	movi	r2,48
80211f54:	1c07c83a 	sub	r3,r3,r16
80211f58:	d8801dc5 	stb	r2,119(sp)
80211f5c:	d8c02e15 	stw	r3,184(sp)
80211f60:	00395206 	br	802104ac <__reset+0xfa1f04ac>
80211f64:	d8002e15 	stw	zero,184(sp)
80211f68:	dc001e04 	addi	r16,sp,120
80211f6c:	00394f06 	br	802104ac <__reset+0xfa1f04ac>
80211f70:	0005883a 	mov	r2,zero
80211f74:	003e3206 	br	80211840 <__reset+0xfa1f1840>
80211f78:	dd802617 	ldw	r22,152(sp)
80211f7c:	003f0606 	br	80211b98 <__reset+0xfa1f1b98>
80211f80:	d9c02785 	stb	r7,158(sp)
80211f84:	003a5106 	br	802108cc <__reset+0xfa1f08cc>
80211f88:	d9c02785 	stb	r7,158(sp)
80211f8c:	003a3706 	br	8021086c <__reset+0xfa1f086c>
80211f90:	0005883a 	mov	r2,zero
80211f94:	003f5e06 	br	80211d10 <__reset+0xfa1f1d10>
80211f98:	d9c02785 	stb	r7,158(sp)
80211f9c:	00391706 	br	802103fc <__reset+0xfa1f03fc>
80211fa0:	d9c02785 	stb	r7,158(sp)
80211fa4:	0038e606 	br	80210340 <__reset+0xfa1f0340>
80211fa8:	d8802344 	addi	r2,sp,141
80211fac:	003f0806 	br	80211bd0 <__reset+0xfa1f1bd0>
80211fb0:	d9c02785 	stb	r7,158(sp)
80211fb4:	0038b706 	br	80210294 <__reset+0xfa1f0294>
80211fb8:	d9c02785 	stb	r7,158(sp)
80211fbc:	003adc06 	br	80210b30 <__reset+0xfa1f0b30>
80211fc0:	d9403917 	ldw	r5,228(sp)
80211fc4:	00800304 	movi	r2,12
80211fc8:	28800015 	stw	r2,0(r5)
80211fcc:	00bfffc4 	movi	r2,-1
80211fd0:	00387806 	br	802101b4 <__reset+0xfa1f01b4>
80211fd4:	d9c02785 	stb	r7,158(sp)
80211fd8:	003abf06 	br	80210ad8 <__reset+0xfa1f0ad8>
80211fdc:	d9c02785 	stb	r7,158(sp)
80211fe0:	003a9b06 	br	80210a50 <__reset+0xfa1f0a50>

80211fe4 <___vfprintf_internal_r>:
80211fe4:	deffb804 	addi	sp,sp,-288
80211fe8:	dfc04715 	stw	ra,284(sp)
80211fec:	ddc04515 	stw	r23,276(sp)
80211ff0:	dd404315 	stw	r21,268(sp)
80211ff4:	d9002c15 	stw	r4,176(sp)
80211ff8:	282f883a 	mov	r23,r5
80211ffc:	302b883a 	mov	r21,r6
80212000:	d9c02d15 	stw	r7,180(sp)
80212004:	df004615 	stw	fp,280(sp)
80212008:	dd804415 	stw	r22,272(sp)
8021200c:	dd004215 	stw	r20,264(sp)
80212010:	dcc04115 	stw	r19,260(sp)
80212014:	dc804015 	stw	r18,256(sp)
80212018:	dc403f15 	stw	r17,252(sp)
8021201c:	dc003e15 	stw	r16,248(sp)
80212020:	0216dfc0 	call	80216dfc <_localeconv_r>
80212024:	10800017 	ldw	r2,0(r2)
80212028:	1009883a 	mov	r4,r2
8021202c:	d8803415 	stw	r2,208(sp)
80212030:	020fd740 	call	8020fd74 <strlen>
80212034:	d8803715 	stw	r2,220(sp)
80212038:	d8802c17 	ldw	r2,176(sp)
8021203c:	10000226 	beq	r2,zero,80212048 <___vfprintf_internal_r+0x64>
80212040:	10800e17 	ldw	r2,56(r2)
80212044:	1000f926 	beq	r2,zero,8021242c <___vfprintf_internal_r+0x448>
80212048:	b880030b 	ldhu	r2,12(r23)
8021204c:	10c8000c 	andi	r3,r2,8192
80212050:	1800061e 	bne	r3,zero,8021206c <___vfprintf_internal_r+0x88>
80212054:	b9001917 	ldw	r4,100(r23)
80212058:	00f7ffc4 	movi	r3,-8193
8021205c:	10880014 	ori	r2,r2,8192
80212060:	20c6703a 	and	r3,r4,r3
80212064:	b880030d 	sth	r2,12(r23)
80212068:	b8c01915 	stw	r3,100(r23)
8021206c:	10c0020c 	andi	r3,r2,8
80212070:	1800c126 	beq	r3,zero,80212378 <___vfprintf_internal_r+0x394>
80212074:	b8c00417 	ldw	r3,16(r23)
80212078:	1800bf26 	beq	r3,zero,80212378 <___vfprintf_internal_r+0x394>
8021207c:	1080068c 	andi	r2,r2,26
80212080:	00c00284 	movi	r3,10
80212084:	10c0c426 	beq	r2,r3,80212398 <___vfprintf_internal_r+0x3b4>
80212088:	d8c00404 	addi	r3,sp,16
8021208c:	052008b4 	movhi	r20,32802
80212090:	d9001e04 	addi	r4,sp,120
80212094:	a512be84 	addi	r20,r20,19194
80212098:	d8c01e15 	stw	r3,120(sp)
8021209c:	d8002015 	stw	zero,128(sp)
802120a0:	d8001f15 	stw	zero,124(sp)
802120a4:	d8003315 	stw	zero,204(sp)
802120a8:	d8003615 	stw	zero,216(sp)
802120ac:	d8003815 	stw	zero,224(sp)
802120b0:	1811883a 	mov	r8,r3
802120b4:	d8003915 	stw	zero,228(sp)
802120b8:	d8003a15 	stw	zero,232(sp)
802120bc:	d8002f15 	stw	zero,188(sp)
802120c0:	d9002815 	stw	r4,160(sp)
802120c4:	a8800007 	ldb	r2,0(r21)
802120c8:	10027b26 	beq	r2,zero,80212ab8 <___vfprintf_internal_r+0xad4>
802120cc:	00c00944 	movi	r3,37
802120d0:	a821883a 	mov	r16,r21
802120d4:	10c0021e 	bne	r2,r3,802120e0 <___vfprintf_internal_r+0xfc>
802120d8:	00001406 	br	8021212c <___vfprintf_internal_r+0x148>
802120dc:	10c00326 	beq	r2,r3,802120ec <___vfprintf_internal_r+0x108>
802120e0:	84000044 	addi	r16,r16,1
802120e4:	80800007 	ldb	r2,0(r16)
802120e8:	103ffc1e 	bne	r2,zero,802120dc <__reset+0xfa1f20dc>
802120ec:	8563c83a 	sub	r17,r16,r21
802120f0:	88000e26 	beq	r17,zero,8021212c <___vfprintf_internal_r+0x148>
802120f4:	d8c02017 	ldw	r3,128(sp)
802120f8:	d8801f17 	ldw	r2,124(sp)
802120fc:	45400015 	stw	r21,0(r8)
80212100:	1c47883a 	add	r3,r3,r17
80212104:	10800044 	addi	r2,r2,1
80212108:	d8c02015 	stw	r3,128(sp)
8021210c:	44400115 	stw	r17,4(r8)
80212110:	d8801f15 	stw	r2,124(sp)
80212114:	00c001c4 	movi	r3,7
80212118:	1880a716 	blt	r3,r2,802123b8 <___vfprintf_internal_r+0x3d4>
8021211c:	42000204 	addi	r8,r8,8
80212120:	d9402f17 	ldw	r5,188(sp)
80212124:	2c4b883a 	add	r5,r5,r17
80212128:	d9402f15 	stw	r5,188(sp)
8021212c:	80800007 	ldb	r2,0(r16)
80212130:	1000a826 	beq	r2,zero,802123d4 <___vfprintf_internal_r+0x3f0>
80212134:	84400047 	ldb	r17,1(r16)
80212138:	00bfffc4 	movi	r2,-1
8021213c:	85400044 	addi	r21,r16,1
80212140:	d8002785 	stb	zero,158(sp)
80212144:	0007883a 	mov	r3,zero
80212148:	000f883a 	mov	r7,zero
8021214c:	d8802915 	stw	r2,164(sp)
80212150:	d8003115 	stw	zero,196(sp)
80212154:	0025883a 	mov	r18,zero
80212158:	01401604 	movi	r5,88
8021215c:	01800244 	movi	r6,9
80212160:	02800a84 	movi	r10,42
80212164:	02401b04 	movi	r9,108
80212168:	ad400044 	addi	r21,r21,1
8021216c:	88bff804 	addi	r2,r17,-32
80212170:	28830436 	bltu	r5,r2,80212d84 <___vfprintf_internal_r+0xda0>
80212174:	100490ba 	slli	r2,r2,2
80212178:	01200874 	movhi	r4,32801
8021217c:	21086304 	addi	r4,r4,8588
80212180:	1105883a 	add	r2,r2,r4
80212184:	10800017 	ldw	r2,0(r2)
80212188:	1000683a 	jmp	r2
8021218c:	80212ca4 	muli	zero,r16,-31566
80212190:	80212d84 	addi	zero,r16,-31562
80212194:	80212d84 	addi	zero,r16,-31562
80212198:	80212cc4 	addi	zero,r16,-31565
8021219c:	80212d84 	addi	zero,r16,-31562
802121a0:	80212d84 	addi	zero,r16,-31562
802121a4:	80212d84 	addi	zero,r16,-31562
802121a8:	80212d84 	addi	zero,r16,-31562
802121ac:	80212d84 	addi	zero,r16,-31562
802121b0:	80212d84 	addi	zero,r16,-31562
802121b4:	80212438 	rdprs	zero,r16,-31600
802121b8:	80212be0 	cmpeqi	zero,r16,-31569
802121bc:	80212d84 	addi	zero,r16,-31562
802121c0:	80212300 	call	88021230 <__reset+0x2001230>
802121c4:	80212460 	cmpeqi	zero,r16,-31599
802121c8:	80212d84 	addi	zero,r16,-31562
802121cc:	802124a0 	cmpeqi	zero,r16,-31598
802121d0:	802124ac 	andhi	zero,r16,33938
802121d4:	802124ac 	andhi	zero,r16,33938
802121d8:	802124ac 	andhi	zero,r16,33938
802121dc:	802124ac 	andhi	zero,r16,33938
802121e0:	802124ac 	andhi	zero,r16,33938
802121e4:	802124ac 	andhi	zero,r16,33938
802121e8:	802124ac 	andhi	zero,r16,33938
802121ec:	802124ac 	andhi	zero,r16,33938
802121f0:	802124ac 	andhi	zero,r16,33938
802121f4:	80212d84 	addi	zero,r16,-31562
802121f8:	80212d84 	addi	zero,r16,-31562
802121fc:	80212d84 	addi	zero,r16,-31562
80212200:	80212d84 	addi	zero,r16,-31562
80212204:	80212d84 	addi	zero,r16,-31562
80212208:	80212d84 	addi	zero,r16,-31562
8021220c:	80212d84 	addi	zero,r16,-31562
80212210:	80212d84 	addi	zero,r16,-31562
80212214:	80212d84 	addi	zero,r16,-31562
80212218:	80212d84 	addi	zero,r16,-31562
8021221c:	802124e0 	cmpeqi	zero,r16,-31597
80212220:	8021259c 	xori	zero,r16,33942
80212224:	80212d84 	addi	zero,r16,-31562
80212228:	8021259c 	xori	zero,r16,33942
8021222c:	80212d84 	addi	zero,r16,-31562
80212230:	80212d84 	addi	zero,r16,-31562
80212234:	80212d84 	addi	zero,r16,-31562
80212238:	80212d84 	addi	zero,r16,-31562
8021223c:	8021263c 	xorhi	zero,r16,33944
80212240:	80212d84 	addi	zero,r16,-31562
80212244:	80212d84 	addi	zero,r16,-31562
80212248:	80212648 	cmpgei	zero,r16,-31591
8021224c:	80212d84 	addi	zero,r16,-31562
80212250:	80212d84 	addi	zero,r16,-31562
80212254:	80212d84 	addi	zero,r16,-31562
80212258:	80212d84 	addi	zero,r16,-31562
8021225c:	80212d84 	addi	zero,r16,-31562
80212260:	80212ac0 	call	880212ac <__reset+0x20012ac>
80212264:	80212d84 	addi	zero,r16,-31562
80212268:	80212d84 	addi	zero,r16,-31562
8021226c:	80212b20 	cmpeqi	zero,r16,-31572
80212270:	80212d84 	addi	zero,r16,-31562
80212274:	80212d84 	addi	zero,r16,-31562
80212278:	80212d84 	addi	zero,r16,-31562
8021227c:	80212d84 	addi	zero,r16,-31562
80212280:	80212d84 	addi	zero,r16,-31562
80212284:	80212d84 	addi	zero,r16,-31562
80212288:	80212d84 	addi	zero,r16,-31562
8021228c:	80212d84 	addi	zero,r16,-31562
80212290:	80212d84 	addi	zero,r16,-31562
80212294:	80212d84 	addi	zero,r16,-31562
80212298:	80212d30 	cmpltui	zero,r16,33972
8021229c:	80212cd0 	cmplti	zero,r16,-31565
802122a0:	8021259c 	xori	zero,r16,33942
802122a4:	8021259c 	xori	zero,r16,33942
802122a8:	8021259c 	xori	zero,r16,33942
802122ac:	80212ce0 	cmpeqi	zero,r16,-31565
802122b0:	80212cd0 	cmplti	zero,r16,-31565
802122b4:	80212d84 	addi	zero,r16,-31562
802122b8:	80212d84 	addi	zero,r16,-31562
802122bc:	80212cec 	andhi	zero,r16,33971
802122c0:	80212d84 	addi	zero,r16,-31562
802122c4:	80212cfc 	xorhi	zero,r16,33971
802122c8:	80212bd0 	cmplti	zero,r16,-31569
802122cc:	8021230c 	andi	zero,r16,33932
802122d0:	80212bf0 	cmpltui	zero,r16,33967
802122d4:	80212d84 	addi	zero,r16,-31562
802122d8:	80212bfc 	xorhi	zero,r16,33967
802122dc:	80212d84 	addi	zero,r16,-31562
802122e0:	80212c58 	cmpnei	zero,r16,-31567
802122e4:	80212d84 	addi	zero,r16,-31562
802122e8:	80212d84 	addi	zero,r16,-31562
802122ec:	80212c68 	cmpgeui	zero,r16,33969
802122f0:	d9003117 	ldw	r4,196(sp)
802122f4:	d8802d15 	stw	r2,180(sp)
802122f8:	0109c83a 	sub	r4,zero,r4
802122fc:	d9003115 	stw	r4,196(sp)
80212300:	94800114 	ori	r18,r18,4
80212304:	ac400007 	ldb	r17,0(r21)
80212308:	003f9706 	br	80212168 <__reset+0xfa1f2168>
8021230c:	00800c04 	movi	r2,48
80212310:	d9002d17 	ldw	r4,180(sp)
80212314:	d9402917 	ldw	r5,164(sp)
80212318:	d8802705 	stb	r2,156(sp)
8021231c:	00801e04 	movi	r2,120
80212320:	d8802745 	stb	r2,157(sp)
80212324:	d8002785 	stb	zero,158(sp)
80212328:	20c00104 	addi	r3,r4,4
8021232c:	24c00017 	ldw	r19,0(r4)
80212330:	002d883a 	mov	r22,zero
80212334:	90800094 	ori	r2,r18,2
80212338:	28029a16 	blt	r5,zero,80212da4 <___vfprintf_internal_r+0xdc0>
8021233c:	00bfdfc4 	movi	r2,-129
80212340:	90a4703a 	and	r18,r18,r2
80212344:	d8c02d15 	stw	r3,180(sp)
80212348:	94800094 	ori	r18,r18,2
8021234c:	9802871e 	bne	r19,zero,80212d6c <___vfprintf_internal_r+0xd88>
80212350:	00a008b4 	movhi	r2,32802
80212354:	1092af04 	addi	r2,r2,19132
80212358:	d8803915 	stw	r2,228(sp)
8021235c:	04401e04 	movi	r17,120
80212360:	d8802917 	ldw	r2,164(sp)
80212364:	0039883a 	mov	fp,zero
80212368:	1001e926 	beq	r2,zero,80212b10 <___vfprintf_internal_r+0xb2c>
8021236c:	0027883a 	mov	r19,zero
80212370:	002d883a 	mov	r22,zero
80212374:	00020506 	br	80212b8c <___vfprintf_internal_r+0xba8>
80212378:	d9002c17 	ldw	r4,176(sp)
8021237c:	b80b883a 	mov	r5,r23
80212380:	02142b40 	call	802142b4 <__swsetup_r>
80212384:	1005ac1e 	bne	r2,zero,80213a38 <___vfprintf_internal_r+0x1a54>
80212388:	b880030b 	ldhu	r2,12(r23)
8021238c:	00c00284 	movi	r3,10
80212390:	1080068c 	andi	r2,r2,26
80212394:	10ff3c1e 	bne	r2,r3,80212088 <__reset+0xfa1f2088>
80212398:	b880038f 	ldh	r2,14(r23)
8021239c:	103f3a16 	blt	r2,zero,80212088 <__reset+0xfa1f2088>
802123a0:	d9c02d17 	ldw	r7,180(sp)
802123a4:	d9002c17 	ldw	r4,176(sp)
802123a8:	a80d883a 	mov	r6,r21
802123ac:	b80b883a 	mov	r5,r23
802123b0:	02141f80 	call	802141f8 <__sbprintf>
802123b4:	00001106 	br	802123fc <___vfprintf_internal_r+0x418>
802123b8:	d9002c17 	ldw	r4,176(sp)
802123bc:	d9801e04 	addi	r6,sp,120
802123c0:	b80b883a 	mov	r5,r23
802123c4:	021a8a40 	call	8021a8a4 <__sprint_r>
802123c8:	1000081e 	bne	r2,zero,802123ec <___vfprintf_internal_r+0x408>
802123cc:	da000404 	addi	r8,sp,16
802123d0:	003f5306 	br	80212120 <__reset+0xfa1f2120>
802123d4:	d8802017 	ldw	r2,128(sp)
802123d8:	10000426 	beq	r2,zero,802123ec <___vfprintf_internal_r+0x408>
802123dc:	d9002c17 	ldw	r4,176(sp)
802123e0:	d9801e04 	addi	r6,sp,120
802123e4:	b80b883a 	mov	r5,r23
802123e8:	021a8a40 	call	8021a8a4 <__sprint_r>
802123ec:	b880030b 	ldhu	r2,12(r23)
802123f0:	1080100c 	andi	r2,r2,64
802123f4:	1005901e 	bne	r2,zero,80213a38 <___vfprintf_internal_r+0x1a54>
802123f8:	d8802f17 	ldw	r2,188(sp)
802123fc:	dfc04717 	ldw	ra,284(sp)
80212400:	df004617 	ldw	fp,280(sp)
80212404:	ddc04517 	ldw	r23,276(sp)
80212408:	dd804417 	ldw	r22,272(sp)
8021240c:	dd404317 	ldw	r21,268(sp)
80212410:	dd004217 	ldw	r20,264(sp)
80212414:	dcc04117 	ldw	r19,260(sp)
80212418:	dc804017 	ldw	r18,256(sp)
8021241c:	dc403f17 	ldw	r17,252(sp)
80212420:	dc003e17 	ldw	r16,248(sp)
80212424:	dec04804 	addi	sp,sp,288
80212428:	f800283a 	ret
8021242c:	d9002c17 	ldw	r4,176(sp)
80212430:	02162880 	call	80216288 <__sinit>
80212434:	003f0406 	br	80212048 <__reset+0xfa1f2048>
80212438:	d8802d17 	ldw	r2,180(sp)
8021243c:	d9002d17 	ldw	r4,180(sp)
80212440:	10800017 	ldw	r2,0(r2)
80212444:	d8803115 	stw	r2,196(sp)
80212448:	20800104 	addi	r2,r4,4
8021244c:	d9003117 	ldw	r4,196(sp)
80212450:	203fa716 	blt	r4,zero,802122f0 <__reset+0xfa1f22f0>
80212454:	d8802d15 	stw	r2,180(sp)
80212458:	ac400007 	ldb	r17,0(r21)
8021245c:	003f4206 	br	80212168 <__reset+0xfa1f2168>
80212460:	ac400007 	ldb	r17,0(r21)
80212464:	aac00044 	addi	r11,r21,1
80212468:	8a872826 	beq	r17,r10,8021410c <___vfprintf_internal_r+0x2128>
8021246c:	88bff404 	addi	r2,r17,-48
80212470:	0009883a 	mov	r4,zero
80212474:	30867d36 	bltu	r6,r2,80213e6c <___vfprintf_internal_r+0x1e88>
80212478:	5c400007 	ldb	r17,0(r11)
8021247c:	210002a4 	muli	r4,r4,10
80212480:	5d400044 	addi	r21,r11,1
80212484:	a817883a 	mov	r11,r21
80212488:	2089883a 	add	r4,r4,r2
8021248c:	88bff404 	addi	r2,r17,-48
80212490:	30bff92e 	bgeu	r6,r2,80212478 <__reset+0xfa1f2478>
80212494:	2005c916 	blt	r4,zero,80213bbc <___vfprintf_internal_r+0x1bd8>
80212498:	d9002915 	stw	r4,164(sp)
8021249c:	003f3306 	br	8021216c <__reset+0xfa1f216c>
802124a0:	94802014 	ori	r18,r18,128
802124a4:	ac400007 	ldb	r17,0(r21)
802124a8:	003f2f06 	br	80212168 <__reset+0xfa1f2168>
802124ac:	a809883a 	mov	r4,r21
802124b0:	d8003115 	stw	zero,196(sp)
802124b4:	88bff404 	addi	r2,r17,-48
802124b8:	0017883a 	mov	r11,zero
802124bc:	24400007 	ldb	r17,0(r4)
802124c0:	5ac002a4 	muli	r11,r11,10
802124c4:	ad400044 	addi	r21,r21,1
802124c8:	a809883a 	mov	r4,r21
802124cc:	12d7883a 	add	r11,r2,r11
802124d0:	88bff404 	addi	r2,r17,-48
802124d4:	30bff92e 	bgeu	r6,r2,802124bc <__reset+0xfa1f24bc>
802124d8:	dac03115 	stw	r11,196(sp)
802124dc:	003f2306 	br	8021216c <__reset+0xfa1f216c>
802124e0:	18c03fcc 	andi	r3,r3,255
802124e4:	18072b1e 	bne	r3,zero,80214194 <___vfprintf_internal_r+0x21b0>
802124e8:	94800414 	ori	r18,r18,16
802124ec:	9080080c 	andi	r2,r18,32
802124f0:	10037b26 	beq	r2,zero,802132e0 <___vfprintf_internal_r+0x12fc>
802124f4:	d9402d17 	ldw	r5,180(sp)
802124f8:	28800117 	ldw	r2,4(r5)
802124fc:	2cc00017 	ldw	r19,0(r5)
80212500:	29400204 	addi	r5,r5,8
80212504:	d9402d15 	stw	r5,180(sp)
80212508:	102d883a 	mov	r22,r2
8021250c:	10044b16 	blt	r2,zero,8021363c <___vfprintf_internal_r+0x1658>
80212510:	d9402917 	ldw	r5,164(sp)
80212514:	df002783 	ldbu	fp,158(sp)
80212518:	2803bc16 	blt	r5,zero,8021340c <___vfprintf_internal_r+0x1428>
8021251c:	00ffdfc4 	movi	r3,-129
80212520:	9d84b03a 	or	r2,r19,r22
80212524:	90e4703a 	and	r18,r18,r3
80212528:	10017726 	beq	r2,zero,80212b08 <___vfprintf_internal_r+0xb24>
8021252c:	b0038326 	beq	r22,zero,8021333c <___vfprintf_internal_r+0x1358>
80212530:	dc402a15 	stw	r17,168(sp)
80212534:	dc001e04 	addi	r16,sp,120
80212538:	b023883a 	mov	r17,r22
8021253c:	402d883a 	mov	r22,r8
80212540:	9809883a 	mov	r4,r19
80212544:	880b883a 	mov	r5,r17
80212548:	01800284 	movi	r6,10
8021254c:	000f883a 	mov	r7,zero
80212550:	021cc9c0 	call	8021cc9c <__umoddi3>
80212554:	10800c04 	addi	r2,r2,48
80212558:	843fffc4 	addi	r16,r16,-1
8021255c:	9809883a 	mov	r4,r19
80212560:	880b883a 	mov	r5,r17
80212564:	80800005 	stb	r2,0(r16)
80212568:	01800284 	movi	r6,10
8021256c:	000f883a 	mov	r7,zero
80212570:	021c7240 	call	8021c724 <__udivdi3>
80212574:	1027883a 	mov	r19,r2
80212578:	10c4b03a 	or	r2,r2,r3
8021257c:	1823883a 	mov	r17,r3
80212580:	103fef1e 	bne	r2,zero,80212540 <__reset+0xfa1f2540>
80212584:	d8c02817 	ldw	r3,160(sp)
80212588:	dc402a17 	ldw	r17,168(sp)
8021258c:	b011883a 	mov	r8,r22
80212590:	1c07c83a 	sub	r3,r3,r16
80212594:	d8c02e15 	stw	r3,184(sp)
80212598:	00005906 	br	80212700 <___vfprintf_internal_r+0x71c>
8021259c:	18c03fcc 	andi	r3,r3,255
802125a0:	1806fa1e 	bne	r3,zero,8021418c <___vfprintf_internal_r+0x21a8>
802125a4:	9080020c 	andi	r2,r18,8
802125a8:	10048a26 	beq	r2,zero,802137d4 <___vfprintf_internal_r+0x17f0>
802125ac:	d8c02d17 	ldw	r3,180(sp)
802125b0:	d9002d17 	ldw	r4,180(sp)
802125b4:	d9402d17 	ldw	r5,180(sp)
802125b8:	18c00017 	ldw	r3,0(r3)
802125bc:	21000117 	ldw	r4,4(r4)
802125c0:	29400204 	addi	r5,r5,8
802125c4:	d8c03615 	stw	r3,216(sp)
802125c8:	d9003815 	stw	r4,224(sp)
802125cc:	d9402d15 	stw	r5,180(sp)
802125d0:	d9003617 	ldw	r4,216(sp)
802125d4:	d9403817 	ldw	r5,224(sp)
802125d8:	da003d15 	stw	r8,244(sp)
802125dc:	04000044 	movi	r16,1
802125e0:	02190bc0 	call	802190bc <__fpclassifyd>
802125e4:	da003d17 	ldw	r8,244(sp)
802125e8:	14041f1e 	bne	r2,r16,80213668 <___vfprintf_internal_r+0x1684>
802125ec:	d9003617 	ldw	r4,216(sp)
802125f0:	d9403817 	ldw	r5,224(sp)
802125f4:	000d883a 	mov	r6,zero
802125f8:	000f883a 	mov	r7,zero
802125fc:	021e5a40 	call	8021e5a4 <__ledf2>
80212600:	da003d17 	ldw	r8,244(sp)
80212604:	1005be16 	blt	r2,zero,80213d00 <___vfprintf_internal_r+0x1d1c>
80212608:	df002783 	ldbu	fp,158(sp)
8021260c:	008011c4 	movi	r2,71
80212610:	1445330e 	bge	r2,r17,80213ae0 <___vfprintf_internal_r+0x1afc>
80212614:	042008b4 	movhi	r16,32802
80212618:	8412a704 	addi	r16,r16,19100
8021261c:	00c000c4 	movi	r3,3
80212620:	00bfdfc4 	movi	r2,-129
80212624:	d8c02a15 	stw	r3,168(sp)
80212628:	90a4703a 	and	r18,r18,r2
8021262c:	d8c02e15 	stw	r3,184(sp)
80212630:	d8002915 	stw	zero,164(sp)
80212634:	d8003215 	stw	zero,200(sp)
80212638:	00003706 	br	80212718 <___vfprintf_internal_r+0x734>
8021263c:	94800214 	ori	r18,r18,8
80212640:	ac400007 	ldb	r17,0(r21)
80212644:	003ec806 	br	80212168 <__reset+0xfa1f2168>
80212648:	18c03fcc 	andi	r3,r3,255
8021264c:	1806db1e 	bne	r3,zero,802141bc <___vfprintf_internal_r+0x21d8>
80212650:	94800414 	ori	r18,r18,16
80212654:	9080080c 	andi	r2,r18,32
80212658:	1002d826 	beq	r2,zero,802131bc <___vfprintf_internal_r+0x11d8>
8021265c:	d9402d17 	ldw	r5,180(sp)
80212660:	d8c02917 	ldw	r3,164(sp)
80212664:	d8002785 	stb	zero,158(sp)
80212668:	28800204 	addi	r2,r5,8
8021266c:	2cc00017 	ldw	r19,0(r5)
80212670:	2d800117 	ldw	r22,4(r5)
80212674:	18048f16 	blt	r3,zero,802138b4 <___vfprintf_internal_r+0x18d0>
80212678:	013fdfc4 	movi	r4,-129
8021267c:	9d86b03a 	or	r3,r19,r22
80212680:	d8802d15 	stw	r2,180(sp)
80212684:	9124703a 	and	r18,r18,r4
80212688:	1802d91e 	bne	r3,zero,802131f0 <___vfprintf_internal_r+0x120c>
8021268c:	d8c02917 	ldw	r3,164(sp)
80212690:	0039883a 	mov	fp,zero
80212694:	1805c326 	beq	r3,zero,80213da4 <___vfprintf_internal_r+0x1dc0>
80212698:	0027883a 	mov	r19,zero
8021269c:	002d883a 	mov	r22,zero
802126a0:	dc001e04 	addi	r16,sp,120
802126a4:	9806d0fa 	srli	r3,r19,3
802126a8:	b008977a 	slli	r4,r22,29
802126ac:	b02cd0fa 	srli	r22,r22,3
802126b0:	9cc001cc 	andi	r19,r19,7
802126b4:	98800c04 	addi	r2,r19,48
802126b8:	843fffc4 	addi	r16,r16,-1
802126bc:	20e6b03a 	or	r19,r4,r3
802126c0:	80800005 	stb	r2,0(r16)
802126c4:	9d86b03a 	or	r3,r19,r22
802126c8:	183ff61e 	bne	r3,zero,802126a4 <__reset+0xfa1f26a4>
802126cc:	90c0004c 	andi	r3,r18,1
802126d0:	18013b26 	beq	r3,zero,80212bc0 <___vfprintf_internal_r+0xbdc>
802126d4:	10803fcc 	andi	r2,r2,255
802126d8:	1080201c 	xori	r2,r2,128
802126dc:	10bfe004 	addi	r2,r2,-128
802126e0:	00c00c04 	movi	r3,48
802126e4:	10c13626 	beq	r2,r3,80212bc0 <___vfprintf_internal_r+0xbdc>
802126e8:	80ffffc5 	stb	r3,-1(r16)
802126ec:	d8c02817 	ldw	r3,160(sp)
802126f0:	80bfffc4 	addi	r2,r16,-1
802126f4:	1021883a 	mov	r16,r2
802126f8:	1887c83a 	sub	r3,r3,r2
802126fc:	d8c02e15 	stw	r3,184(sp)
80212700:	d8802e17 	ldw	r2,184(sp)
80212704:	d9002917 	ldw	r4,164(sp)
80212708:	1100010e 	bge	r2,r4,80212710 <___vfprintf_internal_r+0x72c>
8021270c:	2005883a 	mov	r2,r4
80212710:	d8802a15 	stw	r2,168(sp)
80212714:	d8003215 	stw	zero,200(sp)
80212718:	e7003fcc 	andi	fp,fp,255
8021271c:	e700201c 	xori	fp,fp,128
80212720:	e73fe004 	addi	fp,fp,-128
80212724:	e0000326 	beq	fp,zero,80212734 <___vfprintf_internal_r+0x750>
80212728:	d8c02a17 	ldw	r3,168(sp)
8021272c:	18c00044 	addi	r3,r3,1
80212730:	d8c02a15 	stw	r3,168(sp)
80212734:	90c0008c 	andi	r3,r18,2
80212738:	d8c02b15 	stw	r3,172(sp)
8021273c:	18000326 	beq	r3,zero,8021274c <___vfprintf_internal_r+0x768>
80212740:	d8c02a17 	ldw	r3,168(sp)
80212744:	18c00084 	addi	r3,r3,2
80212748:	d8c02a15 	stw	r3,168(sp)
8021274c:	90c0210c 	andi	r3,r18,132
80212750:	d8c03015 	stw	r3,192(sp)
80212754:	1801a31e 	bne	r3,zero,80212de4 <___vfprintf_internal_r+0xe00>
80212758:	d9003117 	ldw	r4,196(sp)
8021275c:	d8c02a17 	ldw	r3,168(sp)
80212760:	20e7c83a 	sub	r19,r4,r3
80212764:	04c19f0e 	bge	zero,r19,80212de4 <___vfprintf_internal_r+0xe00>
80212768:	02400404 	movi	r9,16
8021276c:	d8c02017 	ldw	r3,128(sp)
80212770:	d8801f17 	ldw	r2,124(sp)
80212774:	4cc50d0e 	bge	r9,r19,80213bac <___vfprintf_internal_r+0x1bc8>
80212778:	016008b4 	movhi	r5,32802
8021277c:	2952c284 	addi	r5,r5,19210
80212780:	dc403b15 	stw	r17,236(sp)
80212784:	d9403515 	stw	r5,212(sp)
80212788:	9823883a 	mov	r17,r19
8021278c:	482d883a 	mov	r22,r9
80212790:	9027883a 	mov	r19,r18
80212794:	070001c4 	movi	fp,7
80212798:	8025883a 	mov	r18,r16
8021279c:	dc002c17 	ldw	r16,176(sp)
802127a0:	00000306 	br	802127b0 <___vfprintf_internal_r+0x7cc>
802127a4:	8c7ffc04 	addi	r17,r17,-16
802127a8:	42000204 	addi	r8,r8,8
802127ac:	b440130e 	bge	r22,r17,802127fc <___vfprintf_internal_r+0x818>
802127b0:	012008b4 	movhi	r4,32802
802127b4:	18c00404 	addi	r3,r3,16
802127b8:	10800044 	addi	r2,r2,1
802127bc:	2112c284 	addi	r4,r4,19210
802127c0:	41000015 	stw	r4,0(r8)
802127c4:	45800115 	stw	r22,4(r8)
802127c8:	d8c02015 	stw	r3,128(sp)
802127cc:	d8801f15 	stw	r2,124(sp)
802127d0:	e0bff40e 	bge	fp,r2,802127a4 <__reset+0xfa1f27a4>
802127d4:	d9801e04 	addi	r6,sp,120
802127d8:	b80b883a 	mov	r5,r23
802127dc:	8009883a 	mov	r4,r16
802127e0:	021a8a40 	call	8021a8a4 <__sprint_r>
802127e4:	103f011e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802127e8:	8c7ffc04 	addi	r17,r17,-16
802127ec:	d8c02017 	ldw	r3,128(sp)
802127f0:	d8801f17 	ldw	r2,124(sp)
802127f4:	da000404 	addi	r8,sp,16
802127f8:	b47fed16 	blt	r22,r17,802127b0 <__reset+0xfa1f27b0>
802127fc:	9021883a 	mov	r16,r18
80212800:	9825883a 	mov	r18,r19
80212804:	8827883a 	mov	r19,r17
80212808:	dc403b17 	ldw	r17,236(sp)
8021280c:	d9403517 	ldw	r5,212(sp)
80212810:	98c7883a 	add	r3,r19,r3
80212814:	10800044 	addi	r2,r2,1
80212818:	41400015 	stw	r5,0(r8)
8021281c:	44c00115 	stw	r19,4(r8)
80212820:	d8c02015 	stw	r3,128(sp)
80212824:	d8801f15 	stw	r2,124(sp)
80212828:	010001c4 	movi	r4,7
8021282c:	2082a316 	blt	r4,r2,802132bc <___vfprintf_internal_r+0x12d8>
80212830:	df002787 	ldb	fp,158(sp)
80212834:	42000204 	addi	r8,r8,8
80212838:	e0000c26 	beq	fp,zero,8021286c <___vfprintf_internal_r+0x888>
8021283c:	d8801f17 	ldw	r2,124(sp)
80212840:	d9002784 	addi	r4,sp,158
80212844:	18c00044 	addi	r3,r3,1
80212848:	10800044 	addi	r2,r2,1
8021284c:	41000015 	stw	r4,0(r8)
80212850:	01000044 	movi	r4,1
80212854:	41000115 	stw	r4,4(r8)
80212858:	d8c02015 	stw	r3,128(sp)
8021285c:	d8801f15 	stw	r2,124(sp)
80212860:	010001c4 	movi	r4,7
80212864:	20823c16 	blt	r4,r2,80213158 <___vfprintf_internal_r+0x1174>
80212868:	42000204 	addi	r8,r8,8
8021286c:	d8802b17 	ldw	r2,172(sp)
80212870:	10000c26 	beq	r2,zero,802128a4 <___vfprintf_internal_r+0x8c0>
80212874:	d8801f17 	ldw	r2,124(sp)
80212878:	d9002704 	addi	r4,sp,156
8021287c:	18c00084 	addi	r3,r3,2
80212880:	10800044 	addi	r2,r2,1
80212884:	41000015 	stw	r4,0(r8)
80212888:	01000084 	movi	r4,2
8021288c:	41000115 	stw	r4,4(r8)
80212890:	d8c02015 	stw	r3,128(sp)
80212894:	d8801f15 	stw	r2,124(sp)
80212898:	010001c4 	movi	r4,7
8021289c:	20823616 	blt	r4,r2,80213178 <___vfprintf_internal_r+0x1194>
802128a0:	42000204 	addi	r8,r8,8
802128a4:	d9003017 	ldw	r4,192(sp)
802128a8:	00802004 	movi	r2,128
802128ac:	20819926 	beq	r4,r2,80212f14 <___vfprintf_internal_r+0xf30>
802128b0:	d9402917 	ldw	r5,164(sp)
802128b4:	d8802e17 	ldw	r2,184(sp)
802128b8:	28adc83a 	sub	r22,r5,r2
802128bc:	0580310e 	bge	zero,r22,80212984 <___vfprintf_internal_r+0x9a0>
802128c0:	07000404 	movi	fp,16
802128c4:	d8801f17 	ldw	r2,124(sp)
802128c8:	e584140e 	bge	fp,r22,8021391c <___vfprintf_internal_r+0x1938>
802128cc:	016008b4 	movhi	r5,32802
802128d0:	2952be84 	addi	r5,r5,19194
802128d4:	dc402915 	stw	r17,164(sp)
802128d8:	d9402b15 	stw	r5,172(sp)
802128dc:	b023883a 	mov	r17,r22
802128e0:	04c001c4 	movi	r19,7
802128e4:	a82d883a 	mov	r22,r21
802128e8:	902b883a 	mov	r21,r18
802128ec:	8025883a 	mov	r18,r16
802128f0:	dc002c17 	ldw	r16,176(sp)
802128f4:	00000306 	br	80212904 <___vfprintf_internal_r+0x920>
802128f8:	8c7ffc04 	addi	r17,r17,-16
802128fc:	42000204 	addi	r8,r8,8
80212900:	e440110e 	bge	fp,r17,80212948 <___vfprintf_internal_r+0x964>
80212904:	18c00404 	addi	r3,r3,16
80212908:	10800044 	addi	r2,r2,1
8021290c:	45000015 	stw	r20,0(r8)
80212910:	47000115 	stw	fp,4(r8)
80212914:	d8c02015 	stw	r3,128(sp)
80212918:	d8801f15 	stw	r2,124(sp)
8021291c:	98bff60e 	bge	r19,r2,802128f8 <__reset+0xfa1f28f8>
80212920:	d9801e04 	addi	r6,sp,120
80212924:	b80b883a 	mov	r5,r23
80212928:	8009883a 	mov	r4,r16
8021292c:	021a8a40 	call	8021a8a4 <__sprint_r>
80212930:	103eae1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80212934:	8c7ffc04 	addi	r17,r17,-16
80212938:	d8c02017 	ldw	r3,128(sp)
8021293c:	d8801f17 	ldw	r2,124(sp)
80212940:	da000404 	addi	r8,sp,16
80212944:	e47fef16 	blt	fp,r17,80212904 <__reset+0xfa1f2904>
80212948:	9021883a 	mov	r16,r18
8021294c:	a825883a 	mov	r18,r21
80212950:	b02b883a 	mov	r21,r22
80212954:	882d883a 	mov	r22,r17
80212958:	dc402917 	ldw	r17,164(sp)
8021295c:	d9002b17 	ldw	r4,172(sp)
80212960:	1d87883a 	add	r3,r3,r22
80212964:	10800044 	addi	r2,r2,1
80212968:	41000015 	stw	r4,0(r8)
8021296c:	45800115 	stw	r22,4(r8)
80212970:	d8c02015 	stw	r3,128(sp)
80212974:	d8801f15 	stw	r2,124(sp)
80212978:	010001c4 	movi	r4,7
8021297c:	2081ee16 	blt	r4,r2,80213138 <___vfprintf_internal_r+0x1154>
80212980:	42000204 	addi	r8,r8,8
80212984:	9080400c 	andi	r2,r18,256
80212988:	1001181e 	bne	r2,zero,80212dec <___vfprintf_internal_r+0xe08>
8021298c:	d9402e17 	ldw	r5,184(sp)
80212990:	d8801f17 	ldw	r2,124(sp)
80212994:	44000015 	stw	r16,0(r8)
80212998:	1947883a 	add	r3,r3,r5
8021299c:	10800044 	addi	r2,r2,1
802129a0:	41400115 	stw	r5,4(r8)
802129a4:	d8c02015 	stw	r3,128(sp)
802129a8:	d8801f15 	stw	r2,124(sp)
802129ac:	010001c4 	movi	r4,7
802129b0:	2081d316 	blt	r4,r2,80213100 <___vfprintf_internal_r+0x111c>
802129b4:	42000204 	addi	r8,r8,8
802129b8:	9480010c 	andi	r18,r18,4
802129bc:	90003226 	beq	r18,zero,80212a88 <___vfprintf_internal_r+0xaa4>
802129c0:	d9403117 	ldw	r5,196(sp)
802129c4:	d8802a17 	ldw	r2,168(sp)
802129c8:	28a1c83a 	sub	r16,r5,r2
802129cc:	04002e0e 	bge	zero,r16,80212a88 <___vfprintf_internal_r+0xaa4>
802129d0:	04400404 	movi	r17,16
802129d4:	d8801f17 	ldw	r2,124(sp)
802129d8:	8c04a20e 	bge	r17,r16,80213c64 <___vfprintf_internal_r+0x1c80>
802129dc:	016008b4 	movhi	r5,32802
802129e0:	2952c284 	addi	r5,r5,19210
802129e4:	d9403515 	stw	r5,212(sp)
802129e8:	048001c4 	movi	r18,7
802129ec:	dcc02c17 	ldw	r19,176(sp)
802129f0:	00000306 	br	80212a00 <___vfprintf_internal_r+0xa1c>
802129f4:	843ffc04 	addi	r16,r16,-16
802129f8:	42000204 	addi	r8,r8,8
802129fc:	8c00130e 	bge	r17,r16,80212a4c <___vfprintf_internal_r+0xa68>
80212a00:	012008b4 	movhi	r4,32802
80212a04:	18c00404 	addi	r3,r3,16
80212a08:	10800044 	addi	r2,r2,1
80212a0c:	2112c284 	addi	r4,r4,19210
80212a10:	41000015 	stw	r4,0(r8)
80212a14:	44400115 	stw	r17,4(r8)
80212a18:	d8c02015 	stw	r3,128(sp)
80212a1c:	d8801f15 	stw	r2,124(sp)
80212a20:	90bff40e 	bge	r18,r2,802129f4 <__reset+0xfa1f29f4>
80212a24:	d9801e04 	addi	r6,sp,120
80212a28:	b80b883a 	mov	r5,r23
80212a2c:	9809883a 	mov	r4,r19
80212a30:	021a8a40 	call	8021a8a4 <__sprint_r>
80212a34:	103e6d1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80212a38:	843ffc04 	addi	r16,r16,-16
80212a3c:	d8c02017 	ldw	r3,128(sp)
80212a40:	d8801f17 	ldw	r2,124(sp)
80212a44:	da000404 	addi	r8,sp,16
80212a48:	8c3fed16 	blt	r17,r16,80212a00 <__reset+0xfa1f2a00>
80212a4c:	d9403517 	ldw	r5,212(sp)
80212a50:	1c07883a 	add	r3,r3,r16
80212a54:	10800044 	addi	r2,r2,1
80212a58:	41400015 	stw	r5,0(r8)
80212a5c:	44000115 	stw	r16,4(r8)
80212a60:	d8c02015 	stw	r3,128(sp)
80212a64:	d8801f15 	stw	r2,124(sp)
80212a68:	010001c4 	movi	r4,7
80212a6c:	2080060e 	bge	r4,r2,80212a88 <___vfprintf_internal_r+0xaa4>
80212a70:	d9002c17 	ldw	r4,176(sp)
80212a74:	d9801e04 	addi	r6,sp,120
80212a78:	b80b883a 	mov	r5,r23
80212a7c:	021a8a40 	call	8021a8a4 <__sprint_r>
80212a80:	103e5a1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80212a84:	d8c02017 	ldw	r3,128(sp)
80212a88:	d8803117 	ldw	r2,196(sp)
80212a8c:	d9002a17 	ldw	r4,168(sp)
80212a90:	1100010e 	bge	r2,r4,80212a98 <___vfprintf_internal_r+0xab4>
80212a94:	2005883a 	mov	r2,r4
80212a98:	d9402f17 	ldw	r5,188(sp)
80212a9c:	288b883a 	add	r5,r5,r2
80212aa0:	d9402f15 	stw	r5,188(sp)
80212aa4:	18019e1e 	bne	r3,zero,80213120 <___vfprintf_internal_r+0x113c>
80212aa8:	a8800007 	ldb	r2,0(r21)
80212aac:	d8001f15 	stw	zero,124(sp)
80212ab0:	da000404 	addi	r8,sp,16
80212ab4:	103d851e 	bne	r2,zero,802120cc <__reset+0xfa1f20cc>
80212ab8:	a821883a 	mov	r16,r21
80212abc:	003d9b06 	br	8021212c <__reset+0xfa1f212c>
80212ac0:	18c03fcc 	andi	r3,r3,255
80212ac4:	1805c11e 	bne	r3,zero,802141cc <___vfprintf_internal_r+0x21e8>
80212ac8:	94800414 	ori	r18,r18,16
80212acc:	9080080c 	andi	r2,r18,32
80212ad0:	10020c26 	beq	r2,zero,80213304 <___vfprintf_internal_r+0x1320>
80212ad4:	d8802d17 	ldw	r2,180(sp)
80212ad8:	d9002917 	ldw	r4,164(sp)
80212adc:	d8002785 	stb	zero,158(sp)
80212ae0:	10c00204 	addi	r3,r2,8
80212ae4:	14c00017 	ldw	r19,0(r2)
80212ae8:	15800117 	ldw	r22,4(r2)
80212aec:	20040f16 	blt	r4,zero,80213b2c <___vfprintf_internal_r+0x1b48>
80212af0:	013fdfc4 	movi	r4,-129
80212af4:	9d84b03a 	or	r2,r19,r22
80212af8:	d8c02d15 	stw	r3,180(sp)
80212afc:	9124703a 	and	r18,r18,r4
80212b00:	0039883a 	mov	fp,zero
80212b04:	103e891e 	bne	r2,zero,8021252c <__reset+0xfa1f252c>
80212b08:	d9002917 	ldw	r4,164(sp)
80212b0c:	2002c11e 	bne	r4,zero,80213614 <___vfprintf_internal_r+0x1630>
80212b10:	d8002915 	stw	zero,164(sp)
80212b14:	d8002e15 	stw	zero,184(sp)
80212b18:	dc001e04 	addi	r16,sp,120
80212b1c:	003ef806 	br	80212700 <__reset+0xfa1f2700>
80212b20:	18c03fcc 	andi	r3,r3,255
80212b24:	18059d1e 	bne	r3,zero,8021419c <___vfprintf_internal_r+0x21b8>
80212b28:	016008b4 	movhi	r5,32802
80212b2c:	2952aa04 	addi	r5,r5,19112
80212b30:	d9403915 	stw	r5,228(sp)
80212b34:	9080080c 	andi	r2,r18,32
80212b38:	10005226 	beq	r2,zero,80212c84 <___vfprintf_internal_r+0xca0>
80212b3c:	d8802d17 	ldw	r2,180(sp)
80212b40:	14c00017 	ldw	r19,0(r2)
80212b44:	15800117 	ldw	r22,4(r2)
80212b48:	10800204 	addi	r2,r2,8
80212b4c:	d8802d15 	stw	r2,180(sp)
80212b50:	9080004c 	andi	r2,r18,1
80212b54:	10019026 	beq	r2,zero,80213198 <___vfprintf_internal_r+0x11b4>
80212b58:	9d84b03a 	or	r2,r19,r22
80212b5c:	10036926 	beq	r2,zero,80213904 <___vfprintf_internal_r+0x1920>
80212b60:	d8c02917 	ldw	r3,164(sp)
80212b64:	00800c04 	movi	r2,48
80212b68:	d8802705 	stb	r2,156(sp)
80212b6c:	dc402745 	stb	r17,157(sp)
80212b70:	d8002785 	stb	zero,158(sp)
80212b74:	90800094 	ori	r2,r18,2
80212b78:	18045d16 	blt	r3,zero,80213cf0 <___vfprintf_internal_r+0x1d0c>
80212b7c:	00bfdfc4 	movi	r2,-129
80212b80:	90a4703a 	and	r18,r18,r2
80212b84:	94800094 	ori	r18,r18,2
80212b88:	0039883a 	mov	fp,zero
80212b8c:	d9003917 	ldw	r4,228(sp)
80212b90:	dc001e04 	addi	r16,sp,120
80212b94:	988003cc 	andi	r2,r19,15
80212b98:	b006973a 	slli	r3,r22,28
80212b9c:	2085883a 	add	r2,r4,r2
80212ba0:	9826d13a 	srli	r19,r19,4
80212ba4:	10800003 	ldbu	r2,0(r2)
80212ba8:	b02cd13a 	srli	r22,r22,4
80212bac:	843fffc4 	addi	r16,r16,-1
80212bb0:	1ce6b03a 	or	r19,r3,r19
80212bb4:	80800005 	stb	r2,0(r16)
80212bb8:	9d84b03a 	or	r2,r19,r22
80212bbc:	103ff51e 	bne	r2,zero,80212b94 <__reset+0xfa1f2b94>
80212bc0:	d8c02817 	ldw	r3,160(sp)
80212bc4:	1c07c83a 	sub	r3,r3,r16
80212bc8:	d8c02e15 	stw	r3,184(sp)
80212bcc:	003ecc06 	br	80212700 <__reset+0xfa1f2700>
80212bd0:	18c03fcc 	andi	r3,r3,255
80212bd4:	183e9f26 	beq	r3,zero,80212654 <__reset+0xfa1f2654>
80212bd8:	d9c02785 	stb	r7,158(sp)
80212bdc:	003e9d06 	br	80212654 <__reset+0xfa1f2654>
80212be0:	00c00044 	movi	r3,1
80212be4:	01c00ac4 	movi	r7,43
80212be8:	ac400007 	ldb	r17,0(r21)
80212bec:	003d5e06 	br	80212168 <__reset+0xfa1f2168>
80212bf0:	94800814 	ori	r18,r18,32
80212bf4:	ac400007 	ldb	r17,0(r21)
80212bf8:	003d5b06 	br	80212168 <__reset+0xfa1f2168>
80212bfc:	d8c02d17 	ldw	r3,180(sp)
80212c00:	d8002785 	stb	zero,158(sp)
80212c04:	1c000017 	ldw	r16,0(r3)
80212c08:	1cc00104 	addi	r19,r3,4
80212c0c:	80041926 	beq	r16,zero,80213c74 <___vfprintf_internal_r+0x1c90>
80212c10:	d9002917 	ldw	r4,164(sp)
80212c14:	2003d016 	blt	r4,zero,80213b58 <___vfprintf_internal_r+0x1b74>
80212c18:	200d883a 	mov	r6,r4
80212c1c:	000b883a 	mov	r5,zero
80212c20:	8009883a 	mov	r4,r16
80212c24:	da003d15 	stw	r8,244(sp)
80212c28:	02177f40 	call	802177f4 <memchr>
80212c2c:	da003d17 	ldw	r8,244(sp)
80212c30:	10045426 	beq	r2,zero,80213d84 <___vfprintf_internal_r+0x1da0>
80212c34:	1405c83a 	sub	r2,r2,r16
80212c38:	d8802e15 	stw	r2,184(sp)
80212c3c:	1003cc16 	blt	r2,zero,80213b70 <___vfprintf_internal_r+0x1b8c>
80212c40:	df002783 	ldbu	fp,158(sp)
80212c44:	d8802a15 	stw	r2,168(sp)
80212c48:	dcc02d15 	stw	r19,180(sp)
80212c4c:	d8002915 	stw	zero,164(sp)
80212c50:	d8003215 	stw	zero,200(sp)
80212c54:	003eb006 	br	80212718 <__reset+0xfa1f2718>
80212c58:	18c03fcc 	andi	r3,r3,255
80212c5c:	183f9b26 	beq	r3,zero,80212acc <__reset+0xfa1f2acc>
80212c60:	d9c02785 	stb	r7,158(sp)
80212c64:	003f9906 	br	80212acc <__reset+0xfa1f2acc>
80212c68:	18c03fcc 	andi	r3,r3,255
80212c6c:	1805551e 	bne	r3,zero,802141c4 <___vfprintf_internal_r+0x21e0>
80212c70:	016008b4 	movhi	r5,32802
80212c74:	2952af04 	addi	r5,r5,19132
80212c78:	d9403915 	stw	r5,228(sp)
80212c7c:	9080080c 	andi	r2,r18,32
80212c80:	103fae1e 	bne	r2,zero,80212b3c <__reset+0xfa1f2b3c>
80212c84:	9080040c 	andi	r2,r18,16
80212c88:	1002de26 	beq	r2,zero,80213804 <___vfprintf_internal_r+0x1820>
80212c8c:	d8c02d17 	ldw	r3,180(sp)
80212c90:	002d883a 	mov	r22,zero
80212c94:	1cc00017 	ldw	r19,0(r3)
80212c98:	18c00104 	addi	r3,r3,4
80212c9c:	d8c02d15 	stw	r3,180(sp)
80212ca0:	003fab06 	br	80212b50 <__reset+0xfa1f2b50>
80212ca4:	38803fcc 	andi	r2,r7,255
80212ca8:	1080201c 	xori	r2,r2,128
80212cac:	10bfe004 	addi	r2,r2,-128
80212cb0:	1002d21e 	bne	r2,zero,802137fc <___vfprintf_internal_r+0x1818>
80212cb4:	00c00044 	movi	r3,1
80212cb8:	01c00804 	movi	r7,32
80212cbc:	ac400007 	ldb	r17,0(r21)
80212cc0:	003d2906 	br	80212168 <__reset+0xfa1f2168>
80212cc4:	94800054 	ori	r18,r18,1
80212cc8:	ac400007 	ldb	r17,0(r21)
80212ccc:	003d2606 	br	80212168 <__reset+0xfa1f2168>
80212cd0:	18c03fcc 	andi	r3,r3,255
80212cd4:	183e0526 	beq	r3,zero,802124ec <__reset+0xfa1f24ec>
80212cd8:	d9c02785 	stb	r7,158(sp)
80212cdc:	003e0306 	br	802124ec <__reset+0xfa1f24ec>
80212ce0:	94801014 	ori	r18,r18,64
80212ce4:	ac400007 	ldb	r17,0(r21)
80212ce8:	003d1f06 	br	80212168 <__reset+0xfa1f2168>
80212cec:	ac400007 	ldb	r17,0(r21)
80212cf0:	8a438726 	beq	r17,r9,80213b10 <___vfprintf_internal_r+0x1b2c>
80212cf4:	94800414 	ori	r18,r18,16
80212cf8:	003d1b06 	br	80212168 <__reset+0xfa1f2168>
80212cfc:	18c03fcc 	andi	r3,r3,255
80212d00:	1805341e 	bne	r3,zero,802141d4 <___vfprintf_internal_r+0x21f0>
80212d04:	9080080c 	andi	r2,r18,32
80212d08:	1002cd26 	beq	r2,zero,80213840 <___vfprintf_internal_r+0x185c>
80212d0c:	d9402d17 	ldw	r5,180(sp)
80212d10:	d9002f17 	ldw	r4,188(sp)
80212d14:	28800017 	ldw	r2,0(r5)
80212d18:	2007d7fa 	srai	r3,r4,31
80212d1c:	29400104 	addi	r5,r5,4
80212d20:	d9402d15 	stw	r5,180(sp)
80212d24:	11000015 	stw	r4,0(r2)
80212d28:	10c00115 	stw	r3,4(r2)
80212d2c:	003ce506 	br	802120c4 <__reset+0xfa1f20c4>
80212d30:	d8c02d17 	ldw	r3,180(sp)
80212d34:	d9002d17 	ldw	r4,180(sp)
80212d38:	d8002785 	stb	zero,158(sp)
80212d3c:	18800017 	ldw	r2,0(r3)
80212d40:	21000104 	addi	r4,r4,4
80212d44:	00c00044 	movi	r3,1
80212d48:	d8c02a15 	stw	r3,168(sp)
80212d4c:	d8801405 	stb	r2,80(sp)
80212d50:	d9002d15 	stw	r4,180(sp)
80212d54:	d8c02e15 	stw	r3,184(sp)
80212d58:	d8002915 	stw	zero,164(sp)
80212d5c:	d8003215 	stw	zero,200(sp)
80212d60:	dc001404 	addi	r16,sp,80
80212d64:	0039883a 	mov	fp,zero
80212d68:	003e7206 	br	80212734 <__reset+0xfa1f2734>
80212d6c:	012008b4 	movhi	r4,32802
80212d70:	2112af04 	addi	r4,r4,19132
80212d74:	0039883a 	mov	fp,zero
80212d78:	d9003915 	stw	r4,228(sp)
80212d7c:	04401e04 	movi	r17,120
80212d80:	003f8206 	br	80212b8c <__reset+0xfa1f2b8c>
80212d84:	18c03fcc 	andi	r3,r3,255
80212d88:	1805061e 	bne	r3,zero,802141a4 <___vfprintf_internal_r+0x21c0>
80212d8c:	883d9126 	beq	r17,zero,802123d4 <__reset+0xfa1f23d4>
80212d90:	00c00044 	movi	r3,1
80212d94:	d8c02a15 	stw	r3,168(sp)
80212d98:	dc401405 	stb	r17,80(sp)
80212d9c:	d8002785 	stb	zero,158(sp)
80212da0:	003fec06 	br	80212d54 <__reset+0xfa1f2d54>
80212da4:	016008b4 	movhi	r5,32802
80212da8:	2952af04 	addi	r5,r5,19132
80212dac:	d9403915 	stw	r5,228(sp)
80212db0:	d8c02d15 	stw	r3,180(sp)
80212db4:	1025883a 	mov	r18,r2
80212db8:	04401e04 	movi	r17,120
80212dbc:	9d84b03a 	or	r2,r19,r22
80212dc0:	1000fc1e 	bne	r2,zero,802131b4 <___vfprintf_internal_r+0x11d0>
80212dc4:	0039883a 	mov	fp,zero
80212dc8:	00800084 	movi	r2,2
80212dcc:	10803fcc 	andi	r2,r2,255
80212dd0:	00c00044 	movi	r3,1
80212dd4:	10c20f26 	beq	r2,r3,80213614 <___vfprintf_internal_r+0x1630>
80212dd8:	00c00084 	movi	r3,2
80212ddc:	10fd6326 	beq	r2,r3,8021236c <__reset+0xfa1f236c>
80212de0:	003e2d06 	br	80212698 <__reset+0xfa1f2698>
80212de4:	d8c02017 	ldw	r3,128(sp)
80212de8:	003e9306 	br	80212838 <__reset+0xfa1f2838>
80212dec:	00801944 	movi	r2,101
80212df0:	14407e0e 	bge	r2,r17,80212fec <___vfprintf_internal_r+0x1008>
80212df4:	d9003617 	ldw	r4,216(sp)
80212df8:	d9403817 	ldw	r5,224(sp)
80212dfc:	000d883a 	mov	r6,zero
80212e00:	000f883a 	mov	r7,zero
80212e04:	d8c03c15 	stw	r3,240(sp)
80212e08:	da003d15 	stw	r8,244(sp)
80212e0c:	021e51c0 	call	8021e51c <__eqdf2>
80212e10:	d8c03c17 	ldw	r3,240(sp)
80212e14:	da003d17 	ldw	r8,244(sp)
80212e18:	1000f71e 	bne	r2,zero,802131f8 <___vfprintf_internal_r+0x1214>
80212e1c:	d8801f17 	ldw	r2,124(sp)
80212e20:	012008b4 	movhi	r4,32802
80212e24:	2112b604 	addi	r4,r4,19160
80212e28:	18c00044 	addi	r3,r3,1
80212e2c:	10800044 	addi	r2,r2,1
80212e30:	41000015 	stw	r4,0(r8)
80212e34:	01000044 	movi	r4,1
80212e38:	41000115 	stw	r4,4(r8)
80212e3c:	d8c02015 	stw	r3,128(sp)
80212e40:	d8801f15 	stw	r2,124(sp)
80212e44:	010001c4 	movi	r4,7
80212e48:	2082b816 	blt	r4,r2,8021392c <___vfprintf_internal_r+0x1948>
80212e4c:	42000204 	addi	r8,r8,8
80212e50:	d8802617 	ldw	r2,152(sp)
80212e54:	d9403317 	ldw	r5,204(sp)
80212e58:	11400216 	blt	r2,r5,80212e64 <___vfprintf_internal_r+0xe80>
80212e5c:	9080004c 	andi	r2,r18,1
80212e60:	103ed526 	beq	r2,zero,802129b8 <__reset+0xfa1f29b8>
80212e64:	d8803717 	ldw	r2,220(sp)
80212e68:	d9003417 	ldw	r4,208(sp)
80212e6c:	d9403717 	ldw	r5,220(sp)
80212e70:	1887883a 	add	r3,r3,r2
80212e74:	d8801f17 	ldw	r2,124(sp)
80212e78:	41000015 	stw	r4,0(r8)
80212e7c:	41400115 	stw	r5,4(r8)
80212e80:	10800044 	addi	r2,r2,1
80212e84:	d8c02015 	stw	r3,128(sp)
80212e88:	d8801f15 	stw	r2,124(sp)
80212e8c:	010001c4 	movi	r4,7
80212e90:	20832916 	blt	r4,r2,80213b38 <___vfprintf_internal_r+0x1b54>
80212e94:	42000204 	addi	r8,r8,8
80212e98:	d8803317 	ldw	r2,204(sp)
80212e9c:	143fffc4 	addi	r16,r2,-1
80212ea0:	043ec50e 	bge	zero,r16,802129b8 <__reset+0xfa1f29b8>
80212ea4:	04400404 	movi	r17,16
80212ea8:	d8801f17 	ldw	r2,124(sp)
80212eac:	8c00880e 	bge	r17,r16,802130d0 <___vfprintf_internal_r+0x10ec>
80212eb0:	016008b4 	movhi	r5,32802
80212eb4:	2952be84 	addi	r5,r5,19194
80212eb8:	d9402b15 	stw	r5,172(sp)
80212ebc:	058001c4 	movi	r22,7
80212ec0:	dcc02c17 	ldw	r19,176(sp)
80212ec4:	00000306 	br	80212ed4 <___vfprintf_internal_r+0xef0>
80212ec8:	42000204 	addi	r8,r8,8
80212ecc:	843ffc04 	addi	r16,r16,-16
80212ed0:	8c00820e 	bge	r17,r16,802130dc <___vfprintf_internal_r+0x10f8>
80212ed4:	18c00404 	addi	r3,r3,16
80212ed8:	10800044 	addi	r2,r2,1
80212edc:	45000015 	stw	r20,0(r8)
80212ee0:	44400115 	stw	r17,4(r8)
80212ee4:	d8c02015 	stw	r3,128(sp)
80212ee8:	d8801f15 	stw	r2,124(sp)
80212eec:	b0bff60e 	bge	r22,r2,80212ec8 <__reset+0xfa1f2ec8>
80212ef0:	d9801e04 	addi	r6,sp,120
80212ef4:	b80b883a 	mov	r5,r23
80212ef8:	9809883a 	mov	r4,r19
80212efc:	021a8a40 	call	8021a8a4 <__sprint_r>
80212f00:	103d3a1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80212f04:	d8c02017 	ldw	r3,128(sp)
80212f08:	d8801f17 	ldw	r2,124(sp)
80212f0c:	da000404 	addi	r8,sp,16
80212f10:	003fee06 	br	80212ecc <__reset+0xfa1f2ecc>
80212f14:	d9403117 	ldw	r5,196(sp)
80212f18:	d8802a17 	ldw	r2,168(sp)
80212f1c:	28adc83a 	sub	r22,r5,r2
80212f20:	05be630e 	bge	zero,r22,802128b0 <__reset+0xfa1f28b0>
80212f24:	07000404 	movi	fp,16
80212f28:	d8801f17 	ldw	r2,124(sp)
80212f2c:	e5838f0e 	bge	fp,r22,80213d6c <___vfprintf_internal_r+0x1d88>
80212f30:	016008b4 	movhi	r5,32802
80212f34:	2952be84 	addi	r5,r5,19194
80212f38:	dc403015 	stw	r17,192(sp)
80212f3c:	d9402b15 	stw	r5,172(sp)
80212f40:	b023883a 	mov	r17,r22
80212f44:	04c001c4 	movi	r19,7
80212f48:	a82d883a 	mov	r22,r21
80212f4c:	902b883a 	mov	r21,r18
80212f50:	8025883a 	mov	r18,r16
80212f54:	dc002c17 	ldw	r16,176(sp)
80212f58:	00000306 	br	80212f68 <___vfprintf_internal_r+0xf84>
80212f5c:	8c7ffc04 	addi	r17,r17,-16
80212f60:	42000204 	addi	r8,r8,8
80212f64:	e440110e 	bge	fp,r17,80212fac <___vfprintf_internal_r+0xfc8>
80212f68:	18c00404 	addi	r3,r3,16
80212f6c:	10800044 	addi	r2,r2,1
80212f70:	45000015 	stw	r20,0(r8)
80212f74:	47000115 	stw	fp,4(r8)
80212f78:	d8c02015 	stw	r3,128(sp)
80212f7c:	d8801f15 	stw	r2,124(sp)
80212f80:	98bff60e 	bge	r19,r2,80212f5c <__reset+0xfa1f2f5c>
80212f84:	d9801e04 	addi	r6,sp,120
80212f88:	b80b883a 	mov	r5,r23
80212f8c:	8009883a 	mov	r4,r16
80212f90:	021a8a40 	call	8021a8a4 <__sprint_r>
80212f94:	103d151e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80212f98:	8c7ffc04 	addi	r17,r17,-16
80212f9c:	d8c02017 	ldw	r3,128(sp)
80212fa0:	d8801f17 	ldw	r2,124(sp)
80212fa4:	da000404 	addi	r8,sp,16
80212fa8:	e47fef16 	blt	fp,r17,80212f68 <__reset+0xfa1f2f68>
80212fac:	9021883a 	mov	r16,r18
80212fb0:	a825883a 	mov	r18,r21
80212fb4:	b02b883a 	mov	r21,r22
80212fb8:	882d883a 	mov	r22,r17
80212fbc:	dc403017 	ldw	r17,192(sp)
80212fc0:	d9002b17 	ldw	r4,172(sp)
80212fc4:	1d87883a 	add	r3,r3,r22
80212fc8:	10800044 	addi	r2,r2,1
80212fcc:	41000015 	stw	r4,0(r8)
80212fd0:	45800115 	stw	r22,4(r8)
80212fd4:	d8c02015 	stw	r3,128(sp)
80212fd8:	d8801f15 	stw	r2,124(sp)
80212fdc:	010001c4 	movi	r4,7
80212fe0:	20818e16 	blt	r4,r2,8021361c <___vfprintf_internal_r+0x1638>
80212fe4:	42000204 	addi	r8,r8,8
80212fe8:	003e3106 	br	802128b0 <__reset+0xfa1f28b0>
80212fec:	d9403317 	ldw	r5,204(sp)
80212ff0:	00800044 	movi	r2,1
80212ff4:	18c00044 	addi	r3,r3,1
80212ff8:	1141530e 	bge	r2,r5,80213548 <___vfprintf_internal_r+0x1564>
80212ffc:	dc401f17 	ldw	r17,124(sp)
80213000:	00800044 	movi	r2,1
80213004:	40800115 	stw	r2,4(r8)
80213008:	8c400044 	addi	r17,r17,1
8021300c:	44000015 	stw	r16,0(r8)
80213010:	d8c02015 	stw	r3,128(sp)
80213014:	dc401f15 	stw	r17,124(sp)
80213018:	008001c4 	movi	r2,7
8021301c:	14416b16 	blt	r2,r17,802135cc <___vfprintf_internal_r+0x15e8>
80213020:	42000204 	addi	r8,r8,8
80213024:	d8803717 	ldw	r2,220(sp)
80213028:	d9003417 	ldw	r4,208(sp)
8021302c:	8c400044 	addi	r17,r17,1
80213030:	10c7883a 	add	r3,r2,r3
80213034:	40800115 	stw	r2,4(r8)
80213038:	41000015 	stw	r4,0(r8)
8021303c:	d8c02015 	stw	r3,128(sp)
80213040:	dc401f15 	stw	r17,124(sp)
80213044:	008001c4 	movi	r2,7
80213048:	14416916 	blt	r2,r17,802135f0 <___vfprintf_internal_r+0x160c>
8021304c:	45800204 	addi	r22,r8,8
80213050:	d9003617 	ldw	r4,216(sp)
80213054:	d9403817 	ldw	r5,224(sp)
80213058:	000d883a 	mov	r6,zero
8021305c:	000f883a 	mov	r7,zero
80213060:	d8c03c15 	stw	r3,240(sp)
80213064:	021e51c0 	call	8021e51c <__eqdf2>
80213068:	d8c03c17 	ldw	r3,240(sp)
8021306c:	1000bc26 	beq	r2,zero,80213360 <___vfprintf_internal_r+0x137c>
80213070:	d9403317 	ldw	r5,204(sp)
80213074:	84000044 	addi	r16,r16,1
80213078:	8c400044 	addi	r17,r17,1
8021307c:	28bfffc4 	addi	r2,r5,-1
80213080:	1887883a 	add	r3,r3,r2
80213084:	b0800115 	stw	r2,4(r22)
80213088:	b4000015 	stw	r16,0(r22)
8021308c:	d8c02015 	stw	r3,128(sp)
80213090:	dc401f15 	stw	r17,124(sp)
80213094:	008001c4 	movi	r2,7
80213098:	14414316 	blt	r2,r17,802135a8 <___vfprintf_internal_r+0x15c4>
8021309c:	b5800204 	addi	r22,r22,8
802130a0:	d9003a17 	ldw	r4,232(sp)
802130a4:	df0022c4 	addi	fp,sp,139
802130a8:	8c400044 	addi	r17,r17,1
802130ac:	20c7883a 	add	r3,r4,r3
802130b0:	b7000015 	stw	fp,0(r22)
802130b4:	b1000115 	stw	r4,4(r22)
802130b8:	d8c02015 	stw	r3,128(sp)
802130bc:	dc401f15 	stw	r17,124(sp)
802130c0:	008001c4 	movi	r2,7
802130c4:	14400e16 	blt	r2,r17,80213100 <___vfprintf_internal_r+0x111c>
802130c8:	b2000204 	addi	r8,r22,8
802130cc:	003e3a06 	br	802129b8 <__reset+0xfa1f29b8>
802130d0:	012008b4 	movhi	r4,32802
802130d4:	2112be84 	addi	r4,r4,19194
802130d8:	d9002b15 	stw	r4,172(sp)
802130dc:	d9002b17 	ldw	r4,172(sp)
802130e0:	1c07883a 	add	r3,r3,r16
802130e4:	44000115 	stw	r16,4(r8)
802130e8:	41000015 	stw	r4,0(r8)
802130ec:	10800044 	addi	r2,r2,1
802130f0:	d8c02015 	stw	r3,128(sp)
802130f4:	d8801f15 	stw	r2,124(sp)
802130f8:	010001c4 	movi	r4,7
802130fc:	20be2d0e 	bge	r4,r2,802129b4 <__reset+0xfa1f29b4>
80213100:	d9002c17 	ldw	r4,176(sp)
80213104:	d9801e04 	addi	r6,sp,120
80213108:	b80b883a 	mov	r5,r23
8021310c:	021a8a40 	call	8021a8a4 <__sprint_r>
80213110:	103cb61e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213114:	d8c02017 	ldw	r3,128(sp)
80213118:	da000404 	addi	r8,sp,16
8021311c:	003e2606 	br	802129b8 <__reset+0xfa1f29b8>
80213120:	d9002c17 	ldw	r4,176(sp)
80213124:	d9801e04 	addi	r6,sp,120
80213128:	b80b883a 	mov	r5,r23
8021312c:	021a8a40 	call	8021a8a4 <__sprint_r>
80213130:	103e5d26 	beq	r2,zero,80212aa8 <__reset+0xfa1f2aa8>
80213134:	003cad06 	br	802123ec <__reset+0xfa1f23ec>
80213138:	d9002c17 	ldw	r4,176(sp)
8021313c:	d9801e04 	addi	r6,sp,120
80213140:	b80b883a 	mov	r5,r23
80213144:	021a8a40 	call	8021a8a4 <__sprint_r>
80213148:	103ca81e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
8021314c:	d8c02017 	ldw	r3,128(sp)
80213150:	da000404 	addi	r8,sp,16
80213154:	003e0b06 	br	80212984 <__reset+0xfa1f2984>
80213158:	d9002c17 	ldw	r4,176(sp)
8021315c:	d9801e04 	addi	r6,sp,120
80213160:	b80b883a 	mov	r5,r23
80213164:	021a8a40 	call	8021a8a4 <__sprint_r>
80213168:	103ca01e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
8021316c:	d8c02017 	ldw	r3,128(sp)
80213170:	da000404 	addi	r8,sp,16
80213174:	003dbd06 	br	8021286c <__reset+0xfa1f286c>
80213178:	d9002c17 	ldw	r4,176(sp)
8021317c:	d9801e04 	addi	r6,sp,120
80213180:	b80b883a 	mov	r5,r23
80213184:	021a8a40 	call	8021a8a4 <__sprint_r>
80213188:	103c981e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
8021318c:	d8c02017 	ldw	r3,128(sp)
80213190:	da000404 	addi	r8,sp,16
80213194:	003dc306 	br	802128a4 <__reset+0xfa1f28a4>
80213198:	d8802917 	ldw	r2,164(sp)
8021319c:	d8002785 	stb	zero,158(sp)
802131a0:	103f0616 	blt	r2,zero,80212dbc <__reset+0xfa1f2dbc>
802131a4:	00ffdfc4 	movi	r3,-129
802131a8:	9d84b03a 	or	r2,r19,r22
802131ac:	90e4703a 	and	r18,r18,r3
802131b0:	103c6b26 	beq	r2,zero,80212360 <__reset+0xfa1f2360>
802131b4:	0039883a 	mov	fp,zero
802131b8:	003e7406 	br	80212b8c <__reset+0xfa1f2b8c>
802131bc:	9080040c 	andi	r2,r18,16
802131c0:	1001b326 	beq	r2,zero,80213890 <___vfprintf_internal_r+0x18ac>
802131c4:	d9002d17 	ldw	r4,180(sp)
802131c8:	d9402917 	ldw	r5,164(sp)
802131cc:	d8002785 	stb	zero,158(sp)
802131d0:	20800104 	addi	r2,r4,4
802131d4:	24c00017 	ldw	r19,0(r4)
802131d8:	002d883a 	mov	r22,zero
802131dc:	2801b516 	blt	r5,zero,802138b4 <___vfprintf_internal_r+0x18d0>
802131e0:	00ffdfc4 	movi	r3,-129
802131e4:	d8802d15 	stw	r2,180(sp)
802131e8:	90e4703a 	and	r18,r18,r3
802131ec:	983d2726 	beq	r19,zero,8021268c <__reset+0xfa1f268c>
802131f0:	0039883a 	mov	fp,zero
802131f4:	003d2a06 	br	802126a0 <__reset+0xfa1f26a0>
802131f8:	dc402617 	ldw	r17,152(sp)
802131fc:	0441d30e 	bge	zero,r17,8021394c <___vfprintf_internal_r+0x1968>
80213200:	dc403217 	ldw	r17,200(sp)
80213204:	d8803317 	ldw	r2,204(sp)
80213208:	1440010e 	bge	r2,r17,80213210 <___vfprintf_internal_r+0x122c>
8021320c:	1023883a 	mov	r17,r2
80213210:	04400a0e 	bge	zero,r17,8021323c <___vfprintf_internal_r+0x1258>
80213214:	d8801f17 	ldw	r2,124(sp)
80213218:	1c47883a 	add	r3,r3,r17
8021321c:	44000015 	stw	r16,0(r8)
80213220:	10800044 	addi	r2,r2,1
80213224:	44400115 	stw	r17,4(r8)
80213228:	d8c02015 	stw	r3,128(sp)
8021322c:	d8801f15 	stw	r2,124(sp)
80213230:	010001c4 	movi	r4,7
80213234:	20826516 	blt	r4,r2,80213bcc <___vfprintf_internal_r+0x1be8>
80213238:	42000204 	addi	r8,r8,8
8021323c:	88026116 	blt	r17,zero,80213bc4 <___vfprintf_internal_r+0x1be0>
80213240:	d9003217 	ldw	r4,200(sp)
80213244:	2463c83a 	sub	r17,r4,r17
80213248:	04407b0e 	bge	zero,r17,80213438 <___vfprintf_internal_r+0x1454>
8021324c:	05800404 	movi	r22,16
80213250:	d8801f17 	ldw	r2,124(sp)
80213254:	b4419d0e 	bge	r22,r17,802138cc <___vfprintf_internal_r+0x18e8>
80213258:	012008b4 	movhi	r4,32802
8021325c:	2112be84 	addi	r4,r4,19194
80213260:	d9002b15 	stw	r4,172(sp)
80213264:	070001c4 	movi	fp,7
80213268:	dcc02c17 	ldw	r19,176(sp)
8021326c:	00000306 	br	8021327c <___vfprintf_internal_r+0x1298>
80213270:	42000204 	addi	r8,r8,8
80213274:	8c7ffc04 	addi	r17,r17,-16
80213278:	b441970e 	bge	r22,r17,802138d8 <___vfprintf_internal_r+0x18f4>
8021327c:	18c00404 	addi	r3,r3,16
80213280:	10800044 	addi	r2,r2,1
80213284:	45000015 	stw	r20,0(r8)
80213288:	45800115 	stw	r22,4(r8)
8021328c:	d8c02015 	stw	r3,128(sp)
80213290:	d8801f15 	stw	r2,124(sp)
80213294:	e0bff60e 	bge	fp,r2,80213270 <__reset+0xfa1f3270>
80213298:	d9801e04 	addi	r6,sp,120
8021329c:	b80b883a 	mov	r5,r23
802132a0:	9809883a 	mov	r4,r19
802132a4:	021a8a40 	call	8021a8a4 <__sprint_r>
802132a8:	103c501e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802132ac:	d8c02017 	ldw	r3,128(sp)
802132b0:	d8801f17 	ldw	r2,124(sp)
802132b4:	da000404 	addi	r8,sp,16
802132b8:	003fee06 	br	80213274 <__reset+0xfa1f3274>
802132bc:	d9002c17 	ldw	r4,176(sp)
802132c0:	d9801e04 	addi	r6,sp,120
802132c4:	b80b883a 	mov	r5,r23
802132c8:	021a8a40 	call	8021a8a4 <__sprint_r>
802132cc:	103c471e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802132d0:	d8c02017 	ldw	r3,128(sp)
802132d4:	df002787 	ldb	fp,158(sp)
802132d8:	da000404 	addi	r8,sp,16
802132dc:	003d5606 	br	80212838 <__reset+0xfa1f2838>
802132e0:	9080040c 	andi	r2,r18,16
802132e4:	10016126 	beq	r2,zero,8021386c <___vfprintf_internal_r+0x1888>
802132e8:	d8802d17 	ldw	r2,180(sp)
802132ec:	14c00017 	ldw	r19,0(r2)
802132f0:	10800104 	addi	r2,r2,4
802132f4:	d8802d15 	stw	r2,180(sp)
802132f8:	982dd7fa 	srai	r22,r19,31
802132fc:	b005883a 	mov	r2,r22
80213300:	003c8206 	br	8021250c <__reset+0xfa1f250c>
80213304:	9080040c 	andi	r2,r18,16
80213308:	10003526 	beq	r2,zero,802133e0 <___vfprintf_internal_r+0x13fc>
8021330c:	d9402d17 	ldw	r5,180(sp)
80213310:	d8c02917 	ldw	r3,164(sp)
80213314:	d8002785 	stb	zero,158(sp)
80213318:	28800104 	addi	r2,r5,4
8021331c:	2cc00017 	ldw	r19,0(r5)
80213320:	002d883a 	mov	r22,zero
80213324:	18003716 	blt	r3,zero,80213404 <___vfprintf_internal_r+0x1420>
80213328:	00ffdfc4 	movi	r3,-129
8021332c:	d8802d15 	stw	r2,180(sp)
80213330:	90e4703a 	and	r18,r18,r3
80213334:	0039883a 	mov	fp,zero
80213338:	983df326 	beq	r19,zero,80212b08 <__reset+0xfa1f2b08>
8021333c:	00800244 	movi	r2,9
80213340:	14fc7b36 	bltu	r2,r19,80212530 <__reset+0xfa1f2530>
80213344:	d8c02817 	ldw	r3,160(sp)
80213348:	dc001dc4 	addi	r16,sp,119
8021334c:	9cc00c04 	addi	r19,r19,48
80213350:	1c07c83a 	sub	r3,r3,r16
80213354:	dcc01dc5 	stb	r19,119(sp)
80213358:	d8c02e15 	stw	r3,184(sp)
8021335c:	003ce806 	br	80212700 <__reset+0xfa1f2700>
80213360:	d8803317 	ldw	r2,204(sp)
80213364:	143fffc4 	addi	r16,r2,-1
80213368:	043f4d0e 	bge	zero,r16,802130a0 <__reset+0xfa1f30a0>
8021336c:	07000404 	movi	fp,16
80213370:	e400810e 	bge	fp,r16,80213578 <___vfprintf_internal_r+0x1594>
80213374:	016008b4 	movhi	r5,32802
80213378:	2952be84 	addi	r5,r5,19194
8021337c:	d9402b15 	stw	r5,172(sp)
80213380:	01c001c4 	movi	r7,7
80213384:	dcc02c17 	ldw	r19,176(sp)
80213388:	00000306 	br	80213398 <___vfprintf_internal_r+0x13b4>
8021338c:	b5800204 	addi	r22,r22,8
80213390:	843ffc04 	addi	r16,r16,-16
80213394:	e4007b0e 	bge	fp,r16,80213584 <___vfprintf_internal_r+0x15a0>
80213398:	18c00404 	addi	r3,r3,16
8021339c:	8c400044 	addi	r17,r17,1
802133a0:	b5000015 	stw	r20,0(r22)
802133a4:	b7000115 	stw	fp,4(r22)
802133a8:	d8c02015 	stw	r3,128(sp)
802133ac:	dc401f15 	stw	r17,124(sp)
802133b0:	3c7ff60e 	bge	r7,r17,8021338c <__reset+0xfa1f338c>
802133b4:	d9801e04 	addi	r6,sp,120
802133b8:	b80b883a 	mov	r5,r23
802133bc:	9809883a 	mov	r4,r19
802133c0:	d9c03c15 	stw	r7,240(sp)
802133c4:	021a8a40 	call	8021a8a4 <__sprint_r>
802133c8:	d9c03c17 	ldw	r7,240(sp)
802133cc:	103c071e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802133d0:	d8c02017 	ldw	r3,128(sp)
802133d4:	dc401f17 	ldw	r17,124(sp)
802133d8:	dd800404 	addi	r22,sp,16
802133dc:	003fec06 	br	80213390 <__reset+0xfa1f3390>
802133e0:	9080100c 	andi	r2,r18,64
802133e4:	d8002785 	stb	zero,158(sp)
802133e8:	10010e26 	beq	r2,zero,80213824 <___vfprintf_internal_r+0x1840>
802133ec:	d9002d17 	ldw	r4,180(sp)
802133f0:	d9402917 	ldw	r5,164(sp)
802133f4:	002d883a 	mov	r22,zero
802133f8:	20800104 	addi	r2,r4,4
802133fc:	24c0000b 	ldhu	r19,0(r4)
80213400:	283fc90e 	bge	r5,zero,80213328 <__reset+0xfa1f3328>
80213404:	d8802d15 	stw	r2,180(sp)
80213408:	0039883a 	mov	fp,zero
8021340c:	9d84b03a 	or	r2,r19,r22
80213410:	103c461e 	bne	r2,zero,8021252c <__reset+0xfa1f252c>
80213414:	00800044 	movi	r2,1
80213418:	003e6c06 	br	80212dcc <__reset+0xfa1f2dcc>
8021341c:	d9002c17 	ldw	r4,176(sp)
80213420:	d9801e04 	addi	r6,sp,120
80213424:	b80b883a 	mov	r5,r23
80213428:	021a8a40 	call	8021a8a4 <__sprint_r>
8021342c:	103bef1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213430:	d8c02017 	ldw	r3,128(sp)
80213434:	da000404 	addi	r8,sp,16
80213438:	d9003217 	ldw	r4,200(sp)
8021343c:	d8802617 	ldw	r2,152(sp)
80213440:	d9403317 	ldw	r5,204(sp)
80213444:	8123883a 	add	r17,r16,r4
80213448:	11400216 	blt	r2,r5,80213454 <___vfprintf_internal_r+0x1470>
8021344c:	9100004c 	andi	r4,r18,1
80213450:	20000d26 	beq	r4,zero,80213488 <___vfprintf_internal_r+0x14a4>
80213454:	d9003717 	ldw	r4,220(sp)
80213458:	d9403417 	ldw	r5,208(sp)
8021345c:	1907883a 	add	r3,r3,r4
80213460:	d9001f17 	ldw	r4,124(sp)
80213464:	41400015 	stw	r5,0(r8)
80213468:	d9403717 	ldw	r5,220(sp)
8021346c:	21000044 	addi	r4,r4,1
80213470:	d8c02015 	stw	r3,128(sp)
80213474:	41400115 	stw	r5,4(r8)
80213478:	d9001f15 	stw	r4,124(sp)
8021347c:	014001c4 	movi	r5,7
80213480:	2901e816 	blt	r5,r4,80213c24 <___vfprintf_internal_r+0x1c40>
80213484:	42000204 	addi	r8,r8,8
80213488:	d9003317 	ldw	r4,204(sp)
8021348c:	8121883a 	add	r16,r16,r4
80213490:	2085c83a 	sub	r2,r4,r2
80213494:	8461c83a 	sub	r16,r16,r17
80213498:	1400010e 	bge	r2,r16,802134a0 <___vfprintf_internal_r+0x14bc>
8021349c:	1021883a 	mov	r16,r2
802134a0:	04000a0e 	bge	zero,r16,802134cc <___vfprintf_internal_r+0x14e8>
802134a4:	d9001f17 	ldw	r4,124(sp)
802134a8:	1c07883a 	add	r3,r3,r16
802134ac:	44400015 	stw	r17,0(r8)
802134b0:	21000044 	addi	r4,r4,1
802134b4:	44000115 	stw	r16,4(r8)
802134b8:	d8c02015 	stw	r3,128(sp)
802134bc:	d9001f15 	stw	r4,124(sp)
802134c0:	014001c4 	movi	r5,7
802134c4:	2901fb16 	blt	r5,r4,80213cb4 <___vfprintf_internal_r+0x1cd0>
802134c8:	42000204 	addi	r8,r8,8
802134cc:	8001f716 	blt	r16,zero,80213cac <___vfprintf_internal_r+0x1cc8>
802134d0:	1421c83a 	sub	r16,r2,r16
802134d4:	043d380e 	bge	zero,r16,802129b8 <__reset+0xfa1f29b8>
802134d8:	04400404 	movi	r17,16
802134dc:	d8801f17 	ldw	r2,124(sp)
802134e0:	8c3efb0e 	bge	r17,r16,802130d0 <__reset+0xfa1f30d0>
802134e4:	016008b4 	movhi	r5,32802
802134e8:	2952be84 	addi	r5,r5,19194
802134ec:	d9402b15 	stw	r5,172(sp)
802134f0:	058001c4 	movi	r22,7
802134f4:	dcc02c17 	ldw	r19,176(sp)
802134f8:	00000306 	br	80213508 <___vfprintf_internal_r+0x1524>
802134fc:	42000204 	addi	r8,r8,8
80213500:	843ffc04 	addi	r16,r16,-16
80213504:	8c3ef50e 	bge	r17,r16,802130dc <__reset+0xfa1f30dc>
80213508:	18c00404 	addi	r3,r3,16
8021350c:	10800044 	addi	r2,r2,1
80213510:	45000015 	stw	r20,0(r8)
80213514:	44400115 	stw	r17,4(r8)
80213518:	d8c02015 	stw	r3,128(sp)
8021351c:	d8801f15 	stw	r2,124(sp)
80213520:	b0bff60e 	bge	r22,r2,802134fc <__reset+0xfa1f34fc>
80213524:	d9801e04 	addi	r6,sp,120
80213528:	b80b883a 	mov	r5,r23
8021352c:	9809883a 	mov	r4,r19
80213530:	021a8a40 	call	8021a8a4 <__sprint_r>
80213534:	103bad1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213538:	d8c02017 	ldw	r3,128(sp)
8021353c:	d8801f17 	ldw	r2,124(sp)
80213540:	da000404 	addi	r8,sp,16
80213544:	003fee06 	br	80213500 <__reset+0xfa1f3500>
80213548:	9088703a 	and	r4,r18,r2
8021354c:	203eab1e 	bne	r4,zero,80212ffc <__reset+0xfa1f2ffc>
80213550:	dc401f17 	ldw	r17,124(sp)
80213554:	40800115 	stw	r2,4(r8)
80213558:	44000015 	stw	r16,0(r8)
8021355c:	8c400044 	addi	r17,r17,1
80213560:	d8c02015 	stw	r3,128(sp)
80213564:	dc401f15 	stw	r17,124(sp)
80213568:	008001c4 	movi	r2,7
8021356c:	14400e16 	blt	r2,r17,802135a8 <___vfprintf_internal_r+0x15c4>
80213570:	45800204 	addi	r22,r8,8
80213574:	003eca06 	br	802130a0 <__reset+0xfa1f30a0>
80213578:	012008b4 	movhi	r4,32802
8021357c:	2112be84 	addi	r4,r4,19194
80213580:	d9002b15 	stw	r4,172(sp)
80213584:	d8802b17 	ldw	r2,172(sp)
80213588:	1c07883a 	add	r3,r3,r16
8021358c:	8c400044 	addi	r17,r17,1
80213590:	b0800015 	stw	r2,0(r22)
80213594:	b4000115 	stw	r16,4(r22)
80213598:	d8c02015 	stw	r3,128(sp)
8021359c:	dc401f15 	stw	r17,124(sp)
802135a0:	008001c4 	movi	r2,7
802135a4:	147ebd0e 	bge	r2,r17,8021309c <__reset+0xfa1f309c>
802135a8:	d9002c17 	ldw	r4,176(sp)
802135ac:	d9801e04 	addi	r6,sp,120
802135b0:	b80b883a 	mov	r5,r23
802135b4:	021a8a40 	call	8021a8a4 <__sprint_r>
802135b8:	103b8c1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802135bc:	d8c02017 	ldw	r3,128(sp)
802135c0:	dc401f17 	ldw	r17,124(sp)
802135c4:	dd800404 	addi	r22,sp,16
802135c8:	003eb506 	br	802130a0 <__reset+0xfa1f30a0>
802135cc:	d9002c17 	ldw	r4,176(sp)
802135d0:	d9801e04 	addi	r6,sp,120
802135d4:	b80b883a 	mov	r5,r23
802135d8:	021a8a40 	call	8021a8a4 <__sprint_r>
802135dc:	103b831e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
802135e0:	d8c02017 	ldw	r3,128(sp)
802135e4:	dc401f17 	ldw	r17,124(sp)
802135e8:	da000404 	addi	r8,sp,16
802135ec:	003e8d06 	br	80213024 <__reset+0xfa1f3024>
802135f0:	d9002c17 	ldw	r4,176(sp)
802135f4:	d9801e04 	addi	r6,sp,120
802135f8:	b80b883a 	mov	r5,r23
802135fc:	021a8a40 	call	8021a8a4 <__sprint_r>
80213600:	103b7a1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213604:	d8c02017 	ldw	r3,128(sp)
80213608:	dc401f17 	ldw	r17,124(sp)
8021360c:	dd800404 	addi	r22,sp,16
80213610:	003e8f06 	br	80213050 <__reset+0xfa1f3050>
80213614:	0027883a 	mov	r19,zero
80213618:	003f4a06 	br	80213344 <__reset+0xfa1f3344>
8021361c:	d9002c17 	ldw	r4,176(sp)
80213620:	d9801e04 	addi	r6,sp,120
80213624:	b80b883a 	mov	r5,r23
80213628:	021a8a40 	call	8021a8a4 <__sprint_r>
8021362c:	103b6f1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213630:	d8c02017 	ldw	r3,128(sp)
80213634:	da000404 	addi	r8,sp,16
80213638:	003c9d06 	br	802128b0 <__reset+0xfa1f28b0>
8021363c:	04e7c83a 	sub	r19,zero,r19
80213640:	9804c03a 	cmpne	r2,r19,zero
80213644:	05adc83a 	sub	r22,zero,r22
80213648:	b0adc83a 	sub	r22,r22,r2
8021364c:	d8802917 	ldw	r2,164(sp)
80213650:	07000b44 	movi	fp,45
80213654:	df002785 	stb	fp,158(sp)
80213658:	10017b16 	blt	r2,zero,80213c48 <___vfprintf_internal_r+0x1c64>
8021365c:	00bfdfc4 	movi	r2,-129
80213660:	90a4703a 	and	r18,r18,r2
80213664:	003bb106 	br	8021252c <__reset+0xfa1f252c>
80213668:	d9003617 	ldw	r4,216(sp)
8021366c:	d9403817 	ldw	r5,224(sp)
80213670:	da003d15 	stw	r8,244(sp)
80213674:	02190bc0 	call	802190bc <__fpclassifyd>
80213678:	da003d17 	ldw	r8,244(sp)
8021367c:	1000f026 	beq	r2,zero,80213a40 <___vfprintf_internal_r+0x1a5c>
80213680:	d9002917 	ldw	r4,164(sp)
80213684:	05bff7c4 	movi	r22,-33
80213688:	00bfffc4 	movi	r2,-1
8021368c:	8dac703a 	and	r22,r17,r22
80213690:	20820026 	beq	r4,r2,80213e94 <___vfprintf_internal_r+0x1eb0>
80213694:	008011c4 	movi	r2,71
80213698:	b081f726 	beq	r22,r2,80213e78 <___vfprintf_internal_r+0x1e94>
8021369c:	d9003817 	ldw	r4,224(sp)
802136a0:	90c04014 	ori	r3,r18,256
802136a4:	d8c02b15 	stw	r3,172(sp)
802136a8:	20021516 	blt	r4,zero,80213f00 <___vfprintf_internal_r+0x1f1c>
802136ac:	dcc03817 	ldw	r19,224(sp)
802136b0:	d8002a05 	stb	zero,168(sp)
802136b4:	00801984 	movi	r2,102
802136b8:	8881f926 	beq	r17,r2,80213ea0 <___vfprintf_internal_r+0x1ebc>
802136bc:	00801184 	movi	r2,70
802136c0:	88821c26 	beq	r17,r2,80213f34 <___vfprintf_internal_r+0x1f50>
802136c4:	00801144 	movi	r2,69
802136c8:	b081ef26 	beq	r22,r2,80213e88 <___vfprintf_internal_r+0x1ea4>
802136cc:	d8c02917 	ldw	r3,164(sp)
802136d0:	d8802104 	addi	r2,sp,132
802136d4:	d8800315 	stw	r2,12(sp)
802136d8:	d9403617 	ldw	r5,216(sp)
802136dc:	d8802504 	addi	r2,sp,148
802136e0:	d9002c17 	ldw	r4,176(sp)
802136e4:	d8800215 	stw	r2,8(sp)
802136e8:	d8802604 	addi	r2,sp,152
802136ec:	d8c00015 	stw	r3,0(sp)
802136f0:	d8800115 	stw	r2,4(sp)
802136f4:	01c00084 	movi	r7,2
802136f8:	980d883a 	mov	r6,r19
802136fc:	d8c03c15 	stw	r3,240(sp)
80213700:	da003d15 	stw	r8,244(sp)
80213704:	02146080 	call	80214608 <_dtoa_r>
80213708:	1021883a 	mov	r16,r2
8021370c:	008019c4 	movi	r2,103
80213710:	d8c03c17 	ldw	r3,240(sp)
80213714:	da003d17 	ldw	r8,244(sp)
80213718:	88817126 	beq	r17,r2,80213ce0 <___vfprintf_internal_r+0x1cfc>
8021371c:	008011c4 	movi	r2,71
80213720:	88829226 	beq	r17,r2,8021416c <___vfprintf_internal_r+0x2188>
80213724:	80f9883a 	add	fp,r16,r3
80213728:	d9003617 	ldw	r4,216(sp)
8021372c:	000d883a 	mov	r6,zero
80213730:	000f883a 	mov	r7,zero
80213734:	980b883a 	mov	r5,r19
80213738:	da003d15 	stw	r8,244(sp)
8021373c:	021e51c0 	call	8021e51c <__eqdf2>
80213740:	da003d17 	ldw	r8,244(sp)
80213744:	10018d26 	beq	r2,zero,80213d7c <___vfprintf_internal_r+0x1d98>
80213748:	d8802117 	ldw	r2,132(sp)
8021374c:	1700062e 	bgeu	r2,fp,80213768 <___vfprintf_internal_r+0x1784>
80213750:	01000c04 	movi	r4,48
80213754:	10c00044 	addi	r3,r2,1
80213758:	d8c02115 	stw	r3,132(sp)
8021375c:	11000005 	stb	r4,0(r2)
80213760:	d8802117 	ldw	r2,132(sp)
80213764:	173ffb36 	bltu	r2,fp,80213754 <__reset+0xfa1f3754>
80213768:	1405c83a 	sub	r2,r2,r16
8021376c:	d8803315 	stw	r2,204(sp)
80213770:	008011c4 	movi	r2,71
80213774:	b0817626 	beq	r22,r2,80213d50 <___vfprintf_internal_r+0x1d6c>
80213778:	00801944 	movi	r2,101
8021377c:	1442810e 	bge	r2,r17,80214184 <___vfprintf_internal_r+0x21a0>
80213780:	d8c02617 	ldw	r3,152(sp)
80213784:	00801984 	movi	r2,102
80213788:	d8c03215 	stw	r3,200(sp)
8021378c:	8881fe26 	beq	r17,r2,80213f88 <___vfprintf_internal_r+0x1fa4>
80213790:	d8c03217 	ldw	r3,200(sp)
80213794:	d9003317 	ldw	r4,204(sp)
80213798:	1901dd16 	blt	r3,r4,80213f10 <___vfprintf_internal_r+0x1f2c>
8021379c:	9480004c 	andi	r18,r18,1
802137a0:	90022b1e 	bne	r18,zero,80214050 <___vfprintf_internal_r+0x206c>
802137a4:	1805883a 	mov	r2,r3
802137a8:	18028016 	blt	r3,zero,802141ac <___vfprintf_internal_r+0x21c8>
802137ac:	d8c03217 	ldw	r3,200(sp)
802137b0:	044019c4 	movi	r17,103
802137b4:	d8c02e15 	stw	r3,184(sp)
802137b8:	df002a07 	ldb	fp,168(sp)
802137bc:	e001531e 	bne	fp,zero,80213d0c <___vfprintf_internal_r+0x1d28>
802137c0:	df002783 	ldbu	fp,158(sp)
802137c4:	d8802a15 	stw	r2,168(sp)
802137c8:	dc802b17 	ldw	r18,172(sp)
802137cc:	d8002915 	stw	zero,164(sp)
802137d0:	003bd106 	br	80212718 <__reset+0xfa1f2718>
802137d4:	d8802d17 	ldw	r2,180(sp)
802137d8:	d8c02d17 	ldw	r3,180(sp)
802137dc:	d9002d17 	ldw	r4,180(sp)
802137e0:	10800017 	ldw	r2,0(r2)
802137e4:	18c00117 	ldw	r3,4(r3)
802137e8:	21000204 	addi	r4,r4,8
802137ec:	d8803615 	stw	r2,216(sp)
802137f0:	d8c03815 	stw	r3,224(sp)
802137f4:	d9002d15 	stw	r4,180(sp)
802137f8:	003b7506 	br	802125d0 <__reset+0xfa1f25d0>
802137fc:	ac400007 	ldb	r17,0(r21)
80213800:	003a5906 	br	80212168 <__reset+0xfa1f2168>
80213804:	9080100c 	andi	r2,r18,64
80213808:	1000a826 	beq	r2,zero,80213aac <___vfprintf_internal_r+0x1ac8>
8021380c:	d9002d17 	ldw	r4,180(sp)
80213810:	002d883a 	mov	r22,zero
80213814:	24c0000b 	ldhu	r19,0(r4)
80213818:	21000104 	addi	r4,r4,4
8021381c:	d9002d15 	stw	r4,180(sp)
80213820:	003ccb06 	br	80212b50 <__reset+0xfa1f2b50>
80213824:	d8c02d17 	ldw	r3,180(sp)
80213828:	d9002917 	ldw	r4,164(sp)
8021382c:	002d883a 	mov	r22,zero
80213830:	18800104 	addi	r2,r3,4
80213834:	1cc00017 	ldw	r19,0(r3)
80213838:	203ebb0e 	bge	r4,zero,80213328 <__reset+0xfa1f3328>
8021383c:	003ef106 	br	80213404 <__reset+0xfa1f3404>
80213840:	9080040c 	andi	r2,r18,16
80213844:	1000921e 	bne	r2,zero,80213a90 <___vfprintf_internal_r+0x1aac>
80213848:	9480100c 	andi	r18,r18,64
8021384c:	90013926 	beq	r18,zero,80213d34 <___vfprintf_internal_r+0x1d50>
80213850:	d9002d17 	ldw	r4,180(sp)
80213854:	d9402f17 	ldw	r5,188(sp)
80213858:	20800017 	ldw	r2,0(r4)
8021385c:	21000104 	addi	r4,r4,4
80213860:	d9002d15 	stw	r4,180(sp)
80213864:	1140000d 	sth	r5,0(r2)
80213868:	003a1606 	br	802120c4 <__reset+0xfa1f20c4>
8021386c:	9080100c 	andi	r2,r18,64
80213870:	10008026 	beq	r2,zero,80213a74 <___vfprintf_internal_r+0x1a90>
80213874:	d8c02d17 	ldw	r3,180(sp)
80213878:	1cc0000f 	ldh	r19,0(r3)
8021387c:	18c00104 	addi	r3,r3,4
80213880:	d8c02d15 	stw	r3,180(sp)
80213884:	982dd7fa 	srai	r22,r19,31
80213888:	b005883a 	mov	r2,r22
8021388c:	003b1f06 	br	8021250c <__reset+0xfa1f250c>
80213890:	9080100c 	andi	r2,r18,64
80213894:	d8002785 	stb	zero,158(sp)
80213898:	10008a1e 	bne	r2,zero,80213ac4 <___vfprintf_internal_r+0x1ae0>
8021389c:	d9402d17 	ldw	r5,180(sp)
802138a0:	d8c02917 	ldw	r3,164(sp)
802138a4:	002d883a 	mov	r22,zero
802138a8:	28800104 	addi	r2,r5,4
802138ac:	2cc00017 	ldw	r19,0(r5)
802138b0:	183e4b0e 	bge	r3,zero,802131e0 <__reset+0xfa1f31e0>
802138b4:	9d86b03a 	or	r3,r19,r22
802138b8:	d8802d15 	stw	r2,180(sp)
802138bc:	183e4c1e 	bne	r3,zero,802131f0 <__reset+0xfa1f31f0>
802138c0:	0039883a 	mov	fp,zero
802138c4:	0005883a 	mov	r2,zero
802138c8:	003d4006 	br	80212dcc <__reset+0xfa1f2dcc>
802138cc:	016008b4 	movhi	r5,32802
802138d0:	2952be84 	addi	r5,r5,19194
802138d4:	d9402b15 	stw	r5,172(sp)
802138d8:	d9402b17 	ldw	r5,172(sp)
802138dc:	1c47883a 	add	r3,r3,r17
802138e0:	10800044 	addi	r2,r2,1
802138e4:	41400015 	stw	r5,0(r8)
802138e8:	44400115 	stw	r17,4(r8)
802138ec:	d8c02015 	stw	r3,128(sp)
802138f0:	d8801f15 	stw	r2,124(sp)
802138f4:	010001c4 	movi	r4,7
802138f8:	20bec816 	blt	r4,r2,8021341c <__reset+0xfa1f341c>
802138fc:	42000204 	addi	r8,r8,8
80213900:	003ecd06 	br	80213438 <__reset+0xfa1f3438>
80213904:	d9002917 	ldw	r4,164(sp)
80213908:	d8002785 	stb	zero,158(sp)
8021390c:	203d2d16 	blt	r4,zero,80212dc4 <__reset+0xfa1f2dc4>
80213910:	00bfdfc4 	movi	r2,-129
80213914:	90a4703a 	and	r18,r18,r2
80213918:	003a9106 	br	80212360 <__reset+0xfa1f2360>
8021391c:	012008b4 	movhi	r4,32802
80213920:	2112be84 	addi	r4,r4,19194
80213924:	d9002b15 	stw	r4,172(sp)
80213928:	003c0c06 	br	8021295c <__reset+0xfa1f295c>
8021392c:	d9002c17 	ldw	r4,176(sp)
80213930:	d9801e04 	addi	r6,sp,120
80213934:	b80b883a 	mov	r5,r23
80213938:	021a8a40 	call	8021a8a4 <__sprint_r>
8021393c:	103aab1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213940:	d8c02017 	ldw	r3,128(sp)
80213944:	da000404 	addi	r8,sp,16
80213948:	003d4106 	br	80212e50 <__reset+0xfa1f2e50>
8021394c:	d8801f17 	ldw	r2,124(sp)
80213950:	016008b4 	movhi	r5,32802
80213954:	01000044 	movi	r4,1
80213958:	18c00044 	addi	r3,r3,1
8021395c:	10800044 	addi	r2,r2,1
80213960:	2952b604 	addi	r5,r5,19160
80213964:	41000115 	stw	r4,4(r8)
80213968:	41400015 	stw	r5,0(r8)
8021396c:	d8c02015 	stw	r3,128(sp)
80213970:	d8801f15 	stw	r2,124(sp)
80213974:	010001c4 	movi	r4,7
80213978:	20805c16 	blt	r4,r2,80213aec <___vfprintf_internal_r+0x1b08>
8021397c:	42000204 	addi	r8,r8,8
80213980:	8800041e 	bne	r17,zero,80213994 <___vfprintf_internal_r+0x19b0>
80213984:	d8803317 	ldw	r2,204(sp)
80213988:	1000021e 	bne	r2,zero,80213994 <___vfprintf_internal_r+0x19b0>
8021398c:	9080004c 	andi	r2,r18,1
80213990:	103c0926 	beq	r2,zero,802129b8 <__reset+0xfa1f29b8>
80213994:	d9003717 	ldw	r4,220(sp)
80213998:	d8801f17 	ldw	r2,124(sp)
8021399c:	d9403417 	ldw	r5,208(sp)
802139a0:	20c7883a 	add	r3,r4,r3
802139a4:	10800044 	addi	r2,r2,1
802139a8:	41000115 	stw	r4,4(r8)
802139ac:	41400015 	stw	r5,0(r8)
802139b0:	d8c02015 	stw	r3,128(sp)
802139b4:	d8801f15 	stw	r2,124(sp)
802139b8:	010001c4 	movi	r4,7
802139bc:	20812116 	blt	r4,r2,80213e44 <___vfprintf_internal_r+0x1e60>
802139c0:	42000204 	addi	r8,r8,8
802139c4:	0463c83a 	sub	r17,zero,r17
802139c8:	0440730e 	bge	zero,r17,80213b98 <___vfprintf_internal_r+0x1bb4>
802139cc:	05800404 	movi	r22,16
802139d0:	b440860e 	bge	r22,r17,80213bec <___vfprintf_internal_r+0x1c08>
802139d4:	016008b4 	movhi	r5,32802
802139d8:	2952be84 	addi	r5,r5,19194
802139dc:	d9402b15 	stw	r5,172(sp)
802139e0:	070001c4 	movi	fp,7
802139e4:	dcc02c17 	ldw	r19,176(sp)
802139e8:	00000306 	br	802139f8 <___vfprintf_internal_r+0x1a14>
802139ec:	42000204 	addi	r8,r8,8
802139f0:	8c7ffc04 	addi	r17,r17,-16
802139f4:	b440800e 	bge	r22,r17,80213bf8 <___vfprintf_internal_r+0x1c14>
802139f8:	18c00404 	addi	r3,r3,16
802139fc:	10800044 	addi	r2,r2,1
80213a00:	45000015 	stw	r20,0(r8)
80213a04:	45800115 	stw	r22,4(r8)
80213a08:	d8c02015 	stw	r3,128(sp)
80213a0c:	d8801f15 	stw	r2,124(sp)
80213a10:	e0bff60e 	bge	fp,r2,802139ec <__reset+0xfa1f39ec>
80213a14:	d9801e04 	addi	r6,sp,120
80213a18:	b80b883a 	mov	r5,r23
80213a1c:	9809883a 	mov	r4,r19
80213a20:	021a8a40 	call	8021a8a4 <__sprint_r>
80213a24:	103a711e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213a28:	d8c02017 	ldw	r3,128(sp)
80213a2c:	d8801f17 	ldw	r2,124(sp)
80213a30:	da000404 	addi	r8,sp,16
80213a34:	003fee06 	br	802139f0 <__reset+0xfa1f39f0>
80213a38:	00bfffc4 	movi	r2,-1
80213a3c:	003a6f06 	br	802123fc <__reset+0xfa1f23fc>
80213a40:	008011c4 	movi	r2,71
80213a44:	1440b816 	blt	r2,r17,80213d28 <___vfprintf_internal_r+0x1d44>
80213a48:	042008b4 	movhi	r16,32802
80213a4c:	8412a804 	addi	r16,r16,19104
80213a50:	00c000c4 	movi	r3,3
80213a54:	00bfdfc4 	movi	r2,-129
80213a58:	d8c02a15 	stw	r3,168(sp)
80213a5c:	90a4703a 	and	r18,r18,r2
80213a60:	df002783 	ldbu	fp,158(sp)
80213a64:	d8c02e15 	stw	r3,184(sp)
80213a68:	d8002915 	stw	zero,164(sp)
80213a6c:	d8003215 	stw	zero,200(sp)
80213a70:	003b2906 	br	80212718 <__reset+0xfa1f2718>
80213a74:	d9002d17 	ldw	r4,180(sp)
80213a78:	24c00017 	ldw	r19,0(r4)
80213a7c:	21000104 	addi	r4,r4,4
80213a80:	d9002d15 	stw	r4,180(sp)
80213a84:	982dd7fa 	srai	r22,r19,31
80213a88:	b005883a 	mov	r2,r22
80213a8c:	003a9f06 	br	8021250c <__reset+0xfa1f250c>
80213a90:	d9402d17 	ldw	r5,180(sp)
80213a94:	d8c02f17 	ldw	r3,188(sp)
80213a98:	28800017 	ldw	r2,0(r5)
80213a9c:	29400104 	addi	r5,r5,4
80213aa0:	d9402d15 	stw	r5,180(sp)
80213aa4:	10c00015 	stw	r3,0(r2)
80213aa8:	00398606 	br	802120c4 <__reset+0xfa1f20c4>
80213aac:	d9402d17 	ldw	r5,180(sp)
80213ab0:	002d883a 	mov	r22,zero
80213ab4:	2cc00017 	ldw	r19,0(r5)
80213ab8:	29400104 	addi	r5,r5,4
80213abc:	d9402d15 	stw	r5,180(sp)
80213ac0:	003c2306 	br	80212b50 <__reset+0xfa1f2b50>
80213ac4:	d8c02d17 	ldw	r3,180(sp)
80213ac8:	d9002917 	ldw	r4,164(sp)
80213acc:	002d883a 	mov	r22,zero
80213ad0:	18800104 	addi	r2,r3,4
80213ad4:	1cc0000b 	ldhu	r19,0(r3)
80213ad8:	203dc10e 	bge	r4,zero,802131e0 <__reset+0xfa1f31e0>
80213adc:	003f7506 	br	802138b4 <__reset+0xfa1f38b4>
80213ae0:	042008b4 	movhi	r16,32802
80213ae4:	8412a604 	addi	r16,r16,19096
80213ae8:	003acc06 	br	8021261c <__reset+0xfa1f261c>
80213aec:	d9002c17 	ldw	r4,176(sp)
80213af0:	d9801e04 	addi	r6,sp,120
80213af4:	b80b883a 	mov	r5,r23
80213af8:	021a8a40 	call	8021a8a4 <__sprint_r>
80213afc:	103a3b1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213b00:	dc402617 	ldw	r17,152(sp)
80213b04:	d8c02017 	ldw	r3,128(sp)
80213b08:	da000404 	addi	r8,sp,16
80213b0c:	003f9c06 	br	80213980 <__reset+0xfa1f3980>
80213b10:	ac400043 	ldbu	r17,1(r21)
80213b14:	94800814 	ori	r18,r18,32
80213b18:	ad400044 	addi	r21,r21,1
80213b1c:	8c403fcc 	andi	r17,r17,255
80213b20:	8c40201c 	xori	r17,r17,128
80213b24:	8c7fe004 	addi	r17,r17,-128
80213b28:	00398f06 	br	80212168 <__reset+0xfa1f2168>
80213b2c:	d8c02d15 	stw	r3,180(sp)
80213b30:	0039883a 	mov	fp,zero
80213b34:	003e3506 	br	8021340c <__reset+0xfa1f340c>
80213b38:	d9002c17 	ldw	r4,176(sp)
80213b3c:	d9801e04 	addi	r6,sp,120
80213b40:	b80b883a 	mov	r5,r23
80213b44:	021a8a40 	call	8021a8a4 <__sprint_r>
80213b48:	103a281e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213b4c:	d8c02017 	ldw	r3,128(sp)
80213b50:	da000404 	addi	r8,sp,16
80213b54:	003cd006 	br	80212e98 <__reset+0xfa1f2e98>
80213b58:	8009883a 	mov	r4,r16
80213b5c:	da003d15 	stw	r8,244(sp)
80213b60:	020fd740 	call	8020fd74 <strlen>
80213b64:	d8802e15 	stw	r2,184(sp)
80213b68:	da003d17 	ldw	r8,244(sp)
80213b6c:	103c340e 	bge	r2,zero,80212c40 <__reset+0xfa1f2c40>
80213b70:	0005883a 	mov	r2,zero
80213b74:	003c3206 	br	80212c40 <__reset+0xfa1f2c40>
80213b78:	d9002c17 	ldw	r4,176(sp)
80213b7c:	d9801e04 	addi	r6,sp,120
80213b80:	b80b883a 	mov	r5,r23
80213b84:	021a8a40 	call	8021a8a4 <__sprint_r>
80213b88:	103a181e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213b8c:	d8c02017 	ldw	r3,128(sp)
80213b90:	d8801f17 	ldw	r2,124(sp)
80213b94:	da000404 	addi	r8,sp,16
80213b98:	d9403317 	ldw	r5,204(sp)
80213b9c:	10800044 	addi	r2,r2,1
80213ba0:	44000015 	stw	r16,0(r8)
80213ba4:	28c7883a 	add	r3,r5,r3
80213ba8:	003b7d06 	br	802129a0 <__reset+0xfa1f29a0>
80213bac:	012008b4 	movhi	r4,32802
80213bb0:	2112c284 	addi	r4,r4,19210
80213bb4:	d9003515 	stw	r4,212(sp)
80213bb8:	003b1406 	br	8021280c <__reset+0xfa1f280c>
80213bbc:	013fffc4 	movi	r4,-1
80213bc0:	003a3506 	br	80212498 <__reset+0xfa1f2498>
80213bc4:	0023883a 	mov	r17,zero
80213bc8:	003d9d06 	br	80213240 <__reset+0xfa1f3240>
80213bcc:	d9002c17 	ldw	r4,176(sp)
80213bd0:	d9801e04 	addi	r6,sp,120
80213bd4:	b80b883a 	mov	r5,r23
80213bd8:	021a8a40 	call	8021a8a4 <__sprint_r>
80213bdc:	103a031e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213be0:	d8c02017 	ldw	r3,128(sp)
80213be4:	da000404 	addi	r8,sp,16
80213be8:	003d9406 	br	8021323c <__reset+0xfa1f323c>
80213bec:	012008b4 	movhi	r4,32802
80213bf0:	2112be84 	addi	r4,r4,19194
80213bf4:	d9002b15 	stw	r4,172(sp)
80213bf8:	d9002b17 	ldw	r4,172(sp)
80213bfc:	1c47883a 	add	r3,r3,r17
80213c00:	10800044 	addi	r2,r2,1
80213c04:	41000015 	stw	r4,0(r8)
80213c08:	44400115 	stw	r17,4(r8)
80213c0c:	d8c02015 	stw	r3,128(sp)
80213c10:	d8801f15 	stw	r2,124(sp)
80213c14:	010001c4 	movi	r4,7
80213c18:	20bfd716 	blt	r4,r2,80213b78 <__reset+0xfa1f3b78>
80213c1c:	42000204 	addi	r8,r8,8
80213c20:	003fdd06 	br	80213b98 <__reset+0xfa1f3b98>
80213c24:	d9002c17 	ldw	r4,176(sp)
80213c28:	d9801e04 	addi	r6,sp,120
80213c2c:	b80b883a 	mov	r5,r23
80213c30:	021a8a40 	call	8021a8a4 <__sprint_r>
80213c34:	1039ed1e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213c38:	d8802617 	ldw	r2,152(sp)
80213c3c:	d8c02017 	ldw	r3,128(sp)
80213c40:	da000404 	addi	r8,sp,16
80213c44:	003e1006 	br	80213488 <__reset+0xfa1f3488>
80213c48:	00800044 	movi	r2,1
80213c4c:	10803fcc 	andi	r2,r2,255
80213c50:	00c00044 	movi	r3,1
80213c54:	10fa3526 	beq	r2,r3,8021252c <__reset+0xfa1f252c>
80213c58:	00c00084 	movi	r3,2
80213c5c:	10fbcb26 	beq	r2,r3,80212b8c <__reset+0xfa1f2b8c>
80213c60:	003a8f06 	br	802126a0 <__reset+0xfa1f26a0>
80213c64:	012008b4 	movhi	r4,32802
80213c68:	2112c284 	addi	r4,r4,19210
80213c6c:	d9003515 	stw	r4,212(sp)
80213c70:	003b7606 	br	80212a4c <__reset+0xfa1f2a4c>
80213c74:	d8802917 	ldw	r2,164(sp)
80213c78:	00c00184 	movi	r3,6
80213c7c:	1880012e 	bgeu	r3,r2,80213c84 <___vfprintf_internal_r+0x1ca0>
80213c80:	1805883a 	mov	r2,r3
80213c84:	d8802e15 	stw	r2,184(sp)
80213c88:	1000ef16 	blt	r2,zero,80214048 <___vfprintf_internal_r+0x2064>
80213c8c:	042008b4 	movhi	r16,32802
80213c90:	d8802a15 	stw	r2,168(sp)
80213c94:	dcc02d15 	stw	r19,180(sp)
80213c98:	d8002915 	stw	zero,164(sp)
80213c9c:	d8003215 	stw	zero,200(sp)
80213ca0:	8412b404 	addi	r16,r16,19152
80213ca4:	0039883a 	mov	fp,zero
80213ca8:	003aa206 	br	80212734 <__reset+0xfa1f2734>
80213cac:	0021883a 	mov	r16,zero
80213cb0:	003e0706 	br	802134d0 <__reset+0xfa1f34d0>
80213cb4:	d9002c17 	ldw	r4,176(sp)
80213cb8:	d9801e04 	addi	r6,sp,120
80213cbc:	b80b883a 	mov	r5,r23
80213cc0:	021a8a40 	call	8021a8a4 <__sprint_r>
80213cc4:	1039c91e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213cc8:	d8802617 	ldw	r2,152(sp)
80213ccc:	d9403317 	ldw	r5,204(sp)
80213cd0:	d8c02017 	ldw	r3,128(sp)
80213cd4:	da000404 	addi	r8,sp,16
80213cd8:	2885c83a 	sub	r2,r5,r2
80213cdc:	003dfb06 	br	802134cc <__reset+0xfa1f34cc>
80213ce0:	9080004c 	andi	r2,r18,1
80213ce4:	103e8f1e 	bne	r2,zero,80213724 <__reset+0xfa1f3724>
80213ce8:	d8802117 	ldw	r2,132(sp)
80213cec:	003e9e06 	br	80213768 <__reset+0xfa1f3768>
80213cf0:	1025883a 	mov	r18,r2
80213cf4:	0039883a 	mov	fp,zero
80213cf8:	00800084 	movi	r2,2
80213cfc:	003fd306 	br	80213c4c <__reset+0xfa1f3c4c>
80213d00:	07000b44 	movi	fp,45
80213d04:	df002785 	stb	fp,158(sp)
80213d08:	003a4006 	br	8021260c <__reset+0xfa1f260c>
80213d0c:	00c00b44 	movi	r3,45
80213d10:	d8c02785 	stb	r3,158(sp)
80213d14:	d8802a15 	stw	r2,168(sp)
80213d18:	dc802b17 	ldw	r18,172(sp)
80213d1c:	d8002915 	stw	zero,164(sp)
80213d20:	07000b44 	movi	fp,45
80213d24:	003a8006 	br	80212728 <__reset+0xfa1f2728>
80213d28:	042008b4 	movhi	r16,32802
80213d2c:	8412a904 	addi	r16,r16,19108
80213d30:	003f4706 	br	80213a50 <__reset+0xfa1f3a50>
80213d34:	d8c02d17 	ldw	r3,180(sp)
80213d38:	d9002f17 	ldw	r4,188(sp)
80213d3c:	18800017 	ldw	r2,0(r3)
80213d40:	18c00104 	addi	r3,r3,4
80213d44:	d8c02d15 	stw	r3,180(sp)
80213d48:	11000015 	stw	r4,0(r2)
80213d4c:	0038dd06 	br	802120c4 <__reset+0xfa1f20c4>
80213d50:	dd802617 	ldw	r22,152(sp)
80213d54:	00bfff44 	movi	r2,-3
80213d58:	b0801c16 	blt	r22,r2,80213dcc <___vfprintf_internal_r+0x1de8>
80213d5c:	d9402917 	ldw	r5,164(sp)
80213d60:	2d801a16 	blt	r5,r22,80213dcc <___vfprintf_internal_r+0x1de8>
80213d64:	dd803215 	stw	r22,200(sp)
80213d68:	003e8906 	br	80213790 <__reset+0xfa1f3790>
80213d6c:	012008b4 	movhi	r4,32802
80213d70:	2112be84 	addi	r4,r4,19194
80213d74:	d9002b15 	stw	r4,172(sp)
80213d78:	003c9106 	br	80212fc0 <__reset+0xfa1f2fc0>
80213d7c:	e005883a 	mov	r2,fp
80213d80:	003e7906 	br	80213768 <__reset+0xfa1f3768>
80213d84:	d9402917 	ldw	r5,164(sp)
80213d88:	df002783 	ldbu	fp,158(sp)
80213d8c:	dcc02d15 	stw	r19,180(sp)
80213d90:	d9402a15 	stw	r5,168(sp)
80213d94:	d9402e15 	stw	r5,184(sp)
80213d98:	d8002915 	stw	zero,164(sp)
80213d9c:	d8003215 	stw	zero,200(sp)
80213da0:	003a5d06 	br	80212718 <__reset+0xfa1f2718>
80213da4:	9080004c 	andi	r2,r18,1
80213da8:	0039883a 	mov	fp,zero
80213dac:	10000426 	beq	r2,zero,80213dc0 <___vfprintf_internal_r+0x1ddc>
80213db0:	00800c04 	movi	r2,48
80213db4:	dc001dc4 	addi	r16,sp,119
80213db8:	d8801dc5 	stb	r2,119(sp)
80213dbc:	003b8006 	br	80212bc0 <__reset+0xfa1f2bc0>
80213dc0:	d8002e15 	stw	zero,184(sp)
80213dc4:	dc001e04 	addi	r16,sp,120
80213dc8:	003a4d06 	br	80212700 <__reset+0xfa1f2700>
80213dcc:	8c7fff84 	addi	r17,r17,-2
80213dd0:	b5bfffc4 	addi	r22,r22,-1
80213dd4:	dd802615 	stw	r22,152(sp)
80213dd8:	dc4022c5 	stb	r17,139(sp)
80213ddc:	b000bf16 	blt	r22,zero,802140dc <___vfprintf_internal_r+0x20f8>
80213de0:	00800ac4 	movi	r2,43
80213de4:	d8802305 	stb	r2,140(sp)
80213de8:	00800244 	movi	r2,9
80213dec:	15807016 	blt	r2,r22,80213fb0 <___vfprintf_internal_r+0x1fcc>
80213df0:	00800c04 	movi	r2,48
80213df4:	b5800c04 	addi	r22,r22,48
80213df8:	d8802345 	stb	r2,141(sp)
80213dfc:	dd802385 	stb	r22,142(sp)
80213e00:	d88023c4 	addi	r2,sp,143
80213e04:	df0022c4 	addi	fp,sp,139
80213e08:	d8c03317 	ldw	r3,204(sp)
80213e0c:	1739c83a 	sub	fp,r2,fp
80213e10:	d9003317 	ldw	r4,204(sp)
80213e14:	e0c7883a 	add	r3,fp,r3
80213e18:	df003a15 	stw	fp,232(sp)
80213e1c:	d8c02e15 	stw	r3,184(sp)
80213e20:	00800044 	movi	r2,1
80213e24:	1100b30e 	bge	r2,r4,802140f4 <___vfprintf_internal_r+0x2110>
80213e28:	d8c02e17 	ldw	r3,184(sp)
80213e2c:	18c00044 	addi	r3,r3,1
80213e30:	d8c02e15 	stw	r3,184(sp)
80213e34:	1805883a 	mov	r2,r3
80213e38:	1800ac16 	blt	r3,zero,802140ec <___vfprintf_internal_r+0x2108>
80213e3c:	d8003215 	stw	zero,200(sp)
80213e40:	003e5d06 	br	802137b8 <__reset+0xfa1f37b8>
80213e44:	d9002c17 	ldw	r4,176(sp)
80213e48:	d9801e04 	addi	r6,sp,120
80213e4c:	b80b883a 	mov	r5,r23
80213e50:	021a8a40 	call	8021a8a4 <__sprint_r>
80213e54:	1039651e 	bne	r2,zero,802123ec <__reset+0xfa1f23ec>
80213e58:	dc402617 	ldw	r17,152(sp)
80213e5c:	d8c02017 	ldw	r3,128(sp)
80213e60:	d8801f17 	ldw	r2,124(sp)
80213e64:	da000404 	addi	r8,sp,16
80213e68:	003ed606 	br	802139c4 <__reset+0xfa1f39c4>
80213e6c:	582b883a 	mov	r21,r11
80213e70:	d8002915 	stw	zero,164(sp)
80213e74:	0038bd06 	br	8021216c <__reset+0xfa1f216c>
80213e78:	d8802917 	ldw	r2,164(sp)
80213e7c:	103e071e 	bne	r2,zero,8021369c <__reset+0xfa1f369c>
80213e80:	dc002915 	stw	r16,164(sp)
80213e84:	003e0506 	br	8021369c <__reset+0xfa1f369c>
80213e88:	d9002917 	ldw	r4,164(sp)
80213e8c:	20c00044 	addi	r3,r4,1
80213e90:	003e0f06 	br	802136d0 <__reset+0xfa1f36d0>
80213e94:	01400184 	movi	r5,6
80213e98:	d9402915 	stw	r5,164(sp)
80213e9c:	003dff06 	br	8021369c <__reset+0xfa1f369c>
80213ea0:	d8802104 	addi	r2,sp,132
80213ea4:	d8800315 	stw	r2,12(sp)
80213ea8:	d8802504 	addi	r2,sp,148
80213eac:	d8800215 	stw	r2,8(sp)
80213eb0:	d8802604 	addi	r2,sp,152
80213eb4:	d8800115 	stw	r2,4(sp)
80213eb8:	d8802917 	ldw	r2,164(sp)
80213ebc:	d9403617 	ldw	r5,216(sp)
80213ec0:	d9002c17 	ldw	r4,176(sp)
80213ec4:	d8800015 	stw	r2,0(sp)
80213ec8:	01c000c4 	movi	r7,3
80213ecc:	980d883a 	mov	r6,r19
80213ed0:	da003d15 	stw	r8,244(sp)
80213ed4:	02146080 	call	80214608 <_dtoa_r>
80213ed8:	d8c02917 	ldw	r3,164(sp)
80213edc:	da003d17 	ldw	r8,244(sp)
80213ee0:	1021883a 	mov	r16,r2
80213ee4:	10f9883a 	add	fp,r2,r3
80213ee8:	81000007 	ldb	r4,0(r16)
80213eec:	00800c04 	movi	r2,48
80213ef0:	20805e26 	beq	r4,r2,8021406c <___vfprintf_internal_r+0x2088>
80213ef4:	d8c02617 	ldw	r3,152(sp)
80213ef8:	e0f9883a 	add	fp,fp,r3
80213efc:	003e0a06 	br	80213728 <__reset+0xfa1f3728>
80213f00:	00c00b44 	movi	r3,45
80213f04:	24e0003c 	xorhi	r19,r4,32768
80213f08:	d8c02a05 	stb	r3,168(sp)
80213f0c:	003de906 	br	802136b4 <__reset+0xfa1f36b4>
80213f10:	d8c03217 	ldw	r3,200(sp)
80213f14:	00c07a0e 	bge	zero,r3,80214100 <___vfprintf_internal_r+0x211c>
80213f18:	00800044 	movi	r2,1
80213f1c:	d9003317 	ldw	r4,204(sp)
80213f20:	1105883a 	add	r2,r2,r4
80213f24:	d8802e15 	stw	r2,184(sp)
80213f28:	10004e16 	blt	r2,zero,80214064 <___vfprintf_internal_r+0x2080>
80213f2c:	044019c4 	movi	r17,103
80213f30:	003e2106 	br	802137b8 <__reset+0xfa1f37b8>
80213f34:	d9002917 	ldw	r4,164(sp)
80213f38:	d8802104 	addi	r2,sp,132
80213f3c:	d8800315 	stw	r2,12(sp)
80213f40:	d9000015 	stw	r4,0(sp)
80213f44:	d8802504 	addi	r2,sp,148
80213f48:	d9403617 	ldw	r5,216(sp)
80213f4c:	d9002c17 	ldw	r4,176(sp)
80213f50:	d8800215 	stw	r2,8(sp)
80213f54:	d8802604 	addi	r2,sp,152
80213f58:	d8800115 	stw	r2,4(sp)
80213f5c:	01c000c4 	movi	r7,3
80213f60:	980d883a 	mov	r6,r19
80213f64:	da003d15 	stw	r8,244(sp)
80213f68:	02146080 	call	80214608 <_dtoa_r>
80213f6c:	d8c02917 	ldw	r3,164(sp)
80213f70:	da003d17 	ldw	r8,244(sp)
80213f74:	1021883a 	mov	r16,r2
80213f78:	00801184 	movi	r2,70
80213f7c:	80f9883a 	add	fp,r16,r3
80213f80:	88bfd926 	beq	r17,r2,80213ee8 <__reset+0xfa1f3ee8>
80213f84:	003de806 	br	80213728 <__reset+0xfa1f3728>
80213f88:	d9002917 	ldw	r4,164(sp)
80213f8c:	00c04d0e 	bge	zero,r3,802140c4 <___vfprintf_internal_r+0x20e0>
80213f90:	2000441e 	bne	r4,zero,802140a4 <___vfprintf_internal_r+0x20c0>
80213f94:	9480004c 	andi	r18,r18,1
80213f98:	9000421e 	bne	r18,zero,802140a4 <___vfprintf_internal_r+0x20c0>
80213f9c:	1805883a 	mov	r2,r3
80213fa0:	18007016 	blt	r3,zero,80214164 <___vfprintf_internal_r+0x2180>
80213fa4:	d8c03217 	ldw	r3,200(sp)
80213fa8:	d8c02e15 	stw	r3,184(sp)
80213fac:	003e0206 	br	802137b8 <__reset+0xfa1f37b8>
80213fb0:	df0022c4 	addi	fp,sp,139
80213fb4:	dc002915 	stw	r16,164(sp)
80213fb8:	4027883a 	mov	r19,r8
80213fbc:	e021883a 	mov	r16,fp
80213fc0:	b009883a 	mov	r4,r22
80213fc4:	01400284 	movi	r5,10
80213fc8:	021d2580 	call	8021d258 <__modsi3>
80213fcc:	10800c04 	addi	r2,r2,48
80213fd0:	843fffc4 	addi	r16,r16,-1
80213fd4:	b009883a 	mov	r4,r22
80213fd8:	01400284 	movi	r5,10
80213fdc:	80800005 	stb	r2,0(r16)
80213fe0:	021d1d40 	call	8021d1d4 <__divsi3>
80213fe4:	102d883a 	mov	r22,r2
80213fe8:	00800244 	movi	r2,9
80213fec:	15bff416 	blt	r2,r22,80213fc0 <__reset+0xfa1f3fc0>
80213ff0:	9811883a 	mov	r8,r19
80213ff4:	b0800c04 	addi	r2,r22,48
80213ff8:	8027883a 	mov	r19,r16
80213ffc:	997fffc4 	addi	r5,r19,-1
80214000:	98bfffc5 	stb	r2,-1(r19)
80214004:	dc002917 	ldw	r16,164(sp)
80214008:	2f006a2e 	bgeu	r5,fp,802141b4 <___vfprintf_internal_r+0x21d0>
8021400c:	d9c02384 	addi	r7,sp,142
80214010:	3ccfc83a 	sub	r7,r7,r19
80214014:	d9002344 	addi	r4,sp,141
80214018:	e1cf883a 	add	r7,fp,r7
8021401c:	00000106 	br	80214024 <___vfprintf_internal_r+0x2040>
80214020:	28800003 	ldbu	r2,0(r5)
80214024:	20800005 	stb	r2,0(r4)
80214028:	21000044 	addi	r4,r4,1
8021402c:	29400044 	addi	r5,r5,1
80214030:	393ffb1e 	bne	r7,r4,80214020 <__reset+0xfa1f4020>
80214034:	d8802304 	addi	r2,sp,140
80214038:	14c5c83a 	sub	r2,r2,r19
8021403c:	d8c02344 	addi	r3,sp,141
80214040:	1885883a 	add	r2,r3,r2
80214044:	003f7006 	br	80213e08 <__reset+0xfa1f3e08>
80214048:	0005883a 	mov	r2,zero
8021404c:	003f0f06 	br	80213c8c <__reset+0xfa1f3c8c>
80214050:	d8c03217 	ldw	r3,200(sp)
80214054:	18c00044 	addi	r3,r3,1
80214058:	d8c02e15 	stw	r3,184(sp)
8021405c:	1805883a 	mov	r2,r3
80214060:	183fb20e 	bge	r3,zero,80213f2c <__reset+0xfa1f3f2c>
80214064:	0005883a 	mov	r2,zero
80214068:	003fb006 	br	80213f2c <__reset+0xfa1f3f2c>
8021406c:	d9003617 	ldw	r4,216(sp)
80214070:	000d883a 	mov	r6,zero
80214074:	000f883a 	mov	r7,zero
80214078:	980b883a 	mov	r5,r19
8021407c:	d8c03c15 	stw	r3,240(sp)
80214080:	da003d15 	stw	r8,244(sp)
80214084:	021e51c0 	call	8021e51c <__eqdf2>
80214088:	d8c03c17 	ldw	r3,240(sp)
8021408c:	da003d17 	ldw	r8,244(sp)
80214090:	103f9826 	beq	r2,zero,80213ef4 <__reset+0xfa1f3ef4>
80214094:	00800044 	movi	r2,1
80214098:	10c7c83a 	sub	r3,r2,r3
8021409c:	d8c02615 	stw	r3,152(sp)
802140a0:	003f9506 	br	80213ef8 <__reset+0xfa1f3ef8>
802140a4:	d9002917 	ldw	r4,164(sp)
802140a8:	d8c03217 	ldw	r3,200(sp)
802140ac:	20800044 	addi	r2,r4,1
802140b0:	1885883a 	add	r2,r3,r2
802140b4:	d8802e15 	stw	r2,184(sp)
802140b8:	103dbf0e 	bge	r2,zero,802137b8 <__reset+0xfa1f37b8>
802140bc:	0005883a 	mov	r2,zero
802140c0:	003dbd06 	br	802137b8 <__reset+0xfa1f37b8>
802140c4:	2000211e 	bne	r4,zero,8021414c <___vfprintf_internal_r+0x2168>
802140c8:	9480004c 	andi	r18,r18,1
802140cc:	90001f1e 	bne	r18,zero,8021414c <___vfprintf_internal_r+0x2168>
802140d0:	00800044 	movi	r2,1
802140d4:	d8802e15 	stw	r2,184(sp)
802140d8:	003db706 	br	802137b8 <__reset+0xfa1f37b8>
802140dc:	00800b44 	movi	r2,45
802140e0:	05adc83a 	sub	r22,zero,r22
802140e4:	d8802305 	stb	r2,140(sp)
802140e8:	003f3f06 	br	80213de8 <__reset+0xfa1f3de8>
802140ec:	0005883a 	mov	r2,zero
802140f0:	003f5206 	br	80213e3c <__reset+0xfa1f3e3c>
802140f4:	90a4703a 	and	r18,r18,r2
802140f8:	903f4e26 	beq	r18,zero,80213e34 <__reset+0xfa1f3e34>
802140fc:	003f4a06 	br	80213e28 <__reset+0xfa1f3e28>
80214100:	00800084 	movi	r2,2
80214104:	10c5c83a 	sub	r2,r2,r3
80214108:	003f8406 	br	80213f1c <__reset+0xfa1f3f1c>
8021410c:	d8802d17 	ldw	r2,180(sp)
80214110:	d9002d17 	ldw	r4,180(sp)
80214114:	ac400043 	ldbu	r17,1(r21)
80214118:	10800017 	ldw	r2,0(r2)
8021411c:	582b883a 	mov	r21,r11
80214120:	d8802915 	stw	r2,164(sp)
80214124:	20800104 	addi	r2,r4,4
80214128:	d9002917 	ldw	r4,164(sp)
8021412c:	d8802d15 	stw	r2,180(sp)
80214130:	203e7a0e 	bge	r4,zero,80213b1c <__reset+0xfa1f3b1c>
80214134:	8c403fcc 	andi	r17,r17,255
80214138:	00bfffc4 	movi	r2,-1
8021413c:	8c40201c 	xori	r17,r17,128
80214140:	d8802915 	stw	r2,164(sp)
80214144:	8c7fe004 	addi	r17,r17,-128
80214148:	00380706 	br	80212168 <__reset+0xfa1f2168>
8021414c:	d8c02917 	ldw	r3,164(sp)
80214150:	18c00084 	addi	r3,r3,2
80214154:	d8c02e15 	stw	r3,184(sp)
80214158:	1805883a 	mov	r2,r3
8021415c:	183d960e 	bge	r3,zero,802137b8 <__reset+0xfa1f37b8>
80214160:	003fd606 	br	802140bc <__reset+0xfa1f40bc>
80214164:	0005883a 	mov	r2,zero
80214168:	003f8e06 	br	80213fa4 <__reset+0xfa1f3fa4>
8021416c:	9080004c 	andi	r2,r18,1
80214170:	103f811e 	bne	r2,zero,80213f78 <__reset+0xfa1f3f78>
80214174:	d8802117 	ldw	r2,132(sp)
80214178:	1405c83a 	sub	r2,r2,r16
8021417c:	d8803315 	stw	r2,204(sp)
80214180:	b47ef326 	beq	r22,r17,80213d50 <__reset+0xfa1f3d50>
80214184:	dd802617 	ldw	r22,152(sp)
80214188:	003f1106 	br	80213dd0 <__reset+0xfa1f3dd0>
8021418c:	d9c02785 	stb	r7,158(sp)
80214190:	00390406 	br	802125a4 <__reset+0xfa1f25a4>
80214194:	d9c02785 	stb	r7,158(sp)
80214198:	0038d306 	br	802124e8 <__reset+0xfa1f24e8>
8021419c:	d9c02785 	stb	r7,158(sp)
802141a0:	003a6106 	br	80212b28 <__reset+0xfa1f2b28>
802141a4:	d9c02785 	stb	r7,158(sp)
802141a8:	003af806 	br	80212d8c <__reset+0xfa1f2d8c>
802141ac:	0005883a 	mov	r2,zero
802141b0:	003d7e06 	br	802137ac <__reset+0xfa1f37ac>
802141b4:	d8802344 	addi	r2,sp,141
802141b8:	003f1306 	br	80213e08 <__reset+0xfa1f3e08>
802141bc:	d9c02785 	stb	r7,158(sp)
802141c0:	00392306 	br	80212650 <__reset+0xfa1f2650>
802141c4:	d9c02785 	stb	r7,158(sp)
802141c8:	003aa906 	br	80212c70 <__reset+0xfa1f2c70>
802141cc:	d9c02785 	stb	r7,158(sp)
802141d0:	003a3d06 	br	80212ac8 <__reset+0xfa1f2ac8>
802141d4:	d9c02785 	stb	r7,158(sp)
802141d8:	003aca06 	br	80212d04 <__reset+0xfa1f2d04>

802141dc <__vfprintf_internal>:
802141dc:	00a008b4 	movhi	r2,32802
802141e0:	109aee04 	addi	r2,r2,27576
802141e4:	300f883a 	mov	r7,r6
802141e8:	280d883a 	mov	r6,r5
802141ec:	200b883a 	mov	r5,r4
802141f0:	11000017 	ldw	r4,0(r2)
802141f4:	0211fe41 	jmpi	80211fe4 <___vfprintf_internal_r>

802141f8 <__sbprintf>:
802141f8:	2880030b 	ldhu	r2,12(r5)
802141fc:	2ac01917 	ldw	r11,100(r5)
80214200:	2a80038b 	ldhu	r10,14(r5)
80214204:	2a400717 	ldw	r9,28(r5)
80214208:	2a000917 	ldw	r8,36(r5)
8021420c:	defee204 	addi	sp,sp,-1144
80214210:	00c10004 	movi	r3,1024
80214214:	dc011a15 	stw	r16,1128(sp)
80214218:	10bfff4c 	andi	r2,r2,65533
8021421c:	2821883a 	mov	r16,r5
80214220:	d8cb883a 	add	r5,sp,r3
80214224:	dc811c15 	stw	r18,1136(sp)
80214228:	dc411b15 	stw	r17,1132(sp)
8021422c:	dfc11d15 	stw	ra,1140(sp)
80214230:	2025883a 	mov	r18,r4
80214234:	d881030d 	sth	r2,1036(sp)
80214238:	dac11915 	stw	r11,1124(sp)
8021423c:	da81038d 	sth	r10,1038(sp)
80214240:	da410715 	stw	r9,1052(sp)
80214244:	da010915 	stw	r8,1060(sp)
80214248:	dec10015 	stw	sp,1024(sp)
8021424c:	dec10415 	stw	sp,1040(sp)
80214250:	d8c10215 	stw	r3,1032(sp)
80214254:	d8c10515 	stw	r3,1044(sp)
80214258:	d8010615 	stw	zero,1048(sp)
8021425c:	0211fe40 	call	80211fe4 <___vfprintf_internal_r>
80214260:	1023883a 	mov	r17,r2
80214264:	10000416 	blt	r2,zero,80214278 <__sbprintf+0x80>
80214268:	d9410004 	addi	r5,sp,1024
8021426c:	9009883a 	mov	r4,r18
80214270:	0215eac0 	call	80215eac <_fflush_r>
80214274:	10000d1e 	bne	r2,zero,802142ac <__sbprintf+0xb4>
80214278:	d881030b 	ldhu	r2,1036(sp)
8021427c:	1080100c 	andi	r2,r2,64
80214280:	10000326 	beq	r2,zero,80214290 <__sbprintf+0x98>
80214284:	8080030b 	ldhu	r2,12(r16)
80214288:	10801014 	ori	r2,r2,64
8021428c:	8080030d 	sth	r2,12(r16)
80214290:	8805883a 	mov	r2,r17
80214294:	dfc11d17 	ldw	ra,1140(sp)
80214298:	dc811c17 	ldw	r18,1136(sp)
8021429c:	dc411b17 	ldw	r17,1132(sp)
802142a0:	dc011a17 	ldw	r16,1128(sp)
802142a4:	dec11e04 	addi	sp,sp,1144
802142a8:	f800283a 	ret
802142ac:	047fffc4 	movi	r17,-1
802142b0:	003ff106 	br	80214278 <__reset+0xfa1f4278>

802142b4 <__swsetup_r>:
802142b4:	00a008b4 	movhi	r2,32802
802142b8:	defffd04 	addi	sp,sp,-12
802142bc:	109aee04 	addi	r2,r2,27576
802142c0:	dc400115 	stw	r17,4(sp)
802142c4:	2023883a 	mov	r17,r4
802142c8:	11000017 	ldw	r4,0(r2)
802142cc:	dc000015 	stw	r16,0(sp)
802142d0:	dfc00215 	stw	ra,8(sp)
802142d4:	2821883a 	mov	r16,r5
802142d8:	20000226 	beq	r4,zero,802142e4 <__swsetup_r+0x30>
802142dc:	20800e17 	ldw	r2,56(r4)
802142e0:	10003126 	beq	r2,zero,802143a8 <__swsetup_r+0xf4>
802142e4:	8080030b 	ldhu	r2,12(r16)
802142e8:	10c0020c 	andi	r3,r2,8
802142ec:	1009883a 	mov	r4,r2
802142f0:	18000f26 	beq	r3,zero,80214330 <__swsetup_r+0x7c>
802142f4:	80c00417 	ldw	r3,16(r16)
802142f8:	18001526 	beq	r3,zero,80214350 <__swsetup_r+0x9c>
802142fc:	1100004c 	andi	r4,r2,1
80214300:	20001c1e 	bne	r4,zero,80214374 <__swsetup_r+0xc0>
80214304:	1080008c 	andi	r2,r2,2
80214308:	1000291e 	bne	r2,zero,802143b0 <__swsetup_r+0xfc>
8021430c:	80800517 	ldw	r2,20(r16)
80214310:	80800215 	stw	r2,8(r16)
80214314:	18001c26 	beq	r3,zero,80214388 <__swsetup_r+0xd4>
80214318:	0005883a 	mov	r2,zero
8021431c:	dfc00217 	ldw	ra,8(sp)
80214320:	dc400117 	ldw	r17,4(sp)
80214324:	dc000017 	ldw	r16,0(sp)
80214328:	dec00304 	addi	sp,sp,12
8021432c:	f800283a 	ret
80214330:	2080040c 	andi	r2,r4,16
80214334:	10002e26 	beq	r2,zero,802143f0 <__swsetup_r+0x13c>
80214338:	2080010c 	andi	r2,r4,4
8021433c:	10001e1e 	bne	r2,zero,802143b8 <__swsetup_r+0x104>
80214340:	80c00417 	ldw	r3,16(r16)
80214344:	20800214 	ori	r2,r4,8
80214348:	8080030d 	sth	r2,12(r16)
8021434c:	183feb1e 	bne	r3,zero,802142fc <__reset+0xfa1f42fc>
80214350:	1100a00c 	andi	r4,r2,640
80214354:	01408004 	movi	r5,512
80214358:	217fe826 	beq	r4,r5,802142fc <__reset+0xfa1f42fc>
8021435c:	800b883a 	mov	r5,r16
80214360:	8809883a 	mov	r4,r17
80214364:	0216e2c0 	call	80216e2c <__smakebuf_r>
80214368:	8080030b 	ldhu	r2,12(r16)
8021436c:	80c00417 	ldw	r3,16(r16)
80214370:	003fe206 	br	802142fc <__reset+0xfa1f42fc>
80214374:	80800517 	ldw	r2,20(r16)
80214378:	80000215 	stw	zero,8(r16)
8021437c:	0085c83a 	sub	r2,zero,r2
80214380:	80800615 	stw	r2,24(r16)
80214384:	183fe41e 	bne	r3,zero,80214318 <__reset+0xfa1f4318>
80214388:	80c0030b 	ldhu	r3,12(r16)
8021438c:	0005883a 	mov	r2,zero
80214390:	1900200c 	andi	r4,r3,128
80214394:	203fe126 	beq	r4,zero,8021431c <__reset+0xfa1f431c>
80214398:	18c01014 	ori	r3,r3,64
8021439c:	80c0030d 	sth	r3,12(r16)
802143a0:	00bfffc4 	movi	r2,-1
802143a4:	003fdd06 	br	8021431c <__reset+0xfa1f431c>
802143a8:	02162880 	call	80216288 <__sinit>
802143ac:	003fcd06 	br	802142e4 <__reset+0xfa1f42e4>
802143b0:	0005883a 	mov	r2,zero
802143b4:	003fd606 	br	80214310 <__reset+0xfa1f4310>
802143b8:	81400c17 	ldw	r5,48(r16)
802143bc:	28000626 	beq	r5,zero,802143d8 <__swsetup_r+0x124>
802143c0:	80801004 	addi	r2,r16,64
802143c4:	28800326 	beq	r5,r2,802143d4 <__swsetup_r+0x120>
802143c8:	8809883a 	mov	r4,r17
802143cc:	02163fc0 	call	802163fc <_free_r>
802143d0:	8100030b 	ldhu	r4,12(r16)
802143d4:	80000c15 	stw	zero,48(r16)
802143d8:	80c00417 	ldw	r3,16(r16)
802143dc:	00bff6c4 	movi	r2,-37
802143e0:	1108703a 	and	r4,r2,r4
802143e4:	80000115 	stw	zero,4(r16)
802143e8:	80c00015 	stw	r3,0(r16)
802143ec:	003fd506 	br	80214344 <__reset+0xfa1f4344>
802143f0:	00800244 	movi	r2,9
802143f4:	88800015 	stw	r2,0(r17)
802143f8:	20801014 	ori	r2,r4,64
802143fc:	8080030d 	sth	r2,12(r16)
80214400:	00bfffc4 	movi	r2,-1
80214404:	003fc506 	br	8021431c <__reset+0xfa1f431c>

80214408 <quorem>:
80214408:	defff704 	addi	sp,sp,-36
8021440c:	dc800215 	stw	r18,8(sp)
80214410:	20800417 	ldw	r2,16(r4)
80214414:	2c800417 	ldw	r18,16(r5)
80214418:	dfc00815 	stw	ra,32(sp)
8021441c:	ddc00715 	stw	r23,28(sp)
80214420:	dd800615 	stw	r22,24(sp)
80214424:	dd400515 	stw	r21,20(sp)
80214428:	dd000415 	stw	r20,16(sp)
8021442c:	dcc00315 	stw	r19,12(sp)
80214430:	dc400115 	stw	r17,4(sp)
80214434:	dc000015 	stw	r16,0(sp)
80214438:	14807116 	blt	r2,r18,80214600 <quorem+0x1f8>
8021443c:	94bfffc4 	addi	r18,r18,-1
80214440:	94ad883a 	add	r22,r18,r18
80214444:	b5ad883a 	add	r22,r22,r22
80214448:	2c400504 	addi	r17,r5,20
8021444c:	8da9883a 	add	r20,r17,r22
80214450:	25400504 	addi	r21,r4,20
80214454:	282f883a 	mov	r23,r5
80214458:	adad883a 	add	r22,r21,r22
8021445c:	a1400017 	ldw	r5,0(r20)
80214460:	2021883a 	mov	r16,r4
80214464:	b1000017 	ldw	r4,0(r22)
80214468:	29400044 	addi	r5,r5,1
8021446c:	021d2cc0 	call	8021d2cc <__udivsi3>
80214470:	1027883a 	mov	r19,r2
80214474:	10002c26 	beq	r2,zero,80214528 <quorem+0x120>
80214478:	a813883a 	mov	r9,r21
8021447c:	880b883a 	mov	r5,r17
80214480:	0009883a 	mov	r4,zero
80214484:	000d883a 	mov	r6,zero
80214488:	2a000017 	ldw	r8,0(r5)
8021448c:	49c00017 	ldw	r7,0(r9)
80214490:	29400104 	addi	r5,r5,4
80214494:	40bfffcc 	andi	r2,r8,65535
80214498:	14c5383a 	mul	r2,r2,r19
8021449c:	4010d43a 	srli	r8,r8,16
802144a0:	38ffffcc 	andi	r3,r7,65535
802144a4:	1105883a 	add	r2,r2,r4
802144a8:	1008d43a 	srli	r4,r2,16
802144ac:	44d1383a 	mul	r8,r8,r19
802144b0:	198d883a 	add	r6,r3,r6
802144b4:	10ffffcc 	andi	r3,r2,65535
802144b8:	30c7c83a 	sub	r3,r6,r3
802144bc:	380ed43a 	srli	r7,r7,16
802144c0:	4105883a 	add	r2,r8,r4
802144c4:	180dd43a 	srai	r6,r3,16
802144c8:	113fffcc 	andi	r4,r2,65535
802144cc:	390fc83a 	sub	r7,r7,r4
802144d0:	398d883a 	add	r6,r7,r6
802144d4:	300e943a 	slli	r7,r6,16
802144d8:	18ffffcc 	andi	r3,r3,65535
802144dc:	1008d43a 	srli	r4,r2,16
802144e0:	38ceb03a 	or	r7,r7,r3
802144e4:	49c00015 	stw	r7,0(r9)
802144e8:	300dd43a 	srai	r6,r6,16
802144ec:	4a400104 	addi	r9,r9,4
802144f0:	a17fe52e 	bgeu	r20,r5,80214488 <__reset+0xfa1f4488>
802144f4:	b0800017 	ldw	r2,0(r22)
802144f8:	10000b1e 	bne	r2,zero,80214528 <quorem+0x120>
802144fc:	b0bfff04 	addi	r2,r22,-4
80214500:	a880082e 	bgeu	r21,r2,80214524 <quorem+0x11c>
80214504:	b0ffff17 	ldw	r3,-4(r22)
80214508:	18000326 	beq	r3,zero,80214518 <quorem+0x110>
8021450c:	00000506 	br	80214524 <quorem+0x11c>
80214510:	10c00017 	ldw	r3,0(r2)
80214514:	1800031e 	bne	r3,zero,80214524 <quorem+0x11c>
80214518:	10bfff04 	addi	r2,r2,-4
8021451c:	94bfffc4 	addi	r18,r18,-1
80214520:	a8bffb36 	bltu	r21,r2,80214510 <__reset+0xfa1f4510>
80214524:	84800415 	stw	r18,16(r16)
80214528:	b80b883a 	mov	r5,r23
8021452c:	8009883a 	mov	r4,r16
80214530:	02184240 	call	80218424 <__mcmp>
80214534:	10002616 	blt	r2,zero,802145d0 <quorem+0x1c8>
80214538:	9cc00044 	addi	r19,r19,1
8021453c:	a805883a 	mov	r2,r21
80214540:	000b883a 	mov	r5,zero
80214544:	11000017 	ldw	r4,0(r2)
80214548:	89800017 	ldw	r6,0(r17)
8021454c:	10800104 	addi	r2,r2,4
80214550:	20ffffcc 	andi	r3,r4,65535
80214554:	194b883a 	add	r5,r3,r5
80214558:	30ffffcc 	andi	r3,r6,65535
8021455c:	28c7c83a 	sub	r3,r5,r3
80214560:	300cd43a 	srli	r6,r6,16
80214564:	2008d43a 	srli	r4,r4,16
80214568:	180bd43a 	srai	r5,r3,16
8021456c:	18ffffcc 	andi	r3,r3,65535
80214570:	2189c83a 	sub	r4,r4,r6
80214574:	2149883a 	add	r4,r4,r5
80214578:	200c943a 	slli	r6,r4,16
8021457c:	8c400104 	addi	r17,r17,4
80214580:	200bd43a 	srai	r5,r4,16
80214584:	30c6b03a 	or	r3,r6,r3
80214588:	10ffff15 	stw	r3,-4(r2)
8021458c:	a47fed2e 	bgeu	r20,r17,80214544 <__reset+0xfa1f4544>
80214590:	9485883a 	add	r2,r18,r18
80214594:	1085883a 	add	r2,r2,r2
80214598:	a887883a 	add	r3,r21,r2
8021459c:	18800017 	ldw	r2,0(r3)
802145a0:	10000b1e 	bne	r2,zero,802145d0 <quorem+0x1c8>
802145a4:	18bfff04 	addi	r2,r3,-4
802145a8:	a880082e 	bgeu	r21,r2,802145cc <quorem+0x1c4>
802145ac:	18ffff17 	ldw	r3,-4(r3)
802145b0:	18000326 	beq	r3,zero,802145c0 <quorem+0x1b8>
802145b4:	00000506 	br	802145cc <quorem+0x1c4>
802145b8:	10c00017 	ldw	r3,0(r2)
802145bc:	1800031e 	bne	r3,zero,802145cc <quorem+0x1c4>
802145c0:	10bfff04 	addi	r2,r2,-4
802145c4:	94bfffc4 	addi	r18,r18,-1
802145c8:	a8bffb36 	bltu	r21,r2,802145b8 <__reset+0xfa1f45b8>
802145cc:	84800415 	stw	r18,16(r16)
802145d0:	9805883a 	mov	r2,r19
802145d4:	dfc00817 	ldw	ra,32(sp)
802145d8:	ddc00717 	ldw	r23,28(sp)
802145dc:	dd800617 	ldw	r22,24(sp)
802145e0:	dd400517 	ldw	r21,20(sp)
802145e4:	dd000417 	ldw	r20,16(sp)
802145e8:	dcc00317 	ldw	r19,12(sp)
802145ec:	dc800217 	ldw	r18,8(sp)
802145f0:	dc400117 	ldw	r17,4(sp)
802145f4:	dc000017 	ldw	r16,0(sp)
802145f8:	dec00904 	addi	sp,sp,36
802145fc:	f800283a 	ret
80214600:	0005883a 	mov	r2,zero
80214604:	003ff306 	br	802145d4 <__reset+0xfa1f45d4>

80214608 <_dtoa_r>:
80214608:	20801017 	ldw	r2,64(r4)
8021460c:	deffde04 	addi	sp,sp,-136
80214610:	df002015 	stw	fp,128(sp)
80214614:	dcc01b15 	stw	r19,108(sp)
80214618:	dc801a15 	stw	r18,104(sp)
8021461c:	dc401915 	stw	r17,100(sp)
80214620:	dc001815 	stw	r16,96(sp)
80214624:	dfc02115 	stw	ra,132(sp)
80214628:	ddc01f15 	stw	r23,124(sp)
8021462c:	dd801e15 	stw	r22,120(sp)
80214630:	dd401d15 	stw	r21,116(sp)
80214634:	dd001c15 	stw	r20,112(sp)
80214638:	d9c00315 	stw	r7,12(sp)
8021463c:	2039883a 	mov	fp,r4
80214640:	3023883a 	mov	r17,r6
80214644:	2825883a 	mov	r18,r5
80214648:	dc002417 	ldw	r16,144(sp)
8021464c:	3027883a 	mov	r19,r6
80214650:	10000826 	beq	r2,zero,80214674 <_dtoa_r+0x6c>
80214654:	21801117 	ldw	r6,68(r4)
80214658:	00c00044 	movi	r3,1
8021465c:	100b883a 	mov	r5,r2
80214660:	1986983a 	sll	r3,r3,r6
80214664:	11800115 	stw	r6,4(r2)
80214668:	10c00215 	stw	r3,8(r2)
8021466c:	0217c040 	call	80217c04 <_Bfree>
80214670:	e0001015 	stw	zero,64(fp)
80214674:	88002e16 	blt	r17,zero,80214730 <_dtoa_r+0x128>
80214678:	80000015 	stw	zero,0(r16)
8021467c:	889ffc2c 	andhi	r2,r17,32752
80214680:	00dffc34 	movhi	r3,32752
80214684:	10c01c26 	beq	r2,r3,802146f8 <_dtoa_r+0xf0>
80214688:	000d883a 	mov	r6,zero
8021468c:	000f883a 	mov	r7,zero
80214690:	9009883a 	mov	r4,r18
80214694:	980b883a 	mov	r5,r19
80214698:	021e51c0 	call	8021e51c <__eqdf2>
8021469c:	10002b1e 	bne	r2,zero,8021474c <_dtoa_r+0x144>
802146a0:	d9c02317 	ldw	r7,140(sp)
802146a4:	00800044 	movi	r2,1
802146a8:	38800015 	stw	r2,0(r7)
802146ac:	d8802517 	ldw	r2,148(sp)
802146b0:	10019e26 	beq	r2,zero,80214d2c <_dtoa_r+0x724>
802146b4:	d8c02517 	ldw	r3,148(sp)
802146b8:	00a008b4 	movhi	r2,32802
802146bc:	1092b644 	addi	r2,r2,19161
802146c0:	18800015 	stw	r2,0(r3)
802146c4:	10bfffc4 	addi	r2,r2,-1
802146c8:	dfc02117 	ldw	ra,132(sp)
802146cc:	df002017 	ldw	fp,128(sp)
802146d0:	ddc01f17 	ldw	r23,124(sp)
802146d4:	dd801e17 	ldw	r22,120(sp)
802146d8:	dd401d17 	ldw	r21,116(sp)
802146dc:	dd001c17 	ldw	r20,112(sp)
802146e0:	dcc01b17 	ldw	r19,108(sp)
802146e4:	dc801a17 	ldw	r18,104(sp)
802146e8:	dc401917 	ldw	r17,100(sp)
802146ec:	dc001817 	ldw	r16,96(sp)
802146f0:	dec02204 	addi	sp,sp,136
802146f4:	f800283a 	ret
802146f8:	d8c02317 	ldw	r3,140(sp)
802146fc:	0089c3c4 	movi	r2,9999
80214700:	18800015 	stw	r2,0(r3)
80214704:	90017726 	beq	r18,zero,80214ce4 <_dtoa_r+0x6dc>
80214708:	00a008b4 	movhi	r2,32802
8021470c:	1092ca04 	addi	r2,r2,19240
80214710:	d9002517 	ldw	r4,148(sp)
80214714:	203fec26 	beq	r4,zero,802146c8 <__reset+0xfa1f46c8>
80214718:	10c000c7 	ldb	r3,3(r2)
8021471c:	1801781e 	bne	r3,zero,80214d00 <_dtoa_r+0x6f8>
80214720:	10c000c4 	addi	r3,r2,3
80214724:	d9802517 	ldw	r6,148(sp)
80214728:	30c00015 	stw	r3,0(r6)
8021472c:	003fe606 	br	802146c8 <__reset+0xfa1f46c8>
80214730:	04e00034 	movhi	r19,32768
80214734:	9cffffc4 	addi	r19,r19,-1
80214738:	00800044 	movi	r2,1
8021473c:	8ce6703a 	and	r19,r17,r19
80214740:	80800015 	stw	r2,0(r16)
80214744:	9823883a 	mov	r17,r19
80214748:	003fcc06 	br	8021467c <__reset+0xfa1f467c>
8021474c:	d8800204 	addi	r2,sp,8
80214750:	d8800015 	stw	r2,0(sp)
80214754:	d9c00104 	addi	r7,sp,4
80214758:	900b883a 	mov	r5,r18
8021475c:	980d883a 	mov	r6,r19
80214760:	e009883a 	mov	r4,fp
80214764:	8820d53a 	srli	r16,r17,20
80214768:	02187f00 	call	802187f0 <__d2b>
8021476c:	d8800915 	stw	r2,36(sp)
80214770:	8001651e 	bne	r16,zero,80214d08 <_dtoa_r+0x700>
80214774:	dd800217 	ldw	r22,8(sp)
80214778:	dc000117 	ldw	r16,4(sp)
8021477c:	00800804 	movi	r2,32
80214780:	b421883a 	add	r16,r22,r16
80214784:	80c10c84 	addi	r3,r16,1074
80214788:	10c2d10e 	bge	r2,r3,802152d0 <_dtoa_r+0xcc8>
8021478c:	00801004 	movi	r2,64
80214790:	81010484 	addi	r4,r16,1042
80214794:	10c7c83a 	sub	r3,r2,r3
80214798:	9108d83a 	srl	r4,r18,r4
8021479c:	88e2983a 	sll	r17,r17,r3
802147a0:	2448b03a 	or	r4,r4,r17
802147a4:	021e6980 	call	8021e698 <__floatunsidf>
802147a8:	017f8434 	movhi	r5,65040
802147ac:	01800044 	movi	r6,1
802147b0:	1009883a 	mov	r4,r2
802147b4:	194b883a 	add	r5,r3,r5
802147b8:	843fffc4 	addi	r16,r16,-1
802147bc:	d9801115 	stw	r6,68(sp)
802147c0:	000d883a 	mov	r6,zero
802147c4:	01cffe34 	movhi	r7,16376
802147c8:	020ed5c0 	call	8020ed5c <__subdf3>
802147cc:	0198dbf4 	movhi	r6,25455
802147d0:	01cff4f4 	movhi	r7,16339
802147d4:	3190d844 	addi	r6,r6,17249
802147d8:	39e1e9c4 	addi	r7,r7,-30809
802147dc:	1009883a 	mov	r4,r2
802147e0:	180b883a 	mov	r5,r3
802147e4:	020e6440 	call	8020e644 <__muldf3>
802147e8:	01a2d874 	movhi	r6,35681
802147ec:	01cff1f4 	movhi	r7,16327
802147f0:	31b22cc4 	addi	r6,r6,-14157
802147f4:	39e28a04 	addi	r7,r7,-30168
802147f8:	180b883a 	mov	r5,r3
802147fc:	1009883a 	mov	r4,r2
80214800:	021d3880 	call	8021d388 <__adddf3>
80214804:	8009883a 	mov	r4,r16
80214808:	1029883a 	mov	r20,r2
8021480c:	1823883a 	mov	r17,r3
80214810:	020f6d80 	call	8020f6d8 <__floatsidf>
80214814:	019427f4 	movhi	r6,20639
80214818:	01cff4f4 	movhi	r7,16339
8021481c:	319e7ec4 	addi	r6,r6,31227
80214820:	39d104c4 	addi	r7,r7,17427
80214824:	1009883a 	mov	r4,r2
80214828:	180b883a 	mov	r5,r3
8021482c:	020e6440 	call	8020e644 <__muldf3>
80214830:	100d883a 	mov	r6,r2
80214834:	180f883a 	mov	r7,r3
80214838:	a009883a 	mov	r4,r20
8021483c:	880b883a 	mov	r5,r17
80214840:	021d3880 	call	8021d388 <__adddf3>
80214844:	1009883a 	mov	r4,r2
80214848:	180b883a 	mov	r5,r3
8021484c:	1029883a 	mov	r20,r2
80214850:	1823883a 	mov	r17,r3
80214854:	020f6580 	call	8020f658 <__fixdfsi>
80214858:	000d883a 	mov	r6,zero
8021485c:	000f883a 	mov	r7,zero
80214860:	a009883a 	mov	r4,r20
80214864:	880b883a 	mov	r5,r17
80214868:	d8800515 	stw	r2,20(sp)
8021486c:	021e5a40 	call	8021e5a4 <__ledf2>
80214870:	10028716 	blt	r2,zero,80215290 <_dtoa_r+0xc88>
80214874:	d8c00517 	ldw	r3,20(sp)
80214878:	00800584 	movi	r2,22
8021487c:	10c27536 	bltu	r2,r3,80215254 <_dtoa_r+0xc4c>
80214880:	180490fa 	slli	r2,r3,3
80214884:	00e008b4 	movhi	r3,32802
80214888:	18d2e504 	addi	r3,r3,19348
8021488c:	1885883a 	add	r2,r3,r2
80214890:	11000017 	ldw	r4,0(r2)
80214894:	11400117 	ldw	r5,4(r2)
80214898:	900d883a 	mov	r6,r18
8021489c:	980f883a 	mov	r7,r19
802148a0:	020e5680 	call	8020e568 <__gedf2>
802148a4:	00828d0e 	bge	zero,r2,802152dc <_dtoa_r+0xcd4>
802148a8:	d9000517 	ldw	r4,20(sp)
802148ac:	d8000e15 	stw	zero,56(sp)
802148b0:	213fffc4 	addi	r4,r4,-1
802148b4:	d9000515 	stw	r4,20(sp)
802148b8:	b42dc83a 	sub	r22,r22,r16
802148bc:	b5bfffc4 	addi	r22,r22,-1
802148c0:	b0026f16 	blt	r22,zero,80215280 <_dtoa_r+0xc78>
802148c4:	d8000815 	stw	zero,32(sp)
802148c8:	d9c00517 	ldw	r7,20(sp)
802148cc:	38026416 	blt	r7,zero,80215260 <_dtoa_r+0xc58>
802148d0:	b1ed883a 	add	r22,r22,r7
802148d4:	d9c00d15 	stw	r7,52(sp)
802148d8:	d8000a15 	stw	zero,40(sp)
802148dc:	d9800317 	ldw	r6,12(sp)
802148e0:	00800244 	movi	r2,9
802148e4:	11811436 	bltu	r2,r6,80214d38 <_dtoa_r+0x730>
802148e8:	00800144 	movi	r2,5
802148ec:	1184e10e 	bge	r2,r6,80215c74 <_dtoa_r+0x166c>
802148f0:	31bfff04 	addi	r6,r6,-4
802148f4:	d9800315 	stw	r6,12(sp)
802148f8:	0023883a 	mov	r17,zero
802148fc:	d9800317 	ldw	r6,12(sp)
80214900:	008000c4 	movi	r2,3
80214904:	30836726 	beq	r6,r2,802156a4 <_dtoa_r+0x109c>
80214908:	1183410e 	bge	r2,r6,80215610 <_dtoa_r+0x1008>
8021490c:	d9c00317 	ldw	r7,12(sp)
80214910:	00800104 	movi	r2,4
80214914:	38827c26 	beq	r7,r2,80215308 <_dtoa_r+0xd00>
80214918:	00800144 	movi	r2,5
8021491c:	3884c41e 	bne	r7,r2,80215c30 <_dtoa_r+0x1628>
80214920:	00800044 	movi	r2,1
80214924:	d8800b15 	stw	r2,44(sp)
80214928:	d8c00517 	ldw	r3,20(sp)
8021492c:	d9002217 	ldw	r4,136(sp)
80214930:	1907883a 	add	r3,r3,r4
80214934:	19800044 	addi	r6,r3,1
80214938:	d8c00c15 	stw	r3,48(sp)
8021493c:	d9800615 	stw	r6,24(sp)
80214940:	0183a40e 	bge	zero,r6,802157d4 <_dtoa_r+0x11cc>
80214944:	d9800617 	ldw	r6,24(sp)
80214948:	3021883a 	mov	r16,r6
8021494c:	e0001115 	stw	zero,68(fp)
80214950:	008005c4 	movi	r2,23
80214954:	1184c92e 	bgeu	r2,r6,80215c7c <_dtoa_r+0x1674>
80214958:	00c00044 	movi	r3,1
8021495c:	00800104 	movi	r2,4
80214960:	1085883a 	add	r2,r2,r2
80214964:	11000504 	addi	r4,r2,20
80214968:	180b883a 	mov	r5,r3
8021496c:	18c00044 	addi	r3,r3,1
80214970:	313ffb2e 	bgeu	r6,r4,80214960 <__reset+0xfa1f4960>
80214974:	e1401115 	stw	r5,68(fp)
80214978:	e009883a 	mov	r4,fp
8021497c:	0217b5c0 	call	80217b5c <_Balloc>
80214980:	d8800715 	stw	r2,28(sp)
80214984:	e0801015 	stw	r2,64(fp)
80214988:	00800384 	movi	r2,14
8021498c:	1400f736 	bltu	r2,r16,80214d6c <_dtoa_r+0x764>
80214990:	8800f626 	beq	r17,zero,80214d6c <_dtoa_r+0x764>
80214994:	d9c00517 	ldw	r7,20(sp)
80214998:	01c39a0e 	bge	zero,r7,80215804 <_dtoa_r+0x11fc>
8021499c:	388003cc 	andi	r2,r7,15
802149a0:	100490fa 	slli	r2,r2,3
802149a4:	382bd13a 	srai	r21,r7,4
802149a8:	00e008b4 	movhi	r3,32802
802149ac:	18d2e504 	addi	r3,r3,19348
802149b0:	1885883a 	add	r2,r3,r2
802149b4:	a8c0040c 	andi	r3,r21,16
802149b8:	12400017 	ldw	r9,0(r2)
802149bc:	12000117 	ldw	r8,4(r2)
802149c0:	18037926 	beq	r3,zero,802157a8 <_dtoa_r+0x11a0>
802149c4:	00a008b4 	movhi	r2,32802
802149c8:	1092db04 	addi	r2,r2,19308
802149cc:	11800817 	ldw	r6,32(r2)
802149d0:	11c00917 	ldw	r7,36(r2)
802149d4:	9009883a 	mov	r4,r18
802149d8:	980b883a 	mov	r5,r19
802149dc:	da001715 	stw	r8,92(sp)
802149e0:	da401615 	stw	r9,88(sp)
802149e4:	021dc340 	call	8021dc34 <__divdf3>
802149e8:	da001717 	ldw	r8,92(sp)
802149ec:	da401617 	ldw	r9,88(sp)
802149f0:	ad4003cc 	andi	r21,r21,15
802149f4:	040000c4 	movi	r16,3
802149f8:	1023883a 	mov	r17,r2
802149fc:	1829883a 	mov	r20,r3
80214a00:	a8001126 	beq	r21,zero,80214a48 <_dtoa_r+0x440>
80214a04:	05e008b4 	movhi	r23,32802
80214a08:	bdd2db04 	addi	r23,r23,19308
80214a0c:	4805883a 	mov	r2,r9
80214a10:	4007883a 	mov	r3,r8
80214a14:	a980004c 	andi	r6,r21,1
80214a18:	1009883a 	mov	r4,r2
80214a1c:	a82bd07a 	srai	r21,r21,1
80214a20:	180b883a 	mov	r5,r3
80214a24:	30000426 	beq	r6,zero,80214a38 <_dtoa_r+0x430>
80214a28:	b9800017 	ldw	r6,0(r23)
80214a2c:	b9c00117 	ldw	r7,4(r23)
80214a30:	84000044 	addi	r16,r16,1
80214a34:	020e6440 	call	8020e644 <__muldf3>
80214a38:	bdc00204 	addi	r23,r23,8
80214a3c:	a83ff51e 	bne	r21,zero,80214a14 <__reset+0xfa1f4a14>
80214a40:	1013883a 	mov	r9,r2
80214a44:	1811883a 	mov	r8,r3
80214a48:	480d883a 	mov	r6,r9
80214a4c:	400f883a 	mov	r7,r8
80214a50:	8809883a 	mov	r4,r17
80214a54:	a00b883a 	mov	r5,r20
80214a58:	021dc340 	call	8021dc34 <__divdf3>
80214a5c:	d8800f15 	stw	r2,60(sp)
80214a60:	d8c01015 	stw	r3,64(sp)
80214a64:	d8c00e17 	ldw	r3,56(sp)
80214a68:	18000626 	beq	r3,zero,80214a84 <_dtoa_r+0x47c>
80214a6c:	d9000f17 	ldw	r4,60(sp)
80214a70:	d9401017 	ldw	r5,64(sp)
80214a74:	000d883a 	mov	r6,zero
80214a78:	01cffc34 	movhi	r7,16368
80214a7c:	021e5a40 	call	8021e5a4 <__ledf2>
80214a80:	10040b16 	blt	r2,zero,80215ab0 <_dtoa_r+0x14a8>
80214a84:	8009883a 	mov	r4,r16
80214a88:	020f6d80 	call	8020f6d8 <__floatsidf>
80214a8c:	d9800f17 	ldw	r6,60(sp)
80214a90:	d9c01017 	ldw	r7,64(sp)
80214a94:	1009883a 	mov	r4,r2
80214a98:	180b883a 	mov	r5,r3
80214a9c:	020e6440 	call	8020e644 <__muldf3>
80214aa0:	000d883a 	mov	r6,zero
80214aa4:	01d00734 	movhi	r7,16412
80214aa8:	1009883a 	mov	r4,r2
80214aac:	180b883a 	mov	r5,r3
80214ab0:	021d3880 	call	8021d388 <__adddf3>
80214ab4:	1021883a 	mov	r16,r2
80214ab8:	d8800617 	ldw	r2,24(sp)
80214abc:	047f3034 	movhi	r17,64704
80214ac0:	1c63883a 	add	r17,r3,r17
80214ac4:	10031826 	beq	r2,zero,80215728 <_dtoa_r+0x1120>
80214ac8:	d8c00517 	ldw	r3,20(sp)
80214acc:	db000617 	ldw	r12,24(sp)
80214ad0:	d8c01315 	stw	r3,76(sp)
80214ad4:	d9000b17 	ldw	r4,44(sp)
80214ad8:	20038f26 	beq	r4,zero,80215918 <_dtoa_r+0x1310>
80214adc:	60bfffc4 	addi	r2,r12,-1
80214ae0:	100490fa 	slli	r2,r2,3
80214ae4:	00e008b4 	movhi	r3,32802
80214ae8:	18d2e504 	addi	r3,r3,19348
80214aec:	1885883a 	add	r2,r3,r2
80214af0:	11800017 	ldw	r6,0(r2)
80214af4:	11c00117 	ldw	r7,4(r2)
80214af8:	d8800717 	ldw	r2,28(sp)
80214afc:	0009883a 	mov	r4,zero
80214b00:	014ff834 	movhi	r5,16352
80214b04:	db001615 	stw	r12,88(sp)
80214b08:	15c00044 	addi	r23,r2,1
80214b0c:	021dc340 	call	8021dc34 <__divdf3>
80214b10:	800d883a 	mov	r6,r16
80214b14:	880f883a 	mov	r7,r17
80214b18:	1009883a 	mov	r4,r2
80214b1c:	180b883a 	mov	r5,r3
80214b20:	020ed5c0 	call	8020ed5c <__subdf3>
80214b24:	d9401017 	ldw	r5,64(sp)
80214b28:	d9000f17 	ldw	r4,60(sp)
80214b2c:	102b883a 	mov	r21,r2
80214b30:	d8c01215 	stw	r3,72(sp)
80214b34:	020f6580 	call	8020f658 <__fixdfsi>
80214b38:	1009883a 	mov	r4,r2
80214b3c:	1029883a 	mov	r20,r2
80214b40:	020f6d80 	call	8020f6d8 <__floatsidf>
80214b44:	d9000f17 	ldw	r4,60(sp)
80214b48:	d9401017 	ldw	r5,64(sp)
80214b4c:	100d883a 	mov	r6,r2
80214b50:	180f883a 	mov	r7,r3
80214b54:	020ed5c0 	call	8020ed5c <__subdf3>
80214b58:	1823883a 	mov	r17,r3
80214b5c:	d8c00717 	ldw	r3,28(sp)
80214b60:	d9401217 	ldw	r5,72(sp)
80214b64:	a2000c04 	addi	r8,r20,48
80214b68:	1021883a 	mov	r16,r2
80214b6c:	1a000005 	stb	r8,0(r3)
80214b70:	800d883a 	mov	r6,r16
80214b74:	880f883a 	mov	r7,r17
80214b78:	a809883a 	mov	r4,r21
80214b7c:	4029883a 	mov	r20,r8
80214b80:	020e5680 	call	8020e568 <__gedf2>
80214b84:	00841d16 	blt	zero,r2,80215bfc <_dtoa_r+0x15f4>
80214b88:	800d883a 	mov	r6,r16
80214b8c:	880f883a 	mov	r7,r17
80214b90:	0009883a 	mov	r4,zero
80214b94:	014ffc34 	movhi	r5,16368
80214b98:	020ed5c0 	call	8020ed5c <__subdf3>
80214b9c:	d9401217 	ldw	r5,72(sp)
80214ba0:	100d883a 	mov	r6,r2
80214ba4:	180f883a 	mov	r7,r3
80214ba8:	a809883a 	mov	r4,r21
80214bac:	020e5680 	call	8020e568 <__gedf2>
80214bb0:	db001617 	ldw	r12,88(sp)
80214bb4:	00840e16 	blt	zero,r2,80215bf0 <_dtoa_r+0x15e8>
80214bb8:	00800044 	movi	r2,1
80214bbc:	13006b0e 	bge	r2,r12,80214d6c <_dtoa_r+0x764>
80214bc0:	d9000717 	ldw	r4,28(sp)
80214bc4:	dd800f15 	stw	r22,60(sp)
80214bc8:	dcc01015 	stw	r19,64(sp)
80214bcc:	2319883a 	add	r12,r4,r12
80214bd0:	dcc01217 	ldw	r19,72(sp)
80214bd4:	602d883a 	mov	r22,r12
80214bd8:	dc801215 	stw	r18,72(sp)
80214bdc:	b825883a 	mov	r18,r23
80214be0:	00000906 	br	80214c08 <_dtoa_r+0x600>
80214be4:	020ed5c0 	call	8020ed5c <__subdf3>
80214be8:	a80d883a 	mov	r6,r21
80214bec:	980f883a 	mov	r7,r19
80214bf0:	1009883a 	mov	r4,r2
80214bf4:	180b883a 	mov	r5,r3
80214bf8:	021e5a40 	call	8021e5a4 <__ledf2>
80214bfc:	1003e816 	blt	r2,zero,80215ba0 <_dtoa_r+0x1598>
80214c00:	b825883a 	mov	r18,r23
80214c04:	bd83e926 	beq	r23,r22,80215bac <_dtoa_r+0x15a4>
80214c08:	a809883a 	mov	r4,r21
80214c0c:	980b883a 	mov	r5,r19
80214c10:	000d883a 	mov	r6,zero
80214c14:	01d00934 	movhi	r7,16420
80214c18:	020e6440 	call	8020e644 <__muldf3>
80214c1c:	000d883a 	mov	r6,zero
80214c20:	01d00934 	movhi	r7,16420
80214c24:	8009883a 	mov	r4,r16
80214c28:	880b883a 	mov	r5,r17
80214c2c:	102b883a 	mov	r21,r2
80214c30:	1827883a 	mov	r19,r3
80214c34:	020e6440 	call	8020e644 <__muldf3>
80214c38:	180b883a 	mov	r5,r3
80214c3c:	1009883a 	mov	r4,r2
80214c40:	1821883a 	mov	r16,r3
80214c44:	1023883a 	mov	r17,r2
80214c48:	020f6580 	call	8020f658 <__fixdfsi>
80214c4c:	1009883a 	mov	r4,r2
80214c50:	1029883a 	mov	r20,r2
80214c54:	020f6d80 	call	8020f6d8 <__floatsidf>
80214c58:	8809883a 	mov	r4,r17
80214c5c:	800b883a 	mov	r5,r16
80214c60:	100d883a 	mov	r6,r2
80214c64:	180f883a 	mov	r7,r3
80214c68:	020ed5c0 	call	8020ed5c <__subdf3>
80214c6c:	a5000c04 	addi	r20,r20,48
80214c70:	a80d883a 	mov	r6,r21
80214c74:	980f883a 	mov	r7,r19
80214c78:	1009883a 	mov	r4,r2
80214c7c:	180b883a 	mov	r5,r3
80214c80:	95000005 	stb	r20,0(r18)
80214c84:	1021883a 	mov	r16,r2
80214c88:	1823883a 	mov	r17,r3
80214c8c:	021e5a40 	call	8021e5a4 <__ledf2>
80214c90:	bdc00044 	addi	r23,r23,1
80214c94:	800d883a 	mov	r6,r16
80214c98:	880f883a 	mov	r7,r17
80214c9c:	0009883a 	mov	r4,zero
80214ca0:	014ffc34 	movhi	r5,16368
80214ca4:	103fcf0e 	bge	r2,zero,80214be4 <__reset+0xfa1f4be4>
80214ca8:	d8c01317 	ldw	r3,76(sp)
80214cac:	d8c00515 	stw	r3,20(sp)
80214cb0:	d9400917 	ldw	r5,36(sp)
80214cb4:	e009883a 	mov	r4,fp
80214cb8:	0217c040 	call	80217c04 <_Bfree>
80214cbc:	d9000517 	ldw	r4,20(sp)
80214cc0:	d9802317 	ldw	r6,140(sp)
80214cc4:	d9c02517 	ldw	r7,148(sp)
80214cc8:	b8000005 	stb	zero,0(r23)
80214ccc:	20800044 	addi	r2,r4,1
80214cd0:	30800015 	stw	r2,0(r6)
80214cd4:	3802aa26 	beq	r7,zero,80215780 <_dtoa_r+0x1178>
80214cd8:	3dc00015 	stw	r23,0(r7)
80214cdc:	d8800717 	ldw	r2,28(sp)
80214ce0:	003e7906 	br	802146c8 <__reset+0xfa1f46c8>
80214ce4:	00800434 	movhi	r2,16
80214ce8:	10bfffc4 	addi	r2,r2,-1
80214cec:	88a2703a 	and	r17,r17,r2
80214cf0:	883e851e 	bne	r17,zero,80214708 <__reset+0xfa1f4708>
80214cf4:	00a008b4 	movhi	r2,32802
80214cf8:	1092c704 	addi	r2,r2,19228
80214cfc:	003e8406 	br	80214710 <__reset+0xfa1f4710>
80214d00:	10c00204 	addi	r3,r2,8
80214d04:	003e8706 	br	80214724 <__reset+0xfa1f4724>
80214d08:	01400434 	movhi	r5,16
80214d0c:	297fffc4 	addi	r5,r5,-1
80214d10:	994a703a 	and	r5,r19,r5
80214d14:	9009883a 	mov	r4,r18
80214d18:	843f0044 	addi	r16,r16,-1023
80214d1c:	294ffc34 	orhi	r5,r5,16368
80214d20:	dd800217 	ldw	r22,8(sp)
80214d24:	d8001115 	stw	zero,68(sp)
80214d28:	003ea506 	br	802147c0 <__reset+0xfa1f47c0>
80214d2c:	00a008b4 	movhi	r2,32802
80214d30:	1092b604 	addi	r2,r2,19160
80214d34:	003e6406 	br	802146c8 <__reset+0xfa1f46c8>
80214d38:	e0001115 	stw	zero,68(fp)
80214d3c:	000b883a 	mov	r5,zero
80214d40:	e009883a 	mov	r4,fp
80214d44:	0217b5c0 	call	80217b5c <_Balloc>
80214d48:	01bfffc4 	movi	r6,-1
80214d4c:	01c00044 	movi	r7,1
80214d50:	d8800715 	stw	r2,28(sp)
80214d54:	d9800c15 	stw	r6,48(sp)
80214d58:	e0801015 	stw	r2,64(fp)
80214d5c:	d8000315 	stw	zero,12(sp)
80214d60:	d9c00b15 	stw	r7,44(sp)
80214d64:	d9800615 	stw	r6,24(sp)
80214d68:	d8002215 	stw	zero,136(sp)
80214d6c:	d8800117 	ldw	r2,4(sp)
80214d70:	10008916 	blt	r2,zero,80214f98 <_dtoa_r+0x990>
80214d74:	d9000517 	ldw	r4,20(sp)
80214d78:	00c00384 	movi	r3,14
80214d7c:	19008616 	blt	r3,r4,80214f98 <_dtoa_r+0x990>
80214d80:	200490fa 	slli	r2,r4,3
80214d84:	00e008b4 	movhi	r3,32802
80214d88:	d9802217 	ldw	r6,136(sp)
80214d8c:	18d2e504 	addi	r3,r3,19348
80214d90:	1885883a 	add	r2,r3,r2
80214d94:	14000017 	ldw	r16,0(r2)
80214d98:	14400117 	ldw	r17,4(r2)
80214d9c:	30016316 	blt	r6,zero,8021532c <_dtoa_r+0xd24>
80214da0:	800d883a 	mov	r6,r16
80214da4:	880f883a 	mov	r7,r17
80214da8:	9009883a 	mov	r4,r18
80214dac:	980b883a 	mov	r5,r19
80214db0:	021dc340 	call	8021dc34 <__divdf3>
80214db4:	180b883a 	mov	r5,r3
80214db8:	1009883a 	mov	r4,r2
80214dbc:	020f6580 	call	8020f658 <__fixdfsi>
80214dc0:	1009883a 	mov	r4,r2
80214dc4:	102b883a 	mov	r21,r2
80214dc8:	020f6d80 	call	8020f6d8 <__floatsidf>
80214dcc:	800d883a 	mov	r6,r16
80214dd0:	880f883a 	mov	r7,r17
80214dd4:	1009883a 	mov	r4,r2
80214dd8:	180b883a 	mov	r5,r3
80214ddc:	020e6440 	call	8020e644 <__muldf3>
80214de0:	100d883a 	mov	r6,r2
80214de4:	180f883a 	mov	r7,r3
80214de8:	9009883a 	mov	r4,r18
80214dec:	980b883a 	mov	r5,r19
80214df0:	020ed5c0 	call	8020ed5c <__subdf3>
80214df4:	d9c00717 	ldw	r7,28(sp)
80214df8:	1009883a 	mov	r4,r2
80214dfc:	a8800c04 	addi	r2,r21,48
80214e00:	38800005 	stb	r2,0(r7)
80214e04:	3dc00044 	addi	r23,r7,1
80214e08:	d9c00617 	ldw	r7,24(sp)
80214e0c:	01800044 	movi	r6,1
80214e10:	180b883a 	mov	r5,r3
80214e14:	2005883a 	mov	r2,r4
80214e18:	39803826 	beq	r7,r6,80214efc <_dtoa_r+0x8f4>
80214e1c:	000d883a 	mov	r6,zero
80214e20:	01d00934 	movhi	r7,16420
80214e24:	020e6440 	call	8020e644 <__muldf3>
80214e28:	000d883a 	mov	r6,zero
80214e2c:	000f883a 	mov	r7,zero
80214e30:	1009883a 	mov	r4,r2
80214e34:	180b883a 	mov	r5,r3
80214e38:	1025883a 	mov	r18,r2
80214e3c:	1827883a 	mov	r19,r3
80214e40:	021e51c0 	call	8021e51c <__eqdf2>
80214e44:	103f9a26 	beq	r2,zero,80214cb0 <__reset+0xfa1f4cb0>
80214e48:	d9c00617 	ldw	r7,24(sp)
80214e4c:	d8c00717 	ldw	r3,28(sp)
80214e50:	b829883a 	mov	r20,r23
80214e54:	38bfffc4 	addi	r2,r7,-1
80214e58:	18ad883a 	add	r22,r3,r2
80214e5c:	00000a06 	br	80214e88 <_dtoa_r+0x880>
80214e60:	020e6440 	call	8020e644 <__muldf3>
80214e64:	000d883a 	mov	r6,zero
80214e68:	000f883a 	mov	r7,zero
80214e6c:	1009883a 	mov	r4,r2
80214e70:	180b883a 	mov	r5,r3
80214e74:	1025883a 	mov	r18,r2
80214e78:	1827883a 	mov	r19,r3
80214e7c:	b829883a 	mov	r20,r23
80214e80:	021e51c0 	call	8021e51c <__eqdf2>
80214e84:	103f8a26 	beq	r2,zero,80214cb0 <__reset+0xfa1f4cb0>
80214e88:	800d883a 	mov	r6,r16
80214e8c:	880f883a 	mov	r7,r17
80214e90:	9009883a 	mov	r4,r18
80214e94:	980b883a 	mov	r5,r19
80214e98:	021dc340 	call	8021dc34 <__divdf3>
80214e9c:	180b883a 	mov	r5,r3
80214ea0:	1009883a 	mov	r4,r2
80214ea4:	020f6580 	call	8020f658 <__fixdfsi>
80214ea8:	1009883a 	mov	r4,r2
80214eac:	102b883a 	mov	r21,r2
80214eb0:	020f6d80 	call	8020f6d8 <__floatsidf>
80214eb4:	800d883a 	mov	r6,r16
80214eb8:	880f883a 	mov	r7,r17
80214ebc:	1009883a 	mov	r4,r2
80214ec0:	180b883a 	mov	r5,r3
80214ec4:	020e6440 	call	8020e644 <__muldf3>
80214ec8:	100d883a 	mov	r6,r2
80214ecc:	180f883a 	mov	r7,r3
80214ed0:	9009883a 	mov	r4,r18
80214ed4:	980b883a 	mov	r5,r19
80214ed8:	020ed5c0 	call	8020ed5c <__subdf3>
80214edc:	aa000c04 	addi	r8,r21,48
80214ee0:	a2000005 	stb	r8,0(r20)
80214ee4:	000d883a 	mov	r6,zero
80214ee8:	01d00934 	movhi	r7,16420
80214eec:	1009883a 	mov	r4,r2
80214ef0:	180b883a 	mov	r5,r3
80214ef4:	a5c00044 	addi	r23,r20,1
80214ef8:	b53fd91e 	bne	r22,r20,80214e60 <__reset+0xfa1f4e60>
80214efc:	100d883a 	mov	r6,r2
80214f00:	180f883a 	mov	r7,r3
80214f04:	1009883a 	mov	r4,r2
80214f08:	180b883a 	mov	r5,r3
80214f0c:	021d3880 	call	8021d388 <__adddf3>
80214f10:	100d883a 	mov	r6,r2
80214f14:	180f883a 	mov	r7,r3
80214f18:	8009883a 	mov	r4,r16
80214f1c:	880b883a 	mov	r5,r17
80214f20:	1027883a 	mov	r19,r2
80214f24:	1825883a 	mov	r18,r3
80214f28:	021e5a40 	call	8021e5a4 <__ledf2>
80214f2c:	10000816 	blt	r2,zero,80214f50 <_dtoa_r+0x948>
80214f30:	980d883a 	mov	r6,r19
80214f34:	900f883a 	mov	r7,r18
80214f38:	8009883a 	mov	r4,r16
80214f3c:	880b883a 	mov	r5,r17
80214f40:	021e51c0 	call	8021e51c <__eqdf2>
80214f44:	103f5a1e 	bne	r2,zero,80214cb0 <__reset+0xfa1f4cb0>
80214f48:	ad40004c 	andi	r21,r21,1
80214f4c:	a83f5826 	beq	r21,zero,80214cb0 <__reset+0xfa1f4cb0>
80214f50:	bd3fffc3 	ldbu	r20,-1(r23)
80214f54:	b8bfffc4 	addi	r2,r23,-1
80214f58:	1007883a 	mov	r3,r2
80214f5c:	01400e44 	movi	r5,57
80214f60:	d9800717 	ldw	r6,28(sp)
80214f64:	00000506 	br	80214f7c <_dtoa_r+0x974>
80214f68:	18ffffc4 	addi	r3,r3,-1
80214f6c:	11824726 	beq	r2,r6,8021588c <_dtoa_r+0x1284>
80214f70:	1d000003 	ldbu	r20,0(r3)
80214f74:	102f883a 	mov	r23,r2
80214f78:	10bfffc4 	addi	r2,r2,-1
80214f7c:	a1003fcc 	andi	r4,r20,255
80214f80:	2100201c 	xori	r4,r4,128
80214f84:	213fe004 	addi	r4,r4,-128
80214f88:	217ff726 	beq	r4,r5,80214f68 <__reset+0xfa1f4f68>
80214f8c:	a2000044 	addi	r8,r20,1
80214f90:	12000005 	stb	r8,0(r2)
80214f94:	003f4606 	br	80214cb0 <__reset+0xfa1f4cb0>
80214f98:	d9000b17 	ldw	r4,44(sp)
80214f9c:	2000c826 	beq	r4,zero,802152c0 <_dtoa_r+0xcb8>
80214fa0:	d9800317 	ldw	r6,12(sp)
80214fa4:	00c00044 	movi	r3,1
80214fa8:	1980f90e 	bge	r3,r6,80215390 <_dtoa_r+0xd88>
80214fac:	d8800617 	ldw	r2,24(sp)
80214fb0:	d8c00a17 	ldw	r3,40(sp)
80214fb4:	157fffc4 	addi	r21,r2,-1
80214fb8:	1d41f316 	blt	r3,r21,80215788 <_dtoa_r+0x1180>
80214fbc:	1d6bc83a 	sub	r21,r3,r21
80214fc0:	d9c00617 	ldw	r7,24(sp)
80214fc4:	3802aa16 	blt	r7,zero,80215a70 <_dtoa_r+0x1468>
80214fc8:	dd000817 	ldw	r20,32(sp)
80214fcc:	d8800617 	ldw	r2,24(sp)
80214fd0:	d8c00817 	ldw	r3,32(sp)
80214fd4:	01400044 	movi	r5,1
80214fd8:	e009883a 	mov	r4,fp
80214fdc:	1887883a 	add	r3,r3,r2
80214fe0:	d8c00815 	stw	r3,32(sp)
80214fe4:	b0ad883a 	add	r22,r22,r2
80214fe8:	0217f680 	call	80217f68 <__i2b>
80214fec:	1023883a 	mov	r17,r2
80214ff0:	a0000826 	beq	r20,zero,80215014 <_dtoa_r+0xa0c>
80214ff4:	0580070e 	bge	zero,r22,80215014 <_dtoa_r+0xa0c>
80214ff8:	a005883a 	mov	r2,r20
80214ffc:	b500b916 	blt	r22,r20,802152e4 <_dtoa_r+0xcdc>
80215000:	d9000817 	ldw	r4,32(sp)
80215004:	a0a9c83a 	sub	r20,r20,r2
80215008:	b0adc83a 	sub	r22,r22,r2
8021500c:	2089c83a 	sub	r4,r4,r2
80215010:	d9000815 	stw	r4,32(sp)
80215014:	d9800a17 	ldw	r6,40(sp)
80215018:	0181810e 	bge	zero,r6,80215620 <_dtoa_r+0x1018>
8021501c:	d9c00b17 	ldw	r7,44(sp)
80215020:	3800b326 	beq	r7,zero,802152f0 <_dtoa_r+0xce8>
80215024:	a800b226 	beq	r21,zero,802152f0 <_dtoa_r+0xce8>
80215028:	880b883a 	mov	r5,r17
8021502c:	a80d883a 	mov	r6,r21
80215030:	e009883a 	mov	r4,fp
80215034:	021819c0 	call	8021819c <__pow5mult>
80215038:	d9800917 	ldw	r6,36(sp)
8021503c:	100b883a 	mov	r5,r2
80215040:	e009883a 	mov	r4,fp
80215044:	1023883a 	mov	r17,r2
80215048:	0217fa40 	call	80217fa4 <__multiply>
8021504c:	1021883a 	mov	r16,r2
80215050:	d8800a17 	ldw	r2,40(sp)
80215054:	d9400917 	ldw	r5,36(sp)
80215058:	e009883a 	mov	r4,fp
8021505c:	1545c83a 	sub	r2,r2,r21
80215060:	d8800a15 	stw	r2,40(sp)
80215064:	0217c040 	call	80217c04 <_Bfree>
80215068:	d8c00a17 	ldw	r3,40(sp)
8021506c:	18009f1e 	bne	r3,zero,802152ec <_dtoa_r+0xce4>
80215070:	05c00044 	movi	r23,1
80215074:	e009883a 	mov	r4,fp
80215078:	b80b883a 	mov	r5,r23
8021507c:	0217f680 	call	80217f68 <__i2b>
80215080:	d9000d17 	ldw	r4,52(sp)
80215084:	102b883a 	mov	r21,r2
80215088:	2000ce26 	beq	r4,zero,802153c4 <_dtoa_r+0xdbc>
8021508c:	200d883a 	mov	r6,r4
80215090:	100b883a 	mov	r5,r2
80215094:	e009883a 	mov	r4,fp
80215098:	021819c0 	call	8021819c <__pow5mult>
8021509c:	d9800317 	ldw	r6,12(sp)
802150a0:	102b883a 	mov	r21,r2
802150a4:	b981810e 	bge	r23,r6,802156ac <_dtoa_r+0x10a4>
802150a8:	0027883a 	mov	r19,zero
802150ac:	a8800417 	ldw	r2,16(r21)
802150b0:	05c00804 	movi	r23,32
802150b4:	10800104 	addi	r2,r2,4
802150b8:	1085883a 	add	r2,r2,r2
802150bc:	1085883a 	add	r2,r2,r2
802150c0:	a885883a 	add	r2,r21,r2
802150c4:	11000017 	ldw	r4,0(r2)
802150c8:	0217e500 	call	80217e50 <__hi0bits>
802150cc:	b885c83a 	sub	r2,r23,r2
802150d0:	1585883a 	add	r2,r2,r22
802150d4:	108007cc 	andi	r2,r2,31
802150d8:	1000b326 	beq	r2,zero,802153a8 <_dtoa_r+0xda0>
802150dc:	00c00804 	movi	r3,32
802150e0:	1887c83a 	sub	r3,r3,r2
802150e4:	01000104 	movi	r4,4
802150e8:	20c2cd0e 	bge	r4,r3,80215c20 <_dtoa_r+0x1618>
802150ec:	00c00704 	movi	r3,28
802150f0:	1885c83a 	sub	r2,r3,r2
802150f4:	d8c00817 	ldw	r3,32(sp)
802150f8:	a0a9883a 	add	r20,r20,r2
802150fc:	b0ad883a 	add	r22,r22,r2
80215100:	1887883a 	add	r3,r3,r2
80215104:	d8c00815 	stw	r3,32(sp)
80215108:	d9800817 	ldw	r6,32(sp)
8021510c:	0180040e 	bge	zero,r6,80215120 <_dtoa_r+0xb18>
80215110:	800b883a 	mov	r5,r16
80215114:	e009883a 	mov	r4,fp
80215118:	02182dc0 	call	802182dc <__lshift>
8021511c:	1021883a 	mov	r16,r2
80215120:	0580050e 	bge	zero,r22,80215138 <_dtoa_r+0xb30>
80215124:	a80b883a 	mov	r5,r21
80215128:	b00d883a 	mov	r6,r22
8021512c:	e009883a 	mov	r4,fp
80215130:	02182dc0 	call	802182dc <__lshift>
80215134:	102b883a 	mov	r21,r2
80215138:	d9c00e17 	ldw	r7,56(sp)
8021513c:	3801211e 	bne	r7,zero,802155c4 <_dtoa_r+0xfbc>
80215140:	d9800617 	ldw	r6,24(sp)
80215144:	0181380e 	bge	zero,r6,80215628 <_dtoa_r+0x1020>
80215148:	d8c00b17 	ldw	r3,44(sp)
8021514c:	1800ab1e 	bne	r3,zero,802153fc <_dtoa_r+0xdf4>
80215150:	dc800717 	ldw	r18,28(sp)
80215154:	dcc00617 	ldw	r19,24(sp)
80215158:	9029883a 	mov	r20,r18
8021515c:	00000206 	br	80215168 <_dtoa_r+0xb60>
80215160:	0217c2c0 	call	80217c2c <__multadd>
80215164:	1021883a 	mov	r16,r2
80215168:	a80b883a 	mov	r5,r21
8021516c:	8009883a 	mov	r4,r16
80215170:	02144080 	call	80214408 <quorem>
80215174:	10800c04 	addi	r2,r2,48
80215178:	90800005 	stb	r2,0(r18)
8021517c:	94800044 	addi	r18,r18,1
80215180:	9507c83a 	sub	r3,r18,r20
80215184:	000f883a 	mov	r7,zero
80215188:	01800284 	movi	r6,10
8021518c:	800b883a 	mov	r5,r16
80215190:	e009883a 	mov	r4,fp
80215194:	1cfff216 	blt	r3,r19,80215160 <__reset+0xfa1f5160>
80215198:	1011883a 	mov	r8,r2
8021519c:	d8800617 	ldw	r2,24(sp)
802151a0:	0082370e 	bge	zero,r2,80215a80 <_dtoa_r+0x1478>
802151a4:	d9000717 	ldw	r4,28(sp)
802151a8:	0025883a 	mov	r18,zero
802151ac:	20af883a 	add	r23,r4,r2
802151b0:	01800044 	movi	r6,1
802151b4:	800b883a 	mov	r5,r16
802151b8:	e009883a 	mov	r4,fp
802151bc:	da001715 	stw	r8,92(sp)
802151c0:	02182dc0 	call	802182dc <__lshift>
802151c4:	a80b883a 	mov	r5,r21
802151c8:	1009883a 	mov	r4,r2
802151cc:	d8800915 	stw	r2,36(sp)
802151d0:	02184240 	call	80218424 <__mcmp>
802151d4:	da001717 	ldw	r8,92(sp)
802151d8:	0081800e 	bge	zero,r2,802157dc <_dtoa_r+0x11d4>
802151dc:	b93fffc3 	ldbu	r4,-1(r23)
802151e0:	b8bfffc4 	addi	r2,r23,-1
802151e4:	1007883a 	mov	r3,r2
802151e8:	01800e44 	movi	r6,57
802151ec:	d9c00717 	ldw	r7,28(sp)
802151f0:	00000506 	br	80215208 <_dtoa_r+0xc00>
802151f4:	18ffffc4 	addi	r3,r3,-1
802151f8:	11c12326 	beq	r2,r7,80215688 <_dtoa_r+0x1080>
802151fc:	19000003 	ldbu	r4,0(r3)
80215200:	102f883a 	mov	r23,r2
80215204:	10bfffc4 	addi	r2,r2,-1
80215208:	21403fcc 	andi	r5,r4,255
8021520c:	2940201c 	xori	r5,r5,128
80215210:	297fe004 	addi	r5,r5,-128
80215214:	29bff726 	beq	r5,r6,802151f4 <__reset+0xfa1f51f4>
80215218:	21000044 	addi	r4,r4,1
8021521c:	11000005 	stb	r4,0(r2)
80215220:	a80b883a 	mov	r5,r21
80215224:	e009883a 	mov	r4,fp
80215228:	0217c040 	call	80217c04 <_Bfree>
8021522c:	883ea026 	beq	r17,zero,80214cb0 <__reset+0xfa1f4cb0>
80215230:	90000426 	beq	r18,zero,80215244 <_dtoa_r+0xc3c>
80215234:	94400326 	beq	r18,r17,80215244 <_dtoa_r+0xc3c>
80215238:	900b883a 	mov	r5,r18
8021523c:	e009883a 	mov	r4,fp
80215240:	0217c040 	call	80217c04 <_Bfree>
80215244:	880b883a 	mov	r5,r17
80215248:	e009883a 	mov	r4,fp
8021524c:	0217c040 	call	80217c04 <_Bfree>
80215250:	003e9706 	br	80214cb0 <__reset+0xfa1f4cb0>
80215254:	01800044 	movi	r6,1
80215258:	d9800e15 	stw	r6,56(sp)
8021525c:	003d9606 	br	802148b8 <__reset+0xfa1f48b8>
80215260:	d8800817 	ldw	r2,32(sp)
80215264:	d8c00517 	ldw	r3,20(sp)
80215268:	d8000d15 	stw	zero,52(sp)
8021526c:	10c5c83a 	sub	r2,r2,r3
80215270:	00c9c83a 	sub	r4,zero,r3
80215274:	d8800815 	stw	r2,32(sp)
80215278:	d9000a15 	stw	r4,40(sp)
8021527c:	003d9706 	br	802148dc <__reset+0xfa1f48dc>
80215280:	05adc83a 	sub	r22,zero,r22
80215284:	dd800815 	stw	r22,32(sp)
80215288:	002d883a 	mov	r22,zero
8021528c:	003d8e06 	br	802148c8 <__reset+0xfa1f48c8>
80215290:	d9000517 	ldw	r4,20(sp)
80215294:	020f6d80 	call	8020f6d8 <__floatsidf>
80215298:	100d883a 	mov	r6,r2
8021529c:	180f883a 	mov	r7,r3
802152a0:	a009883a 	mov	r4,r20
802152a4:	880b883a 	mov	r5,r17
802152a8:	021e51c0 	call	8021e51c <__eqdf2>
802152ac:	103d7126 	beq	r2,zero,80214874 <__reset+0xfa1f4874>
802152b0:	d9c00517 	ldw	r7,20(sp)
802152b4:	39ffffc4 	addi	r7,r7,-1
802152b8:	d9c00515 	stw	r7,20(sp)
802152bc:	003d6d06 	br	80214874 <__reset+0xfa1f4874>
802152c0:	dd400a17 	ldw	r21,40(sp)
802152c4:	dd000817 	ldw	r20,32(sp)
802152c8:	0023883a 	mov	r17,zero
802152cc:	003f4806 	br	80214ff0 <__reset+0xfa1f4ff0>
802152d0:	10e3c83a 	sub	r17,r2,r3
802152d4:	9448983a 	sll	r4,r18,r17
802152d8:	003d3206 	br	802147a4 <__reset+0xfa1f47a4>
802152dc:	d8000e15 	stw	zero,56(sp)
802152e0:	003d7506 	br	802148b8 <__reset+0xfa1f48b8>
802152e4:	b005883a 	mov	r2,r22
802152e8:	003f4506 	br	80215000 <__reset+0xfa1f5000>
802152ec:	dc000915 	stw	r16,36(sp)
802152f0:	d9800a17 	ldw	r6,40(sp)
802152f4:	d9400917 	ldw	r5,36(sp)
802152f8:	e009883a 	mov	r4,fp
802152fc:	021819c0 	call	8021819c <__pow5mult>
80215300:	1021883a 	mov	r16,r2
80215304:	003f5a06 	br	80215070 <__reset+0xfa1f5070>
80215308:	01c00044 	movi	r7,1
8021530c:	d9c00b15 	stw	r7,44(sp)
80215310:	d8802217 	ldw	r2,136(sp)
80215314:	0081280e 	bge	zero,r2,802157b8 <_dtoa_r+0x11b0>
80215318:	100d883a 	mov	r6,r2
8021531c:	1021883a 	mov	r16,r2
80215320:	d8800c15 	stw	r2,48(sp)
80215324:	d8800615 	stw	r2,24(sp)
80215328:	003d8806 	br	8021494c <__reset+0xfa1f494c>
8021532c:	d8800617 	ldw	r2,24(sp)
80215330:	00be9b16 	blt	zero,r2,80214da0 <__reset+0xfa1f4da0>
80215334:	10010f1e 	bne	r2,zero,80215774 <_dtoa_r+0x116c>
80215338:	880b883a 	mov	r5,r17
8021533c:	000d883a 	mov	r6,zero
80215340:	01d00534 	movhi	r7,16404
80215344:	8009883a 	mov	r4,r16
80215348:	020e6440 	call	8020e644 <__muldf3>
8021534c:	900d883a 	mov	r6,r18
80215350:	980f883a 	mov	r7,r19
80215354:	1009883a 	mov	r4,r2
80215358:	180b883a 	mov	r5,r3
8021535c:	020e5680 	call	8020e568 <__gedf2>
80215360:	002b883a 	mov	r21,zero
80215364:	0023883a 	mov	r17,zero
80215368:	1000bf16 	blt	r2,zero,80215668 <_dtoa_r+0x1060>
8021536c:	d9802217 	ldw	r6,136(sp)
80215370:	ddc00717 	ldw	r23,28(sp)
80215374:	018c303a 	nor	r6,zero,r6
80215378:	d9800515 	stw	r6,20(sp)
8021537c:	a80b883a 	mov	r5,r21
80215380:	e009883a 	mov	r4,fp
80215384:	0217c040 	call	80217c04 <_Bfree>
80215388:	883e4926 	beq	r17,zero,80214cb0 <__reset+0xfa1f4cb0>
8021538c:	003fad06 	br	80215244 <__reset+0xfa1f5244>
80215390:	d9c01117 	ldw	r7,68(sp)
80215394:	3801bc26 	beq	r7,zero,80215a88 <_dtoa_r+0x1480>
80215398:	10810cc4 	addi	r2,r2,1075
8021539c:	dd400a17 	ldw	r21,40(sp)
802153a0:	dd000817 	ldw	r20,32(sp)
802153a4:	003f0a06 	br	80214fd0 <__reset+0xfa1f4fd0>
802153a8:	00800704 	movi	r2,28
802153ac:	d9000817 	ldw	r4,32(sp)
802153b0:	a0a9883a 	add	r20,r20,r2
802153b4:	b0ad883a 	add	r22,r22,r2
802153b8:	2089883a 	add	r4,r4,r2
802153bc:	d9000815 	stw	r4,32(sp)
802153c0:	003f5106 	br	80215108 <__reset+0xfa1f5108>
802153c4:	d8c00317 	ldw	r3,12(sp)
802153c8:	b8c1fc0e 	bge	r23,r3,80215bbc <_dtoa_r+0x15b4>
802153cc:	0027883a 	mov	r19,zero
802153d0:	b805883a 	mov	r2,r23
802153d4:	003f3e06 	br	802150d0 <__reset+0xfa1f50d0>
802153d8:	880b883a 	mov	r5,r17
802153dc:	e009883a 	mov	r4,fp
802153e0:	000f883a 	mov	r7,zero
802153e4:	01800284 	movi	r6,10
802153e8:	0217c2c0 	call	80217c2c <__multadd>
802153ec:	d9000c17 	ldw	r4,48(sp)
802153f0:	1023883a 	mov	r17,r2
802153f4:	0102040e 	bge	zero,r4,80215c08 <_dtoa_r+0x1600>
802153f8:	d9000615 	stw	r4,24(sp)
802153fc:	0500050e 	bge	zero,r20,80215414 <_dtoa_r+0xe0c>
80215400:	880b883a 	mov	r5,r17
80215404:	a00d883a 	mov	r6,r20
80215408:	e009883a 	mov	r4,fp
8021540c:	02182dc0 	call	802182dc <__lshift>
80215410:	1023883a 	mov	r17,r2
80215414:	9801241e 	bne	r19,zero,802158a8 <_dtoa_r+0x12a0>
80215418:	8829883a 	mov	r20,r17
8021541c:	d9000617 	ldw	r4,24(sp)
80215420:	dcc00717 	ldw	r19,28(sp)
80215424:	9480004c 	andi	r18,r18,1
80215428:	20bfffc4 	addi	r2,r4,-1
8021542c:	9885883a 	add	r2,r19,r2
80215430:	d8800415 	stw	r2,16(sp)
80215434:	dc800615 	stw	r18,24(sp)
80215438:	a80b883a 	mov	r5,r21
8021543c:	8009883a 	mov	r4,r16
80215440:	02144080 	call	80214408 <quorem>
80215444:	880b883a 	mov	r5,r17
80215448:	8009883a 	mov	r4,r16
8021544c:	102f883a 	mov	r23,r2
80215450:	02184240 	call	80218424 <__mcmp>
80215454:	a80b883a 	mov	r5,r21
80215458:	a00d883a 	mov	r6,r20
8021545c:	e009883a 	mov	r4,fp
80215460:	102d883a 	mov	r22,r2
80215464:	02184840 	call	80218484 <__mdiff>
80215468:	1007883a 	mov	r3,r2
8021546c:	10800317 	ldw	r2,12(r2)
80215470:	bc800c04 	addi	r18,r23,48
80215474:	180b883a 	mov	r5,r3
80215478:	10004e1e 	bne	r2,zero,802155b4 <_dtoa_r+0xfac>
8021547c:	8009883a 	mov	r4,r16
80215480:	d8c01615 	stw	r3,88(sp)
80215484:	02184240 	call	80218424 <__mcmp>
80215488:	d8c01617 	ldw	r3,88(sp)
8021548c:	e009883a 	mov	r4,fp
80215490:	d8801615 	stw	r2,88(sp)
80215494:	180b883a 	mov	r5,r3
80215498:	0217c040 	call	80217c04 <_Bfree>
8021549c:	d8801617 	ldw	r2,88(sp)
802154a0:	1000041e 	bne	r2,zero,802154b4 <_dtoa_r+0xeac>
802154a4:	d9800317 	ldw	r6,12(sp)
802154a8:	3000021e 	bne	r6,zero,802154b4 <_dtoa_r+0xeac>
802154ac:	d8c00617 	ldw	r3,24(sp)
802154b0:	18003726 	beq	r3,zero,80215590 <_dtoa_r+0xf88>
802154b4:	b0002016 	blt	r22,zero,80215538 <_dtoa_r+0xf30>
802154b8:	b000041e 	bne	r22,zero,802154cc <_dtoa_r+0xec4>
802154bc:	d9000317 	ldw	r4,12(sp)
802154c0:	2000021e 	bne	r4,zero,802154cc <_dtoa_r+0xec4>
802154c4:	d8c00617 	ldw	r3,24(sp)
802154c8:	18001b26 	beq	r3,zero,80215538 <_dtoa_r+0xf30>
802154cc:	00810716 	blt	zero,r2,802158ec <_dtoa_r+0x12e4>
802154d0:	d8c00417 	ldw	r3,16(sp)
802154d4:	9d800044 	addi	r22,r19,1
802154d8:	9c800005 	stb	r18,0(r19)
802154dc:	b02f883a 	mov	r23,r22
802154e0:	98c10626 	beq	r19,r3,802158fc <_dtoa_r+0x12f4>
802154e4:	800b883a 	mov	r5,r16
802154e8:	000f883a 	mov	r7,zero
802154ec:	01800284 	movi	r6,10
802154f0:	e009883a 	mov	r4,fp
802154f4:	0217c2c0 	call	80217c2c <__multadd>
802154f8:	1021883a 	mov	r16,r2
802154fc:	000f883a 	mov	r7,zero
80215500:	01800284 	movi	r6,10
80215504:	880b883a 	mov	r5,r17
80215508:	e009883a 	mov	r4,fp
8021550c:	8d002526 	beq	r17,r20,802155a4 <_dtoa_r+0xf9c>
80215510:	0217c2c0 	call	80217c2c <__multadd>
80215514:	a00b883a 	mov	r5,r20
80215518:	000f883a 	mov	r7,zero
8021551c:	01800284 	movi	r6,10
80215520:	e009883a 	mov	r4,fp
80215524:	1023883a 	mov	r17,r2
80215528:	0217c2c0 	call	80217c2c <__multadd>
8021552c:	1029883a 	mov	r20,r2
80215530:	b027883a 	mov	r19,r22
80215534:	003fc006 	br	80215438 <__reset+0xfa1f5438>
80215538:	9011883a 	mov	r8,r18
8021553c:	00800e0e 	bge	zero,r2,80215578 <_dtoa_r+0xf70>
80215540:	800b883a 	mov	r5,r16
80215544:	01800044 	movi	r6,1
80215548:	e009883a 	mov	r4,fp
8021554c:	da001715 	stw	r8,92(sp)
80215550:	02182dc0 	call	802182dc <__lshift>
80215554:	a80b883a 	mov	r5,r21
80215558:	1009883a 	mov	r4,r2
8021555c:	1021883a 	mov	r16,r2
80215560:	02184240 	call	80218424 <__mcmp>
80215564:	da001717 	ldw	r8,92(sp)
80215568:	0081960e 	bge	zero,r2,80215bc4 <_dtoa_r+0x15bc>
8021556c:	00800e44 	movi	r2,57
80215570:	40817026 	beq	r8,r2,80215b34 <_dtoa_r+0x152c>
80215574:	ba000c44 	addi	r8,r23,49
80215578:	8825883a 	mov	r18,r17
8021557c:	9dc00044 	addi	r23,r19,1
80215580:	9a000005 	stb	r8,0(r19)
80215584:	a023883a 	mov	r17,r20
80215588:	dc000915 	stw	r16,36(sp)
8021558c:	003f2406 	br	80215220 <__reset+0xfa1f5220>
80215590:	00800e44 	movi	r2,57
80215594:	9011883a 	mov	r8,r18
80215598:	90816626 	beq	r18,r2,80215b34 <_dtoa_r+0x152c>
8021559c:	05bff516 	blt	zero,r22,80215574 <__reset+0xfa1f5574>
802155a0:	003ff506 	br	80215578 <__reset+0xfa1f5578>
802155a4:	0217c2c0 	call	80217c2c <__multadd>
802155a8:	1023883a 	mov	r17,r2
802155ac:	1029883a 	mov	r20,r2
802155b0:	003fdf06 	br	80215530 <__reset+0xfa1f5530>
802155b4:	e009883a 	mov	r4,fp
802155b8:	0217c040 	call	80217c04 <_Bfree>
802155bc:	00800044 	movi	r2,1
802155c0:	003fbc06 	br	802154b4 <__reset+0xfa1f54b4>
802155c4:	a80b883a 	mov	r5,r21
802155c8:	8009883a 	mov	r4,r16
802155cc:	02184240 	call	80218424 <__mcmp>
802155d0:	103edb0e 	bge	r2,zero,80215140 <__reset+0xfa1f5140>
802155d4:	800b883a 	mov	r5,r16
802155d8:	000f883a 	mov	r7,zero
802155dc:	01800284 	movi	r6,10
802155e0:	e009883a 	mov	r4,fp
802155e4:	0217c2c0 	call	80217c2c <__multadd>
802155e8:	1021883a 	mov	r16,r2
802155ec:	d8800517 	ldw	r2,20(sp)
802155f0:	d8c00b17 	ldw	r3,44(sp)
802155f4:	10bfffc4 	addi	r2,r2,-1
802155f8:	d8800515 	stw	r2,20(sp)
802155fc:	183f761e 	bne	r3,zero,802153d8 <__reset+0xfa1f53d8>
80215600:	d9000c17 	ldw	r4,48(sp)
80215604:	0101730e 	bge	zero,r4,80215bd4 <_dtoa_r+0x15cc>
80215608:	d9000615 	stw	r4,24(sp)
8021560c:	003ed006 	br	80215150 <__reset+0xfa1f5150>
80215610:	00800084 	movi	r2,2
80215614:	3081861e 	bne	r6,r2,80215c30 <_dtoa_r+0x1628>
80215618:	d8000b15 	stw	zero,44(sp)
8021561c:	003f3c06 	br	80215310 <__reset+0xfa1f5310>
80215620:	dc000917 	ldw	r16,36(sp)
80215624:	003e9206 	br	80215070 <__reset+0xfa1f5070>
80215628:	d9c00317 	ldw	r7,12(sp)
8021562c:	00800084 	movi	r2,2
80215630:	11fec50e 	bge	r2,r7,80215148 <__reset+0xfa1f5148>
80215634:	d9000617 	ldw	r4,24(sp)
80215638:	20013c1e 	bne	r4,zero,80215b2c <_dtoa_r+0x1524>
8021563c:	a80b883a 	mov	r5,r21
80215640:	000f883a 	mov	r7,zero
80215644:	01800144 	movi	r6,5
80215648:	e009883a 	mov	r4,fp
8021564c:	0217c2c0 	call	80217c2c <__multadd>
80215650:	100b883a 	mov	r5,r2
80215654:	8009883a 	mov	r4,r16
80215658:	102b883a 	mov	r21,r2
8021565c:	02184240 	call	80218424 <__mcmp>
80215660:	dc000915 	stw	r16,36(sp)
80215664:	00bf410e 	bge	zero,r2,8021536c <__reset+0xfa1f536c>
80215668:	d9c00717 	ldw	r7,28(sp)
8021566c:	00800c44 	movi	r2,49
80215670:	38800005 	stb	r2,0(r7)
80215674:	d8800517 	ldw	r2,20(sp)
80215678:	3dc00044 	addi	r23,r7,1
8021567c:	10800044 	addi	r2,r2,1
80215680:	d8800515 	stw	r2,20(sp)
80215684:	003f3d06 	br	8021537c <__reset+0xfa1f537c>
80215688:	d9800517 	ldw	r6,20(sp)
8021568c:	d9c00717 	ldw	r7,28(sp)
80215690:	00800c44 	movi	r2,49
80215694:	31800044 	addi	r6,r6,1
80215698:	d9800515 	stw	r6,20(sp)
8021569c:	38800005 	stb	r2,0(r7)
802156a0:	003edf06 	br	80215220 <__reset+0xfa1f5220>
802156a4:	d8000b15 	stw	zero,44(sp)
802156a8:	003c9f06 	br	80214928 <__reset+0xfa1f4928>
802156ac:	903e7e1e 	bne	r18,zero,802150a8 <__reset+0xfa1f50a8>
802156b0:	00800434 	movhi	r2,16
802156b4:	10bfffc4 	addi	r2,r2,-1
802156b8:	9884703a 	and	r2,r19,r2
802156bc:	1000ea1e 	bne	r2,zero,80215a68 <_dtoa_r+0x1460>
802156c0:	9cdffc2c 	andhi	r19,r19,32752
802156c4:	9800e826 	beq	r19,zero,80215a68 <_dtoa_r+0x1460>
802156c8:	d9c00817 	ldw	r7,32(sp)
802156cc:	b5800044 	addi	r22,r22,1
802156d0:	04c00044 	movi	r19,1
802156d4:	39c00044 	addi	r7,r7,1
802156d8:	d9c00815 	stw	r7,32(sp)
802156dc:	d8800d17 	ldw	r2,52(sp)
802156e0:	103e721e 	bne	r2,zero,802150ac <__reset+0xfa1f50ac>
802156e4:	00800044 	movi	r2,1
802156e8:	003e7906 	br	802150d0 <__reset+0xfa1f50d0>
802156ec:	8009883a 	mov	r4,r16
802156f0:	020f6d80 	call	8020f6d8 <__floatsidf>
802156f4:	d9800f17 	ldw	r6,60(sp)
802156f8:	d9c01017 	ldw	r7,64(sp)
802156fc:	1009883a 	mov	r4,r2
80215700:	180b883a 	mov	r5,r3
80215704:	020e6440 	call	8020e644 <__muldf3>
80215708:	000d883a 	mov	r6,zero
8021570c:	01d00734 	movhi	r7,16412
80215710:	1009883a 	mov	r4,r2
80215714:	180b883a 	mov	r5,r3
80215718:	021d3880 	call	8021d388 <__adddf3>
8021571c:	047f3034 	movhi	r17,64704
80215720:	1021883a 	mov	r16,r2
80215724:	1c63883a 	add	r17,r3,r17
80215728:	d9000f17 	ldw	r4,60(sp)
8021572c:	d9401017 	ldw	r5,64(sp)
80215730:	000d883a 	mov	r6,zero
80215734:	01d00534 	movhi	r7,16404
80215738:	020ed5c0 	call	8020ed5c <__subdf3>
8021573c:	800d883a 	mov	r6,r16
80215740:	880f883a 	mov	r7,r17
80215744:	1009883a 	mov	r4,r2
80215748:	180b883a 	mov	r5,r3
8021574c:	102b883a 	mov	r21,r2
80215750:	1829883a 	mov	r20,r3
80215754:	020e5680 	call	8020e568 <__gedf2>
80215758:	00806c16 	blt	zero,r2,8021590c <_dtoa_r+0x1304>
8021575c:	89e0003c 	xorhi	r7,r17,32768
80215760:	800d883a 	mov	r6,r16
80215764:	a809883a 	mov	r4,r21
80215768:	a00b883a 	mov	r5,r20
8021576c:	021e5a40 	call	8021e5a4 <__ledf2>
80215770:	103d7e0e 	bge	r2,zero,80214d6c <__reset+0xfa1f4d6c>
80215774:	002b883a 	mov	r21,zero
80215778:	0023883a 	mov	r17,zero
8021577c:	003efb06 	br	8021536c <__reset+0xfa1f536c>
80215780:	d8800717 	ldw	r2,28(sp)
80215784:	003bd006 	br	802146c8 <__reset+0xfa1f46c8>
80215788:	d9000a17 	ldw	r4,40(sp)
8021578c:	d9800d17 	ldw	r6,52(sp)
80215790:	dd400a15 	stw	r21,40(sp)
80215794:	a905c83a 	sub	r2,r21,r4
80215798:	308d883a 	add	r6,r6,r2
8021579c:	d9800d15 	stw	r6,52(sp)
802157a0:	002b883a 	mov	r21,zero
802157a4:	003e0606 	br	80214fc0 <__reset+0xfa1f4fc0>
802157a8:	9023883a 	mov	r17,r18
802157ac:	9829883a 	mov	r20,r19
802157b0:	04000084 	movi	r16,2
802157b4:	003c9206 	br	80214a00 <__reset+0xfa1f4a00>
802157b8:	04000044 	movi	r16,1
802157bc:	dc000c15 	stw	r16,48(sp)
802157c0:	dc000615 	stw	r16,24(sp)
802157c4:	dc002215 	stw	r16,136(sp)
802157c8:	e0001115 	stw	zero,68(fp)
802157cc:	000b883a 	mov	r5,zero
802157d0:	003c6906 	br	80214978 <__reset+0xfa1f4978>
802157d4:	3021883a 	mov	r16,r6
802157d8:	003ffb06 	br	802157c8 <__reset+0xfa1f57c8>
802157dc:	1000021e 	bne	r2,zero,802157e8 <_dtoa_r+0x11e0>
802157e0:	4200004c 	andi	r8,r8,1
802157e4:	403e7d1e 	bne	r8,zero,802151dc <__reset+0xfa1f51dc>
802157e8:	01000c04 	movi	r4,48
802157ec:	00000106 	br	802157f4 <_dtoa_r+0x11ec>
802157f0:	102f883a 	mov	r23,r2
802157f4:	b8bfffc4 	addi	r2,r23,-1
802157f8:	10c00007 	ldb	r3,0(r2)
802157fc:	193ffc26 	beq	r3,r4,802157f0 <__reset+0xfa1f57f0>
80215800:	003e8706 	br	80215220 <__reset+0xfa1f5220>
80215804:	d8800517 	ldw	r2,20(sp)
80215808:	00a3c83a 	sub	r17,zero,r2
8021580c:	8800a426 	beq	r17,zero,80215aa0 <_dtoa_r+0x1498>
80215810:	888003cc 	andi	r2,r17,15
80215814:	100490fa 	slli	r2,r2,3
80215818:	00e008b4 	movhi	r3,32802
8021581c:	18d2e504 	addi	r3,r3,19348
80215820:	1885883a 	add	r2,r3,r2
80215824:	11800017 	ldw	r6,0(r2)
80215828:	11c00117 	ldw	r7,4(r2)
8021582c:	9009883a 	mov	r4,r18
80215830:	980b883a 	mov	r5,r19
80215834:	8823d13a 	srai	r17,r17,4
80215838:	020e6440 	call	8020e644 <__muldf3>
8021583c:	d8800f15 	stw	r2,60(sp)
80215840:	d8c01015 	stw	r3,64(sp)
80215844:	8800e826 	beq	r17,zero,80215be8 <_dtoa_r+0x15e0>
80215848:	052008b4 	movhi	r20,32802
8021584c:	a512db04 	addi	r20,r20,19308
80215850:	04000084 	movi	r16,2
80215854:	8980004c 	andi	r6,r17,1
80215858:	1009883a 	mov	r4,r2
8021585c:	8823d07a 	srai	r17,r17,1
80215860:	180b883a 	mov	r5,r3
80215864:	30000426 	beq	r6,zero,80215878 <_dtoa_r+0x1270>
80215868:	a1800017 	ldw	r6,0(r20)
8021586c:	a1c00117 	ldw	r7,4(r20)
80215870:	84000044 	addi	r16,r16,1
80215874:	020e6440 	call	8020e644 <__muldf3>
80215878:	a5000204 	addi	r20,r20,8
8021587c:	883ff51e 	bne	r17,zero,80215854 <__reset+0xfa1f5854>
80215880:	d8800f15 	stw	r2,60(sp)
80215884:	d8c01015 	stw	r3,64(sp)
80215888:	003c7606 	br	80214a64 <__reset+0xfa1f4a64>
8021588c:	00c00c04 	movi	r3,48
80215890:	10c00005 	stb	r3,0(r2)
80215894:	d8c00517 	ldw	r3,20(sp)
80215898:	bd3fffc3 	ldbu	r20,-1(r23)
8021589c:	18c00044 	addi	r3,r3,1
802158a0:	d8c00515 	stw	r3,20(sp)
802158a4:	003db906 	br	80214f8c <__reset+0xfa1f4f8c>
802158a8:	89400117 	ldw	r5,4(r17)
802158ac:	e009883a 	mov	r4,fp
802158b0:	0217b5c0 	call	80217b5c <_Balloc>
802158b4:	89800417 	ldw	r6,16(r17)
802158b8:	89400304 	addi	r5,r17,12
802158bc:	11000304 	addi	r4,r2,12
802158c0:	31800084 	addi	r6,r6,2
802158c4:	318d883a 	add	r6,r6,r6
802158c8:	318d883a 	add	r6,r6,r6
802158cc:	1027883a 	mov	r19,r2
802158d0:	020fa280 	call	8020fa28 <memcpy>
802158d4:	01800044 	movi	r6,1
802158d8:	980b883a 	mov	r5,r19
802158dc:	e009883a 	mov	r4,fp
802158e0:	02182dc0 	call	802182dc <__lshift>
802158e4:	1029883a 	mov	r20,r2
802158e8:	003ecc06 	br	8021541c <__reset+0xfa1f541c>
802158ec:	00800e44 	movi	r2,57
802158f0:	90809026 	beq	r18,r2,80215b34 <_dtoa_r+0x152c>
802158f4:	92000044 	addi	r8,r18,1
802158f8:	003f1f06 	br	80215578 <__reset+0xfa1f5578>
802158fc:	9011883a 	mov	r8,r18
80215900:	8825883a 	mov	r18,r17
80215904:	a023883a 	mov	r17,r20
80215908:	003e2906 	br	802151b0 <__reset+0xfa1f51b0>
8021590c:	002b883a 	mov	r21,zero
80215910:	0023883a 	mov	r17,zero
80215914:	003f5406 	br	80215668 <__reset+0xfa1f5668>
80215918:	61bfffc4 	addi	r6,r12,-1
8021591c:	300490fa 	slli	r2,r6,3
80215920:	00e008b4 	movhi	r3,32802
80215924:	18d2e504 	addi	r3,r3,19348
80215928:	1885883a 	add	r2,r3,r2
8021592c:	11000017 	ldw	r4,0(r2)
80215930:	11400117 	ldw	r5,4(r2)
80215934:	d8800717 	ldw	r2,28(sp)
80215938:	880f883a 	mov	r7,r17
8021593c:	d9801215 	stw	r6,72(sp)
80215940:	800d883a 	mov	r6,r16
80215944:	db001615 	stw	r12,88(sp)
80215948:	15c00044 	addi	r23,r2,1
8021594c:	020e6440 	call	8020e644 <__muldf3>
80215950:	d9401017 	ldw	r5,64(sp)
80215954:	d9000f17 	ldw	r4,60(sp)
80215958:	d8c01515 	stw	r3,84(sp)
8021595c:	d8801415 	stw	r2,80(sp)
80215960:	020f6580 	call	8020f658 <__fixdfsi>
80215964:	1009883a 	mov	r4,r2
80215968:	1021883a 	mov	r16,r2
8021596c:	020f6d80 	call	8020f6d8 <__floatsidf>
80215970:	d9000f17 	ldw	r4,60(sp)
80215974:	d9401017 	ldw	r5,64(sp)
80215978:	100d883a 	mov	r6,r2
8021597c:	180f883a 	mov	r7,r3
80215980:	020ed5c0 	call	8020ed5c <__subdf3>
80215984:	1829883a 	mov	r20,r3
80215988:	d8c00717 	ldw	r3,28(sp)
8021598c:	84000c04 	addi	r16,r16,48
80215990:	1023883a 	mov	r17,r2
80215994:	1c000005 	stb	r16,0(r3)
80215998:	db001617 	ldw	r12,88(sp)
8021599c:	00800044 	movi	r2,1
802159a0:	60802226 	beq	r12,r2,80215a2c <_dtoa_r+0x1424>
802159a4:	d9c00717 	ldw	r7,28(sp)
802159a8:	8805883a 	mov	r2,r17
802159ac:	b82b883a 	mov	r21,r23
802159b0:	3b19883a 	add	r12,r7,r12
802159b4:	6023883a 	mov	r17,r12
802159b8:	a007883a 	mov	r3,r20
802159bc:	dc800f15 	stw	r18,60(sp)
802159c0:	000d883a 	mov	r6,zero
802159c4:	01d00934 	movhi	r7,16420
802159c8:	1009883a 	mov	r4,r2
802159cc:	180b883a 	mov	r5,r3
802159d0:	020e6440 	call	8020e644 <__muldf3>
802159d4:	180b883a 	mov	r5,r3
802159d8:	1009883a 	mov	r4,r2
802159dc:	1829883a 	mov	r20,r3
802159e0:	1025883a 	mov	r18,r2
802159e4:	020f6580 	call	8020f658 <__fixdfsi>
802159e8:	1009883a 	mov	r4,r2
802159ec:	1021883a 	mov	r16,r2
802159f0:	020f6d80 	call	8020f6d8 <__floatsidf>
802159f4:	100d883a 	mov	r6,r2
802159f8:	180f883a 	mov	r7,r3
802159fc:	9009883a 	mov	r4,r18
80215a00:	a00b883a 	mov	r5,r20
80215a04:	84000c04 	addi	r16,r16,48
80215a08:	020ed5c0 	call	8020ed5c <__subdf3>
80215a0c:	ad400044 	addi	r21,r21,1
80215a10:	ac3fffc5 	stb	r16,-1(r21)
80215a14:	ac7fea1e 	bne	r21,r17,802159c0 <__reset+0xfa1f59c0>
80215a18:	1023883a 	mov	r17,r2
80215a1c:	d8801217 	ldw	r2,72(sp)
80215a20:	dc800f17 	ldw	r18,60(sp)
80215a24:	1829883a 	mov	r20,r3
80215a28:	b8af883a 	add	r23,r23,r2
80215a2c:	d9001417 	ldw	r4,80(sp)
80215a30:	d9401517 	ldw	r5,84(sp)
80215a34:	000d883a 	mov	r6,zero
80215a38:	01cff834 	movhi	r7,16352
80215a3c:	021d3880 	call	8021d388 <__adddf3>
80215a40:	880d883a 	mov	r6,r17
80215a44:	a00f883a 	mov	r7,r20
80215a48:	1009883a 	mov	r4,r2
80215a4c:	180b883a 	mov	r5,r3
80215a50:	021e5a40 	call	8021e5a4 <__ledf2>
80215a54:	10003e0e 	bge	r2,zero,80215b50 <_dtoa_r+0x1548>
80215a58:	d9001317 	ldw	r4,76(sp)
80215a5c:	bd3fffc3 	ldbu	r20,-1(r23)
80215a60:	d9000515 	stw	r4,20(sp)
80215a64:	003d3b06 	br	80214f54 <__reset+0xfa1f4f54>
80215a68:	0027883a 	mov	r19,zero
80215a6c:	003f1b06 	br	802156dc <__reset+0xfa1f56dc>
80215a70:	d8800817 	ldw	r2,32(sp)
80215a74:	11e9c83a 	sub	r20,r2,r7
80215a78:	0005883a 	mov	r2,zero
80215a7c:	003d5406 	br	80214fd0 <__reset+0xfa1f4fd0>
80215a80:	00800044 	movi	r2,1
80215a84:	003dc706 	br	802151a4 <__reset+0xfa1f51a4>
80215a88:	d8c00217 	ldw	r3,8(sp)
80215a8c:	00800d84 	movi	r2,54
80215a90:	dd400a17 	ldw	r21,40(sp)
80215a94:	10c5c83a 	sub	r2,r2,r3
80215a98:	dd000817 	ldw	r20,32(sp)
80215a9c:	003d4c06 	br	80214fd0 <__reset+0xfa1f4fd0>
80215aa0:	dc800f15 	stw	r18,60(sp)
80215aa4:	dcc01015 	stw	r19,64(sp)
80215aa8:	04000084 	movi	r16,2
80215aac:	003bed06 	br	80214a64 <__reset+0xfa1f4a64>
80215ab0:	d9000617 	ldw	r4,24(sp)
80215ab4:	203f0d26 	beq	r4,zero,802156ec <__reset+0xfa1f56ec>
80215ab8:	d9800c17 	ldw	r6,48(sp)
80215abc:	01bcab0e 	bge	zero,r6,80214d6c <__reset+0xfa1f4d6c>
80215ac0:	d9401017 	ldw	r5,64(sp)
80215ac4:	d9000f17 	ldw	r4,60(sp)
80215ac8:	000d883a 	mov	r6,zero
80215acc:	01d00934 	movhi	r7,16420
80215ad0:	020e6440 	call	8020e644 <__muldf3>
80215ad4:	81000044 	addi	r4,r16,1
80215ad8:	d8800f15 	stw	r2,60(sp)
80215adc:	d8c01015 	stw	r3,64(sp)
80215ae0:	020f6d80 	call	8020f6d8 <__floatsidf>
80215ae4:	d9800f17 	ldw	r6,60(sp)
80215ae8:	d9c01017 	ldw	r7,64(sp)
80215aec:	1009883a 	mov	r4,r2
80215af0:	180b883a 	mov	r5,r3
80215af4:	020e6440 	call	8020e644 <__muldf3>
80215af8:	01d00734 	movhi	r7,16412
80215afc:	000d883a 	mov	r6,zero
80215b00:	1009883a 	mov	r4,r2
80215b04:	180b883a 	mov	r5,r3
80215b08:	021d3880 	call	8021d388 <__adddf3>
80215b0c:	d9c00517 	ldw	r7,20(sp)
80215b10:	047f3034 	movhi	r17,64704
80215b14:	1021883a 	mov	r16,r2
80215b18:	39ffffc4 	addi	r7,r7,-1
80215b1c:	d9c01315 	stw	r7,76(sp)
80215b20:	1c63883a 	add	r17,r3,r17
80215b24:	db000c17 	ldw	r12,48(sp)
80215b28:	003bea06 	br	80214ad4 <__reset+0xfa1f4ad4>
80215b2c:	dc000915 	stw	r16,36(sp)
80215b30:	003e0e06 	br	8021536c <__reset+0xfa1f536c>
80215b34:	01000e44 	movi	r4,57
80215b38:	8825883a 	mov	r18,r17
80215b3c:	9dc00044 	addi	r23,r19,1
80215b40:	99000005 	stb	r4,0(r19)
80215b44:	a023883a 	mov	r17,r20
80215b48:	dc000915 	stw	r16,36(sp)
80215b4c:	003da406 	br	802151e0 <__reset+0xfa1f51e0>
80215b50:	d9801417 	ldw	r6,80(sp)
80215b54:	d9c01517 	ldw	r7,84(sp)
80215b58:	0009883a 	mov	r4,zero
80215b5c:	014ff834 	movhi	r5,16352
80215b60:	020ed5c0 	call	8020ed5c <__subdf3>
80215b64:	880d883a 	mov	r6,r17
80215b68:	a00f883a 	mov	r7,r20
80215b6c:	1009883a 	mov	r4,r2
80215b70:	180b883a 	mov	r5,r3
80215b74:	020e5680 	call	8020e568 <__gedf2>
80215b78:	00bc7c0e 	bge	zero,r2,80214d6c <__reset+0xfa1f4d6c>
80215b7c:	01000c04 	movi	r4,48
80215b80:	00000106 	br	80215b88 <_dtoa_r+0x1580>
80215b84:	102f883a 	mov	r23,r2
80215b88:	b8bfffc4 	addi	r2,r23,-1
80215b8c:	10c00007 	ldb	r3,0(r2)
80215b90:	193ffc26 	beq	r3,r4,80215b84 <__reset+0xfa1f5b84>
80215b94:	d9801317 	ldw	r6,76(sp)
80215b98:	d9800515 	stw	r6,20(sp)
80215b9c:	003c4406 	br	80214cb0 <__reset+0xfa1f4cb0>
80215ba0:	d9801317 	ldw	r6,76(sp)
80215ba4:	d9800515 	stw	r6,20(sp)
80215ba8:	003cea06 	br	80214f54 <__reset+0xfa1f4f54>
80215bac:	dd800f17 	ldw	r22,60(sp)
80215bb0:	dcc01017 	ldw	r19,64(sp)
80215bb4:	dc801217 	ldw	r18,72(sp)
80215bb8:	003c6c06 	br	80214d6c <__reset+0xfa1f4d6c>
80215bbc:	903e031e 	bne	r18,zero,802153cc <__reset+0xfa1f53cc>
80215bc0:	003ebb06 	br	802156b0 <__reset+0xfa1f56b0>
80215bc4:	103e6c1e 	bne	r2,zero,80215578 <__reset+0xfa1f5578>
80215bc8:	4080004c 	andi	r2,r8,1
80215bcc:	103e6a26 	beq	r2,zero,80215578 <__reset+0xfa1f5578>
80215bd0:	003e6606 	br	8021556c <__reset+0xfa1f556c>
80215bd4:	d8c00317 	ldw	r3,12(sp)
80215bd8:	00800084 	movi	r2,2
80215bdc:	10c02916 	blt	r2,r3,80215c84 <_dtoa_r+0x167c>
80215be0:	d9000c17 	ldw	r4,48(sp)
80215be4:	003e8806 	br	80215608 <__reset+0xfa1f5608>
80215be8:	04000084 	movi	r16,2
80215bec:	003b9d06 	br	80214a64 <__reset+0xfa1f4a64>
80215bf0:	d9001317 	ldw	r4,76(sp)
80215bf4:	d9000515 	stw	r4,20(sp)
80215bf8:	003cd606 	br	80214f54 <__reset+0xfa1f4f54>
80215bfc:	d8801317 	ldw	r2,76(sp)
80215c00:	d8800515 	stw	r2,20(sp)
80215c04:	003c2a06 	br	80214cb0 <__reset+0xfa1f4cb0>
80215c08:	d9800317 	ldw	r6,12(sp)
80215c0c:	00800084 	movi	r2,2
80215c10:	11801516 	blt	r2,r6,80215c68 <_dtoa_r+0x1660>
80215c14:	d9c00c17 	ldw	r7,48(sp)
80215c18:	d9c00615 	stw	r7,24(sp)
80215c1c:	003df706 	br	802153fc <__reset+0xfa1f53fc>
80215c20:	193d3926 	beq	r3,r4,80215108 <__reset+0xfa1f5108>
80215c24:	00c00f04 	movi	r3,60
80215c28:	1885c83a 	sub	r2,r3,r2
80215c2c:	003ddf06 	br	802153ac <__reset+0xfa1f53ac>
80215c30:	e009883a 	mov	r4,fp
80215c34:	e0001115 	stw	zero,68(fp)
80215c38:	000b883a 	mov	r5,zero
80215c3c:	0217b5c0 	call	80217b5c <_Balloc>
80215c40:	d8800715 	stw	r2,28(sp)
80215c44:	d8c00717 	ldw	r3,28(sp)
80215c48:	00bfffc4 	movi	r2,-1
80215c4c:	01000044 	movi	r4,1
80215c50:	d8800c15 	stw	r2,48(sp)
80215c54:	e0c01015 	stw	r3,64(fp)
80215c58:	d9000b15 	stw	r4,44(sp)
80215c5c:	d8800615 	stw	r2,24(sp)
80215c60:	d8002215 	stw	zero,136(sp)
80215c64:	003c4106 	br	80214d6c <__reset+0xfa1f4d6c>
80215c68:	d8c00c17 	ldw	r3,48(sp)
80215c6c:	d8c00615 	stw	r3,24(sp)
80215c70:	003e7006 	br	80215634 <__reset+0xfa1f5634>
80215c74:	04400044 	movi	r17,1
80215c78:	003b2006 	br	802148fc <__reset+0xfa1f48fc>
80215c7c:	000b883a 	mov	r5,zero
80215c80:	003b3d06 	br	80214978 <__reset+0xfa1f4978>
80215c84:	d8800c17 	ldw	r2,48(sp)
80215c88:	d8800615 	stw	r2,24(sp)
80215c8c:	003e6906 	br	80215634 <__reset+0xfa1f5634>

80215c90 <__sflush_r>:
80215c90:	2880030b 	ldhu	r2,12(r5)
80215c94:	defffb04 	addi	sp,sp,-20
80215c98:	dcc00315 	stw	r19,12(sp)
80215c9c:	dc400115 	stw	r17,4(sp)
80215ca0:	dfc00415 	stw	ra,16(sp)
80215ca4:	dc800215 	stw	r18,8(sp)
80215ca8:	dc000015 	stw	r16,0(sp)
80215cac:	10c0020c 	andi	r3,r2,8
80215cb0:	2823883a 	mov	r17,r5
80215cb4:	2027883a 	mov	r19,r4
80215cb8:	1800311e 	bne	r3,zero,80215d80 <__sflush_r+0xf0>
80215cbc:	28c00117 	ldw	r3,4(r5)
80215cc0:	10820014 	ori	r2,r2,2048
80215cc4:	2880030d 	sth	r2,12(r5)
80215cc8:	00c04b0e 	bge	zero,r3,80215df8 <__sflush_r+0x168>
80215ccc:	8a000a17 	ldw	r8,40(r17)
80215cd0:	40002326 	beq	r8,zero,80215d60 <__sflush_r+0xd0>
80215cd4:	9c000017 	ldw	r16,0(r19)
80215cd8:	10c4000c 	andi	r3,r2,4096
80215cdc:	98000015 	stw	zero,0(r19)
80215ce0:	18004826 	beq	r3,zero,80215e04 <__sflush_r+0x174>
80215ce4:	89801417 	ldw	r6,80(r17)
80215ce8:	10c0010c 	andi	r3,r2,4
80215cec:	18000626 	beq	r3,zero,80215d08 <__sflush_r+0x78>
80215cf0:	88c00117 	ldw	r3,4(r17)
80215cf4:	88800c17 	ldw	r2,48(r17)
80215cf8:	30cdc83a 	sub	r6,r6,r3
80215cfc:	10000226 	beq	r2,zero,80215d08 <__sflush_r+0x78>
80215d00:	88800f17 	ldw	r2,60(r17)
80215d04:	308dc83a 	sub	r6,r6,r2
80215d08:	89400717 	ldw	r5,28(r17)
80215d0c:	000f883a 	mov	r7,zero
80215d10:	9809883a 	mov	r4,r19
80215d14:	403ee83a 	callr	r8
80215d18:	00ffffc4 	movi	r3,-1
80215d1c:	10c04426 	beq	r2,r3,80215e30 <__sflush_r+0x1a0>
80215d20:	88c0030b 	ldhu	r3,12(r17)
80215d24:	89000417 	ldw	r4,16(r17)
80215d28:	88000115 	stw	zero,4(r17)
80215d2c:	197dffcc 	andi	r5,r3,63487
80215d30:	8940030d 	sth	r5,12(r17)
80215d34:	89000015 	stw	r4,0(r17)
80215d38:	18c4000c 	andi	r3,r3,4096
80215d3c:	18002c1e 	bne	r3,zero,80215df0 <__sflush_r+0x160>
80215d40:	89400c17 	ldw	r5,48(r17)
80215d44:	9c000015 	stw	r16,0(r19)
80215d48:	28000526 	beq	r5,zero,80215d60 <__sflush_r+0xd0>
80215d4c:	88801004 	addi	r2,r17,64
80215d50:	28800226 	beq	r5,r2,80215d5c <__sflush_r+0xcc>
80215d54:	9809883a 	mov	r4,r19
80215d58:	02163fc0 	call	802163fc <_free_r>
80215d5c:	88000c15 	stw	zero,48(r17)
80215d60:	0005883a 	mov	r2,zero
80215d64:	dfc00417 	ldw	ra,16(sp)
80215d68:	dcc00317 	ldw	r19,12(sp)
80215d6c:	dc800217 	ldw	r18,8(sp)
80215d70:	dc400117 	ldw	r17,4(sp)
80215d74:	dc000017 	ldw	r16,0(sp)
80215d78:	dec00504 	addi	sp,sp,20
80215d7c:	f800283a 	ret
80215d80:	2c800417 	ldw	r18,16(r5)
80215d84:	903ff626 	beq	r18,zero,80215d60 <__reset+0xfa1f5d60>
80215d88:	2c000017 	ldw	r16,0(r5)
80215d8c:	108000cc 	andi	r2,r2,3
80215d90:	2c800015 	stw	r18,0(r5)
80215d94:	84a1c83a 	sub	r16,r16,r18
80215d98:	1000131e 	bne	r2,zero,80215de8 <__sflush_r+0x158>
80215d9c:	28800517 	ldw	r2,20(r5)
80215da0:	88800215 	stw	r2,8(r17)
80215da4:	04000316 	blt	zero,r16,80215db4 <__sflush_r+0x124>
80215da8:	003fed06 	br	80215d60 <__reset+0xfa1f5d60>
80215dac:	90a5883a 	add	r18,r18,r2
80215db0:	043feb0e 	bge	zero,r16,80215d60 <__reset+0xfa1f5d60>
80215db4:	88800917 	ldw	r2,36(r17)
80215db8:	89400717 	ldw	r5,28(r17)
80215dbc:	800f883a 	mov	r7,r16
80215dc0:	900d883a 	mov	r6,r18
80215dc4:	9809883a 	mov	r4,r19
80215dc8:	103ee83a 	callr	r2
80215dcc:	80a1c83a 	sub	r16,r16,r2
80215dd0:	00bff616 	blt	zero,r2,80215dac <__reset+0xfa1f5dac>
80215dd4:	88c0030b 	ldhu	r3,12(r17)
80215dd8:	00bfffc4 	movi	r2,-1
80215ddc:	18c01014 	ori	r3,r3,64
80215de0:	88c0030d 	sth	r3,12(r17)
80215de4:	003fdf06 	br	80215d64 <__reset+0xfa1f5d64>
80215de8:	0005883a 	mov	r2,zero
80215dec:	003fec06 	br	80215da0 <__reset+0xfa1f5da0>
80215df0:	88801415 	stw	r2,80(r17)
80215df4:	003fd206 	br	80215d40 <__reset+0xfa1f5d40>
80215df8:	28c00f17 	ldw	r3,60(r5)
80215dfc:	00ffb316 	blt	zero,r3,80215ccc <__reset+0xfa1f5ccc>
80215e00:	003fd706 	br	80215d60 <__reset+0xfa1f5d60>
80215e04:	89400717 	ldw	r5,28(r17)
80215e08:	000d883a 	mov	r6,zero
80215e0c:	01c00044 	movi	r7,1
80215e10:	9809883a 	mov	r4,r19
80215e14:	403ee83a 	callr	r8
80215e18:	100d883a 	mov	r6,r2
80215e1c:	00bfffc4 	movi	r2,-1
80215e20:	30801426 	beq	r6,r2,80215e74 <__sflush_r+0x1e4>
80215e24:	8880030b 	ldhu	r2,12(r17)
80215e28:	8a000a17 	ldw	r8,40(r17)
80215e2c:	003fae06 	br	80215ce8 <__reset+0xfa1f5ce8>
80215e30:	98c00017 	ldw	r3,0(r19)
80215e34:	183fba26 	beq	r3,zero,80215d20 <__reset+0xfa1f5d20>
80215e38:	01000744 	movi	r4,29
80215e3c:	19000626 	beq	r3,r4,80215e58 <__sflush_r+0x1c8>
80215e40:	01000584 	movi	r4,22
80215e44:	19000426 	beq	r3,r4,80215e58 <__sflush_r+0x1c8>
80215e48:	88c0030b 	ldhu	r3,12(r17)
80215e4c:	18c01014 	ori	r3,r3,64
80215e50:	88c0030d 	sth	r3,12(r17)
80215e54:	003fc306 	br	80215d64 <__reset+0xfa1f5d64>
80215e58:	8880030b 	ldhu	r2,12(r17)
80215e5c:	88c00417 	ldw	r3,16(r17)
80215e60:	88000115 	stw	zero,4(r17)
80215e64:	10bdffcc 	andi	r2,r2,63487
80215e68:	8880030d 	sth	r2,12(r17)
80215e6c:	88c00015 	stw	r3,0(r17)
80215e70:	003fb306 	br	80215d40 <__reset+0xfa1f5d40>
80215e74:	98800017 	ldw	r2,0(r19)
80215e78:	103fea26 	beq	r2,zero,80215e24 <__reset+0xfa1f5e24>
80215e7c:	00c00744 	movi	r3,29
80215e80:	10c00226 	beq	r2,r3,80215e8c <__sflush_r+0x1fc>
80215e84:	00c00584 	movi	r3,22
80215e88:	10c0031e 	bne	r2,r3,80215e98 <__sflush_r+0x208>
80215e8c:	9c000015 	stw	r16,0(r19)
80215e90:	0005883a 	mov	r2,zero
80215e94:	003fb306 	br	80215d64 <__reset+0xfa1f5d64>
80215e98:	88c0030b 	ldhu	r3,12(r17)
80215e9c:	3005883a 	mov	r2,r6
80215ea0:	18c01014 	ori	r3,r3,64
80215ea4:	88c0030d 	sth	r3,12(r17)
80215ea8:	003fae06 	br	80215d64 <__reset+0xfa1f5d64>

80215eac <_fflush_r>:
80215eac:	defffd04 	addi	sp,sp,-12
80215eb0:	dc000115 	stw	r16,4(sp)
80215eb4:	dfc00215 	stw	ra,8(sp)
80215eb8:	2021883a 	mov	r16,r4
80215ebc:	20000226 	beq	r4,zero,80215ec8 <_fflush_r+0x1c>
80215ec0:	20800e17 	ldw	r2,56(r4)
80215ec4:	10000c26 	beq	r2,zero,80215ef8 <_fflush_r+0x4c>
80215ec8:	2880030f 	ldh	r2,12(r5)
80215ecc:	1000051e 	bne	r2,zero,80215ee4 <_fflush_r+0x38>
80215ed0:	0005883a 	mov	r2,zero
80215ed4:	dfc00217 	ldw	ra,8(sp)
80215ed8:	dc000117 	ldw	r16,4(sp)
80215edc:	dec00304 	addi	sp,sp,12
80215ee0:	f800283a 	ret
80215ee4:	8009883a 	mov	r4,r16
80215ee8:	dfc00217 	ldw	ra,8(sp)
80215eec:	dc000117 	ldw	r16,4(sp)
80215ef0:	dec00304 	addi	sp,sp,12
80215ef4:	0215c901 	jmpi	80215c90 <__sflush_r>
80215ef8:	d9400015 	stw	r5,0(sp)
80215efc:	02162880 	call	80216288 <__sinit>
80215f00:	d9400017 	ldw	r5,0(sp)
80215f04:	003ff006 	br	80215ec8 <__reset+0xfa1f5ec8>

80215f08 <fflush>:
80215f08:	20000526 	beq	r4,zero,80215f20 <fflush+0x18>
80215f0c:	00a008b4 	movhi	r2,32802
80215f10:	109aee04 	addi	r2,r2,27576
80215f14:	200b883a 	mov	r5,r4
80215f18:	11000017 	ldw	r4,0(r2)
80215f1c:	0215eac1 	jmpi	80215eac <_fflush_r>
80215f20:	00a008b4 	movhi	r2,32802
80215f24:	109aed04 	addi	r2,r2,27572
80215f28:	11000017 	ldw	r4,0(r2)
80215f2c:	01600874 	movhi	r5,32801
80215f30:	2957ab04 	addi	r5,r5,24236
80215f34:	0216c8c1 	jmpi	80216c8c <_fwalk_reent>

80215f38 <__fp_unlock>:
80215f38:	0005883a 	mov	r2,zero
80215f3c:	f800283a 	ret

80215f40 <_cleanup_r>:
80215f40:	016008b4 	movhi	r5,32802
80215f44:	296fda04 	addi	r5,r5,-16536
80215f48:	0216c8c1 	jmpi	80216c8c <_fwalk_reent>

80215f4c <__sinit.part.1>:
80215f4c:	defff704 	addi	sp,sp,-36
80215f50:	00e00874 	movhi	r3,32801
80215f54:	dfc00815 	stw	ra,32(sp)
80215f58:	ddc00715 	stw	r23,28(sp)
80215f5c:	dd800615 	stw	r22,24(sp)
80215f60:	dd400515 	stw	r21,20(sp)
80215f64:	dd000415 	stw	r20,16(sp)
80215f68:	dcc00315 	stw	r19,12(sp)
80215f6c:	dc800215 	stw	r18,8(sp)
80215f70:	dc400115 	stw	r17,4(sp)
80215f74:	dc000015 	stw	r16,0(sp)
80215f78:	18d7d004 	addi	r3,r3,24384
80215f7c:	24000117 	ldw	r16,4(r4)
80215f80:	20c00f15 	stw	r3,60(r4)
80215f84:	2080bb04 	addi	r2,r4,748
80215f88:	00c000c4 	movi	r3,3
80215f8c:	20c0b915 	stw	r3,740(r4)
80215f90:	2080ba15 	stw	r2,744(r4)
80215f94:	2000b815 	stw	zero,736(r4)
80215f98:	05c00204 	movi	r23,8
80215f9c:	00800104 	movi	r2,4
80215fa0:	2025883a 	mov	r18,r4
80215fa4:	b80d883a 	mov	r6,r23
80215fa8:	81001704 	addi	r4,r16,92
80215fac:	000b883a 	mov	r5,zero
80215fb0:	80000015 	stw	zero,0(r16)
80215fb4:	80000115 	stw	zero,4(r16)
80215fb8:	80000215 	stw	zero,8(r16)
80215fbc:	8080030d 	sth	r2,12(r16)
80215fc0:	80001915 	stw	zero,100(r16)
80215fc4:	8000038d 	sth	zero,14(r16)
80215fc8:	80000415 	stw	zero,16(r16)
80215fcc:	80000515 	stw	zero,20(r16)
80215fd0:	80000615 	stw	zero,24(r16)
80215fd4:	0217a340 	call	80217a34 <memset>
80215fd8:	05a008b4 	movhi	r22,32802
80215fdc:	94400217 	ldw	r17,8(r18)
80215fe0:	056008b4 	movhi	r21,32802
80215fe4:	052008b4 	movhi	r20,32802
80215fe8:	04e008b4 	movhi	r19,32802
80215fec:	b5a46104 	addi	r22,r22,-28284
80215ff0:	ad647804 	addi	r21,r21,-28192
80215ff4:	a5249704 	addi	r20,r20,-28068
80215ff8:	9ce4ae04 	addi	r19,r19,-27976
80215ffc:	85800815 	stw	r22,32(r16)
80216000:	85400915 	stw	r21,36(r16)
80216004:	85000a15 	stw	r20,40(r16)
80216008:	84c00b15 	stw	r19,44(r16)
8021600c:	84000715 	stw	r16,28(r16)
80216010:	00800284 	movi	r2,10
80216014:	8880030d 	sth	r2,12(r17)
80216018:	00800044 	movi	r2,1
8021601c:	b80d883a 	mov	r6,r23
80216020:	89001704 	addi	r4,r17,92
80216024:	000b883a 	mov	r5,zero
80216028:	88000015 	stw	zero,0(r17)
8021602c:	88000115 	stw	zero,4(r17)
80216030:	88000215 	stw	zero,8(r17)
80216034:	88001915 	stw	zero,100(r17)
80216038:	8880038d 	sth	r2,14(r17)
8021603c:	88000415 	stw	zero,16(r17)
80216040:	88000515 	stw	zero,20(r17)
80216044:	88000615 	stw	zero,24(r17)
80216048:	0217a340 	call	80217a34 <memset>
8021604c:	94000317 	ldw	r16,12(r18)
80216050:	00800484 	movi	r2,18
80216054:	8c400715 	stw	r17,28(r17)
80216058:	8d800815 	stw	r22,32(r17)
8021605c:	8d400915 	stw	r21,36(r17)
80216060:	8d000a15 	stw	r20,40(r17)
80216064:	8cc00b15 	stw	r19,44(r17)
80216068:	8080030d 	sth	r2,12(r16)
8021606c:	00800084 	movi	r2,2
80216070:	80000015 	stw	zero,0(r16)
80216074:	80000115 	stw	zero,4(r16)
80216078:	80000215 	stw	zero,8(r16)
8021607c:	80001915 	stw	zero,100(r16)
80216080:	8080038d 	sth	r2,14(r16)
80216084:	80000415 	stw	zero,16(r16)
80216088:	80000515 	stw	zero,20(r16)
8021608c:	80000615 	stw	zero,24(r16)
80216090:	b80d883a 	mov	r6,r23
80216094:	000b883a 	mov	r5,zero
80216098:	81001704 	addi	r4,r16,92
8021609c:	0217a340 	call	80217a34 <memset>
802160a0:	00800044 	movi	r2,1
802160a4:	84000715 	stw	r16,28(r16)
802160a8:	85800815 	stw	r22,32(r16)
802160ac:	85400915 	stw	r21,36(r16)
802160b0:	85000a15 	stw	r20,40(r16)
802160b4:	84c00b15 	stw	r19,44(r16)
802160b8:	90800e15 	stw	r2,56(r18)
802160bc:	dfc00817 	ldw	ra,32(sp)
802160c0:	ddc00717 	ldw	r23,28(sp)
802160c4:	dd800617 	ldw	r22,24(sp)
802160c8:	dd400517 	ldw	r21,20(sp)
802160cc:	dd000417 	ldw	r20,16(sp)
802160d0:	dcc00317 	ldw	r19,12(sp)
802160d4:	dc800217 	ldw	r18,8(sp)
802160d8:	dc400117 	ldw	r17,4(sp)
802160dc:	dc000017 	ldw	r16,0(sp)
802160e0:	dec00904 	addi	sp,sp,36
802160e4:	f800283a 	ret

802160e8 <__fp_lock>:
802160e8:	0005883a 	mov	r2,zero
802160ec:	f800283a 	ret

802160f0 <__sfmoreglue>:
802160f0:	defffc04 	addi	sp,sp,-16
802160f4:	dc400115 	stw	r17,4(sp)
802160f8:	2c7fffc4 	addi	r17,r5,-1
802160fc:	8c401a24 	muli	r17,r17,104
80216100:	dc800215 	stw	r18,8(sp)
80216104:	2825883a 	mov	r18,r5
80216108:	89401d04 	addi	r5,r17,116
8021610c:	dc000015 	stw	r16,0(sp)
80216110:	dfc00315 	stw	ra,12(sp)
80216114:	0216fe80 	call	80216fe8 <_malloc_r>
80216118:	1021883a 	mov	r16,r2
8021611c:	10000726 	beq	r2,zero,8021613c <__sfmoreglue+0x4c>
80216120:	11000304 	addi	r4,r2,12
80216124:	10000015 	stw	zero,0(r2)
80216128:	14800115 	stw	r18,4(r2)
8021612c:	11000215 	stw	r4,8(r2)
80216130:	89801a04 	addi	r6,r17,104
80216134:	000b883a 	mov	r5,zero
80216138:	0217a340 	call	80217a34 <memset>
8021613c:	8005883a 	mov	r2,r16
80216140:	dfc00317 	ldw	ra,12(sp)
80216144:	dc800217 	ldw	r18,8(sp)
80216148:	dc400117 	ldw	r17,4(sp)
8021614c:	dc000017 	ldw	r16,0(sp)
80216150:	dec00404 	addi	sp,sp,16
80216154:	f800283a 	ret

80216158 <__sfp>:
80216158:	defffb04 	addi	sp,sp,-20
8021615c:	dc000015 	stw	r16,0(sp)
80216160:	042008b4 	movhi	r16,32802
80216164:	841aed04 	addi	r16,r16,27572
80216168:	dcc00315 	stw	r19,12(sp)
8021616c:	2027883a 	mov	r19,r4
80216170:	81000017 	ldw	r4,0(r16)
80216174:	dfc00415 	stw	ra,16(sp)
80216178:	dc800215 	stw	r18,8(sp)
8021617c:	20800e17 	ldw	r2,56(r4)
80216180:	dc400115 	stw	r17,4(sp)
80216184:	1000021e 	bne	r2,zero,80216190 <__sfp+0x38>
80216188:	0215f4c0 	call	80215f4c <__sinit.part.1>
8021618c:	81000017 	ldw	r4,0(r16)
80216190:	2480b804 	addi	r18,r4,736
80216194:	047fffc4 	movi	r17,-1
80216198:	91000117 	ldw	r4,4(r18)
8021619c:	94000217 	ldw	r16,8(r18)
802161a0:	213fffc4 	addi	r4,r4,-1
802161a4:	20000a16 	blt	r4,zero,802161d0 <__sfp+0x78>
802161a8:	8080030f 	ldh	r2,12(r16)
802161ac:	10000c26 	beq	r2,zero,802161e0 <__sfp+0x88>
802161b0:	80c01d04 	addi	r3,r16,116
802161b4:	00000206 	br	802161c0 <__sfp+0x68>
802161b8:	18bfe60f 	ldh	r2,-104(r3)
802161bc:	10000826 	beq	r2,zero,802161e0 <__sfp+0x88>
802161c0:	213fffc4 	addi	r4,r4,-1
802161c4:	1c3ffd04 	addi	r16,r3,-12
802161c8:	18c01a04 	addi	r3,r3,104
802161cc:	247ffa1e 	bne	r4,r17,802161b8 <__reset+0xfa1f61b8>
802161d0:	90800017 	ldw	r2,0(r18)
802161d4:	10001d26 	beq	r2,zero,8021624c <__sfp+0xf4>
802161d8:	1025883a 	mov	r18,r2
802161dc:	003fee06 	br	80216198 <__reset+0xfa1f6198>
802161e0:	00bfffc4 	movi	r2,-1
802161e4:	8080038d 	sth	r2,14(r16)
802161e8:	00800044 	movi	r2,1
802161ec:	8080030d 	sth	r2,12(r16)
802161f0:	80001915 	stw	zero,100(r16)
802161f4:	80000015 	stw	zero,0(r16)
802161f8:	80000215 	stw	zero,8(r16)
802161fc:	80000115 	stw	zero,4(r16)
80216200:	80000415 	stw	zero,16(r16)
80216204:	80000515 	stw	zero,20(r16)
80216208:	80000615 	stw	zero,24(r16)
8021620c:	01800204 	movi	r6,8
80216210:	000b883a 	mov	r5,zero
80216214:	81001704 	addi	r4,r16,92
80216218:	0217a340 	call	80217a34 <memset>
8021621c:	8005883a 	mov	r2,r16
80216220:	80000c15 	stw	zero,48(r16)
80216224:	80000d15 	stw	zero,52(r16)
80216228:	80001115 	stw	zero,68(r16)
8021622c:	80001215 	stw	zero,72(r16)
80216230:	dfc00417 	ldw	ra,16(sp)
80216234:	dcc00317 	ldw	r19,12(sp)
80216238:	dc800217 	ldw	r18,8(sp)
8021623c:	dc400117 	ldw	r17,4(sp)
80216240:	dc000017 	ldw	r16,0(sp)
80216244:	dec00504 	addi	sp,sp,20
80216248:	f800283a 	ret
8021624c:	01400104 	movi	r5,4
80216250:	9809883a 	mov	r4,r19
80216254:	02160f00 	call	802160f0 <__sfmoreglue>
80216258:	90800015 	stw	r2,0(r18)
8021625c:	103fde1e 	bne	r2,zero,802161d8 <__reset+0xfa1f61d8>
80216260:	00800304 	movi	r2,12
80216264:	98800015 	stw	r2,0(r19)
80216268:	0005883a 	mov	r2,zero
8021626c:	003ff006 	br	80216230 <__reset+0xfa1f6230>

80216270 <_cleanup>:
80216270:	00a008b4 	movhi	r2,32802
80216274:	109aed04 	addi	r2,r2,27572
80216278:	11000017 	ldw	r4,0(r2)
8021627c:	016008b4 	movhi	r5,32802
80216280:	296fda04 	addi	r5,r5,-16536
80216284:	0216c8c1 	jmpi	80216c8c <_fwalk_reent>

80216288 <__sinit>:
80216288:	20800e17 	ldw	r2,56(r4)
8021628c:	10000126 	beq	r2,zero,80216294 <__sinit+0xc>
80216290:	f800283a 	ret
80216294:	0215f4c1 	jmpi	80215f4c <__sinit.part.1>

80216298 <__sfp_lock_acquire>:
80216298:	f800283a 	ret

8021629c <__sfp_lock_release>:
8021629c:	f800283a 	ret

802162a0 <__sinit_lock_acquire>:
802162a0:	f800283a 	ret

802162a4 <__sinit_lock_release>:
802162a4:	f800283a 	ret

802162a8 <__fp_lock_all>:
802162a8:	00a008b4 	movhi	r2,32802
802162ac:	109aee04 	addi	r2,r2,27576
802162b0:	11000017 	ldw	r4,0(r2)
802162b4:	01600874 	movhi	r5,32801
802162b8:	29583a04 	addi	r5,r5,24808
802162bc:	0216bc81 	jmpi	80216bc8 <_fwalk>

802162c0 <__fp_unlock_all>:
802162c0:	00a008b4 	movhi	r2,32802
802162c4:	109aee04 	addi	r2,r2,27576
802162c8:	11000017 	ldw	r4,0(r2)
802162cc:	01600874 	movhi	r5,32801
802162d0:	2957ce04 	addi	r5,r5,24376
802162d4:	0216bc81 	jmpi	80216bc8 <_fwalk>

802162d8 <_malloc_trim_r>:
802162d8:	defffb04 	addi	sp,sp,-20
802162dc:	dcc00315 	stw	r19,12(sp)
802162e0:	04e008b4 	movhi	r19,32802
802162e4:	dc800215 	stw	r18,8(sp)
802162e8:	dc400115 	stw	r17,4(sp)
802162ec:	dc000015 	stw	r16,0(sp)
802162f0:	dfc00415 	stw	ra,16(sp)
802162f4:	2821883a 	mov	r16,r5
802162f8:	9cd4f704 	addi	r19,r19,21468
802162fc:	2025883a 	mov	r18,r4
80216300:	021ee980 	call	8021ee98 <__malloc_lock>
80216304:	98800217 	ldw	r2,8(r19)
80216308:	14400117 	ldw	r17,4(r2)
8021630c:	00bfff04 	movi	r2,-4
80216310:	88a2703a 	and	r17,r17,r2
80216314:	8c21c83a 	sub	r16,r17,r16
80216318:	8403fbc4 	addi	r16,r16,4079
8021631c:	8020d33a 	srli	r16,r16,12
80216320:	0083ffc4 	movi	r2,4095
80216324:	843fffc4 	addi	r16,r16,-1
80216328:	8020933a 	slli	r16,r16,12
8021632c:	1400060e 	bge	r2,r16,80216348 <_malloc_trim_r+0x70>
80216330:	000b883a 	mov	r5,zero
80216334:	9009883a 	mov	r4,r18
80216338:	02191300 	call	80219130 <_sbrk_r>
8021633c:	98c00217 	ldw	r3,8(r19)
80216340:	1c47883a 	add	r3,r3,r17
80216344:	10c00a26 	beq	r2,r3,80216370 <_malloc_trim_r+0x98>
80216348:	9009883a 	mov	r4,r18
8021634c:	021eebc0 	call	8021eebc <__malloc_unlock>
80216350:	0005883a 	mov	r2,zero
80216354:	dfc00417 	ldw	ra,16(sp)
80216358:	dcc00317 	ldw	r19,12(sp)
8021635c:	dc800217 	ldw	r18,8(sp)
80216360:	dc400117 	ldw	r17,4(sp)
80216364:	dc000017 	ldw	r16,0(sp)
80216368:	dec00504 	addi	sp,sp,20
8021636c:	f800283a 	ret
80216370:	040bc83a 	sub	r5,zero,r16
80216374:	9009883a 	mov	r4,r18
80216378:	02191300 	call	80219130 <_sbrk_r>
8021637c:	00ffffc4 	movi	r3,-1
80216380:	10c00d26 	beq	r2,r3,802163b8 <_malloc_trim_r+0xe0>
80216384:	00e008b4 	movhi	r3,32802
80216388:	18db2a04 	addi	r3,r3,27816
8021638c:	18800017 	ldw	r2,0(r3)
80216390:	99000217 	ldw	r4,8(r19)
80216394:	8c23c83a 	sub	r17,r17,r16
80216398:	8c400054 	ori	r17,r17,1
8021639c:	1421c83a 	sub	r16,r2,r16
802163a0:	24400115 	stw	r17,4(r4)
802163a4:	9009883a 	mov	r4,r18
802163a8:	1c000015 	stw	r16,0(r3)
802163ac:	021eebc0 	call	8021eebc <__malloc_unlock>
802163b0:	00800044 	movi	r2,1
802163b4:	003fe706 	br	80216354 <__reset+0xfa1f6354>
802163b8:	000b883a 	mov	r5,zero
802163bc:	9009883a 	mov	r4,r18
802163c0:	02191300 	call	80219130 <_sbrk_r>
802163c4:	99000217 	ldw	r4,8(r19)
802163c8:	014003c4 	movi	r5,15
802163cc:	1107c83a 	sub	r3,r2,r4
802163d0:	28ffdd0e 	bge	r5,r3,80216348 <__reset+0xfa1f6348>
802163d4:	016008b4 	movhi	r5,32802
802163d8:	295af004 	addi	r5,r5,27584
802163dc:	29400017 	ldw	r5,0(r5)
802163e0:	18c00054 	ori	r3,r3,1
802163e4:	20c00115 	stw	r3,4(r4)
802163e8:	00e008b4 	movhi	r3,32802
802163ec:	1145c83a 	sub	r2,r2,r5
802163f0:	18db2a04 	addi	r3,r3,27816
802163f4:	18800015 	stw	r2,0(r3)
802163f8:	003fd306 	br	80216348 <__reset+0xfa1f6348>

802163fc <_free_r>:
802163fc:	28004126 	beq	r5,zero,80216504 <_free_r+0x108>
80216400:	defffd04 	addi	sp,sp,-12
80216404:	dc400115 	stw	r17,4(sp)
80216408:	dc000015 	stw	r16,0(sp)
8021640c:	2023883a 	mov	r17,r4
80216410:	2821883a 	mov	r16,r5
80216414:	dfc00215 	stw	ra,8(sp)
80216418:	021ee980 	call	8021ee98 <__malloc_lock>
8021641c:	81ffff17 	ldw	r7,-4(r16)
80216420:	00bfff84 	movi	r2,-2
80216424:	012008b4 	movhi	r4,32802
80216428:	81bffe04 	addi	r6,r16,-8
8021642c:	3884703a 	and	r2,r7,r2
80216430:	2114f704 	addi	r4,r4,21468
80216434:	308b883a 	add	r5,r6,r2
80216438:	2a400117 	ldw	r9,4(r5)
8021643c:	22000217 	ldw	r8,8(r4)
80216440:	00ffff04 	movi	r3,-4
80216444:	48c6703a 	and	r3,r9,r3
80216448:	2a005726 	beq	r5,r8,802165a8 <_free_r+0x1ac>
8021644c:	28c00115 	stw	r3,4(r5)
80216450:	39c0004c 	andi	r7,r7,1
80216454:	3800091e 	bne	r7,zero,8021647c <_free_r+0x80>
80216458:	823ffe17 	ldw	r8,-8(r16)
8021645c:	22400204 	addi	r9,r4,8
80216460:	320dc83a 	sub	r6,r6,r8
80216464:	31c00217 	ldw	r7,8(r6)
80216468:	1205883a 	add	r2,r2,r8
8021646c:	3a406526 	beq	r7,r9,80216604 <_free_r+0x208>
80216470:	32000317 	ldw	r8,12(r6)
80216474:	3a000315 	stw	r8,12(r7)
80216478:	41c00215 	stw	r7,8(r8)
8021647c:	28cf883a 	add	r7,r5,r3
80216480:	39c00117 	ldw	r7,4(r7)
80216484:	39c0004c 	andi	r7,r7,1
80216488:	38003a26 	beq	r7,zero,80216574 <_free_r+0x178>
8021648c:	10c00054 	ori	r3,r2,1
80216490:	30c00115 	stw	r3,4(r6)
80216494:	3087883a 	add	r3,r6,r2
80216498:	18800015 	stw	r2,0(r3)
8021649c:	00c07fc4 	movi	r3,511
802164a0:	18801936 	bltu	r3,r2,80216508 <_free_r+0x10c>
802164a4:	1004d0fa 	srli	r2,r2,3
802164a8:	01c00044 	movi	r7,1
802164ac:	21400117 	ldw	r5,4(r4)
802164b0:	10c00044 	addi	r3,r2,1
802164b4:	18c7883a 	add	r3,r3,r3
802164b8:	1005d0ba 	srai	r2,r2,2
802164bc:	18c7883a 	add	r3,r3,r3
802164c0:	18c7883a 	add	r3,r3,r3
802164c4:	1907883a 	add	r3,r3,r4
802164c8:	3884983a 	sll	r2,r7,r2
802164cc:	19c00017 	ldw	r7,0(r3)
802164d0:	1a3ffe04 	addi	r8,r3,-8
802164d4:	1144b03a 	or	r2,r2,r5
802164d8:	32000315 	stw	r8,12(r6)
802164dc:	31c00215 	stw	r7,8(r6)
802164e0:	20800115 	stw	r2,4(r4)
802164e4:	19800015 	stw	r6,0(r3)
802164e8:	39800315 	stw	r6,12(r7)
802164ec:	8809883a 	mov	r4,r17
802164f0:	dfc00217 	ldw	ra,8(sp)
802164f4:	dc400117 	ldw	r17,4(sp)
802164f8:	dc000017 	ldw	r16,0(sp)
802164fc:	dec00304 	addi	sp,sp,12
80216500:	021eebc1 	jmpi	8021eebc <__malloc_unlock>
80216504:	f800283a 	ret
80216508:	100ad27a 	srli	r5,r2,9
8021650c:	00c00104 	movi	r3,4
80216510:	19404a36 	bltu	r3,r5,8021663c <_free_r+0x240>
80216514:	100ad1ba 	srli	r5,r2,6
80216518:	28c00e44 	addi	r3,r5,57
8021651c:	18c7883a 	add	r3,r3,r3
80216520:	29400e04 	addi	r5,r5,56
80216524:	18c7883a 	add	r3,r3,r3
80216528:	18c7883a 	add	r3,r3,r3
8021652c:	1909883a 	add	r4,r3,r4
80216530:	20c00017 	ldw	r3,0(r4)
80216534:	01e008b4 	movhi	r7,32802
80216538:	213ffe04 	addi	r4,r4,-8
8021653c:	39d4f704 	addi	r7,r7,21468
80216540:	20c04426 	beq	r4,r3,80216654 <_free_r+0x258>
80216544:	01ffff04 	movi	r7,-4
80216548:	19400117 	ldw	r5,4(r3)
8021654c:	29ca703a 	and	r5,r5,r7
80216550:	1140022e 	bgeu	r2,r5,8021655c <_free_r+0x160>
80216554:	18c00217 	ldw	r3,8(r3)
80216558:	20fffb1e 	bne	r4,r3,80216548 <__reset+0xfa1f6548>
8021655c:	19000317 	ldw	r4,12(r3)
80216560:	31000315 	stw	r4,12(r6)
80216564:	30c00215 	stw	r3,8(r6)
80216568:	21800215 	stw	r6,8(r4)
8021656c:	19800315 	stw	r6,12(r3)
80216570:	003fde06 	br	802164ec <__reset+0xfa1f64ec>
80216574:	29c00217 	ldw	r7,8(r5)
80216578:	10c5883a 	add	r2,r2,r3
8021657c:	00e008b4 	movhi	r3,32802
80216580:	18d4f904 	addi	r3,r3,21476
80216584:	38c03b26 	beq	r7,r3,80216674 <_free_r+0x278>
80216588:	2a000317 	ldw	r8,12(r5)
8021658c:	11400054 	ori	r5,r2,1
80216590:	3087883a 	add	r3,r6,r2
80216594:	3a000315 	stw	r8,12(r7)
80216598:	41c00215 	stw	r7,8(r8)
8021659c:	31400115 	stw	r5,4(r6)
802165a0:	18800015 	stw	r2,0(r3)
802165a4:	003fbd06 	br	8021649c <__reset+0xfa1f649c>
802165a8:	39c0004c 	andi	r7,r7,1
802165ac:	10c5883a 	add	r2,r2,r3
802165b0:	3800071e 	bne	r7,zero,802165d0 <_free_r+0x1d4>
802165b4:	81fffe17 	ldw	r7,-8(r16)
802165b8:	31cdc83a 	sub	r6,r6,r7
802165bc:	30c00317 	ldw	r3,12(r6)
802165c0:	31400217 	ldw	r5,8(r6)
802165c4:	11c5883a 	add	r2,r2,r7
802165c8:	28c00315 	stw	r3,12(r5)
802165cc:	19400215 	stw	r5,8(r3)
802165d0:	10c00054 	ori	r3,r2,1
802165d4:	30c00115 	stw	r3,4(r6)
802165d8:	00e008b4 	movhi	r3,32802
802165dc:	18daf104 	addi	r3,r3,27588
802165e0:	18c00017 	ldw	r3,0(r3)
802165e4:	21800215 	stw	r6,8(r4)
802165e8:	10ffc036 	bltu	r2,r3,802164ec <__reset+0xfa1f64ec>
802165ec:	00a008b4 	movhi	r2,32802
802165f0:	109b2104 	addi	r2,r2,27780
802165f4:	11400017 	ldw	r5,0(r2)
802165f8:	8809883a 	mov	r4,r17
802165fc:	02162d80 	call	802162d8 <_malloc_trim_r>
80216600:	003fba06 	br	802164ec <__reset+0xfa1f64ec>
80216604:	28c9883a 	add	r4,r5,r3
80216608:	21000117 	ldw	r4,4(r4)
8021660c:	2100004c 	andi	r4,r4,1
80216610:	2000391e 	bne	r4,zero,802166f8 <_free_r+0x2fc>
80216614:	29c00217 	ldw	r7,8(r5)
80216618:	29000317 	ldw	r4,12(r5)
8021661c:	1885883a 	add	r2,r3,r2
80216620:	10c00054 	ori	r3,r2,1
80216624:	39000315 	stw	r4,12(r7)
80216628:	21c00215 	stw	r7,8(r4)
8021662c:	30c00115 	stw	r3,4(r6)
80216630:	308d883a 	add	r6,r6,r2
80216634:	30800015 	stw	r2,0(r6)
80216638:	003fac06 	br	802164ec <__reset+0xfa1f64ec>
8021663c:	00c00504 	movi	r3,20
80216640:	19401536 	bltu	r3,r5,80216698 <_free_r+0x29c>
80216644:	28c01704 	addi	r3,r5,92
80216648:	18c7883a 	add	r3,r3,r3
8021664c:	294016c4 	addi	r5,r5,91
80216650:	003fb406 	br	80216524 <__reset+0xfa1f6524>
80216654:	280bd0ba 	srai	r5,r5,2
80216658:	00c00044 	movi	r3,1
8021665c:	38800117 	ldw	r2,4(r7)
80216660:	194a983a 	sll	r5,r3,r5
80216664:	2007883a 	mov	r3,r4
80216668:	2884b03a 	or	r2,r5,r2
8021666c:	38800115 	stw	r2,4(r7)
80216670:	003fbb06 	br	80216560 <__reset+0xfa1f6560>
80216674:	21800515 	stw	r6,20(r4)
80216678:	21800415 	stw	r6,16(r4)
8021667c:	10c00054 	ori	r3,r2,1
80216680:	31c00315 	stw	r7,12(r6)
80216684:	31c00215 	stw	r7,8(r6)
80216688:	30c00115 	stw	r3,4(r6)
8021668c:	308d883a 	add	r6,r6,r2
80216690:	30800015 	stw	r2,0(r6)
80216694:	003f9506 	br	802164ec <__reset+0xfa1f64ec>
80216698:	00c01504 	movi	r3,84
8021669c:	19400536 	bltu	r3,r5,802166b4 <_free_r+0x2b8>
802166a0:	100ad33a 	srli	r5,r2,12
802166a4:	28c01bc4 	addi	r3,r5,111
802166a8:	18c7883a 	add	r3,r3,r3
802166ac:	29401b84 	addi	r5,r5,110
802166b0:	003f9c06 	br	80216524 <__reset+0xfa1f6524>
802166b4:	00c05504 	movi	r3,340
802166b8:	19400536 	bltu	r3,r5,802166d0 <_free_r+0x2d4>
802166bc:	100ad3fa 	srli	r5,r2,15
802166c0:	28c01e04 	addi	r3,r5,120
802166c4:	18c7883a 	add	r3,r3,r3
802166c8:	29401dc4 	addi	r5,r5,119
802166cc:	003f9506 	br	80216524 <__reset+0xfa1f6524>
802166d0:	00c15504 	movi	r3,1364
802166d4:	19400536 	bltu	r3,r5,802166ec <_free_r+0x2f0>
802166d8:	100ad4ba 	srli	r5,r2,18
802166dc:	28c01f44 	addi	r3,r5,125
802166e0:	18c7883a 	add	r3,r3,r3
802166e4:	29401f04 	addi	r5,r5,124
802166e8:	003f8e06 	br	80216524 <__reset+0xfa1f6524>
802166ec:	00c03f84 	movi	r3,254
802166f0:	01401f84 	movi	r5,126
802166f4:	003f8b06 	br	80216524 <__reset+0xfa1f6524>
802166f8:	10c00054 	ori	r3,r2,1
802166fc:	30c00115 	stw	r3,4(r6)
80216700:	308d883a 	add	r6,r6,r2
80216704:	30800015 	stw	r2,0(r6)
80216708:	003f7806 	br	802164ec <__reset+0xfa1f64ec>

8021670c <__sfvwrite_r>:
8021670c:	30800217 	ldw	r2,8(r6)
80216710:	10006726 	beq	r2,zero,802168b0 <__sfvwrite_r+0x1a4>
80216714:	28c0030b 	ldhu	r3,12(r5)
80216718:	defff404 	addi	sp,sp,-48
8021671c:	dd400715 	stw	r21,28(sp)
80216720:	dd000615 	stw	r20,24(sp)
80216724:	dc000215 	stw	r16,8(sp)
80216728:	dfc00b15 	stw	ra,44(sp)
8021672c:	df000a15 	stw	fp,40(sp)
80216730:	ddc00915 	stw	r23,36(sp)
80216734:	dd800815 	stw	r22,32(sp)
80216738:	dcc00515 	stw	r19,20(sp)
8021673c:	dc800415 	stw	r18,16(sp)
80216740:	dc400315 	stw	r17,12(sp)
80216744:	1880020c 	andi	r2,r3,8
80216748:	2821883a 	mov	r16,r5
8021674c:	202b883a 	mov	r21,r4
80216750:	3029883a 	mov	r20,r6
80216754:	10002726 	beq	r2,zero,802167f4 <__sfvwrite_r+0xe8>
80216758:	28800417 	ldw	r2,16(r5)
8021675c:	10002526 	beq	r2,zero,802167f4 <__sfvwrite_r+0xe8>
80216760:	1880008c 	andi	r2,r3,2
80216764:	a4400017 	ldw	r17,0(r20)
80216768:	10002a26 	beq	r2,zero,80216814 <__sfvwrite_r+0x108>
8021676c:	05a00034 	movhi	r22,32768
80216770:	0027883a 	mov	r19,zero
80216774:	0025883a 	mov	r18,zero
80216778:	b5bf0004 	addi	r22,r22,-1024
8021677c:	980d883a 	mov	r6,r19
80216780:	a809883a 	mov	r4,r21
80216784:	90004626 	beq	r18,zero,802168a0 <__sfvwrite_r+0x194>
80216788:	900f883a 	mov	r7,r18
8021678c:	b480022e 	bgeu	r22,r18,80216798 <__sfvwrite_r+0x8c>
80216790:	01e00034 	movhi	r7,32768
80216794:	39ff0004 	addi	r7,r7,-1024
80216798:	80800917 	ldw	r2,36(r16)
8021679c:	81400717 	ldw	r5,28(r16)
802167a0:	103ee83a 	callr	r2
802167a4:	0080570e 	bge	zero,r2,80216904 <__sfvwrite_r+0x1f8>
802167a8:	a0c00217 	ldw	r3,8(r20)
802167ac:	98a7883a 	add	r19,r19,r2
802167b0:	90a5c83a 	sub	r18,r18,r2
802167b4:	1885c83a 	sub	r2,r3,r2
802167b8:	a0800215 	stw	r2,8(r20)
802167bc:	103fef1e 	bne	r2,zero,8021677c <__reset+0xfa1f677c>
802167c0:	0005883a 	mov	r2,zero
802167c4:	dfc00b17 	ldw	ra,44(sp)
802167c8:	df000a17 	ldw	fp,40(sp)
802167cc:	ddc00917 	ldw	r23,36(sp)
802167d0:	dd800817 	ldw	r22,32(sp)
802167d4:	dd400717 	ldw	r21,28(sp)
802167d8:	dd000617 	ldw	r20,24(sp)
802167dc:	dcc00517 	ldw	r19,20(sp)
802167e0:	dc800417 	ldw	r18,16(sp)
802167e4:	dc400317 	ldw	r17,12(sp)
802167e8:	dc000217 	ldw	r16,8(sp)
802167ec:	dec00c04 	addi	sp,sp,48
802167f0:	f800283a 	ret
802167f4:	800b883a 	mov	r5,r16
802167f8:	a809883a 	mov	r4,r21
802167fc:	02142b40 	call	802142b4 <__swsetup_r>
80216800:	1000eb1e 	bne	r2,zero,80216bb0 <__sfvwrite_r+0x4a4>
80216804:	80c0030b 	ldhu	r3,12(r16)
80216808:	a4400017 	ldw	r17,0(r20)
8021680c:	1880008c 	andi	r2,r3,2
80216810:	103fd61e 	bne	r2,zero,8021676c <__reset+0xfa1f676c>
80216814:	1880004c 	andi	r2,r3,1
80216818:	10003f1e 	bne	r2,zero,80216918 <__sfvwrite_r+0x20c>
8021681c:	0039883a 	mov	fp,zero
80216820:	0025883a 	mov	r18,zero
80216824:	90001a26 	beq	r18,zero,80216890 <__sfvwrite_r+0x184>
80216828:	1880800c 	andi	r2,r3,512
8021682c:	84c00217 	ldw	r19,8(r16)
80216830:	10002126 	beq	r2,zero,802168b8 <__sfvwrite_r+0x1ac>
80216834:	982f883a 	mov	r23,r19
80216838:	94c09336 	bltu	r18,r19,80216a88 <__sfvwrite_r+0x37c>
8021683c:	1881200c 	andi	r2,r3,1152
80216840:	10009e1e 	bne	r2,zero,80216abc <__sfvwrite_r+0x3b0>
80216844:	81000017 	ldw	r4,0(r16)
80216848:	b80d883a 	mov	r6,r23
8021684c:	e00b883a 	mov	r5,fp
80216850:	02178d80 	call	802178d8 <memmove>
80216854:	80c00217 	ldw	r3,8(r16)
80216858:	81000017 	ldw	r4,0(r16)
8021685c:	9005883a 	mov	r2,r18
80216860:	1ce7c83a 	sub	r19,r3,r19
80216864:	25cf883a 	add	r7,r4,r23
80216868:	84c00215 	stw	r19,8(r16)
8021686c:	81c00015 	stw	r7,0(r16)
80216870:	a0c00217 	ldw	r3,8(r20)
80216874:	e0b9883a 	add	fp,fp,r2
80216878:	90a5c83a 	sub	r18,r18,r2
8021687c:	18a7c83a 	sub	r19,r3,r2
80216880:	a4c00215 	stw	r19,8(r20)
80216884:	983fce26 	beq	r19,zero,802167c0 <__reset+0xfa1f67c0>
80216888:	80c0030b 	ldhu	r3,12(r16)
8021688c:	903fe61e 	bne	r18,zero,80216828 <__reset+0xfa1f6828>
80216890:	8f000017 	ldw	fp,0(r17)
80216894:	8c800117 	ldw	r18,4(r17)
80216898:	8c400204 	addi	r17,r17,8
8021689c:	003fe106 	br	80216824 <__reset+0xfa1f6824>
802168a0:	8cc00017 	ldw	r19,0(r17)
802168a4:	8c800117 	ldw	r18,4(r17)
802168a8:	8c400204 	addi	r17,r17,8
802168ac:	003fb306 	br	8021677c <__reset+0xfa1f677c>
802168b0:	0005883a 	mov	r2,zero
802168b4:	f800283a 	ret
802168b8:	81000017 	ldw	r4,0(r16)
802168bc:	80800417 	ldw	r2,16(r16)
802168c0:	11005736 	bltu	r2,r4,80216a20 <__sfvwrite_r+0x314>
802168c4:	85c00517 	ldw	r23,20(r16)
802168c8:	95c05536 	bltu	r18,r23,80216a20 <__sfvwrite_r+0x314>
802168cc:	00a00034 	movhi	r2,32768
802168d0:	10bfffc4 	addi	r2,r2,-1
802168d4:	9009883a 	mov	r4,r18
802168d8:	1480012e 	bgeu	r2,r18,802168e0 <__sfvwrite_r+0x1d4>
802168dc:	1009883a 	mov	r4,r2
802168e0:	b80b883a 	mov	r5,r23
802168e4:	021d1d40 	call	8021d1d4 <__divsi3>
802168e8:	15cf383a 	mul	r7,r2,r23
802168ec:	81400717 	ldw	r5,28(r16)
802168f0:	80800917 	ldw	r2,36(r16)
802168f4:	e00d883a 	mov	r6,fp
802168f8:	a809883a 	mov	r4,r21
802168fc:	103ee83a 	callr	r2
80216900:	00bfdb16 	blt	zero,r2,80216870 <__reset+0xfa1f6870>
80216904:	8080030b 	ldhu	r2,12(r16)
80216908:	10801014 	ori	r2,r2,64
8021690c:	8080030d 	sth	r2,12(r16)
80216910:	00bfffc4 	movi	r2,-1
80216914:	003fab06 	br	802167c4 <__reset+0xfa1f67c4>
80216918:	0027883a 	mov	r19,zero
8021691c:	0011883a 	mov	r8,zero
80216920:	0039883a 	mov	fp,zero
80216924:	0025883a 	mov	r18,zero
80216928:	90001f26 	beq	r18,zero,802169a8 <__sfvwrite_r+0x29c>
8021692c:	40005a26 	beq	r8,zero,80216a98 <__sfvwrite_r+0x38c>
80216930:	982d883a 	mov	r22,r19
80216934:	94c0012e 	bgeu	r18,r19,8021693c <__sfvwrite_r+0x230>
80216938:	902d883a 	mov	r22,r18
8021693c:	81000017 	ldw	r4,0(r16)
80216940:	80800417 	ldw	r2,16(r16)
80216944:	b02f883a 	mov	r23,r22
80216948:	81c00517 	ldw	r7,20(r16)
8021694c:	1100032e 	bgeu	r2,r4,8021695c <__sfvwrite_r+0x250>
80216950:	80c00217 	ldw	r3,8(r16)
80216954:	38c7883a 	add	r3,r7,r3
80216958:	1d801816 	blt	r3,r22,802169bc <__sfvwrite_r+0x2b0>
8021695c:	b1c03e16 	blt	r22,r7,80216a58 <__sfvwrite_r+0x34c>
80216960:	80800917 	ldw	r2,36(r16)
80216964:	81400717 	ldw	r5,28(r16)
80216968:	e00d883a 	mov	r6,fp
8021696c:	da000115 	stw	r8,4(sp)
80216970:	a809883a 	mov	r4,r21
80216974:	103ee83a 	callr	r2
80216978:	102f883a 	mov	r23,r2
8021697c:	da000117 	ldw	r8,4(sp)
80216980:	00bfe00e 	bge	zero,r2,80216904 <__reset+0xfa1f6904>
80216984:	9de7c83a 	sub	r19,r19,r23
80216988:	98001f26 	beq	r19,zero,80216a08 <__sfvwrite_r+0x2fc>
8021698c:	a0800217 	ldw	r2,8(r20)
80216990:	e5f9883a 	add	fp,fp,r23
80216994:	95e5c83a 	sub	r18,r18,r23
80216998:	15efc83a 	sub	r23,r2,r23
8021699c:	a5c00215 	stw	r23,8(r20)
802169a0:	b83f8726 	beq	r23,zero,802167c0 <__reset+0xfa1f67c0>
802169a4:	903fe11e 	bne	r18,zero,8021692c <__reset+0xfa1f692c>
802169a8:	8f000017 	ldw	fp,0(r17)
802169ac:	8c800117 	ldw	r18,4(r17)
802169b0:	0011883a 	mov	r8,zero
802169b4:	8c400204 	addi	r17,r17,8
802169b8:	003fdb06 	br	80216928 <__reset+0xfa1f6928>
802169bc:	180d883a 	mov	r6,r3
802169c0:	e00b883a 	mov	r5,fp
802169c4:	da000115 	stw	r8,4(sp)
802169c8:	d8c00015 	stw	r3,0(sp)
802169cc:	02178d80 	call	802178d8 <memmove>
802169d0:	d8c00017 	ldw	r3,0(sp)
802169d4:	80800017 	ldw	r2,0(r16)
802169d8:	800b883a 	mov	r5,r16
802169dc:	a809883a 	mov	r4,r21
802169e0:	10c5883a 	add	r2,r2,r3
802169e4:	80800015 	stw	r2,0(r16)
802169e8:	d8c00015 	stw	r3,0(sp)
802169ec:	0215eac0 	call	80215eac <_fflush_r>
802169f0:	d8c00017 	ldw	r3,0(sp)
802169f4:	da000117 	ldw	r8,4(sp)
802169f8:	103fc21e 	bne	r2,zero,80216904 <__reset+0xfa1f6904>
802169fc:	182f883a 	mov	r23,r3
80216a00:	9de7c83a 	sub	r19,r19,r23
80216a04:	983fe11e 	bne	r19,zero,8021698c <__reset+0xfa1f698c>
80216a08:	800b883a 	mov	r5,r16
80216a0c:	a809883a 	mov	r4,r21
80216a10:	0215eac0 	call	80215eac <_fflush_r>
80216a14:	103fbb1e 	bne	r2,zero,80216904 <__reset+0xfa1f6904>
80216a18:	0011883a 	mov	r8,zero
80216a1c:	003fdb06 	br	8021698c <__reset+0xfa1f698c>
80216a20:	94c0012e 	bgeu	r18,r19,80216a28 <__sfvwrite_r+0x31c>
80216a24:	9027883a 	mov	r19,r18
80216a28:	980d883a 	mov	r6,r19
80216a2c:	e00b883a 	mov	r5,fp
80216a30:	02178d80 	call	802178d8 <memmove>
80216a34:	80800217 	ldw	r2,8(r16)
80216a38:	80c00017 	ldw	r3,0(r16)
80216a3c:	14c5c83a 	sub	r2,r2,r19
80216a40:	1cc7883a 	add	r3,r3,r19
80216a44:	80800215 	stw	r2,8(r16)
80216a48:	80c00015 	stw	r3,0(r16)
80216a4c:	10004326 	beq	r2,zero,80216b5c <__sfvwrite_r+0x450>
80216a50:	9805883a 	mov	r2,r19
80216a54:	003f8606 	br	80216870 <__reset+0xfa1f6870>
80216a58:	b00d883a 	mov	r6,r22
80216a5c:	e00b883a 	mov	r5,fp
80216a60:	da000115 	stw	r8,4(sp)
80216a64:	02178d80 	call	802178d8 <memmove>
80216a68:	80800217 	ldw	r2,8(r16)
80216a6c:	80c00017 	ldw	r3,0(r16)
80216a70:	da000117 	ldw	r8,4(sp)
80216a74:	1585c83a 	sub	r2,r2,r22
80216a78:	1dad883a 	add	r22,r3,r22
80216a7c:	80800215 	stw	r2,8(r16)
80216a80:	85800015 	stw	r22,0(r16)
80216a84:	003fbf06 	br	80216984 <__reset+0xfa1f6984>
80216a88:	81000017 	ldw	r4,0(r16)
80216a8c:	9027883a 	mov	r19,r18
80216a90:	902f883a 	mov	r23,r18
80216a94:	003f6c06 	br	80216848 <__reset+0xfa1f6848>
80216a98:	900d883a 	mov	r6,r18
80216a9c:	01400284 	movi	r5,10
80216aa0:	e009883a 	mov	r4,fp
80216aa4:	02177f40 	call	802177f4 <memchr>
80216aa8:	10003e26 	beq	r2,zero,80216ba4 <__sfvwrite_r+0x498>
80216aac:	10800044 	addi	r2,r2,1
80216ab0:	1727c83a 	sub	r19,r2,fp
80216ab4:	02000044 	movi	r8,1
80216ab8:	003f9d06 	br	80216930 <__reset+0xfa1f6930>
80216abc:	80800517 	ldw	r2,20(r16)
80216ac0:	81400417 	ldw	r5,16(r16)
80216ac4:	81c00017 	ldw	r7,0(r16)
80216ac8:	10a7883a 	add	r19,r2,r2
80216acc:	9885883a 	add	r2,r19,r2
80216ad0:	1026d7fa 	srli	r19,r2,31
80216ad4:	396dc83a 	sub	r22,r7,r5
80216ad8:	b1000044 	addi	r4,r22,1
80216adc:	9885883a 	add	r2,r19,r2
80216ae0:	1027d07a 	srai	r19,r2,1
80216ae4:	2485883a 	add	r2,r4,r18
80216ae8:	980d883a 	mov	r6,r19
80216aec:	9880022e 	bgeu	r19,r2,80216af8 <__sfvwrite_r+0x3ec>
80216af0:	1027883a 	mov	r19,r2
80216af4:	100d883a 	mov	r6,r2
80216af8:	18c1000c 	andi	r3,r3,1024
80216afc:	18001c26 	beq	r3,zero,80216b70 <__sfvwrite_r+0x464>
80216b00:	300b883a 	mov	r5,r6
80216b04:	a809883a 	mov	r4,r21
80216b08:	0216fe80 	call	80216fe8 <_malloc_r>
80216b0c:	102f883a 	mov	r23,r2
80216b10:	10002926 	beq	r2,zero,80216bb8 <__sfvwrite_r+0x4ac>
80216b14:	81400417 	ldw	r5,16(r16)
80216b18:	b00d883a 	mov	r6,r22
80216b1c:	1009883a 	mov	r4,r2
80216b20:	020fa280 	call	8020fa28 <memcpy>
80216b24:	8080030b 	ldhu	r2,12(r16)
80216b28:	00fedfc4 	movi	r3,-1153
80216b2c:	10c4703a 	and	r2,r2,r3
80216b30:	10802014 	ori	r2,r2,128
80216b34:	8080030d 	sth	r2,12(r16)
80216b38:	bd89883a 	add	r4,r23,r22
80216b3c:	9d8fc83a 	sub	r7,r19,r22
80216b40:	85c00415 	stw	r23,16(r16)
80216b44:	84c00515 	stw	r19,20(r16)
80216b48:	81000015 	stw	r4,0(r16)
80216b4c:	9027883a 	mov	r19,r18
80216b50:	81c00215 	stw	r7,8(r16)
80216b54:	902f883a 	mov	r23,r18
80216b58:	003f3b06 	br	80216848 <__reset+0xfa1f6848>
80216b5c:	800b883a 	mov	r5,r16
80216b60:	a809883a 	mov	r4,r21
80216b64:	0215eac0 	call	80215eac <_fflush_r>
80216b68:	103fb926 	beq	r2,zero,80216a50 <__reset+0xfa1f6a50>
80216b6c:	003f6506 	br	80216904 <__reset+0xfa1f6904>
80216b70:	a809883a 	mov	r4,r21
80216b74:	0218b580 	call	80218b58 <_realloc_r>
80216b78:	102f883a 	mov	r23,r2
80216b7c:	103fee1e 	bne	r2,zero,80216b38 <__reset+0xfa1f6b38>
80216b80:	81400417 	ldw	r5,16(r16)
80216b84:	a809883a 	mov	r4,r21
80216b88:	02163fc0 	call	802163fc <_free_r>
80216b8c:	8080030b 	ldhu	r2,12(r16)
80216b90:	00ffdfc4 	movi	r3,-129
80216b94:	1884703a 	and	r2,r3,r2
80216b98:	00c00304 	movi	r3,12
80216b9c:	a8c00015 	stw	r3,0(r21)
80216ba0:	003f5906 	br	80216908 <__reset+0xfa1f6908>
80216ba4:	94c00044 	addi	r19,r18,1
80216ba8:	02000044 	movi	r8,1
80216bac:	003f6006 	br	80216930 <__reset+0xfa1f6930>
80216bb0:	00bfffc4 	movi	r2,-1
80216bb4:	003f0306 	br	802167c4 <__reset+0xfa1f67c4>
80216bb8:	00800304 	movi	r2,12
80216bbc:	a8800015 	stw	r2,0(r21)
80216bc0:	8080030b 	ldhu	r2,12(r16)
80216bc4:	003f5006 	br	80216908 <__reset+0xfa1f6908>

80216bc8 <_fwalk>:
80216bc8:	defff704 	addi	sp,sp,-36
80216bcc:	dd000415 	stw	r20,16(sp)
80216bd0:	dfc00815 	stw	ra,32(sp)
80216bd4:	ddc00715 	stw	r23,28(sp)
80216bd8:	dd800615 	stw	r22,24(sp)
80216bdc:	dd400515 	stw	r21,20(sp)
80216be0:	dcc00315 	stw	r19,12(sp)
80216be4:	dc800215 	stw	r18,8(sp)
80216be8:	dc400115 	stw	r17,4(sp)
80216bec:	dc000015 	stw	r16,0(sp)
80216bf0:	2500b804 	addi	r20,r4,736
80216bf4:	a0002326 	beq	r20,zero,80216c84 <_fwalk+0xbc>
80216bf8:	282b883a 	mov	r21,r5
80216bfc:	002f883a 	mov	r23,zero
80216c00:	05800044 	movi	r22,1
80216c04:	04ffffc4 	movi	r19,-1
80216c08:	a4400117 	ldw	r17,4(r20)
80216c0c:	a4800217 	ldw	r18,8(r20)
80216c10:	8c7fffc4 	addi	r17,r17,-1
80216c14:	88000d16 	blt	r17,zero,80216c4c <_fwalk+0x84>
80216c18:	94000304 	addi	r16,r18,12
80216c1c:	94800384 	addi	r18,r18,14
80216c20:	8080000b 	ldhu	r2,0(r16)
80216c24:	8c7fffc4 	addi	r17,r17,-1
80216c28:	813ffd04 	addi	r4,r16,-12
80216c2c:	b080042e 	bgeu	r22,r2,80216c40 <_fwalk+0x78>
80216c30:	9080000f 	ldh	r2,0(r18)
80216c34:	14c00226 	beq	r2,r19,80216c40 <_fwalk+0x78>
80216c38:	a83ee83a 	callr	r21
80216c3c:	b8aeb03a 	or	r23,r23,r2
80216c40:	84001a04 	addi	r16,r16,104
80216c44:	94801a04 	addi	r18,r18,104
80216c48:	8cfff51e 	bne	r17,r19,80216c20 <__reset+0xfa1f6c20>
80216c4c:	a5000017 	ldw	r20,0(r20)
80216c50:	a03fed1e 	bne	r20,zero,80216c08 <__reset+0xfa1f6c08>
80216c54:	b805883a 	mov	r2,r23
80216c58:	dfc00817 	ldw	ra,32(sp)
80216c5c:	ddc00717 	ldw	r23,28(sp)
80216c60:	dd800617 	ldw	r22,24(sp)
80216c64:	dd400517 	ldw	r21,20(sp)
80216c68:	dd000417 	ldw	r20,16(sp)
80216c6c:	dcc00317 	ldw	r19,12(sp)
80216c70:	dc800217 	ldw	r18,8(sp)
80216c74:	dc400117 	ldw	r17,4(sp)
80216c78:	dc000017 	ldw	r16,0(sp)
80216c7c:	dec00904 	addi	sp,sp,36
80216c80:	f800283a 	ret
80216c84:	002f883a 	mov	r23,zero
80216c88:	003ff206 	br	80216c54 <__reset+0xfa1f6c54>

80216c8c <_fwalk_reent>:
80216c8c:	defff704 	addi	sp,sp,-36
80216c90:	dd000415 	stw	r20,16(sp)
80216c94:	dfc00815 	stw	ra,32(sp)
80216c98:	ddc00715 	stw	r23,28(sp)
80216c9c:	dd800615 	stw	r22,24(sp)
80216ca0:	dd400515 	stw	r21,20(sp)
80216ca4:	dcc00315 	stw	r19,12(sp)
80216ca8:	dc800215 	stw	r18,8(sp)
80216cac:	dc400115 	stw	r17,4(sp)
80216cb0:	dc000015 	stw	r16,0(sp)
80216cb4:	2500b804 	addi	r20,r4,736
80216cb8:	a0002326 	beq	r20,zero,80216d48 <_fwalk_reent+0xbc>
80216cbc:	282b883a 	mov	r21,r5
80216cc0:	2027883a 	mov	r19,r4
80216cc4:	002f883a 	mov	r23,zero
80216cc8:	05800044 	movi	r22,1
80216ccc:	04bfffc4 	movi	r18,-1
80216cd0:	a4400117 	ldw	r17,4(r20)
80216cd4:	a4000217 	ldw	r16,8(r20)
80216cd8:	8c7fffc4 	addi	r17,r17,-1
80216cdc:	88000c16 	blt	r17,zero,80216d10 <_fwalk_reent+0x84>
80216ce0:	84000304 	addi	r16,r16,12
80216ce4:	8080000b 	ldhu	r2,0(r16)
80216ce8:	8c7fffc4 	addi	r17,r17,-1
80216cec:	817ffd04 	addi	r5,r16,-12
80216cf0:	b080052e 	bgeu	r22,r2,80216d08 <_fwalk_reent+0x7c>
80216cf4:	8080008f 	ldh	r2,2(r16)
80216cf8:	9809883a 	mov	r4,r19
80216cfc:	14800226 	beq	r2,r18,80216d08 <_fwalk_reent+0x7c>
80216d00:	a83ee83a 	callr	r21
80216d04:	b8aeb03a 	or	r23,r23,r2
80216d08:	84001a04 	addi	r16,r16,104
80216d0c:	8cbff51e 	bne	r17,r18,80216ce4 <__reset+0xfa1f6ce4>
80216d10:	a5000017 	ldw	r20,0(r20)
80216d14:	a03fee1e 	bne	r20,zero,80216cd0 <__reset+0xfa1f6cd0>
80216d18:	b805883a 	mov	r2,r23
80216d1c:	dfc00817 	ldw	ra,32(sp)
80216d20:	ddc00717 	ldw	r23,28(sp)
80216d24:	dd800617 	ldw	r22,24(sp)
80216d28:	dd400517 	ldw	r21,20(sp)
80216d2c:	dd000417 	ldw	r20,16(sp)
80216d30:	dcc00317 	ldw	r19,12(sp)
80216d34:	dc800217 	ldw	r18,8(sp)
80216d38:	dc400117 	ldw	r17,4(sp)
80216d3c:	dc000017 	ldw	r16,0(sp)
80216d40:	dec00904 	addi	sp,sp,36
80216d44:	f800283a 	ret
80216d48:	002f883a 	mov	r23,zero
80216d4c:	003ff206 	br	80216d18 <__reset+0xfa1f6d18>

80216d50 <_setlocale_r>:
80216d50:	30001b26 	beq	r6,zero,80216dc0 <_setlocale_r+0x70>
80216d54:	016008b4 	movhi	r5,32802
80216d58:	defffe04 	addi	sp,sp,-8
80216d5c:	2952cb04 	addi	r5,r5,19244
80216d60:	3009883a 	mov	r4,r6
80216d64:	dc000015 	stw	r16,0(sp)
80216d68:	dfc00115 	stw	ra,4(sp)
80216d6c:	3021883a 	mov	r16,r6
80216d70:	02192c00 	call	802192c0 <strcmp>
80216d74:	1000061e 	bne	r2,zero,80216d90 <_setlocale_r+0x40>
80216d78:	00a008b4 	movhi	r2,32802
80216d7c:	1092a404 	addi	r2,r2,19088
80216d80:	dfc00117 	ldw	ra,4(sp)
80216d84:	dc000017 	ldw	r16,0(sp)
80216d88:	dec00204 	addi	sp,sp,8
80216d8c:	f800283a 	ret
80216d90:	016008b4 	movhi	r5,32802
80216d94:	2952a404 	addi	r5,r5,19088
80216d98:	8009883a 	mov	r4,r16
80216d9c:	02192c00 	call	802192c0 <strcmp>
80216da0:	103ff526 	beq	r2,zero,80216d78 <__reset+0xfa1f6d78>
80216da4:	016008b4 	movhi	r5,32802
80216da8:	2952ae04 	addi	r5,r5,19128
80216dac:	8009883a 	mov	r4,r16
80216db0:	02192c00 	call	802192c0 <strcmp>
80216db4:	103ff026 	beq	r2,zero,80216d78 <__reset+0xfa1f6d78>
80216db8:	0005883a 	mov	r2,zero
80216dbc:	003ff006 	br	80216d80 <__reset+0xfa1f6d80>
80216dc0:	00a008b4 	movhi	r2,32802
80216dc4:	1092a404 	addi	r2,r2,19088
80216dc8:	f800283a 	ret

80216dcc <__locale_charset>:
80216dcc:	00a008b4 	movhi	r2,32802
80216dd0:	1094e104 	addi	r2,r2,21380
80216dd4:	f800283a 	ret

80216dd8 <__locale_mb_cur_max>:
80216dd8:	00a008b4 	movhi	r2,32802
80216ddc:	109aef04 	addi	r2,r2,27580
80216de0:	10800017 	ldw	r2,0(r2)
80216de4:	f800283a 	ret

80216de8 <__locale_msgcharset>:
80216de8:	00a008b4 	movhi	r2,32802
80216dec:	1094d904 	addi	r2,r2,21348
80216df0:	f800283a 	ret

80216df4 <__locale_cjk_lang>:
80216df4:	0005883a 	mov	r2,zero
80216df8:	f800283a 	ret

80216dfc <_localeconv_r>:
80216dfc:	00a008b4 	movhi	r2,32802
80216e00:	1094e904 	addi	r2,r2,21412
80216e04:	f800283a 	ret

80216e08 <setlocale>:
80216e08:	00a008b4 	movhi	r2,32802
80216e0c:	109aee04 	addi	r2,r2,27576
80216e10:	280d883a 	mov	r6,r5
80216e14:	200b883a 	mov	r5,r4
80216e18:	11000017 	ldw	r4,0(r2)
80216e1c:	0216d501 	jmpi	80216d50 <_setlocale_r>

80216e20 <localeconv>:
80216e20:	00a008b4 	movhi	r2,32802
80216e24:	1094e904 	addi	r2,r2,21412
80216e28:	f800283a 	ret

80216e2c <__smakebuf_r>:
80216e2c:	2880030b 	ldhu	r2,12(r5)
80216e30:	10c0008c 	andi	r3,r2,2
80216e34:	1800411e 	bne	r3,zero,80216f3c <__smakebuf_r+0x110>
80216e38:	deffec04 	addi	sp,sp,-80
80216e3c:	dc000f15 	stw	r16,60(sp)
80216e40:	2821883a 	mov	r16,r5
80216e44:	2940038f 	ldh	r5,14(r5)
80216e48:	dc401015 	stw	r17,64(sp)
80216e4c:	dfc01315 	stw	ra,76(sp)
80216e50:	dcc01215 	stw	r19,72(sp)
80216e54:	dc801115 	stw	r18,68(sp)
80216e58:	2023883a 	mov	r17,r4
80216e5c:	28001c16 	blt	r5,zero,80216ed0 <__smakebuf_r+0xa4>
80216e60:	d80d883a 	mov	r6,sp
80216e64:	021c2740 	call	8021c274 <_fstat_r>
80216e68:	10001816 	blt	r2,zero,80216ecc <__smakebuf_r+0xa0>
80216e6c:	d8800117 	ldw	r2,4(sp)
80216e70:	00e00014 	movui	r3,32768
80216e74:	10bc000c 	andi	r2,r2,61440
80216e78:	14c80020 	cmpeqi	r19,r2,8192
80216e7c:	10c03726 	beq	r2,r3,80216f5c <__smakebuf_r+0x130>
80216e80:	80c0030b 	ldhu	r3,12(r16)
80216e84:	18c20014 	ori	r3,r3,2048
80216e88:	80c0030d 	sth	r3,12(r16)
80216e8c:	00c80004 	movi	r3,8192
80216e90:	10c0521e 	bne	r2,r3,80216fdc <__smakebuf_r+0x1b0>
80216e94:	8140038f 	ldh	r5,14(r16)
80216e98:	8809883a 	mov	r4,r17
80216e9c:	021c2d00 	call	8021c2d0 <_isatty_r>
80216ea0:	10004c26 	beq	r2,zero,80216fd4 <__smakebuf_r+0x1a8>
80216ea4:	8080030b 	ldhu	r2,12(r16)
80216ea8:	80c010c4 	addi	r3,r16,67
80216eac:	80c00015 	stw	r3,0(r16)
80216eb0:	10800054 	ori	r2,r2,1
80216eb4:	8080030d 	sth	r2,12(r16)
80216eb8:	00800044 	movi	r2,1
80216ebc:	80c00415 	stw	r3,16(r16)
80216ec0:	80800515 	stw	r2,20(r16)
80216ec4:	04810004 	movi	r18,1024
80216ec8:	00000706 	br	80216ee8 <__smakebuf_r+0xbc>
80216ecc:	8080030b 	ldhu	r2,12(r16)
80216ed0:	10c0200c 	andi	r3,r2,128
80216ed4:	18001f1e 	bne	r3,zero,80216f54 <__smakebuf_r+0x128>
80216ed8:	04810004 	movi	r18,1024
80216edc:	10820014 	ori	r2,r2,2048
80216ee0:	8080030d 	sth	r2,12(r16)
80216ee4:	0027883a 	mov	r19,zero
80216ee8:	900b883a 	mov	r5,r18
80216eec:	8809883a 	mov	r4,r17
80216ef0:	0216fe80 	call	80216fe8 <_malloc_r>
80216ef4:	10002c26 	beq	r2,zero,80216fa8 <__smakebuf_r+0x17c>
80216ef8:	80c0030b 	ldhu	r3,12(r16)
80216efc:	01200874 	movhi	r4,32801
80216f00:	2117d004 	addi	r4,r4,24384
80216f04:	89000f15 	stw	r4,60(r17)
80216f08:	18c02014 	ori	r3,r3,128
80216f0c:	80c0030d 	sth	r3,12(r16)
80216f10:	80800015 	stw	r2,0(r16)
80216f14:	80800415 	stw	r2,16(r16)
80216f18:	84800515 	stw	r18,20(r16)
80216f1c:	98001a1e 	bne	r19,zero,80216f88 <__smakebuf_r+0x15c>
80216f20:	dfc01317 	ldw	ra,76(sp)
80216f24:	dcc01217 	ldw	r19,72(sp)
80216f28:	dc801117 	ldw	r18,68(sp)
80216f2c:	dc401017 	ldw	r17,64(sp)
80216f30:	dc000f17 	ldw	r16,60(sp)
80216f34:	dec01404 	addi	sp,sp,80
80216f38:	f800283a 	ret
80216f3c:	288010c4 	addi	r2,r5,67
80216f40:	28800015 	stw	r2,0(r5)
80216f44:	28800415 	stw	r2,16(r5)
80216f48:	00800044 	movi	r2,1
80216f4c:	28800515 	stw	r2,20(r5)
80216f50:	f800283a 	ret
80216f54:	04801004 	movi	r18,64
80216f58:	003fe006 	br	80216edc <__reset+0xfa1f6edc>
80216f5c:	81000a17 	ldw	r4,40(r16)
80216f60:	00e008b4 	movhi	r3,32802
80216f64:	18e49704 	addi	r3,r3,-28068
80216f68:	20ffc51e 	bne	r4,r3,80216e80 <__reset+0xfa1f6e80>
80216f6c:	8080030b 	ldhu	r2,12(r16)
80216f70:	04810004 	movi	r18,1024
80216f74:	84801315 	stw	r18,76(r16)
80216f78:	1484b03a 	or	r2,r2,r18
80216f7c:	8080030d 	sth	r2,12(r16)
80216f80:	0027883a 	mov	r19,zero
80216f84:	003fd806 	br	80216ee8 <__reset+0xfa1f6ee8>
80216f88:	8140038f 	ldh	r5,14(r16)
80216f8c:	8809883a 	mov	r4,r17
80216f90:	021c2d00 	call	8021c2d0 <_isatty_r>
80216f94:	103fe226 	beq	r2,zero,80216f20 <__reset+0xfa1f6f20>
80216f98:	8080030b 	ldhu	r2,12(r16)
80216f9c:	10800054 	ori	r2,r2,1
80216fa0:	8080030d 	sth	r2,12(r16)
80216fa4:	003fde06 	br	80216f20 <__reset+0xfa1f6f20>
80216fa8:	8080030b 	ldhu	r2,12(r16)
80216fac:	10c0800c 	andi	r3,r2,512
80216fb0:	183fdb1e 	bne	r3,zero,80216f20 <__reset+0xfa1f6f20>
80216fb4:	10800094 	ori	r2,r2,2
80216fb8:	80c010c4 	addi	r3,r16,67
80216fbc:	8080030d 	sth	r2,12(r16)
80216fc0:	00800044 	movi	r2,1
80216fc4:	80c00015 	stw	r3,0(r16)
80216fc8:	80c00415 	stw	r3,16(r16)
80216fcc:	80800515 	stw	r2,20(r16)
80216fd0:	003fd306 	br	80216f20 <__reset+0xfa1f6f20>
80216fd4:	04810004 	movi	r18,1024
80216fd8:	003fc306 	br	80216ee8 <__reset+0xfa1f6ee8>
80216fdc:	0027883a 	mov	r19,zero
80216fe0:	04810004 	movi	r18,1024
80216fe4:	003fc006 	br	80216ee8 <__reset+0xfa1f6ee8>

80216fe8 <_malloc_r>:
80216fe8:	defff504 	addi	sp,sp,-44
80216fec:	dc800315 	stw	r18,12(sp)
80216ff0:	dfc00a15 	stw	ra,40(sp)
80216ff4:	df000915 	stw	fp,36(sp)
80216ff8:	ddc00815 	stw	r23,32(sp)
80216ffc:	dd800715 	stw	r22,28(sp)
80217000:	dd400615 	stw	r21,24(sp)
80217004:	dd000515 	stw	r20,20(sp)
80217008:	dcc00415 	stw	r19,16(sp)
8021700c:	dc400215 	stw	r17,8(sp)
80217010:	dc000115 	stw	r16,4(sp)
80217014:	288002c4 	addi	r2,r5,11
80217018:	00c00584 	movi	r3,22
8021701c:	2025883a 	mov	r18,r4
80217020:	18807f2e 	bgeu	r3,r2,80217220 <_malloc_r+0x238>
80217024:	047ffe04 	movi	r17,-8
80217028:	1462703a 	and	r17,r2,r17
8021702c:	8800a316 	blt	r17,zero,802172bc <_malloc_r+0x2d4>
80217030:	8940a236 	bltu	r17,r5,802172bc <_malloc_r+0x2d4>
80217034:	021ee980 	call	8021ee98 <__malloc_lock>
80217038:	00807dc4 	movi	r2,503
8021703c:	1441e92e 	bgeu	r2,r17,802177e4 <_malloc_r+0x7fc>
80217040:	8804d27a 	srli	r2,r17,9
80217044:	1000a126 	beq	r2,zero,802172cc <_malloc_r+0x2e4>
80217048:	00c00104 	movi	r3,4
8021704c:	18811e36 	bltu	r3,r2,802174c8 <_malloc_r+0x4e0>
80217050:	8804d1ba 	srli	r2,r17,6
80217054:	12000e44 	addi	r8,r2,57
80217058:	11c00e04 	addi	r7,r2,56
8021705c:	4209883a 	add	r4,r8,r8
80217060:	04e008b4 	movhi	r19,32802
80217064:	2109883a 	add	r4,r4,r4
80217068:	9cd4f704 	addi	r19,r19,21468
8021706c:	2109883a 	add	r4,r4,r4
80217070:	9909883a 	add	r4,r19,r4
80217074:	24000117 	ldw	r16,4(r4)
80217078:	213ffe04 	addi	r4,r4,-8
8021707c:	24009726 	beq	r4,r16,802172dc <_malloc_r+0x2f4>
80217080:	80800117 	ldw	r2,4(r16)
80217084:	01bfff04 	movi	r6,-4
80217088:	014003c4 	movi	r5,15
8021708c:	1184703a 	and	r2,r2,r6
80217090:	1447c83a 	sub	r3,r2,r17
80217094:	28c00716 	blt	r5,r3,802170b4 <_malloc_r+0xcc>
80217098:	1800920e 	bge	r3,zero,802172e4 <_malloc_r+0x2fc>
8021709c:	84000317 	ldw	r16,12(r16)
802170a0:	24008e26 	beq	r4,r16,802172dc <_malloc_r+0x2f4>
802170a4:	80800117 	ldw	r2,4(r16)
802170a8:	1184703a 	and	r2,r2,r6
802170ac:	1447c83a 	sub	r3,r2,r17
802170b0:	28fff90e 	bge	r5,r3,80217098 <__reset+0xfa1f7098>
802170b4:	3809883a 	mov	r4,r7
802170b8:	01a008b4 	movhi	r6,32802
802170bc:	9c000417 	ldw	r16,16(r19)
802170c0:	3194f704 	addi	r6,r6,21468
802170c4:	32000204 	addi	r8,r6,8
802170c8:	82013426 	beq	r16,r8,8021759c <_malloc_r+0x5b4>
802170cc:	80c00117 	ldw	r3,4(r16)
802170d0:	00bfff04 	movi	r2,-4
802170d4:	188e703a 	and	r7,r3,r2
802170d8:	3c45c83a 	sub	r2,r7,r17
802170dc:	00c003c4 	movi	r3,15
802170e0:	18811f16 	blt	r3,r2,80217560 <_malloc_r+0x578>
802170e4:	32000515 	stw	r8,20(r6)
802170e8:	32000415 	stw	r8,16(r6)
802170ec:	10007f0e 	bge	r2,zero,802172ec <_malloc_r+0x304>
802170f0:	00807fc4 	movi	r2,511
802170f4:	11c0fd36 	bltu	r2,r7,802174ec <_malloc_r+0x504>
802170f8:	3806d0fa 	srli	r3,r7,3
802170fc:	01c00044 	movi	r7,1
80217100:	30800117 	ldw	r2,4(r6)
80217104:	19400044 	addi	r5,r3,1
80217108:	294b883a 	add	r5,r5,r5
8021710c:	1807d0ba 	srai	r3,r3,2
80217110:	294b883a 	add	r5,r5,r5
80217114:	294b883a 	add	r5,r5,r5
80217118:	298b883a 	add	r5,r5,r6
8021711c:	38c6983a 	sll	r3,r7,r3
80217120:	29c00017 	ldw	r7,0(r5)
80217124:	2a7ffe04 	addi	r9,r5,-8
80217128:	1886b03a 	or	r3,r3,r2
8021712c:	82400315 	stw	r9,12(r16)
80217130:	81c00215 	stw	r7,8(r16)
80217134:	30c00115 	stw	r3,4(r6)
80217138:	2c000015 	stw	r16,0(r5)
8021713c:	3c000315 	stw	r16,12(r7)
80217140:	2005d0ba 	srai	r2,r4,2
80217144:	01400044 	movi	r5,1
80217148:	288a983a 	sll	r5,r5,r2
8021714c:	19406f36 	bltu	r3,r5,8021730c <_malloc_r+0x324>
80217150:	28c4703a 	and	r2,r5,r3
80217154:	10000a1e 	bne	r2,zero,80217180 <_malloc_r+0x198>
80217158:	00bfff04 	movi	r2,-4
8021715c:	294b883a 	add	r5,r5,r5
80217160:	2088703a 	and	r4,r4,r2
80217164:	28c4703a 	and	r2,r5,r3
80217168:	21000104 	addi	r4,r4,4
8021716c:	1000041e 	bne	r2,zero,80217180 <_malloc_r+0x198>
80217170:	294b883a 	add	r5,r5,r5
80217174:	28c4703a 	and	r2,r5,r3
80217178:	21000104 	addi	r4,r4,4
8021717c:	103ffc26 	beq	r2,zero,80217170 <__reset+0xfa1f7170>
80217180:	02bfff04 	movi	r10,-4
80217184:	024003c4 	movi	r9,15
80217188:	21800044 	addi	r6,r4,1
8021718c:	318d883a 	add	r6,r6,r6
80217190:	318d883a 	add	r6,r6,r6
80217194:	318d883a 	add	r6,r6,r6
80217198:	998d883a 	add	r6,r19,r6
8021719c:	333ffe04 	addi	r12,r6,-8
802171a0:	2017883a 	mov	r11,r4
802171a4:	31800104 	addi	r6,r6,4
802171a8:	34000017 	ldw	r16,0(r6)
802171ac:	31fffd04 	addi	r7,r6,-12
802171b0:	81c0041e 	bne	r16,r7,802171c4 <_malloc_r+0x1dc>
802171b4:	0000fb06 	br	802175a4 <_malloc_r+0x5bc>
802171b8:	1801030e 	bge	r3,zero,802175c8 <_malloc_r+0x5e0>
802171bc:	84000317 	ldw	r16,12(r16)
802171c0:	81c0f826 	beq	r16,r7,802175a4 <_malloc_r+0x5bc>
802171c4:	80800117 	ldw	r2,4(r16)
802171c8:	1284703a 	and	r2,r2,r10
802171cc:	1447c83a 	sub	r3,r2,r17
802171d0:	48fff90e 	bge	r9,r3,802171b8 <__reset+0xfa1f71b8>
802171d4:	80800317 	ldw	r2,12(r16)
802171d8:	81000217 	ldw	r4,8(r16)
802171dc:	89400054 	ori	r5,r17,1
802171e0:	81400115 	stw	r5,4(r16)
802171e4:	20800315 	stw	r2,12(r4)
802171e8:	11000215 	stw	r4,8(r2)
802171ec:	8463883a 	add	r17,r16,r17
802171f0:	9c400515 	stw	r17,20(r19)
802171f4:	9c400415 	stw	r17,16(r19)
802171f8:	18800054 	ori	r2,r3,1
802171fc:	88800115 	stw	r2,4(r17)
80217200:	8a000315 	stw	r8,12(r17)
80217204:	8a000215 	stw	r8,8(r17)
80217208:	88e3883a 	add	r17,r17,r3
8021720c:	88c00015 	stw	r3,0(r17)
80217210:	9009883a 	mov	r4,r18
80217214:	021eebc0 	call	8021eebc <__malloc_unlock>
80217218:	80800204 	addi	r2,r16,8
8021721c:	00001b06 	br	8021728c <_malloc_r+0x2a4>
80217220:	04400404 	movi	r17,16
80217224:	89402536 	bltu	r17,r5,802172bc <_malloc_r+0x2d4>
80217228:	021ee980 	call	8021ee98 <__malloc_lock>
8021722c:	00800184 	movi	r2,6
80217230:	01000084 	movi	r4,2
80217234:	04e008b4 	movhi	r19,32802
80217238:	1085883a 	add	r2,r2,r2
8021723c:	9cd4f704 	addi	r19,r19,21468
80217240:	1085883a 	add	r2,r2,r2
80217244:	9885883a 	add	r2,r19,r2
80217248:	14000117 	ldw	r16,4(r2)
8021724c:	10fffe04 	addi	r3,r2,-8
80217250:	80c0d926 	beq	r16,r3,802175b8 <_malloc_r+0x5d0>
80217254:	80c00117 	ldw	r3,4(r16)
80217258:	81000317 	ldw	r4,12(r16)
8021725c:	00bfff04 	movi	r2,-4
80217260:	1884703a 	and	r2,r3,r2
80217264:	81400217 	ldw	r5,8(r16)
80217268:	8085883a 	add	r2,r16,r2
8021726c:	10c00117 	ldw	r3,4(r2)
80217270:	29000315 	stw	r4,12(r5)
80217274:	21400215 	stw	r5,8(r4)
80217278:	18c00054 	ori	r3,r3,1
8021727c:	10c00115 	stw	r3,4(r2)
80217280:	9009883a 	mov	r4,r18
80217284:	021eebc0 	call	8021eebc <__malloc_unlock>
80217288:	80800204 	addi	r2,r16,8
8021728c:	dfc00a17 	ldw	ra,40(sp)
80217290:	df000917 	ldw	fp,36(sp)
80217294:	ddc00817 	ldw	r23,32(sp)
80217298:	dd800717 	ldw	r22,28(sp)
8021729c:	dd400617 	ldw	r21,24(sp)
802172a0:	dd000517 	ldw	r20,20(sp)
802172a4:	dcc00417 	ldw	r19,16(sp)
802172a8:	dc800317 	ldw	r18,12(sp)
802172ac:	dc400217 	ldw	r17,8(sp)
802172b0:	dc000117 	ldw	r16,4(sp)
802172b4:	dec00b04 	addi	sp,sp,44
802172b8:	f800283a 	ret
802172bc:	00800304 	movi	r2,12
802172c0:	90800015 	stw	r2,0(r18)
802172c4:	0005883a 	mov	r2,zero
802172c8:	003ff006 	br	8021728c <__reset+0xfa1f728c>
802172cc:	01002004 	movi	r4,128
802172d0:	02001004 	movi	r8,64
802172d4:	01c00fc4 	movi	r7,63
802172d8:	003f6106 	br	80217060 <__reset+0xfa1f7060>
802172dc:	4009883a 	mov	r4,r8
802172e0:	003f7506 	br	802170b8 <__reset+0xfa1f70b8>
802172e4:	81000317 	ldw	r4,12(r16)
802172e8:	003fde06 	br	80217264 <__reset+0xfa1f7264>
802172ec:	81c5883a 	add	r2,r16,r7
802172f0:	11400117 	ldw	r5,4(r2)
802172f4:	9009883a 	mov	r4,r18
802172f8:	29400054 	ori	r5,r5,1
802172fc:	11400115 	stw	r5,4(r2)
80217300:	021eebc0 	call	8021eebc <__malloc_unlock>
80217304:	80800204 	addi	r2,r16,8
80217308:	003fe006 	br	8021728c <__reset+0xfa1f728c>
8021730c:	9c000217 	ldw	r16,8(r19)
80217310:	00bfff04 	movi	r2,-4
80217314:	85800117 	ldw	r22,4(r16)
80217318:	b0ac703a 	and	r22,r22,r2
8021731c:	b4400336 	bltu	r22,r17,8021732c <_malloc_r+0x344>
80217320:	b445c83a 	sub	r2,r22,r17
80217324:	00c003c4 	movi	r3,15
80217328:	18805d16 	blt	r3,r2,802174a0 <_malloc_r+0x4b8>
8021732c:	05e008b4 	movhi	r23,32802
80217330:	00a008b4 	movhi	r2,32802
80217334:	109b2104 	addi	r2,r2,27780
80217338:	bddaf004 	addi	r23,r23,27584
8021733c:	15400017 	ldw	r21,0(r2)
80217340:	b8c00017 	ldw	r3,0(r23)
80217344:	00bfffc4 	movi	r2,-1
80217348:	858d883a 	add	r6,r16,r22
8021734c:	8d6b883a 	add	r21,r17,r21
80217350:	1880ea26 	beq	r3,r2,802176fc <_malloc_r+0x714>
80217354:	ad4403c4 	addi	r21,r21,4111
80217358:	00bc0004 	movi	r2,-4096
8021735c:	a8aa703a 	and	r21,r21,r2
80217360:	a80b883a 	mov	r5,r21
80217364:	9009883a 	mov	r4,r18
80217368:	d9800015 	stw	r6,0(sp)
8021736c:	02191300 	call	80219130 <_sbrk_r>
80217370:	1029883a 	mov	r20,r2
80217374:	00bfffc4 	movi	r2,-1
80217378:	d9800017 	ldw	r6,0(sp)
8021737c:	a080e826 	beq	r20,r2,80217720 <_malloc_r+0x738>
80217380:	a180a636 	bltu	r20,r6,8021761c <_malloc_r+0x634>
80217384:	072008b4 	movhi	fp,32802
80217388:	e71b2a04 	addi	fp,fp,27816
8021738c:	e0800017 	ldw	r2,0(fp)
80217390:	a887883a 	add	r3,r21,r2
80217394:	e0c00015 	stw	r3,0(fp)
80217398:	3500e626 	beq	r6,r20,80217734 <_malloc_r+0x74c>
8021739c:	b9000017 	ldw	r4,0(r23)
802173a0:	00bfffc4 	movi	r2,-1
802173a4:	2080ee26 	beq	r4,r2,80217760 <_malloc_r+0x778>
802173a8:	a185c83a 	sub	r2,r20,r6
802173ac:	10c5883a 	add	r2,r2,r3
802173b0:	e0800015 	stw	r2,0(fp)
802173b4:	a0c001cc 	andi	r3,r20,7
802173b8:	1800bc26 	beq	r3,zero,802176ac <_malloc_r+0x6c4>
802173bc:	a0e9c83a 	sub	r20,r20,r3
802173c0:	00840204 	movi	r2,4104
802173c4:	a5000204 	addi	r20,r20,8
802173c8:	10c7c83a 	sub	r3,r2,r3
802173cc:	a545883a 	add	r2,r20,r21
802173d0:	1083ffcc 	andi	r2,r2,4095
802173d4:	18abc83a 	sub	r21,r3,r2
802173d8:	a80b883a 	mov	r5,r21
802173dc:	9009883a 	mov	r4,r18
802173e0:	02191300 	call	80219130 <_sbrk_r>
802173e4:	00ffffc4 	movi	r3,-1
802173e8:	10c0e126 	beq	r2,r3,80217770 <_malloc_r+0x788>
802173ec:	1505c83a 	sub	r2,r2,r20
802173f0:	1545883a 	add	r2,r2,r21
802173f4:	10800054 	ori	r2,r2,1
802173f8:	e0c00017 	ldw	r3,0(fp)
802173fc:	9d000215 	stw	r20,8(r19)
80217400:	a0800115 	stw	r2,4(r20)
80217404:	a8c7883a 	add	r3,r21,r3
80217408:	e0c00015 	stw	r3,0(fp)
8021740c:	84c00e26 	beq	r16,r19,80217448 <_malloc_r+0x460>
80217410:	018003c4 	movi	r6,15
80217414:	3580a72e 	bgeu	r6,r22,802176b4 <_malloc_r+0x6cc>
80217418:	81400117 	ldw	r5,4(r16)
8021741c:	013ffe04 	movi	r4,-8
80217420:	b0bffd04 	addi	r2,r22,-12
80217424:	1104703a 	and	r2,r2,r4
80217428:	2900004c 	andi	r4,r5,1
8021742c:	2088b03a 	or	r4,r4,r2
80217430:	81000115 	stw	r4,4(r16)
80217434:	01400144 	movi	r5,5
80217438:	8089883a 	add	r4,r16,r2
8021743c:	21400115 	stw	r5,4(r4)
80217440:	21400215 	stw	r5,8(r4)
80217444:	3080cd36 	bltu	r6,r2,8021777c <_malloc_r+0x794>
80217448:	00a008b4 	movhi	r2,32802
8021744c:	109b2004 	addi	r2,r2,27776
80217450:	11000017 	ldw	r4,0(r2)
80217454:	20c0012e 	bgeu	r4,r3,8021745c <_malloc_r+0x474>
80217458:	10c00015 	stw	r3,0(r2)
8021745c:	00a008b4 	movhi	r2,32802
80217460:	109b1f04 	addi	r2,r2,27772
80217464:	11000017 	ldw	r4,0(r2)
80217468:	9c000217 	ldw	r16,8(r19)
8021746c:	20c0012e 	bgeu	r4,r3,80217474 <_malloc_r+0x48c>
80217470:	10c00015 	stw	r3,0(r2)
80217474:	80c00117 	ldw	r3,4(r16)
80217478:	00bfff04 	movi	r2,-4
8021747c:	1886703a 	and	r3,r3,r2
80217480:	1c45c83a 	sub	r2,r3,r17
80217484:	1c400236 	bltu	r3,r17,80217490 <_malloc_r+0x4a8>
80217488:	00c003c4 	movi	r3,15
8021748c:	18800416 	blt	r3,r2,802174a0 <_malloc_r+0x4b8>
80217490:	9009883a 	mov	r4,r18
80217494:	021eebc0 	call	8021eebc <__malloc_unlock>
80217498:	0005883a 	mov	r2,zero
8021749c:	003f7b06 	br	8021728c <__reset+0xfa1f728c>
802174a0:	88c00054 	ori	r3,r17,1
802174a4:	80c00115 	stw	r3,4(r16)
802174a8:	8463883a 	add	r17,r16,r17
802174ac:	10800054 	ori	r2,r2,1
802174b0:	9c400215 	stw	r17,8(r19)
802174b4:	88800115 	stw	r2,4(r17)
802174b8:	9009883a 	mov	r4,r18
802174bc:	021eebc0 	call	8021eebc <__malloc_unlock>
802174c0:	80800204 	addi	r2,r16,8
802174c4:	003f7106 	br	8021728c <__reset+0xfa1f728c>
802174c8:	00c00504 	movi	r3,20
802174cc:	18804a2e 	bgeu	r3,r2,802175f8 <_malloc_r+0x610>
802174d0:	00c01504 	movi	r3,84
802174d4:	18806e36 	bltu	r3,r2,80217690 <_malloc_r+0x6a8>
802174d8:	8804d33a 	srli	r2,r17,12
802174dc:	12001bc4 	addi	r8,r2,111
802174e0:	11c01b84 	addi	r7,r2,110
802174e4:	4209883a 	add	r4,r8,r8
802174e8:	003edd06 	br	80217060 <__reset+0xfa1f7060>
802174ec:	3804d27a 	srli	r2,r7,9
802174f0:	00c00104 	movi	r3,4
802174f4:	1880442e 	bgeu	r3,r2,80217608 <_malloc_r+0x620>
802174f8:	00c00504 	movi	r3,20
802174fc:	18808136 	bltu	r3,r2,80217704 <_malloc_r+0x71c>
80217500:	11401704 	addi	r5,r2,92
80217504:	10c016c4 	addi	r3,r2,91
80217508:	294b883a 	add	r5,r5,r5
8021750c:	294b883a 	add	r5,r5,r5
80217510:	294b883a 	add	r5,r5,r5
80217514:	994b883a 	add	r5,r19,r5
80217518:	28800017 	ldw	r2,0(r5)
8021751c:	01a008b4 	movhi	r6,32802
80217520:	297ffe04 	addi	r5,r5,-8
80217524:	3194f704 	addi	r6,r6,21468
80217528:	28806526 	beq	r5,r2,802176c0 <_malloc_r+0x6d8>
8021752c:	01bfff04 	movi	r6,-4
80217530:	10c00117 	ldw	r3,4(r2)
80217534:	1986703a 	and	r3,r3,r6
80217538:	38c0022e 	bgeu	r7,r3,80217544 <_malloc_r+0x55c>
8021753c:	10800217 	ldw	r2,8(r2)
80217540:	28bffb1e 	bne	r5,r2,80217530 <__reset+0xfa1f7530>
80217544:	11400317 	ldw	r5,12(r2)
80217548:	98c00117 	ldw	r3,4(r19)
8021754c:	81400315 	stw	r5,12(r16)
80217550:	80800215 	stw	r2,8(r16)
80217554:	2c000215 	stw	r16,8(r5)
80217558:	14000315 	stw	r16,12(r2)
8021755c:	003ef806 	br	80217140 <__reset+0xfa1f7140>
80217560:	88c00054 	ori	r3,r17,1
80217564:	80c00115 	stw	r3,4(r16)
80217568:	8463883a 	add	r17,r16,r17
8021756c:	34400515 	stw	r17,20(r6)
80217570:	34400415 	stw	r17,16(r6)
80217574:	10c00054 	ori	r3,r2,1
80217578:	8a000315 	stw	r8,12(r17)
8021757c:	8a000215 	stw	r8,8(r17)
80217580:	88c00115 	stw	r3,4(r17)
80217584:	88a3883a 	add	r17,r17,r2
80217588:	88800015 	stw	r2,0(r17)
8021758c:	9009883a 	mov	r4,r18
80217590:	021eebc0 	call	8021eebc <__malloc_unlock>
80217594:	80800204 	addi	r2,r16,8
80217598:	003f3c06 	br	8021728c <__reset+0xfa1f728c>
8021759c:	30c00117 	ldw	r3,4(r6)
802175a0:	003ee706 	br	80217140 <__reset+0xfa1f7140>
802175a4:	5ac00044 	addi	r11,r11,1
802175a8:	588000cc 	andi	r2,r11,3
802175ac:	31800204 	addi	r6,r6,8
802175b0:	103efd1e 	bne	r2,zero,802171a8 <__reset+0xfa1f71a8>
802175b4:	00002406 	br	80217648 <_malloc_r+0x660>
802175b8:	14000317 	ldw	r16,12(r2)
802175bc:	143f251e 	bne	r2,r16,80217254 <__reset+0xfa1f7254>
802175c0:	21000084 	addi	r4,r4,2
802175c4:	003ebc06 	br	802170b8 <__reset+0xfa1f70b8>
802175c8:	8085883a 	add	r2,r16,r2
802175cc:	10c00117 	ldw	r3,4(r2)
802175d0:	81000317 	ldw	r4,12(r16)
802175d4:	81400217 	ldw	r5,8(r16)
802175d8:	18c00054 	ori	r3,r3,1
802175dc:	10c00115 	stw	r3,4(r2)
802175e0:	29000315 	stw	r4,12(r5)
802175e4:	21400215 	stw	r5,8(r4)
802175e8:	9009883a 	mov	r4,r18
802175ec:	021eebc0 	call	8021eebc <__malloc_unlock>
802175f0:	80800204 	addi	r2,r16,8
802175f4:	003f2506 	br	8021728c <__reset+0xfa1f728c>
802175f8:	12001704 	addi	r8,r2,92
802175fc:	11c016c4 	addi	r7,r2,91
80217600:	4209883a 	add	r4,r8,r8
80217604:	003e9606 	br	80217060 <__reset+0xfa1f7060>
80217608:	3804d1ba 	srli	r2,r7,6
8021760c:	11400e44 	addi	r5,r2,57
80217610:	10c00e04 	addi	r3,r2,56
80217614:	294b883a 	add	r5,r5,r5
80217618:	003fbc06 	br	8021750c <__reset+0xfa1f750c>
8021761c:	84ff5926 	beq	r16,r19,80217384 <__reset+0xfa1f7384>
80217620:	00a008b4 	movhi	r2,32802
80217624:	1094f704 	addi	r2,r2,21468
80217628:	14000217 	ldw	r16,8(r2)
8021762c:	00bfff04 	movi	r2,-4
80217630:	80c00117 	ldw	r3,4(r16)
80217634:	1886703a 	and	r3,r3,r2
80217638:	003f9106 	br	80217480 <__reset+0xfa1f7480>
8021763c:	60800217 	ldw	r2,8(r12)
80217640:	213fffc4 	addi	r4,r4,-1
80217644:	1300651e 	bne	r2,r12,802177dc <_malloc_r+0x7f4>
80217648:	208000cc 	andi	r2,r4,3
8021764c:	633ffe04 	addi	r12,r12,-8
80217650:	103ffa1e 	bne	r2,zero,8021763c <__reset+0xfa1f763c>
80217654:	98800117 	ldw	r2,4(r19)
80217658:	0146303a 	nor	r3,zero,r5
8021765c:	1884703a 	and	r2,r3,r2
80217660:	98800115 	stw	r2,4(r19)
80217664:	294b883a 	add	r5,r5,r5
80217668:	117f2836 	bltu	r2,r5,8021730c <__reset+0xfa1f730c>
8021766c:	283f2726 	beq	r5,zero,8021730c <__reset+0xfa1f730c>
80217670:	2886703a 	and	r3,r5,r2
80217674:	5809883a 	mov	r4,r11
80217678:	183ec31e 	bne	r3,zero,80217188 <__reset+0xfa1f7188>
8021767c:	294b883a 	add	r5,r5,r5
80217680:	2886703a 	and	r3,r5,r2
80217684:	21000104 	addi	r4,r4,4
80217688:	183ffc26 	beq	r3,zero,8021767c <__reset+0xfa1f767c>
8021768c:	003ebe06 	br	80217188 <__reset+0xfa1f7188>
80217690:	00c05504 	movi	r3,340
80217694:	18801236 	bltu	r3,r2,802176e0 <_malloc_r+0x6f8>
80217698:	8804d3fa 	srli	r2,r17,15
8021769c:	12001e04 	addi	r8,r2,120
802176a0:	11c01dc4 	addi	r7,r2,119
802176a4:	4209883a 	add	r4,r8,r8
802176a8:	003e6d06 	br	80217060 <__reset+0xfa1f7060>
802176ac:	00c40004 	movi	r3,4096
802176b0:	003f4606 	br	802173cc <__reset+0xfa1f73cc>
802176b4:	00800044 	movi	r2,1
802176b8:	a0800115 	stw	r2,4(r20)
802176bc:	003f7406 	br	80217490 <__reset+0xfa1f7490>
802176c0:	1805d0ba 	srai	r2,r3,2
802176c4:	01c00044 	movi	r7,1
802176c8:	30c00117 	ldw	r3,4(r6)
802176cc:	388e983a 	sll	r7,r7,r2
802176d0:	2805883a 	mov	r2,r5
802176d4:	38c6b03a 	or	r3,r7,r3
802176d8:	30c00115 	stw	r3,4(r6)
802176dc:	003f9b06 	br	8021754c <__reset+0xfa1f754c>
802176e0:	00c15504 	movi	r3,1364
802176e4:	18801a36 	bltu	r3,r2,80217750 <_malloc_r+0x768>
802176e8:	8804d4ba 	srli	r2,r17,18
802176ec:	12001f44 	addi	r8,r2,125
802176f0:	11c01f04 	addi	r7,r2,124
802176f4:	4209883a 	add	r4,r8,r8
802176f8:	003e5906 	br	80217060 <__reset+0xfa1f7060>
802176fc:	ad400404 	addi	r21,r21,16
80217700:	003f1706 	br	80217360 <__reset+0xfa1f7360>
80217704:	00c01504 	movi	r3,84
80217708:	18802336 	bltu	r3,r2,80217798 <_malloc_r+0x7b0>
8021770c:	3804d33a 	srli	r2,r7,12
80217710:	11401bc4 	addi	r5,r2,111
80217714:	10c01b84 	addi	r3,r2,110
80217718:	294b883a 	add	r5,r5,r5
8021771c:	003f7b06 	br	8021750c <__reset+0xfa1f750c>
80217720:	9c000217 	ldw	r16,8(r19)
80217724:	00bfff04 	movi	r2,-4
80217728:	80c00117 	ldw	r3,4(r16)
8021772c:	1886703a 	and	r3,r3,r2
80217730:	003f5306 	br	80217480 <__reset+0xfa1f7480>
80217734:	3083ffcc 	andi	r2,r6,4095
80217738:	103f181e 	bne	r2,zero,8021739c <__reset+0xfa1f739c>
8021773c:	99000217 	ldw	r4,8(r19)
80217740:	b545883a 	add	r2,r22,r21
80217744:	10800054 	ori	r2,r2,1
80217748:	20800115 	stw	r2,4(r4)
8021774c:	003f3e06 	br	80217448 <__reset+0xfa1f7448>
80217750:	01003f84 	movi	r4,254
80217754:	02001fc4 	movi	r8,127
80217758:	01c01f84 	movi	r7,126
8021775c:	003e4006 	br	80217060 <__reset+0xfa1f7060>
80217760:	00a008b4 	movhi	r2,32802
80217764:	109af004 	addi	r2,r2,27584
80217768:	15000015 	stw	r20,0(r2)
8021776c:	003f1106 	br	802173b4 <__reset+0xfa1f73b4>
80217770:	00800044 	movi	r2,1
80217774:	002b883a 	mov	r21,zero
80217778:	003f1f06 	br	802173f8 <__reset+0xfa1f73f8>
8021777c:	81400204 	addi	r5,r16,8
80217780:	9009883a 	mov	r4,r18
80217784:	02163fc0 	call	802163fc <_free_r>
80217788:	00a008b4 	movhi	r2,32802
8021778c:	109b2a04 	addi	r2,r2,27816
80217790:	10c00017 	ldw	r3,0(r2)
80217794:	003f2c06 	br	80217448 <__reset+0xfa1f7448>
80217798:	00c05504 	movi	r3,340
8021779c:	18800536 	bltu	r3,r2,802177b4 <_malloc_r+0x7cc>
802177a0:	3804d3fa 	srli	r2,r7,15
802177a4:	11401e04 	addi	r5,r2,120
802177a8:	10c01dc4 	addi	r3,r2,119
802177ac:	294b883a 	add	r5,r5,r5
802177b0:	003f5606 	br	8021750c <__reset+0xfa1f750c>
802177b4:	00c15504 	movi	r3,1364
802177b8:	18800536 	bltu	r3,r2,802177d0 <_malloc_r+0x7e8>
802177bc:	3804d4ba 	srli	r2,r7,18
802177c0:	11401f44 	addi	r5,r2,125
802177c4:	10c01f04 	addi	r3,r2,124
802177c8:	294b883a 	add	r5,r5,r5
802177cc:	003f4f06 	br	8021750c <__reset+0xfa1f750c>
802177d0:	01403f84 	movi	r5,254
802177d4:	00c01f84 	movi	r3,126
802177d8:	003f4c06 	br	8021750c <__reset+0xfa1f750c>
802177dc:	98800117 	ldw	r2,4(r19)
802177e0:	003fa006 	br	80217664 <__reset+0xfa1f7664>
802177e4:	8808d0fa 	srli	r4,r17,3
802177e8:	20800044 	addi	r2,r4,1
802177ec:	1085883a 	add	r2,r2,r2
802177f0:	003e9006 	br	80217234 <__reset+0xfa1f7234>

802177f4 <memchr>:
802177f4:	208000cc 	andi	r2,r4,3
802177f8:	280f883a 	mov	r7,r5
802177fc:	10003426 	beq	r2,zero,802178d0 <memchr+0xdc>
80217800:	30bfffc4 	addi	r2,r6,-1
80217804:	30001a26 	beq	r6,zero,80217870 <memchr+0x7c>
80217808:	20c00003 	ldbu	r3,0(r4)
8021780c:	29803fcc 	andi	r6,r5,255
80217810:	30c0051e 	bne	r6,r3,80217828 <memchr+0x34>
80217814:	00001806 	br	80217878 <memchr+0x84>
80217818:	10001526 	beq	r2,zero,80217870 <memchr+0x7c>
8021781c:	20c00003 	ldbu	r3,0(r4)
80217820:	10bfffc4 	addi	r2,r2,-1
80217824:	30c01426 	beq	r6,r3,80217878 <memchr+0x84>
80217828:	21000044 	addi	r4,r4,1
8021782c:	20c000cc 	andi	r3,r4,3
80217830:	183ff91e 	bne	r3,zero,80217818 <__reset+0xfa1f7818>
80217834:	020000c4 	movi	r8,3
80217838:	40801136 	bltu	r8,r2,80217880 <memchr+0x8c>
8021783c:	10000c26 	beq	r2,zero,80217870 <memchr+0x7c>
80217840:	20c00003 	ldbu	r3,0(r4)
80217844:	29403fcc 	andi	r5,r5,255
80217848:	28c00b26 	beq	r5,r3,80217878 <memchr+0x84>
8021784c:	20c00044 	addi	r3,r4,1
80217850:	39803fcc 	andi	r6,r7,255
80217854:	2089883a 	add	r4,r4,r2
80217858:	00000306 	br	80217868 <memchr+0x74>
8021785c:	18c00044 	addi	r3,r3,1
80217860:	197fffc3 	ldbu	r5,-1(r3)
80217864:	31400526 	beq	r6,r5,8021787c <memchr+0x88>
80217868:	1805883a 	mov	r2,r3
8021786c:	20fffb1e 	bne	r4,r3,8021785c <__reset+0xfa1f785c>
80217870:	0005883a 	mov	r2,zero
80217874:	f800283a 	ret
80217878:	2005883a 	mov	r2,r4
8021787c:	f800283a 	ret
80217880:	28c03fcc 	andi	r3,r5,255
80217884:	1812923a 	slli	r9,r3,8
80217888:	02ffbff4 	movhi	r11,65279
8021788c:	02a02074 	movhi	r10,32897
80217890:	48d2b03a 	or	r9,r9,r3
80217894:	4806943a 	slli	r3,r9,16
80217898:	5affbfc4 	addi	r11,r11,-257
8021789c:	52a02004 	addi	r10,r10,-32640
802178a0:	48d2b03a 	or	r9,r9,r3
802178a4:	20c00017 	ldw	r3,0(r4)
802178a8:	48c6f03a 	xor	r3,r9,r3
802178ac:	1acd883a 	add	r6,r3,r11
802178b0:	00c6303a 	nor	r3,zero,r3
802178b4:	30c6703a 	and	r3,r6,r3
802178b8:	1a86703a 	and	r3,r3,r10
802178bc:	183fe01e 	bne	r3,zero,80217840 <__reset+0xfa1f7840>
802178c0:	10bfff04 	addi	r2,r2,-4
802178c4:	21000104 	addi	r4,r4,4
802178c8:	40bff636 	bltu	r8,r2,802178a4 <__reset+0xfa1f78a4>
802178cc:	003fdb06 	br	8021783c <__reset+0xfa1f783c>
802178d0:	3005883a 	mov	r2,r6
802178d4:	003fd706 	br	80217834 <__reset+0xfa1f7834>

802178d8 <memmove>:
802178d8:	2005883a 	mov	r2,r4
802178dc:	29000b2e 	bgeu	r5,r4,8021790c <memmove+0x34>
802178e0:	298f883a 	add	r7,r5,r6
802178e4:	21c0092e 	bgeu	r4,r7,8021790c <memmove+0x34>
802178e8:	2187883a 	add	r3,r4,r6
802178ec:	198bc83a 	sub	r5,r3,r6
802178f0:	30004826 	beq	r6,zero,80217a14 <memmove+0x13c>
802178f4:	39ffffc4 	addi	r7,r7,-1
802178f8:	39000003 	ldbu	r4,0(r7)
802178fc:	18ffffc4 	addi	r3,r3,-1
80217900:	19000005 	stb	r4,0(r3)
80217904:	28fffb1e 	bne	r5,r3,802178f4 <__reset+0xfa1f78f4>
80217908:	f800283a 	ret
8021790c:	00c003c4 	movi	r3,15
80217910:	1980412e 	bgeu	r3,r6,80217a18 <memmove+0x140>
80217914:	2886b03a 	or	r3,r5,r2
80217918:	18c000cc 	andi	r3,r3,3
8021791c:	1800401e 	bne	r3,zero,80217a20 <memmove+0x148>
80217920:	33fffc04 	addi	r15,r6,-16
80217924:	781ed13a 	srli	r15,r15,4
80217928:	28c00104 	addi	r3,r5,4
8021792c:	13400104 	addi	r13,r2,4
80217930:	781c913a 	slli	r14,r15,4
80217934:	2b000204 	addi	r12,r5,8
80217938:	12c00204 	addi	r11,r2,8
8021793c:	73800504 	addi	r14,r14,20
80217940:	2a800304 	addi	r10,r5,12
80217944:	12400304 	addi	r9,r2,12
80217948:	2b9d883a 	add	r14,r5,r14
8021794c:	2811883a 	mov	r8,r5
80217950:	100f883a 	mov	r7,r2
80217954:	41000017 	ldw	r4,0(r8)
80217958:	39c00404 	addi	r7,r7,16
8021795c:	18c00404 	addi	r3,r3,16
80217960:	393ffc15 	stw	r4,-16(r7)
80217964:	193ffc17 	ldw	r4,-16(r3)
80217968:	6b400404 	addi	r13,r13,16
8021796c:	5ac00404 	addi	r11,r11,16
80217970:	693ffc15 	stw	r4,-16(r13)
80217974:	61000017 	ldw	r4,0(r12)
80217978:	4a400404 	addi	r9,r9,16
8021797c:	42000404 	addi	r8,r8,16
80217980:	593ffc15 	stw	r4,-16(r11)
80217984:	51000017 	ldw	r4,0(r10)
80217988:	63000404 	addi	r12,r12,16
8021798c:	52800404 	addi	r10,r10,16
80217990:	493ffc15 	stw	r4,-16(r9)
80217994:	1bbfef1e 	bne	r3,r14,80217954 <__reset+0xfa1f7954>
80217998:	79000044 	addi	r4,r15,1
8021799c:	2008913a 	slli	r4,r4,4
802179a0:	328003cc 	andi	r10,r6,15
802179a4:	02c000c4 	movi	r11,3
802179a8:	1107883a 	add	r3,r2,r4
802179ac:	290b883a 	add	r5,r5,r4
802179b0:	5a801e2e 	bgeu	r11,r10,80217a2c <memmove+0x154>
802179b4:	1813883a 	mov	r9,r3
802179b8:	2811883a 	mov	r8,r5
802179bc:	500f883a 	mov	r7,r10
802179c0:	41000017 	ldw	r4,0(r8)
802179c4:	4a400104 	addi	r9,r9,4
802179c8:	39ffff04 	addi	r7,r7,-4
802179cc:	493fff15 	stw	r4,-4(r9)
802179d0:	42000104 	addi	r8,r8,4
802179d4:	59fffa36 	bltu	r11,r7,802179c0 <__reset+0xfa1f79c0>
802179d8:	513fff04 	addi	r4,r10,-4
802179dc:	2008d0ba 	srli	r4,r4,2
802179e0:	318000cc 	andi	r6,r6,3
802179e4:	21000044 	addi	r4,r4,1
802179e8:	2109883a 	add	r4,r4,r4
802179ec:	2109883a 	add	r4,r4,r4
802179f0:	1907883a 	add	r3,r3,r4
802179f4:	290b883a 	add	r5,r5,r4
802179f8:	30000b26 	beq	r6,zero,80217a28 <memmove+0x150>
802179fc:	198d883a 	add	r6,r3,r6
80217a00:	29c00003 	ldbu	r7,0(r5)
80217a04:	18c00044 	addi	r3,r3,1
80217a08:	29400044 	addi	r5,r5,1
80217a0c:	19ffffc5 	stb	r7,-1(r3)
80217a10:	19bffb1e 	bne	r3,r6,80217a00 <__reset+0xfa1f7a00>
80217a14:	f800283a 	ret
80217a18:	1007883a 	mov	r3,r2
80217a1c:	003ff606 	br	802179f8 <__reset+0xfa1f79f8>
80217a20:	1007883a 	mov	r3,r2
80217a24:	003ff506 	br	802179fc <__reset+0xfa1f79fc>
80217a28:	f800283a 	ret
80217a2c:	500d883a 	mov	r6,r10
80217a30:	003ff106 	br	802179f8 <__reset+0xfa1f79f8>

80217a34 <memset>:
80217a34:	20c000cc 	andi	r3,r4,3
80217a38:	2005883a 	mov	r2,r4
80217a3c:	18004426 	beq	r3,zero,80217b50 <memset+0x11c>
80217a40:	31ffffc4 	addi	r7,r6,-1
80217a44:	30004026 	beq	r6,zero,80217b48 <memset+0x114>
80217a48:	2813883a 	mov	r9,r5
80217a4c:	200d883a 	mov	r6,r4
80217a50:	2007883a 	mov	r3,r4
80217a54:	00000406 	br	80217a68 <memset+0x34>
80217a58:	3a3fffc4 	addi	r8,r7,-1
80217a5c:	31800044 	addi	r6,r6,1
80217a60:	38003926 	beq	r7,zero,80217b48 <memset+0x114>
80217a64:	400f883a 	mov	r7,r8
80217a68:	18c00044 	addi	r3,r3,1
80217a6c:	32400005 	stb	r9,0(r6)
80217a70:	1a0000cc 	andi	r8,r3,3
80217a74:	403ff81e 	bne	r8,zero,80217a58 <__reset+0xfa1f7a58>
80217a78:	010000c4 	movi	r4,3
80217a7c:	21c02d2e 	bgeu	r4,r7,80217b34 <memset+0x100>
80217a80:	29003fcc 	andi	r4,r5,255
80217a84:	200c923a 	slli	r6,r4,8
80217a88:	3108b03a 	or	r4,r6,r4
80217a8c:	200c943a 	slli	r6,r4,16
80217a90:	218cb03a 	or	r6,r4,r6
80217a94:	010003c4 	movi	r4,15
80217a98:	21c0182e 	bgeu	r4,r7,80217afc <memset+0xc8>
80217a9c:	3b3ffc04 	addi	r12,r7,-16
80217aa0:	6018d13a 	srli	r12,r12,4
80217aa4:	1a000104 	addi	r8,r3,4
80217aa8:	1ac00204 	addi	r11,r3,8
80217aac:	6008913a 	slli	r4,r12,4
80217ab0:	1a800304 	addi	r10,r3,12
80217ab4:	1813883a 	mov	r9,r3
80217ab8:	21000504 	addi	r4,r4,20
80217abc:	1909883a 	add	r4,r3,r4
80217ac0:	49800015 	stw	r6,0(r9)
80217ac4:	41800015 	stw	r6,0(r8)
80217ac8:	59800015 	stw	r6,0(r11)
80217acc:	51800015 	stw	r6,0(r10)
80217ad0:	42000404 	addi	r8,r8,16
80217ad4:	4a400404 	addi	r9,r9,16
80217ad8:	5ac00404 	addi	r11,r11,16
80217adc:	52800404 	addi	r10,r10,16
80217ae0:	413ff71e 	bne	r8,r4,80217ac0 <__reset+0xfa1f7ac0>
80217ae4:	63000044 	addi	r12,r12,1
80217ae8:	6018913a 	slli	r12,r12,4
80217aec:	39c003cc 	andi	r7,r7,15
80217af0:	010000c4 	movi	r4,3
80217af4:	1b07883a 	add	r3,r3,r12
80217af8:	21c00e2e 	bgeu	r4,r7,80217b34 <memset+0x100>
80217afc:	1813883a 	mov	r9,r3
80217b00:	3811883a 	mov	r8,r7
80217b04:	010000c4 	movi	r4,3
80217b08:	49800015 	stw	r6,0(r9)
80217b0c:	423fff04 	addi	r8,r8,-4
80217b10:	4a400104 	addi	r9,r9,4
80217b14:	223ffc36 	bltu	r4,r8,80217b08 <__reset+0xfa1f7b08>
80217b18:	393fff04 	addi	r4,r7,-4
80217b1c:	2008d0ba 	srli	r4,r4,2
80217b20:	39c000cc 	andi	r7,r7,3
80217b24:	21000044 	addi	r4,r4,1
80217b28:	2109883a 	add	r4,r4,r4
80217b2c:	2109883a 	add	r4,r4,r4
80217b30:	1907883a 	add	r3,r3,r4
80217b34:	38000526 	beq	r7,zero,80217b4c <memset+0x118>
80217b38:	19cf883a 	add	r7,r3,r7
80217b3c:	19400005 	stb	r5,0(r3)
80217b40:	18c00044 	addi	r3,r3,1
80217b44:	38fffd1e 	bne	r7,r3,80217b3c <__reset+0xfa1f7b3c>
80217b48:	f800283a 	ret
80217b4c:	f800283a 	ret
80217b50:	2007883a 	mov	r3,r4
80217b54:	300f883a 	mov	r7,r6
80217b58:	003fc706 	br	80217a78 <__reset+0xfa1f7a78>

80217b5c <_Balloc>:
80217b5c:	20801317 	ldw	r2,76(r4)
80217b60:	defffc04 	addi	sp,sp,-16
80217b64:	dc400115 	stw	r17,4(sp)
80217b68:	dc000015 	stw	r16,0(sp)
80217b6c:	dfc00315 	stw	ra,12(sp)
80217b70:	dc800215 	stw	r18,8(sp)
80217b74:	2023883a 	mov	r17,r4
80217b78:	2821883a 	mov	r16,r5
80217b7c:	10000f26 	beq	r2,zero,80217bbc <_Balloc+0x60>
80217b80:	8407883a 	add	r3,r16,r16
80217b84:	18c7883a 	add	r3,r3,r3
80217b88:	10c7883a 	add	r3,r2,r3
80217b8c:	18800017 	ldw	r2,0(r3)
80217b90:	10001126 	beq	r2,zero,80217bd8 <_Balloc+0x7c>
80217b94:	11000017 	ldw	r4,0(r2)
80217b98:	19000015 	stw	r4,0(r3)
80217b9c:	10000415 	stw	zero,16(r2)
80217ba0:	10000315 	stw	zero,12(r2)
80217ba4:	dfc00317 	ldw	ra,12(sp)
80217ba8:	dc800217 	ldw	r18,8(sp)
80217bac:	dc400117 	ldw	r17,4(sp)
80217bb0:	dc000017 	ldw	r16,0(sp)
80217bb4:	dec00404 	addi	sp,sp,16
80217bb8:	f800283a 	ret
80217bbc:	01800844 	movi	r6,33
80217bc0:	01400104 	movi	r5,4
80217bc4:	021bea40 	call	8021bea4 <_calloc_r>
80217bc8:	88801315 	stw	r2,76(r17)
80217bcc:	103fec1e 	bne	r2,zero,80217b80 <__reset+0xfa1f7b80>
80217bd0:	0005883a 	mov	r2,zero
80217bd4:	003ff306 	br	80217ba4 <__reset+0xfa1f7ba4>
80217bd8:	01400044 	movi	r5,1
80217bdc:	2c24983a 	sll	r18,r5,r16
80217be0:	8809883a 	mov	r4,r17
80217be4:	91800144 	addi	r6,r18,5
80217be8:	318d883a 	add	r6,r6,r6
80217bec:	318d883a 	add	r6,r6,r6
80217bf0:	021bea40 	call	8021bea4 <_calloc_r>
80217bf4:	103ff626 	beq	r2,zero,80217bd0 <__reset+0xfa1f7bd0>
80217bf8:	14000115 	stw	r16,4(r2)
80217bfc:	14800215 	stw	r18,8(r2)
80217c00:	003fe606 	br	80217b9c <__reset+0xfa1f7b9c>

80217c04 <_Bfree>:
80217c04:	28000826 	beq	r5,zero,80217c28 <_Bfree+0x24>
80217c08:	28c00117 	ldw	r3,4(r5)
80217c0c:	20801317 	ldw	r2,76(r4)
80217c10:	18c7883a 	add	r3,r3,r3
80217c14:	18c7883a 	add	r3,r3,r3
80217c18:	10c5883a 	add	r2,r2,r3
80217c1c:	10c00017 	ldw	r3,0(r2)
80217c20:	28c00015 	stw	r3,0(r5)
80217c24:	11400015 	stw	r5,0(r2)
80217c28:	f800283a 	ret

80217c2c <__multadd>:
80217c2c:	defffa04 	addi	sp,sp,-24
80217c30:	dc800315 	stw	r18,12(sp)
80217c34:	dc400215 	stw	r17,8(sp)
80217c38:	dc000115 	stw	r16,4(sp)
80217c3c:	2823883a 	mov	r17,r5
80217c40:	2c000417 	ldw	r16,16(r5)
80217c44:	dfc00515 	stw	ra,20(sp)
80217c48:	dcc00415 	stw	r19,16(sp)
80217c4c:	2025883a 	mov	r18,r4
80217c50:	29400504 	addi	r5,r5,20
80217c54:	0011883a 	mov	r8,zero
80217c58:	28c00017 	ldw	r3,0(r5)
80217c5c:	29400104 	addi	r5,r5,4
80217c60:	42000044 	addi	r8,r8,1
80217c64:	18bfffcc 	andi	r2,r3,65535
80217c68:	1185383a 	mul	r2,r2,r6
80217c6c:	1806d43a 	srli	r3,r3,16
80217c70:	11cf883a 	add	r7,r2,r7
80217c74:	3808d43a 	srli	r4,r7,16
80217c78:	1987383a 	mul	r3,r3,r6
80217c7c:	38bfffcc 	andi	r2,r7,65535
80217c80:	1907883a 	add	r3,r3,r4
80217c84:	1808943a 	slli	r4,r3,16
80217c88:	180ed43a 	srli	r7,r3,16
80217c8c:	2085883a 	add	r2,r4,r2
80217c90:	28bfff15 	stw	r2,-4(r5)
80217c94:	443ff016 	blt	r8,r16,80217c58 <__reset+0xfa1f7c58>
80217c98:	38000926 	beq	r7,zero,80217cc0 <__multadd+0x94>
80217c9c:	88800217 	ldw	r2,8(r17)
80217ca0:	80800f0e 	bge	r16,r2,80217ce0 <__multadd+0xb4>
80217ca4:	80800144 	addi	r2,r16,5
80217ca8:	1085883a 	add	r2,r2,r2
80217cac:	1085883a 	add	r2,r2,r2
80217cb0:	8885883a 	add	r2,r17,r2
80217cb4:	11c00015 	stw	r7,0(r2)
80217cb8:	84000044 	addi	r16,r16,1
80217cbc:	8c000415 	stw	r16,16(r17)
80217cc0:	8805883a 	mov	r2,r17
80217cc4:	dfc00517 	ldw	ra,20(sp)
80217cc8:	dcc00417 	ldw	r19,16(sp)
80217ccc:	dc800317 	ldw	r18,12(sp)
80217cd0:	dc400217 	ldw	r17,8(sp)
80217cd4:	dc000117 	ldw	r16,4(sp)
80217cd8:	dec00604 	addi	sp,sp,24
80217cdc:	f800283a 	ret
80217ce0:	89400117 	ldw	r5,4(r17)
80217ce4:	9009883a 	mov	r4,r18
80217ce8:	d9c00015 	stw	r7,0(sp)
80217cec:	29400044 	addi	r5,r5,1
80217cf0:	0217b5c0 	call	80217b5c <_Balloc>
80217cf4:	89800417 	ldw	r6,16(r17)
80217cf8:	89400304 	addi	r5,r17,12
80217cfc:	11000304 	addi	r4,r2,12
80217d00:	31800084 	addi	r6,r6,2
80217d04:	318d883a 	add	r6,r6,r6
80217d08:	318d883a 	add	r6,r6,r6
80217d0c:	1027883a 	mov	r19,r2
80217d10:	020fa280 	call	8020fa28 <memcpy>
80217d14:	d9c00017 	ldw	r7,0(sp)
80217d18:	88000a26 	beq	r17,zero,80217d44 <__multadd+0x118>
80217d1c:	88c00117 	ldw	r3,4(r17)
80217d20:	90801317 	ldw	r2,76(r18)
80217d24:	18c7883a 	add	r3,r3,r3
80217d28:	18c7883a 	add	r3,r3,r3
80217d2c:	10c5883a 	add	r2,r2,r3
80217d30:	10c00017 	ldw	r3,0(r2)
80217d34:	88c00015 	stw	r3,0(r17)
80217d38:	14400015 	stw	r17,0(r2)
80217d3c:	9823883a 	mov	r17,r19
80217d40:	003fd806 	br	80217ca4 <__reset+0xfa1f7ca4>
80217d44:	9823883a 	mov	r17,r19
80217d48:	003fd606 	br	80217ca4 <__reset+0xfa1f7ca4>

80217d4c <__s2b>:
80217d4c:	defff904 	addi	sp,sp,-28
80217d50:	dc400115 	stw	r17,4(sp)
80217d54:	dc000015 	stw	r16,0(sp)
80217d58:	2023883a 	mov	r17,r4
80217d5c:	2821883a 	mov	r16,r5
80217d60:	39000204 	addi	r4,r7,8
80217d64:	01400244 	movi	r5,9
80217d68:	dcc00315 	stw	r19,12(sp)
80217d6c:	dc800215 	stw	r18,8(sp)
80217d70:	dfc00615 	stw	ra,24(sp)
80217d74:	dd400515 	stw	r21,20(sp)
80217d78:	dd000415 	stw	r20,16(sp)
80217d7c:	3825883a 	mov	r18,r7
80217d80:	3027883a 	mov	r19,r6
80217d84:	021d1d40 	call	8021d1d4 <__divsi3>
80217d88:	00c00044 	movi	r3,1
80217d8c:	000b883a 	mov	r5,zero
80217d90:	1880030e 	bge	r3,r2,80217da0 <__s2b+0x54>
80217d94:	18c7883a 	add	r3,r3,r3
80217d98:	29400044 	addi	r5,r5,1
80217d9c:	18bffd16 	blt	r3,r2,80217d94 <__reset+0xfa1f7d94>
80217da0:	8809883a 	mov	r4,r17
80217da4:	0217b5c0 	call	80217b5c <_Balloc>
80217da8:	d8c00717 	ldw	r3,28(sp)
80217dac:	10c00515 	stw	r3,20(r2)
80217db0:	00c00044 	movi	r3,1
80217db4:	10c00415 	stw	r3,16(r2)
80217db8:	00c00244 	movi	r3,9
80217dbc:	1cc0210e 	bge	r3,r19,80217e44 <__s2b+0xf8>
80217dc0:	80eb883a 	add	r21,r16,r3
80217dc4:	a829883a 	mov	r20,r21
80217dc8:	84e1883a 	add	r16,r16,r19
80217dcc:	a1c00007 	ldb	r7,0(r20)
80217dd0:	01800284 	movi	r6,10
80217dd4:	a5000044 	addi	r20,r20,1
80217dd8:	100b883a 	mov	r5,r2
80217ddc:	39fff404 	addi	r7,r7,-48
80217de0:	8809883a 	mov	r4,r17
80217de4:	0217c2c0 	call	80217c2c <__multadd>
80217de8:	a43ff81e 	bne	r20,r16,80217dcc <__reset+0xfa1f7dcc>
80217dec:	ace1883a 	add	r16,r21,r19
80217df0:	843ffe04 	addi	r16,r16,-8
80217df4:	9c800a0e 	bge	r19,r18,80217e20 <__s2b+0xd4>
80217df8:	94e5c83a 	sub	r18,r18,r19
80217dfc:	84a5883a 	add	r18,r16,r18
80217e00:	81c00007 	ldb	r7,0(r16)
80217e04:	01800284 	movi	r6,10
80217e08:	84000044 	addi	r16,r16,1
80217e0c:	100b883a 	mov	r5,r2
80217e10:	39fff404 	addi	r7,r7,-48
80217e14:	8809883a 	mov	r4,r17
80217e18:	0217c2c0 	call	80217c2c <__multadd>
80217e1c:	84bff81e 	bne	r16,r18,80217e00 <__reset+0xfa1f7e00>
80217e20:	dfc00617 	ldw	ra,24(sp)
80217e24:	dd400517 	ldw	r21,20(sp)
80217e28:	dd000417 	ldw	r20,16(sp)
80217e2c:	dcc00317 	ldw	r19,12(sp)
80217e30:	dc800217 	ldw	r18,8(sp)
80217e34:	dc400117 	ldw	r17,4(sp)
80217e38:	dc000017 	ldw	r16,0(sp)
80217e3c:	dec00704 	addi	sp,sp,28
80217e40:	f800283a 	ret
80217e44:	84000284 	addi	r16,r16,10
80217e48:	1827883a 	mov	r19,r3
80217e4c:	003fe906 	br	80217df4 <__reset+0xfa1f7df4>

80217e50 <__hi0bits>:
80217e50:	20bfffec 	andhi	r2,r4,65535
80217e54:	1000141e 	bne	r2,zero,80217ea8 <__hi0bits+0x58>
80217e58:	2008943a 	slli	r4,r4,16
80217e5c:	00800404 	movi	r2,16
80217e60:	20ffc02c 	andhi	r3,r4,65280
80217e64:	1800021e 	bne	r3,zero,80217e70 <__hi0bits+0x20>
80217e68:	2008923a 	slli	r4,r4,8
80217e6c:	10800204 	addi	r2,r2,8
80217e70:	20fc002c 	andhi	r3,r4,61440
80217e74:	1800021e 	bne	r3,zero,80217e80 <__hi0bits+0x30>
80217e78:	2008913a 	slli	r4,r4,4
80217e7c:	10800104 	addi	r2,r2,4
80217e80:	20f0002c 	andhi	r3,r4,49152
80217e84:	1800031e 	bne	r3,zero,80217e94 <__hi0bits+0x44>
80217e88:	2109883a 	add	r4,r4,r4
80217e8c:	10800084 	addi	r2,r2,2
80217e90:	2109883a 	add	r4,r4,r4
80217e94:	20000316 	blt	r4,zero,80217ea4 <__hi0bits+0x54>
80217e98:	2110002c 	andhi	r4,r4,16384
80217e9c:	2000041e 	bne	r4,zero,80217eb0 <__hi0bits+0x60>
80217ea0:	00800804 	movi	r2,32
80217ea4:	f800283a 	ret
80217ea8:	0005883a 	mov	r2,zero
80217eac:	003fec06 	br	80217e60 <__reset+0xfa1f7e60>
80217eb0:	10800044 	addi	r2,r2,1
80217eb4:	f800283a 	ret

80217eb8 <__lo0bits>:
80217eb8:	20c00017 	ldw	r3,0(r4)
80217ebc:	188001cc 	andi	r2,r3,7
80217ec0:	10000826 	beq	r2,zero,80217ee4 <__lo0bits+0x2c>
80217ec4:	1880004c 	andi	r2,r3,1
80217ec8:	1000211e 	bne	r2,zero,80217f50 <__lo0bits+0x98>
80217ecc:	1880008c 	andi	r2,r3,2
80217ed0:	1000211e 	bne	r2,zero,80217f58 <__lo0bits+0xa0>
80217ed4:	1806d0ba 	srli	r3,r3,2
80217ed8:	00800084 	movi	r2,2
80217edc:	20c00015 	stw	r3,0(r4)
80217ee0:	f800283a 	ret
80217ee4:	18bfffcc 	andi	r2,r3,65535
80217ee8:	10001326 	beq	r2,zero,80217f38 <__lo0bits+0x80>
80217eec:	0005883a 	mov	r2,zero
80217ef0:	19403fcc 	andi	r5,r3,255
80217ef4:	2800021e 	bne	r5,zero,80217f00 <__lo0bits+0x48>
80217ef8:	1806d23a 	srli	r3,r3,8
80217efc:	10800204 	addi	r2,r2,8
80217f00:	194003cc 	andi	r5,r3,15
80217f04:	2800021e 	bne	r5,zero,80217f10 <__lo0bits+0x58>
80217f08:	1806d13a 	srli	r3,r3,4
80217f0c:	10800104 	addi	r2,r2,4
80217f10:	194000cc 	andi	r5,r3,3
80217f14:	2800021e 	bne	r5,zero,80217f20 <__lo0bits+0x68>
80217f18:	1806d0ba 	srli	r3,r3,2
80217f1c:	10800084 	addi	r2,r2,2
80217f20:	1940004c 	andi	r5,r3,1
80217f24:	2800081e 	bne	r5,zero,80217f48 <__lo0bits+0x90>
80217f28:	1806d07a 	srli	r3,r3,1
80217f2c:	1800051e 	bne	r3,zero,80217f44 <__lo0bits+0x8c>
80217f30:	00800804 	movi	r2,32
80217f34:	f800283a 	ret
80217f38:	1806d43a 	srli	r3,r3,16
80217f3c:	00800404 	movi	r2,16
80217f40:	003feb06 	br	80217ef0 <__reset+0xfa1f7ef0>
80217f44:	10800044 	addi	r2,r2,1
80217f48:	20c00015 	stw	r3,0(r4)
80217f4c:	f800283a 	ret
80217f50:	0005883a 	mov	r2,zero
80217f54:	f800283a 	ret
80217f58:	1806d07a 	srli	r3,r3,1
80217f5c:	00800044 	movi	r2,1
80217f60:	20c00015 	stw	r3,0(r4)
80217f64:	f800283a 	ret

80217f68 <__i2b>:
80217f68:	defffd04 	addi	sp,sp,-12
80217f6c:	dc000015 	stw	r16,0(sp)
80217f70:	04000044 	movi	r16,1
80217f74:	dc400115 	stw	r17,4(sp)
80217f78:	2823883a 	mov	r17,r5
80217f7c:	800b883a 	mov	r5,r16
80217f80:	dfc00215 	stw	ra,8(sp)
80217f84:	0217b5c0 	call	80217b5c <_Balloc>
80217f88:	14400515 	stw	r17,20(r2)
80217f8c:	14000415 	stw	r16,16(r2)
80217f90:	dfc00217 	ldw	ra,8(sp)
80217f94:	dc400117 	ldw	r17,4(sp)
80217f98:	dc000017 	ldw	r16,0(sp)
80217f9c:	dec00304 	addi	sp,sp,12
80217fa0:	f800283a 	ret

80217fa4 <__multiply>:
80217fa4:	defffa04 	addi	sp,sp,-24
80217fa8:	dcc00315 	stw	r19,12(sp)
80217fac:	dc800215 	stw	r18,8(sp)
80217fb0:	34c00417 	ldw	r19,16(r6)
80217fb4:	2c800417 	ldw	r18,16(r5)
80217fb8:	dd000415 	stw	r20,16(sp)
80217fbc:	dc400115 	stw	r17,4(sp)
80217fc0:	dfc00515 	stw	ra,20(sp)
80217fc4:	dc000015 	stw	r16,0(sp)
80217fc8:	2829883a 	mov	r20,r5
80217fcc:	3023883a 	mov	r17,r6
80217fd0:	94c0050e 	bge	r18,r19,80217fe8 <__multiply+0x44>
80217fd4:	9007883a 	mov	r3,r18
80217fd8:	3029883a 	mov	r20,r6
80217fdc:	9825883a 	mov	r18,r19
80217fe0:	2823883a 	mov	r17,r5
80217fe4:	1827883a 	mov	r19,r3
80217fe8:	a0800217 	ldw	r2,8(r20)
80217fec:	94e1883a 	add	r16,r18,r19
80217ff0:	a1400117 	ldw	r5,4(r20)
80217ff4:	1400010e 	bge	r2,r16,80217ffc <__multiply+0x58>
80217ff8:	29400044 	addi	r5,r5,1
80217ffc:	0217b5c0 	call	80217b5c <_Balloc>
80218000:	8415883a 	add	r10,r16,r16
80218004:	12c00504 	addi	r11,r2,20
80218008:	5295883a 	add	r10,r10,r10
8021800c:	5a95883a 	add	r10,r11,r10
80218010:	5807883a 	mov	r3,r11
80218014:	5a80032e 	bgeu	r11,r10,80218024 <__multiply+0x80>
80218018:	18000015 	stw	zero,0(r3)
8021801c:	18c00104 	addi	r3,r3,4
80218020:	1abffd36 	bltu	r3,r10,80218018 <__reset+0xfa1f8018>
80218024:	9ce7883a 	add	r19,r19,r19
80218028:	94a5883a 	add	r18,r18,r18
8021802c:	89800504 	addi	r6,r17,20
80218030:	9ce7883a 	add	r19,r19,r19
80218034:	a3400504 	addi	r13,r20,20
80218038:	94a5883a 	add	r18,r18,r18
8021803c:	34d9883a 	add	r12,r6,r19
80218040:	6c93883a 	add	r9,r13,r18
80218044:	3300422e 	bgeu	r6,r12,80218150 <__multiply+0x1ac>
80218048:	37c00017 	ldw	ra,0(r6)
8021804c:	fbffffcc 	andi	r15,ra,65535
80218050:	78001b26 	beq	r15,zero,802180c0 <__multiply+0x11c>
80218054:	5811883a 	mov	r8,r11
80218058:	681d883a 	mov	r14,r13
8021805c:	000f883a 	mov	r7,zero
80218060:	71000017 	ldw	r4,0(r14)
80218064:	40c00017 	ldw	r3,0(r8)
80218068:	73800104 	addi	r14,r14,4
8021806c:	217fffcc 	andi	r5,r4,65535
80218070:	2bcb383a 	mul	r5,r5,r15
80218074:	2008d43a 	srli	r4,r4,16
80218078:	1c7fffcc 	andi	r17,r3,65535
8021807c:	2c4b883a 	add	r5,r5,r17
80218080:	29cb883a 	add	r5,r5,r7
80218084:	23c9383a 	mul	r4,r4,r15
80218088:	1806d43a 	srli	r3,r3,16
8021808c:	280ed43a 	srli	r7,r5,16
80218090:	297fffcc 	andi	r5,r5,65535
80218094:	20c7883a 	add	r3,r4,r3
80218098:	19c7883a 	add	r3,r3,r7
8021809c:	1808943a 	slli	r4,r3,16
802180a0:	4023883a 	mov	r17,r8
802180a4:	180ed43a 	srli	r7,r3,16
802180a8:	214ab03a 	or	r5,r4,r5
802180ac:	41400015 	stw	r5,0(r8)
802180b0:	42000104 	addi	r8,r8,4
802180b4:	727fea36 	bltu	r14,r9,80218060 <__reset+0xfa1f8060>
802180b8:	89c00115 	stw	r7,4(r17)
802180bc:	37c00017 	ldw	ra,0(r6)
802180c0:	f83ed43a 	srli	ra,ra,16
802180c4:	f8001f26 	beq	ra,zero,80218144 <__multiply+0x1a0>
802180c8:	58c00017 	ldw	r3,0(r11)
802180cc:	681d883a 	mov	r14,r13
802180d0:	581f883a 	mov	r15,r11
802180d4:	1811883a 	mov	r8,r3
802180d8:	5825883a 	mov	r18,r11
802180dc:	000f883a 	mov	r7,zero
802180e0:	00000106 	br	802180e8 <__multiply+0x144>
802180e4:	8825883a 	mov	r18,r17
802180e8:	7140000b 	ldhu	r5,0(r14)
802180ec:	4010d43a 	srli	r8,r8,16
802180f0:	193fffcc 	andi	r4,r3,65535
802180f4:	2fcb383a 	mul	r5,r5,ra
802180f8:	7bc00104 	addi	r15,r15,4
802180fc:	73800104 	addi	r14,r14,4
80218100:	2a0b883a 	add	r5,r5,r8
80218104:	29cb883a 	add	r5,r5,r7
80218108:	2806943a 	slli	r3,r5,16
8021810c:	94400104 	addi	r17,r18,4
80218110:	280ad43a 	srli	r5,r5,16
80218114:	1908b03a 	or	r4,r3,r4
80218118:	793fff15 	stw	r4,-4(r15)
8021811c:	70ffff17 	ldw	r3,-4(r14)
80218120:	8a000017 	ldw	r8,0(r17)
80218124:	1806d43a 	srli	r3,r3,16
80218128:	413fffcc 	andi	r4,r8,65535
8021812c:	1fc7383a 	mul	r3,r3,ra
80218130:	1907883a 	add	r3,r3,r4
80218134:	1947883a 	add	r3,r3,r5
80218138:	180ed43a 	srli	r7,r3,16
8021813c:	727fe936 	bltu	r14,r9,802180e4 <__reset+0xfa1f80e4>
80218140:	90c00115 	stw	r3,4(r18)
80218144:	31800104 	addi	r6,r6,4
80218148:	5ac00104 	addi	r11,r11,4
8021814c:	333fbe36 	bltu	r6,r12,80218048 <__reset+0xfa1f8048>
80218150:	0400090e 	bge	zero,r16,80218178 <__multiply+0x1d4>
80218154:	50ffff17 	ldw	r3,-4(r10)
80218158:	52bfff04 	addi	r10,r10,-4
8021815c:	18000326 	beq	r3,zero,8021816c <__multiply+0x1c8>
80218160:	00000506 	br	80218178 <__multiply+0x1d4>
80218164:	50c00017 	ldw	r3,0(r10)
80218168:	1800031e 	bne	r3,zero,80218178 <__multiply+0x1d4>
8021816c:	843fffc4 	addi	r16,r16,-1
80218170:	52bfff04 	addi	r10,r10,-4
80218174:	803ffb1e 	bne	r16,zero,80218164 <__reset+0xfa1f8164>
80218178:	14000415 	stw	r16,16(r2)
8021817c:	dfc00517 	ldw	ra,20(sp)
80218180:	dd000417 	ldw	r20,16(sp)
80218184:	dcc00317 	ldw	r19,12(sp)
80218188:	dc800217 	ldw	r18,8(sp)
8021818c:	dc400117 	ldw	r17,4(sp)
80218190:	dc000017 	ldw	r16,0(sp)
80218194:	dec00604 	addi	sp,sp,24
80218198:	f800283a 	ret

8021819c <__pow5mult>:
8021819c:	defffa04 	addi	sp,sp,-24
802181a0:	dcc00315 	stw	r19,12(sp)
802181a4:	dc000015 	stw	r16,0(sp)
802181a8:	dfc00515 	stw	ra,20(sp)
802181ac:	dd000415 	stw	r20,16(sp)
802181b0:	dc800215 	stw	r18,8(sp)
802181b4:	dc400115 	stw	r17,4(sp)
802181b8:	308000cc 	andi	r2,r6,3
802181bc:	3021883a 	mov	r16,r6
802181c0:	2027883a 	mov	r19,r4
802181c4:	10002f1e 	bne	r2,zero,80218284 <__pow5mult+0xe8>
802181c8:	2825883a 	mov	r18,r5
802181cc:	8021d0ba 	srai	r16,r16,2
802181d0:	80001a26 	beq	r16,zero,8021823c <__pow5mult+0xa0>
802181d4:	9c401217 	ldw	r17,72(r19)
802181d8:	8800061e 	bne	r17,zero,802181f4 <__pow5mult+0x58>
802181dc:	00003406 	br	802182b0 <__pow5mult+0x114>
802181e0:	8021d07a 	srai	r16,r16,1
802181e4:	80001526 	beq	r16,zero,8021823c <__pow5mult+0xa0>
802181e8:	88800017 	ldw	r2,0(r17)
802181ec:	10001c26 	beq	r2,zero,80218260 <__pow5mult+0xc4>
802181f0:	1023883a 	mov	r17,r2
802181f4:	8080004c 	andi	r2,r16,1
802181f8:	103ff926 	beq	r2,zero,802181e0 <__reset+0xfa1f81e0>
802181fc:	880d883a 	mov	r6,r17
80218200:	900b883a 	mov	r5,r18
80218204:	9809883a 	mov	r4,r19
80218208:	0217fa40 	call	80217fa4 <__multiply>
8021820c:	90001b26 	beq	r18,zero,8021827c <__pow5mult+0xe0>
80218210:	91000117 	ldw	r4,4(r18)
80218214:	98c01317 	ldw	r3,76(r19)
80218218:	8021d07a 	srai	r16,r16,1
8021821c:	2109883a 	add	r4,r4,r4
80218220:	2109883a 	add	r4,r4,r4
80218224:	1907883a 	add	r3,r3,r4
80218228:	19000017 	ldw	r4,0(r3)
8021822c:	91000015 	stw	r4,0(r18)
80218230:	1c800015 	stw	r18,0(r3)
80218234:	1025883a 	mov	r18,r2
80218238:	803feb1e 	bne	r16,zero,802181e8 <__reset+0xfa1f81e8>
8021823c:	9005883a 	mov	r2,r18
80218240:	dfc00517 	ldw	ra,20(sp)
80218244:	dd000417 	ldw	r20,16(sp)
80218248:	dcc00317 	ldw	r19,12(sp)
8021824c:	dc800217 	ldw	r18,8(sp)
80218250:	dc400117 	ldw	r17,4(sp)
80218254:	dc000017 	ldw	r16,0(sp)
80218258:	dec00604 	addi	sp,sp,24
8021825c:	f800283a 	ret
80218260:	880d883a 	mov	r6,r17
80218264:	880b883a 	mov	r5,r17
80218268:	9809883a 	mov	r4,r19
8021826c:	0217fa40 	call	80217fa4 <__multiply>
80218270:	88800015 	stw	r2,0(r17)
80218274:	10000015 	stw	zero,0(r2)
80218278:	003fdd06 	br	802181f0 <__reset+0xfa1f81f0>
8021827c:	1025883a 	mov	r18,r2
80218280:	003fd706 	br	802181e0 <__reset+0xfa1f81e0>
80218284:	10bfffc4 	addi	r2,r2,-1
80218288:	1085883a 	add	r2,r2,r2
8021828c:	00e008b4 	movhi	r3,32802
80218290:	18d2ce04 	addi	r3,r3,19256
80218294:	1085883a 	add	r2,r2,r2
80218298:	1885883a 	add	r2,r3,r2
8021829c:	11800017 	ldw	r6,0(r2)
802182a0:	000f883a 	mov	r7,zero
802182a4:	0217c2c0 	call	80217c2c <__multadd>
802182a8:	1025883a 	mov	r18,r2
802182ac:	003fc706 	br	802181cc <__reset+0xfa1f81cc>
802182b0:	05000044 	movi	r20,1
802182b4:	a00b883a 	mov	r5,r20
802182b8:	9809883a 	mov	r4,r19
802182bc:	0217b5c0 	call	80217b5c <_Balloc>
802182c0:	1023883a 	mov	r17,r2
802182c4:	00809c44 	movi	r2,625
802182c8:	88800515 	stw	r2,20(r17)
802182cc:	8d000415 	stw	r20,16(r17)
802182d0:	9c401215 	stw	r17,72(r19)
802182d4:	88000015 	stw	zero,0(r17)
802182d8:	003fc606 	br	802181f4 <__reset+0xfa1f81f4>

802182dc <__lshift>:
802182dc:	defff904 	addi	sp,sp,-28
802182e0:	dd400515 	stw	r21,20(sp)
802182e4:	dcc00315 	stw	r19,12(sp)
802182e8:	302bd17a 	srai	r21,r6,5
802182ec:	2cc00417 	ldw	r19,16(r5)
802182f0:	28800217 	ldw	r2,8(r5)
802182f4:	dd000415 	stw	r20,16(sp)
802182f8:	ace7883a 	add	r19,r21,r19
802182fc:	dc800215 	stw	r18,8(sp)
80218300:	dc400115 	stw	r17,4(sp)
80218304:	dc000015 	stw	r16,0(sp)
80218308:	dfc00615 	stw	ra,24(sp)
8021830c:	9c000044 	addi	r16,r19,1
80218310:	2823883a 	mov	r17,r5
80218314:	3029883a 	mov	r20,r6
80218318:	2025883a 	mov	r18,r4
8021831c:	29400117 	ldw	r5,4(r5)
80218320:	1400030e 	bge	r2,r16,80218330 <__lshift+0x54>
80218324:	1085883a 	add	r2,r2,r2
80218328:	29400044 	addi	r5,r5,1
8021832c:	143ffd16 	blt	r2,r16,80218324 <__reset+0xfa1f8324>
80218330:	9009883a 	mov	r4,r18
80218334:	0217b5c0 	call	80217b5c <_Balloc>
80218338:	10c00504 	addi	r3,r2,20
8021833c:	0540070e 	bge	zero,r21,8021835c <__lshift+0x80>
80218340:	ad6b883a 	add	r21,r21,r21
80218344:	ad6b883a 	add	r21,r21,r21
80218348:	1809883a 	mov	r4,r3
8021834c:	1d47883a 	add	r3,r3,r21
80218350:	20000015 	stw	zero,0(r4)
80218354:	21000104 	addi	r4,r4,4
80218358:	193ffd1e 	bne	r3,r4,80218350 <__reset+0xfa1f8350>
8021835c:	8a000417 	ldw	r8,16(r17)
80218360:	89000504 	addi	r4,r17,20
80218364:	a18007cc 	andi	r6,r20,31
80218368:	4211883a 	add	r8,r8,r8
8021836c:	4211883a 	add	r8,r8,r8
80218370:	2211883a 	add	r8,r4,r8
80218374:	30002326 	beq	r6,zero,80218404 <__lshift+0x128>
80218378:	02400804 	movi	r9,32
8021837c:	4993c83a 	sub	r9,r9,r6
80218380:	000b883a 	mov	r5,zero
80218384:	21c00017 	ldw	r7,0(r4)
80218388:	1815883a 	mov	r10,r3
8021838c:	18c00104 	addi	r3,r3,4
80218390:	398e983a 	sll	r7,r7,r6
80218394:	21000104 	addi	r4,r4,4
80218398:	394ab03a 	or	r5,r7,r5
8021839c:	197fff15 	stw	r5,-4(r3)
802183a0:	217fff17 	ldw	r5,-4(r4)
802183a4:	2a4ad83a 	srl	r5,r5,r9
802183a8:	223ff636 	bltu	r4,r8,80218384 <__reset+0xfa1f8384>
802183ac:	51400115 	stw	r5,4(r10)
802183b0:	28001a1e 	bne	r5,zero,8021841c <__lshift+0x140>
802183b4:	843fffc4 	addi	r16,r16,-1
802183b8:	14000415 	stw	r16,16(r2)
802183bc:	88000826 	beq	r17,zero,802183e0 <__lshift+0x104>
802183c0:	89000117 	ldw	r4,4(r17)
802183c4:	90c01317 	ldw	r3,76(r18)
802183c8:	2109883a 	add	r4,r4,r4
802183cc:	2109883a 	add	r4,r4,r4
802183d0:	1907883a 	add	r3,r3,r4
802183d4:	19000017 	ldw	r4,0(r3)
802183d8:	89000015 	stw	r4,0(r17)
802183dc:	1c400015 	stw	r17,0(r3)
802183e0:	dfc00617 	ldw	ra,24(sp)
802183e4:	dd400517 	ldw	r21,20(sp)
802183e8:	dd000417 	ldw	r20,16(sp)
802183ec:	dcc00317 	ldw	r19,12(sp)
802183f0:	dc800217 	ldw	r18,8(sp)
802183f4:	dc400117 	ldw	r17,4(sp)
802183f8:	dc000017 	ldw	r16,0(sp)
802183fc:	dec00704 	addi	sp,sp,28
80218400:	f800283a 	ret
80218404:	21400017 	ldw	r5,0(r4)
80218408:	18c00104 	addi	r3,r3,4
8021840c:	21000104 	addi	r4,r4,4
80218410:	197fff15 	stw	r5,-4(r3)
80218414:	223ffb36 	bltu	r4,r8,80218404 <__reset+0xfa1f8404>
80218418:	003fe606 	br	802183b4 <__reset+0xfa1f83b4>
8021841c:	9c000084 	addi	r16,r19,2
80218420:	003fe406 	br	802183b4 <__reset+0xfa1f83b4>

80218424 <__mcmp>:
80218424:	20800417 	ldw	r2,16(r4)
80218428:	28c00417 	ldw	r3,16(r5)
8021842c:	10c5c83a 	sub	r2,r2,r3
80218430:	1000111e 	bne	r2,zero,80218478 <__mcmp+0x54>
80218434:	18c7883a 	add	r3,r3,r3
80218438:	18c7883a 	add	r3,r3,r3
8021843c:	21000504 	addi	r4,r4,20
80218440:	29400504 	addi	r5,r5,20
80218444:	20c5883a 	add	r2,r4,r3
80218448:	28cb883a 	add	r5,r5,r3
8021844c:	00000106 	br	80218454 <__mcmp+0x30>
80218450:	20800a2e 	bgeu	r4,r2,8021847c <__mcmp+0x58>
80218454:	10bfff04 	addi	r2,r2,-4
80218458:	297fff04 	addi	r5,r5,-4
8021845c:	11800017 	ldw	r6,0(r2)
80218460:	28c00017 	ldw	r3,0(r5)
80218464:	30fffa26 	beq	r6,r3,80218450 <__reset+0xfa1f8450>
80218468:	30c00236 	bltu	r6,r3,80218474 <__mcmp+0x50>
8021846c:	00800044 	movi	r2,1
80218470:	f800283a 	ret
80218474:	00bfffc4 	movi	r2,-1
80218478:	f800283a 	ret
8021847c:	0005883a 	mov	r2,zero
80218480:	f800283a 	ret

80218484 <__mdiff>:
80218484:	28c00417 	ldw	r3,16(r5)
80218488:	30800417 	ldw	r2,16(r6)
8021848c:	defffa04 	addi	sp,sp,-24
80218490:	dcc00315 	stw	r19,12(sp)
80218494:	dc800215 	stw	r18,8(sp)
80218498:	dfc00515 	stw	ra,20(sp)
8021849c:	dd000415 	stw	r20,16(sp)
802184a0:	dc400115 	stw	r17,4(sp)
802184a4:	dc000015 	stw	r16,0(sp)
802184a8:	1887c83a 	sub	r3,r3,r2
802184ac:	2825883a 	mov	r18,r5
802184b0:	3027883a 	mov	r19,r6
802184b4:	1800141e 	bne	r3,zero,80218508 <__mdiff+0x84>
802184b8:	1085883a 	add	r2,r2,r2
802184bc:	1085883a 	add	r2,r2,r2
802184c0:	2a000504 	addi	r8,r5,20
802184c4:	34000504 	addi	r16,r6,20
802184c8:	4087883a 	add	r3,r8,r2
802184cc:	8085883a 	add	r2,r16,r2
802184d0:	00000106 	br	802184d8 <__mdiff+0x54>
802184d4:	40c0592e 	bgeu	r8,r3,8021863c <__mdiff+0x1b8>
802184d8:	18ffff04 	addi	r3,r3,-4
802184dc:	10bfff04 	addi	r2,r2,-4
802184e0:	19c00017 	ldw	r7,0(r3)
802184e4:	11400017 	ldw	r5,0(r2)
802184e8:	397ffa26 	beq	r7,r5,802184d4 <__reset+0xfa1f84d4>
802184ec:	3940592e 	bgeu	r7,r5,80218654 <__mdiff+0x1d0>
802184f0:	9005883a 	mov	r2,r18
802184f4:	4023883a 	mov	r17,r8
802184f8:	9825883a 	mov	r18,r19
802184fc:	05000044 	movi	r20,1
80218500:	1027883a 	mov	r19,r2
80218504:	00000406 	br	80218518 <__mdiff+0x94>
80218508:	18005616 	blt	r3,zero,80218664 <__mdiff+0x1e0>
8021850c:	34400504 	addi	r17,r6,20
80218510:	2c000504 	addi	r16,r5,20
80218514:	0029883a 	mov	r20,zero
80218518:	91400117 	ldw	r5,4(r18)
8021851c:	0217b5c0 	call	80217b5c <_Balloc>
80218520:	92400417 	ldw	r9,16(r18)
80218524:	9b000417 	ldw	r12,16(r19)
80218528:	12c00504 	addi	r11,r2,20
8021852c:	4a51883a 	add	r8,r9,r9
80218530:	6319883a 	add	r12,r12,r12
80218534:	4211883a 	add	r8,r8,r8
80218538:	6319883a 	add	r12,r12,r12
8021853c:	15000315 	stw	r20,12(r2)
80218540:	8211883a 	add	r8,r16,r8
80218544:	8b19883a 	add	r12,r17,r12
80218548:	0007883a 	mov	r3,zero
8021854c:	81400017 	ldw	r5,0(r16)
80218550:	89c00017 	ldw	r7,0(r17)
80218554:	59800104 	addi	r6,r11,4
80218558:	293fffcc 	andi	r4,r5,65535
8021855c:	20c7883a 	add	r3,r4,r3
80218560:	393fffcc 	andi	r4,r7,65535
80218564:	1909c83a 	sub	r4,r3,r4
80218568:	280ad43a 	srli	r5,r5,16
8021856c:	380ed43a 	srli	r7,r7,16
80218570:	2007d43a 	srai	r3,r4,16
80218574:	213fffcc 	andi	r4,r4,65535
80218578:	29cbc83a 	sub	r5,r5,r7
8021857c:	28c7883a 	add	r3,r5,r3
80218580:	180a943a 	slli	r5,r3,16
80218584:	8c400104 	addi	r17,r17,4
80218588:	84000104 	addi	r16,r16,4
8021858c:	2908b03a 	or	r4,r5,r4
80218590:	59000015 	stw	r4,0(r11)
80218594:	1807d43a 	srai	r3,r3,16
80218598:	3015883a 	mov	r10,r6
8021859c:	3017883a 	mov	r11,r6
802185a0:	8b3fea36 	bltu	r17,r12,8021854c <__reset+0xfa1f854c>
802185a4:	8200162e 	bgeu	r16,r8,80218600 <__mdiff+0x17c>
802185a8:	8017883a 	mov	r11,r16
802185ac:	59400017 	ldw	r5,0(r11)
802185b0:	31800104 	addi	r6,r6,4
802185b4:	5ac00104 	addi	r11,r11,4
802185b8:	293fffcc 	andi	r4,r5,65535
802185bc:	20c7883a 	add	r3,r4,r3
802185c0:	280ed43a 	srli	r7,r5,16
802185c4:	180bd43a 	srai	r5,r3,16
802185c8:	193fffcc 	andi	r4,r3,65535
802185cc:	3947883a 	add	r3,r7,r5
802185d0:	180a943a 	slli	r5,r3,16
802185d4:	1807d43a 	srai	r3,r3,16
802185d8:	2908b03a 	or	r4,r5,r4
802185dc:	313fff15 	stw	r4,-4(r6)
802185e0:	5a3ff236 	bltu	r11,r8,802185ac <__reset+0xfa1f85ac>
802185e4:	0406303a 	nor	r3,zero,r16
802185e8:	1a07883a 	add	r3,r3,r8
802185ec:	1806d0ba 	srli	r3,r3,2
802185f0:	18c00044 	addi	r3,r3,1
802185f4:	18c7883a 	add	r3,r3,r3
802185f8:	18c7883a 	add	r3,r3,r3
802185fc:	50d5883a 	add	r10,r10,r3
80218600:	50ffff04 	addi	r3,r10,-4
80218604:	2000041e 	bne	r4,zero,80218618 <__mdiff+0x194>
80218608:	18ffff04 	addi	r3,r3,-4
8021860c:	19000017 	ldw	r4,0(r3)
80218610:	4a7fffc4 	addi	r9,r9,-1
80218614:	203ffc26 	beq	r4,zero,80218608 <__reset+0xfa1f8608>
80218618:	12400415 	stw	r9,16(r2)
8021861c:	dfc00517 	ldw	ra,20(sp)
80218620:	dd000417 	ldw	r20,16(sp)
80218624:	dcc00317 	ldw	r19,12(sp)
80218628:	dc800217 	ldw	r18,8(sp)
8021862c:	dc400117 	ldw	r17,4(sp)
80218630:	dc000017 	ldw	r16,0(sp)
80218634:	dec00604 	addi	sp,sp,24
80218638:	f800283a 	ret
8021863c:	000b883a 	mov	r5,zero
80218640:	0217b5c0 	call	80217b5c <_Balloc>
80218644:	00c00044 	movi	r3,1
80218648:	10c00415 	stw	r3,16(r2)
8021864c:	10000515 	stw	zero,20(r2)
80218650:	003ff206 	br	8021861c <__reset+0xfa1f861c>
80218654:	8023883a 	mov	r17,r16
80218658:	0029883a 	mov	r20,zero
8021865c:	4021883a 	mov	r16,r8
80218660:	003fad06 	br	80218518 <__reset+0xfa1f8518>
80218664:	9005883a 	mov	r2,r18
80218668:	94400504 	addi	r17,r18,20
8021866c:	9c000504 	addi	r16,r19,20
80218670:	9825883a 	mov	r18,r19
80218674:	05000044 	movi	r20,1
80218678:	1027883a 	mov	r19,r2
8021867c:	003fa606 	br	80218518 <__reset+0xfa1f8518>

80218680 <__ulp>:
80218680:	295ffc2c 	andhi	r5,r5,32752
80218684:	00bf3034 	movhi	r2,64704
80218688:	2887883a 	add	r3,r5,r2
8021868c:	00c0020e 	bge	zero,r3,80218698 <__ulp+0x18>
80218690:	0005883a 	mov	r2,zero
80218694:	f800283a 	ret
80218698:	00c7c83a 	sub	r3,zero,r3
8021869c:	1807d53a 	srai	r3,r3,20
802186a0:	008004c4 	movi	r2,19
802186a4:	10c00b0e 	bge	r2,r3,802186d4 <__ulp+0x54>
802186a8:	18bffb04 	addi	r2,r3,-20
802186ac:	01000784 	movi	r4,30
802186b0:	0007883a 	mov	r3,zero
802186b4:	20800516 	blt	r4,r2,802186cc <__ulp+0x4c>
802186b8:	010007c4 	movi	r4,31
802186bc:	2089c83a 	sub	r4,r4,r2
802186c0:	00800044 	movi	r2,1
802186c4:	1104983a 	sll	r2,r2,r4
802186c8:	f800283a 	ret
802186cc:	00800044 	movi	r2,1
802186d0:	f800283a 	ret
802186d4:	01400234 	movhi	r5,8
802186d8:	28c7d83a 	sra	r3,r5,r3
802186dc:	0005883a 	mov	r2,zero
802186e0:	f800283a 	ret

802186e4 <__b2d>:
802186e4:	defffa04 	addi	sp,sp,-24
802186e8:	dc000015 	stw	r16,0(sp)
802186ec:	24000417 	ldw	r16,16(r4)
802186f0:	dc400115 	stw	r17,4(sp)
802186f4:	24400504 	addi	r17,r4,20
802186f8:	8421883a 	add	r16,r16,r16
802186fc:	8421883a 	add	r16,r16,r16
80218700:	8c21883a 	add	r16,r17,r16
80218704:	dc800215 	stw	r18,8(sp)
80218708:	84bfff17 	ldw	r18,-4(r16)
8021870c:	dd000415 	stw	r20,16(sp)
80218710:	dcc00315 	stw	r19,12(sp)
80218714:	9009883a 	mov	r4,r18
80218718:	2829883a 	mov	r20,r5
8021871c:	dfc00515 	stw	ra,20(sp)
80218720:	0217e500 	call	80217e50 <__hi0bits>
80218724:	00c00804 	movi	r3,32
80218728:	1889c83a 	sub	r4,r3,r2
8021872c:	a1000015 	stw	r4,0(r20)
80218730:	01000284 	movi	r4,10
80218734:	84ffff04 	addi	r19,r16,-4
80218738:	20801216 	blt	r4,r2,80218784 <__b2d+0xa0>
8021873c:	018002c4 	movi	r6,11
80218740:	308dc83a 	sub	r6,r6,r2
80218744:	9186d83a 	srl	r3,r18,r6
80218748:	18cffc34 	orhi	r3,r3,16368
8021874c:	8cc0212e 	bgeu	r17,r19,802187d4 <__b2d+0xf0>
80218750:	813ffe17 	ldw	r4,-8(r16)
80218754:	218cd83a 	srl	r6,r4,r6
80218758:	10800544 	addi	r2,r2,21
8021875c:	9084983a 	sll	r2,r18,r2
80218760:	1184b03a 	or	r2,r2,r6
80218764:	dfc00517 	ldw	ra,20(sp)
80218768:	dd000417 	ldw	r20,16(sp)
8021876c:	dcc00317 	ldw	r19,12(sp)
80218770:	dc800217 	ldw	r18,8(sp)
80218774:	dc400117 	ldw	r17,4(sp)
80218778:	dc000017 	ldw	r16,0(sp)
8021877c:	dec00604 	addi	sp,sp,24
80218780:	f800283a 	ret
80218784:	8cc00f2e 	bgeu	r17,r19,802187c4 <__b2d+0xe0>
80218788:	117ffd44 	addi	r5,r2,-11
8021878c:	80bffe17 	ldw	r2,-8(r16)
80218790:	28000e26 	beq	r5,zero,802187cc <__b2d+0xe8>
80218794:	1949c83a 	sub	r4,r3,r5
80218798:	9164983a 	sll	r18,r18,r5
8021879c:	1106d83a 	srl	r3,r2,r4
802187a0:	81bffe04 	addi	r6,r16,-8
802187a4:	948ffc34 	orhi	r18,r18,16368
802187a8:	90c6b03a 	or	r3,r18,r3
802187ac:	89800e2e 	bgeu	r17,r6,802187e8 <__b2d+0x104>
802187b0:	81bffd17 	ldw	r6,-12(r16)
802187b4:	1144983a 	sll	r2,r2,r5
802187b8:	310ad83a 	srl	r5,r6,r4
802187bc:	2884b03a 	or	r2,r5,r2
802187c0:	003fe806 	br	80218764 <__reset+0xfa1f8764>
802187c4:	10bffd44 	addi	r2,r2,-11
802187c8:	1000041e 	bne	r2,zero,802187dc <__b2d+0xf8>
802187cc:	90cffc34 	orhi	r3,r18,16368
802187d0:	003fe406 	br	80218764 <__reset+0xfa1f8764>
802187d4:	000d883a 	mov	r6,zero
802187d8:	003fdf06 	br	80218758 <__reset+0xfa1f8758>
802187dc:	90a4983a 	sll	r18,r18,r2
802187e0:	0005883a 	mov	r2,zero
802187e4:	003ff906 	br	802187cc <__reset+0xfa1f87cc>
802187e8:	1144983a 	sll	r2,r2,r5
802187ec:	003fdd06 	br	80218764 <__reset+0xfa1f8764>

802187f0 <__d2b>:
802187f0:	defff804 	addi	sp,sp,-32
802187f4:	dc000215 	stw	r16,8(sp)
802187f8:	3021883a 	mov	r16,r6
802187fc:	dc400315 	stw	r17,12(sp)
80218800:	8022907a 	slli	r17,r16,1
80218804:	dd000615 	stw	r20,24(sp)
80218808:	2829883a 	mov	r20,r5
8021880c:	01400044 	movi	r5,1
80218810:	dcc00515 	stw	r19,20(sp)
80218814:	dc800415 	stw	r18,16(sp)
80218818:	dfc00715 	stw	ra,28(sp)
8021881c:	3825883a 	mov	r18,r7
80218820:	8822d57a 	srli	r17,r17,21
80218824:	0217b5c0 	call	80217b5c <_Balloc>
80218828:	1027883a 	mov	r19,r2
8021882c:	00800434 	movhi	r2,16
80218830:	10bfffc4 	addi	r2,r2,-1
80218834:	808c703a 	and	r6,r16,r2
80218838:	88000126 	beq	r17,zero,80218840 <__d2b+0x50>
8021883c:	31800434 	orhi	r6,r6,16
80218840:	d9800015 	stw	r6,0(sp)
80218844:	a0002426 	beq	r20,zero,802188d8 <__d2b+0xe8>
80218848:	d9000104 	addi	r4,sp,4
8021884c:	dd000115 	stw	r20,4(sp)
80218850:	0217eb80 	call	80217eb8 <__lo0bits>
80218854:	d8c00017 	ldw	r3,0(sp)
80218858:	10002f1e 	bne	r2,zero,80218918 <__d2b+0x128>
8021885c:	d9000117 	ldw	r4,4(sp)
80218860:	99000515 	stw	r4,20(r19)
80218864:	1821003a 	cmpeq	r16,r3,zero
80218868:	01000084 	movi	r4,2
8021886c:	2421c83a 	sub	r16,r4,r16
80218870:	98c00615 	stw	r3,24(r19)
80218874:	9c000415 	stw	r16,16(r19)
80218878:	88001f1e 	bne	r17,zero,802188f8 <__d2b+0x108>
8021887c:	10bef384 	addi	r2,r2,-1074
80218880:	90800015 	stw	r2,0(r18)
80218884:	00900034 	movhi	r2,16384
80218888:	10bfffc4 	addi	r2,r2,-1
8021888c:	8085883a 	add	r2,r16,r2
80218890:	1085883a 	add	r2,r2,r2
80218894:	1085883a 	add	r2,r2,r2
80218898:	9885883a 	add	r2,r19,r2
8021889c:	11000517 	ldw	r4,20(r2)
802188a0:	8020917a 	slli	r16,r16,5
802188a4:	0217e500 	call	80217e50 <__hi0bits>
802188a8:	d8c00817 	ldw	r3,32(sp)
802188ac:	8085c83a 	sub	r2,r16,r2
802188b0:	18800015 	stw	r2,0(r3)
802188b4:	9805883a 	mov	r2,r19
802188b8:	dfc00717 	ldw	ra,28(sp)
802188bc:	dd000617 	ldw	r20,24(sp)
802188c0:	dcc00517 	ldw	r19,20(sp)
802188c4:	dc800417 	ldw	r18,16(sp)
802188c8:	dc400317 	ldw	r17,12(sp)
802188cc:	dc000217 	ldw	r16,8(sp)
802188d0:	dec00804 	addi	sp,sp,32
802188d4:	f800283a 	ret
802188d8:	d809883a 	mov	r4,sp
802188dc:	0217eb80 	call	80217eb8 <__lo0bits>
802188e0:	d8c00017 	ldw	r3,0(sp)
802188e4:	04000044 	movi	r16,1
802188e8:	9c000415 	stw	r16,16(r19)
802188ec:	98c00515 	stw	r3,20(r19)
802188f0:	10800804 	addi	r2,r2,32
802188f4:	883fe126 	beq	r17,zero,8021887c <__reset+0xfa1f887c>
802188f8:	00c00d44 	movi	r3,53
802188fc:	8c7ef344 	addi	r17,r17,-1075
80218900:	88a3883a 	add	r17,r17,r2
80218904:	1885c83a 	sub	r2,r3,r2
80218908:	d8c00817 	ldw	r3,32(sp)
8021890c:	94400015 	stw	r17,0(r18)
80218910:	18800015 	stw	r2,0(r3)
80218914:	003fe706 	br	802188b4 <__reset+0xfa1f88b4>
80218918:	01000804 	movi	r4,32
8021891c:	2089c83a 	sub	r4,r4,r2
80218920:	1908983a 	sll	r4,r3,r4
80218924:	d9400117 	ldw	r5,4(sp)
80218928:	1886d83a 	srl	r3,r3,r2
8021892c:	2148b03a 	or	r4,r4,r5
80218930:	99000515 	stw	r4,20(r19)
80218934:	d8c00015 	stw	r3,0(sp)
80218938:	003fca06 	br	80218864 <__reset+0xfa1f8864>

8021893c <__ratio>:
8021893c:	defff904 	addi	sp,sp,-28
80218940:	dc400315 	stw	r17,12(sp)
80218944:	2823883a 	mov	r17,r5
80218948:	d9400104 	addi	r5,sp,4
8021894c:	dfc00615 	stw	ra,24(sp)
80218950:	dcc00515 	stw	r19,20(sp)
80218954:	dc800415 	stw	r18,16(sp)
80218958:	2027883a 	mov	r19,r4
8021895c:	dc000215 	stw	r16,8(sp)
80218960:	02186e40 	call	802186e4 <__b2d>
80218964:	d80b883a 	mov	r5,sp
80218968:	8809883a 	mov	r4,r17
8021896c:	1025883a 	mov	r18,r2
80218970:	1821883a 	mov	r16,r3
80218974:	02186e40 	call	802186e4 <__b2d>
80218978:	8a000417 	ldw	r8,16(r17)
8021897c:	99000417 	ldw	r4,16(r19)
80218980:	d9400117 	ldw	r5,4(sp)
80218984:	2209c83a 	sub	r4,r4,r8
80218988:	2010917a 	slli	r8,r4,5
8021898c:	d9000017 	ldw	r4,0(sp)
80218990:	2909c83a 	sub	r4,r5,r4
80218994:	4109883a 	add	r4,r8,r4
80218998:	01000e0e 	bge	zero,r4,802189d4 <__ratio+0x98>
8021899c:	2008953a 	slli	r4,r4,20
802189a0:	2421883a 	add	r16,r4,r16
802189a4:	100d883a 	mov	r6,r2
802189a8:	180f883a 	mov	r7,r3
802189ac:	9009883a 	mov	r4,r18
802189b0:	800b883a 	mov	r5,r16
802189b4:	021dc340 	call	8021dc34 <__divdf3>
802189b8:	dfc00617 	ldw	ra,24(sp)
802189bc:	dcc00517 	ldw	r19,20(sp)
802189c0:	dc800417 	ldw	r18,16(sp)
802189c4:	dc400317 	ldw	r17,12(sp)
802189c8:	dc000217 	ldw	r16,8(sp)
802189cc:	dec00704 	addi	sp,sp,28
802189d0:	f800283a 	ret
802189d4:	2008953a 	slli	r4,r4,20
802189d8:	1907c83a 	sub	r3,r3,r4
802189dc:	003ff106 	br	802189a4 <__reset+0xfa1f89a4>

802189e0 <_mprec_log10>:
802189e0:	defffe04 	addi	sp,sp,-8
802189e4:	dc000015 	stw	r16,0(sp)
802189e8:	dfc00115 	stw	ra,4(sp)
802189ec:	008005c4 	movi	r2,23
802189f0:	2021883a 	mov	r16,r4
802189f4:	11000d0e 	bge	r2,r4,80218a2c <_mprec_log10+0x4c>
802189f8:	0005883a 	mov	r2,zero
802189fc:	00cffc34 	movhi	r3,16368
80218a00:	843fffc4 	addi	r16,r16,-1
80218a04:	000d883a 	mov	r6,zero
80218a08:	01d00934 	movhi	r7,16420
80218a0c:	1009883a 	mov	r4,r2
80218a10:	180b883a 	mov	r5,r3
80218a14:	020e6440 	call	8020e644 <__muldf3>
80218a18:	803ff91e 	bne	r16,zero,80218a00 <__reset+0xfa1f8a00>
80218a1c:	dfc00117 	ldw	ra,4(sp)
80218a20:	dc000017 	ldw	r16,0(sp)
80218a24:	dec00204 	addi	sp,sp,8
80218a28:	f800283a 	ret
80218a2c:	202090fa 	slli	r16,r4,3
80218a30:	00a008b4 	movhi	r2,32802
80218a34:	1092e504 	addi	r2,r2,19348
80218a38:	1421883a 	add	r16,r2,r16
80218a3c:	80800017 	ldw	r2,0(r16)
80218a40:	80c00117 	ldw	r3,4(r16)
80218a44:	dfc00117 	ldw	ra,4(sp)
80218a48:	dc000017 	ldw	r16,0(sp)
80218a4c:	dec00204 	addi	sp,sp,8
80218a50:	f800283a 	ret

80218a54 <__copybits>:
80218a54:	297fffc4 	addi	r5,r5,-1
80218a58:	280fd17a 	srai	r7,r5,5
80218a5c:	30c00417 	ldw	r3,16(r6)
80218a60:	30800504 	addi	r2,r6,20
80218a64:	39c00044 	addi	r7,r7,1
80218a68:	18c7883a 	add	r3,r3,r3
80218a6c:	39cf883a 	add	r7,r7,r7
80218a70:	18c7883a 	add	r3,r3,r3
80218a74:	39cf883a 	add	r7,r7,r7
80218a78:	10c7883a 	add	r3,r2,r3
80218a7c:	21cf883a 	add	r7,r4,r7
80218a80:	10c00d2e 	bgeu	r2,r3,80218ab8 <__copybits+0x64>
80218a84:	200b883a 	mov	r5,r4
80218a88:	12000017 	ldw	r8,0(r2)
80218a8c:	29400104 	addi	r5,r5,4
80218a90:	10800104 	addi	r2,r2,4
80218a94:	2a3fff15 	stw	r8,-4(r5)
80218a98:	10fffb36 	bltu	r2,r3,80218a88 <__reset+0xfa1f8a88>
80218a9c:	1985c83a 	sub	r2,r3,r6
80218aa0:	10bffac4 	addi	r2,r2,-21
80218aa4:	1004d0ba 	srli	r2,r2,2
80218aa8:	10800044 	addi	r2,r2,1
80218aac:	1085883a 	add	r2,r2,r2
80218ab0:	1085883a 	add	r2,r2,r2
80218ab4:	2089883a 	add	r4,r4,r2
80218ab8:	21c0032e 	bgeu	r4,r7,80218ac8 <__copybits+0x74>
80218abc:	20000015 	stw	zero,0(r4)
80218ac0:	21000104 	addi	r4,r4,4
80218ac4:	21fffd36 	bltu	r4,r7,80218abc <__reset+0xfa1f8abc>
80218ac8:	f800283a 	ret

80218acc <__any_on>:
80218acc:	20c00417 	ldw	r3,16(r4)
80218ad0:	2805d17a 	srai	r2,r5,5
80218ad4:	21000504 	addi	r4,r4,20
80218ad8:	18800d0e 	bge	r3,r2,80218b10 <__any_on+0x44>
80218adc:	18c7883a 	add	r3,r3,r3
80218ae0:	18c7883a 	add	r3,r3,r3
80218ae4:	20c7883a 	add	r3,r4,r3
80218ae8:	20c0192e 	bgeu	r4,r3,80218b50 <__any_on+0x84>
80218aec:	18bfff17 	ldw	r2,-4(r3)
80218af0:	18ffff04 	addi	r3,r3,-4
80218af4:	1000041e 	bne	r2,zero,80218b08 <__any_on+0x3c>
80218af8:	20c0142e 	bgeu	r4,r3,80218b4c <__any_on+0x80>
80218afc:	18ffff04 	addi	r3,r3,-4
80218b00:	19400017 	ldw	r5,0(r3)
80218b04:	283ffc26 	beq	r5,zero,80218af8 <__reset+0xfa1f8af8>
80218b08:	00800044 	movi	r2,1
80218b0c:	f800283a 	ret
80218b10:	10c00a0e 	bge	r2,r3,80218b3c <__any_on+0x70>
80218b14:	1085883a 	add	r2,r2,r2
80218b18:	1085883a 	add	r2,r2,r2
80218b1c:	294007cc 	andi	r5,r5,31
80218b20:	2087883a 	add	r3,r4,r2
80218b24:	283ff026 	beq	r5,zero,80218ae8 <__reset+0xfa1f8ae8>
80218b28:	19800017 	ldw	r6,0(r3)
80218b2c:	3144d83a 	srl	r2,r6,r5
80218b30:	114a983a 	sll	r5,r2,r5
80218b34:	317ff41e 	bne	r6,r5,80218b08 <__reset+0xfa1f8b08>
80218b38:	003feb06 	br	80218ae8 <__reset+0xfa1f8ae8>
80218b3c:	1085883a 	add	r2,r2,r2
80218b40:	1085883a 	add	r2,r2,r2
80218b44:	2087883a 	add	r3,r4,r2
80218b48:	003fe706 	br	80218ae8 <__reset+0xfa1f8ae8>
80218b4c:	f800283a 	ret
80218b50:	0005883a 	mov	r2,zero
80218b54:	f800283a 	ret

80218b58 <_realloc_r>:
80218b58:	defff604 	addi	sp,sp,-40
80218b5c:	dc800215 	stw	r18,8(sp)
80218b60:	dfc00915 	stw	ra,36(sp)
80218b64:	df000815 	stw	fp,32(sp)
80218b68:	ddc00715 	stw	r23,28(sp)
80218b6c:	dd800615 	stw	r22,24(sp)
80218b70:	dd400515 	stw	r21,20(sp)
80218b74:	dd000415 	stw	r20,16(sp)
80218b78:	dcc00315 	stw	r19,12(sp)
80218b7c:	dc400115 	stw	r17,4(sp)
80218b80:	dc000015 	stw	r16,0(sp)
80218b84:	3025883a 	mov	r18,r6
80218b88:	2800b726 	beq	r5,zero,80218e68 <_realloc_r+0x310>
80218b8c:	282b883a 	mov	r21,r5
80218b90:	2029883a 	mov	r20,r4
80218b94:	021ee980 	call	8021ee98 <__malloc_lock>
80218b98:	a8bfff17 	ldw	r2,-4(r21)
80218b9c:	043fff04 	movi	r16,-4
80218ba0:	90c002c4 	addi	r3,r18,11
80218ba4:	01000584 	movi	r4,22
80218ba8:	acfffe04 	addi	r19,r21,-8
80218bac:	1420703a 	and	r16,r2,r16
80218bb0:	20c0332e 	bgeu	r4,r3,80218c80 <_realloc_r+0x128>
80218bb4:	047ffe04 	movi	r17,-8
80218bb8:	1c62703a 	and	r17,r3,r17
80218bbc:	8807883a 	mov	r3,r17
80218bc0:	88005816 	blt	r17,zero,80218d24 <_realloc_r+0x1cc>
80218bc4:	8c805736 	bltu	r17,r18,80218d24 <_realloc_r+0x1cc>
80218bc8:	80c0300e 	bge	r16,r3,80218c8c <_realloc_r+0x134>
80218bcc:	072008b4 	movhi	fp,32802
80218bd0:	e714f704 	addi	fp,fp,21468
80218bd4:	e1c00217 	ldw	r7,8(fp)
80218bd8:	9c09883a 	add	r4,r19,r16
80218bdc:	22000117 	ldw	r8,4(r4)
80218be0:	21c06326 	beq	r4,r7,80218d70 <_realloc_r+0x218>
80218be4:	017fff84 	movi	r5,-2
80218be8:	414a703a 	and	r5,r8,r5
80218bec:	214b883a 	add	r5,r4,r5
80218bf0:	29800117 	ldw	r6,4(r5)
80218bf4:	3180004c 	andi	r6,r6,1
80218bf8:	30003f26 	beq	r6,zero,80218cf8 <_realloc_r+0x1a0>
80218bfc:	1080004c 	andi	r2,r2,1
80218c00:	10008326 	beq	r2,zero,80218e10 <_realloc_r+0x2b8>
80218c04:	900b883a 	mov	r5,r18
80218c08:	a009883a 	mov	r4,r20
80218c0c:	0216fe80 	call	80216fe8 <_malloc_r>
80218c10:	1025883a 	mov	r18,r2
80218c14:	10011e26 	beq	r2,zero,80219090 <_realloc_r+0x538>
80218c18:	a93fff17 	ldw	r4,-4(r21)
80218c1c:	10fffe04 	addi	r3,r2,-8
80218c20:	00bfff84 	movi	r2,-2
80218c24:	2084703a 	and	r2,r4,r2
80218c28:	9885883a 	add	r2,r19,r2
80218c2c:	1880ee26 	beq	r3,r2,80218fe8 <_realloc_r+0x490>
80218c30:	81bfff04 	addi	r6,r16,-4
80218c34:	00800904 	movi	r2,36
80218c38:	1180b836 	bltu	r2,r6,80218f1c <_realloc_r+0x3c4>
80218c3c:	00c004c4 	movi	r3,19
80218c40:	19809636 	bltu	r3,r6,80218e9c <_realloc_r+0x344>
80218c44:	9005883a 	mov	r2,r18
80218c48:	a807883a 	mov	r3,r21
80218c4c:	19000017 	ldw	r4,0(r3)
80218c50:	11000015 	stw	r4,0(r2)
80218c54:	19000117 	ldw	r4,4(r3)
80218c58:	11000115 	stw	r4,4(r2)
80218c5c:	18c00217 	ldw	r3,8(r3)
80218c60:	10c00215 	stw	r3,8(r2)
80218c64:	a80b883a 	mov	r5,r21
80218c68:	a009883a 	mov	r4,r20
80218c6c:	02163fc0 	call	802163fc <_free_r>
80218c70:	a009883a 	mov	r4,r20
80218c74:	021eebc0 	call	8021eebc <__malloc_unlock>
80218c78:	9005883a 	mov	r2,r18
80218c7c:	00001206 	br	80218cc8 <_realloc_r+0x170>
80218c80:	00c00404 	movi	r3,16
80218c84:	1823883a 	mov	r17,r3
80218c88:	003fce06 	br	80218bc4 <__reset+0xfa1f8bc4>
80218c8c:	a825883a 	mov	r18,r21
80218c90:	8445c83a 	sub	r2,r16,r17
80218c94:	00c003c4 	movi	r3,15
80218c98:	18802636 	bltu	r3,r2,80218d34 <_realloc_r+0x1dc>
80218c9c:	99800117 	ldw	r6,4(r19)
80218ca0:	9c07883a 	add	r3,r19,r16
80218ca4:	3180004c 	andi	r6,r6,1
80218ca8:	3420b03a 	or	r16,r6,r16
80218cac:	9c000115 	stw	r16,4(r19)
80218cb0:	18800117 	ldw	r2,4(r3)
80218cb4:	10800054 	ori	r2,r2,1
80218cb8:	18800115 	stw	r2,4(r3)
80218cbc:	a009883a 	mov	r4,r20
80218cc0:	021eebc0 	call	8021eebc <__malloc_unlock>
80218cc4:	9005883a 	mov	r2,r18
80218cc8:	dfc00917 	ldw	ra,36(sp)
80218ccc:	df000817 	ldw	fp,32(sp)
80218cd0:	ddc00717 	ldw	r23,28(sp)
80218cd4:	dd800617 	ldw	r22,24(sp)
80218cd8:	dd400517 	ldw	r21,20(sp)
80218cdc:	dd000417 	ldw	r20,16(sp)
80218ce0:	dcc00317 	ldw	r19,12(sp)
80218ce4:	dc800217 	ldw	r18,8(sp)
80218ce8:	dc400117 	ldw	r17,4(sp)
80218cec:	dc000017 	ldw	r16,0(sp)
80218cf0:	dec00a04 	addi	sp,sp,40
80218cf4:	f800283a 	ret
80218cf8:	017fff04 	movi	r5,-4
80218cfc:	414a703a 	and	r5,r8,r5
80218d00:	814d883a 	add	r6,r16,r5
80218d04:	30c01f16 	blt	r6,r3,80218d84 <_realloc_r+0x22c>
80218d08:	20800317 	ldw	r2,12(r4)
80218d0c:	20c00217 	ldw	r3,8(r4)
80218d10:	a825883a 	mov	r18,r21
80218d14:	3021883a 	mov	r16,r6
80218d18:	18800315 	stw	r2,12(r3)
80218d1c:	10c00215 	stw	r3,8(r2)
80218d20:	003fdb06 	br	80218c90 <__reset+0xfa1f8c90>
80218d24:	00800304 	movi	r2,12
80218d28:	a0800015 	stw	r2,0(r20)
80218d2c:	0005883a 	mov	r2,zero
80218d30:	003fe506 	br	80218cc8 <__reset+0xfa1f8cc8>
80218d34:	98c00117 	ldw	r3,4(r19)
80218d38:	9c4b883a 	add	r5,r19,r17
80218d3c:	11000054 	ori	r4,r2,1
80218d40:	18c0004c 	andi	r3,r3,1
80218d44:	1c62b03a 	or	r17,r3,r17
80218d48:	9c400115 	stw	r17,4(r19)
80218d4c:	29000115 	stw	r4,4(r5)
80218d50:	2885883a 	add	r2,r5,r2
80218d54:	10c00117 	ldw	r3,4(r2)
80218d58:	29400204 	addi	r5,r5,8
80218d5c:	a009883a 	mov	r4,r20
80218d60:	18c00054 	ori	r3,r3,1
80218d64:	10c00115 	stw	r3,4(r2)
80218d68:	02163fc0 	call	802163fc <_free_r>
80218d6c:	003fd306 	br	80218cbc <__reset+0xfa1f8cbc>
80218d70:	017fff04 	movi	r5,-4
80218d74:	414a703a 	and	r5,r8,r5
80218d78:	89800404 	addi	r6,r17,16
80218d7c:	8151883a 	add	r8,r16,r5
80218d80:	4180590e 	bge	r8,r6,80218ee8 <_realloc_r+0x390>
80218d84:	1080004c 	andi	r2,r2,1
80218d88:	103f9e1e 	bne	r2,zero,80218c04 <__reset+0xfa1f8c04>
80218d8c:	adbffe17 	ldw	r22,-8(r21)
80218d90:	00bfff04 	movi	r2,-4
80218d94:	9dadc83a 	sub	r22,r19,r22
80218d98:	b1800117 	ldw	r6,4(r22)
80218d9c:	3084703a 	and	r2,r6,r2
80218da0:	20002026 	beq	r4,zero,80218e24 <_realloc_r+0x2cc>
80218da4:	80af883a 	add	r23,r16,r2
80218da8:	b96f883a 	add	r23,r23,r5
80218dac:	21c05f26 	beq	r4,r7,80218f2c <_realloc_r+0x3d4>
80218db0:	b8c01c16 	blt	r23,r3,80218e24 <_realloc_r+0x2cc>
80218db4:	20800317 	ldw	r2,12(r4)
80218db8:	20c00217 	ldw	r3,8(r4)
80218dbc:	81bfff04 	addi	r6,r16,-4
80218dc0:	01000904 	movi	r4,36
80218dc4:	18800315 	stw	r2,12(r3)
80218dc8:	10c00215 	stw	r3,8(r2)
80218dcc:	b0c00217 	ldw	r3,8(r22)
80218dd0:	b0800317 	ldw	r2,12(r22)
80218dd4:	b4800204 	addi	r18,r22,8
80218dd8:	18800315 	stw	r2,12(r3)
80218ddc:	10c00215 	stw	r3,8(r2)
80218de0:	21801b36 	bltu	r4,r6,80218e50 <_realloc_r+0x2f8>
80218de4:	008004c4 	movi	r2,19
80218de8:	1180352e 	bgeu	r2,r6,80218ec0 <_realloc_r+0x368>
80218dec:	a8800017 	ldw	r2,0(r21)
80218df0:	b0800215 	stw	r2,8(r22)
80218df4:	a8800117 	ldw	r2,4(r21)
80218df8:	b0800315 	stw	r2,12(r22)
80218dfc:	008006c4 	movi	r2,27
80218e00:	11807f36 	bltu	r2,r6,80219000 <_realloc_r+0x4a8>
80218e04:	b0800404 	addi	r2,r22,16
80218e08:	ad400204 	addi	r21,r21,8
80218e0c:	00002d06 	br	80218ec4 <_realloc_r+0x36c>
80218e10:	adbffe17 	ldw	r22,-8(r21)
80218e14:	00bfff04 	movi	r2,-4
80218e18:	9dadc83a 	sub	r22,r19,r22
80218e1c:	b1000117 	ldw	r4,4(r22)
80218e20:	2084703a 	and	r2,r4,r2
80218e24:	b03f7726 	beq	r22,zero,80218c04 <__reset+0xfa1f8c04>
80218e28:	80af883a 	add	r23,r16,r2
80218e2c:	b8ff7516 	blt	r23,r3,80218c04 <__reset+0xfa1f8c04>
80218e30:	b0800317 	ldw	r2,12(r22)
80218e34:	b0c00217 	ldw	r3,8(r22)
80218e38:	81bfff04 	addi	r6,r16,-4
80218e3c:	01000904 	movi	r4,36
80218e40:	18800315 	stw	r2,12(r3)
80218e44:	10c00215 	stw	r3,8(r2)
80218e48:	b4800204 	addi	r18,r22,8
80218e4c:	21bfe52e 	bgeu	r4,r6,80218de4 <__reset+0xfa1f8de4>
80218e50:	a80b883a 	mov	r5,r21
80218e54:	9009883a 	mov	r4,r18
80218e58:	02178d80 	call	802178d8 <memmove>
80218e5c:	b821883a 	mov	r16,r23
80218e60:	b027883a 	mov	r19,r22
80218e64:	003f8a06 	br	80218c90 <__reset+0xfa1f8c90>
80218e68:	300b883a 	mov	r5,r6
80218e6c:	dfc00917 	ldw	ra,36(sp)
80218e70:	df000817 	ldw	fp,32(sp)
80218e74:	ddc00717 	ldw	r23,28(sp)
80218e78:	dd800617 	ldw	r22,24(sp)
80218e7c:	dd400517 	ldw	r21,20(sp)
80218e80:	dd000417 	ldw	r20,16(sp)
80218e84:	dcc00317 	ldw	r19,12(sp)
80218e88:	dc800217 	ldw	r18,8(sp)
80218e8c:	dc400117 	ldw	r17,4(sp)
80218e90:	dc000017 	ldw	r16,0(sp)
80218e94:	dec00a04 	addi	sp,sp,40
80218e98:	0216fe81 	jmpi	80216fe8 <_malloc_r>
80218e9c:	a8c00017 	ldw	r3,0(r21)
80218ea0:	90c00015 	stw	r3,0(r18)
80218ea4:	a8c00117 	ldw	r3,4(r21)
80218ea8:	90c00115 	stw	r3,4(r18)
80218eac:	00c006c4 	movi	r3,27
80218eb0:	19804536 	bltu	r3,r6,80218fc8 <_realloc_r+0x470>
80218eb4:	90800204 	addi	r2,r18,8
80218eb8:	a8c00204 	addi	r3,r21,8
80218ebc:	003f6306 	br	80218c4c <__reset+0xfa1f8c4c>
80218ec0:	9005883a 	mov	r2,r18
80218ec4:	a8c00017 	ldw	r3,0(r21)
80218ec8:	b821883a 	mov	r16,r23
80218ecc:	b027883a 	mov	r19,r22
80218ed0:	10c00015 	stw	r3,0(r2)
80218ed4:	a8c00117 	ldw	r3,4(r21)
80218ed8:	10c00115 	stw	r3,4(r2)
80218edc:	a8c00217 	ldw	r3,8(r21)
80218ee0:	10c00215 	stw	r3,8(r2)
80218ee4:	003f6a06 	br	80218c90 <__reset+0xfa1f8c90>
80218ee8:	9c67883a 	add	r19,r19,r17
80218eec:	4445c83a 	sub	r2,r8,r17
80218ef0:	e4c00215 	stw	r19,8(fp)
80218ef4:	10800054 	ori	r2,r2,1
80218ef8:	98800115 	stw	r2,4(r19)
80218efc:	a8bfff17 	ldw	r2,-4(r21)
80218f00:	a009883a 	mov	r4,r20
80218f04:	1080004c 	andi	r2,r2,1
80218f08:	1462b03a 	or	r17,r2,r17
80218f0c:	ac7fff15 	stw	r17,-4(r21)
80218f10:	021eebc0 	call	8021eebc <__malloc_unlock>
80218f14:	a805883a 	mov	r2,r21
80218f18:	003f6b06 	br	80218cc8 <__reset+0xfa1f8cc8>
80218f1c:	a80b883a 	mov	r5,r21
80218f20:	9009883a 	mov	r4,r18
80218f24:	02178d80 	call	802178d8 <memmove>
80218f28:	003f4e06 	br	80218c64 <__reset+0xfa1f8c64>
80218f2c:	89000404 	addi	r4,r17,16
80218f30:	b93fbc16 	blt	r23,r4,80218e24 <__reset+0xfa1f8e24>
80218f34:	b0800317 	ldw	r2,12(r22)
80218f38:	b0c00217 	ldw	r3,8(r22)
80218f3c:	81bfff04 	addi	r6,r16,-4
80218f40:	01000904 	movi	r4,36
80218f44:	18800315 	stw	r2,12(r3)
80218f48:	10c00215 	stw	r3,8(r2)
80218f4c:	b4800204 	addi	r18,r22,8
80218f50:	21804336 	bltu	r4,r6,80219060 <_realloc_r+0x508>
80218f54:	008004c4 	movi	r2,19
80218f58:	11803f2e 	bgeu	r2,r6,80219058 <_realloc_r+0x500>
80218f5c:	a8800017 	ldw	r2,0(r21)
80218f60:	b0800215 	stw	r2,8(r22)
80218f64:	a8800117 	ldw	r2,4(r21)
80218f68:	b0800315 	stw	r2,12(r22)
80218f6c:	008006c4 	movi	r2,27
80218f70:	11803f36 	bltu	r2,r6,80219070 <_realloc_r+0x518>
80218f74:	b0800404 	addi	r2,r22,16
80218f78:	ad400204 	addi	r21,r21,8
80218f7c:	a8c00017 	ldw	r3,0(r21)
80218f80:	10c00015 	stw	r3,0(r2)
80218f84:	a8c00117 	ldw	r3,4(r21)
80218f88:	10c00115 	stw	r3,4(r2)
80218f8c:	a8c00217 	ldw	r3,8(r21)
80218f90:	10c00215 	stw	r3,8(r2)
80218f94:	b447883a 	add	r3,r22,r17
80218f98:	bc45c83a 	sub	r2,r23,r17
80218f9c:	e0c00215 	stw	r3,8(fp)
80218fa0:	10800054 	ori	r2,r2,1
80218fa4:	18800115 	stw	r2,4(r3)
80218fa8:	b0800117 	ldw	r2,4(r22)
80218fac:	a009883a 	mov	r4,r20
80218fb0:	1080004c 	andi	r2,r2,1
80218fb4:	1462b03a 	or	r17,r2,r17
80218fb8:	b4400115 	stw	r17,4(r22)
80218fbc:	021eebc0 	call	8021eebc <__malloc_unlock>
80218fc0:	9005883a 	mov	r2,r18
80218fc4:	003f4006 	br	80218cc8 <__reset+0xfa1f8cc8>
80218fc8:	a8c00217 	ldw	r3,8(r21)
80218fcc:	90c00215 	stw	r3,8(r18)
80218fd0:	a8c00317 	ldw	r3,12(r21)
80218fd4:	90c00315 	stw	r3,12(r18)
80218fd8:	30801126 	beq	r6,r2,80219020 <_realloc_r+0x4c8>
80218fdc:	90800404 	addi	r2,r18,16
80218fe0:	a8c00404 	addi	r3,r21,16
80218fe4:	003f1906 	br	80218c4c <__reset+0xfa1f8c4c>
80218fe8:	90ffff17 	ldw	r3,-4(r18)
80218fec:	00bfff04 	movi	r2,-4
80218ff0:	a825883a 	mov	r18,r21
80218ff4:	1884703a 	and	r2,r3,r2
80218ff8:	80a1883a 	add	r16,r16,r2
80218ffc:	003f2406 	br	80218c90 <__reset+0xfa1f8c90>
80219000:	a8800217 	ldw	r2,8(r21)
80219004:	b0800415 	stw	r2,16(r22)
80219008:	a8800317 	ldw	r2,12(r21)
8021900c:	b0800515 	stw	r2,20(r22)
80219010:	31000a26 	beq	r6,r4,8021903c <_realloc_r+0x4e4>
80219014:	b0800604 	addi	r2,r22,24
80219018:	ad400404 	addi	r21,r21,16
8021901c:	003fa906 	br	80218ec4 <__reset+0xfa1f8ec4>
80219020:	a9000417 	ldw	r4,16(r21)
80219024:	90800604 	addi	r2,r18,24
80219028:	a8c00604 	addi	r3,r21,24
8021902c:	91000415 	stw	r4,16(r18)
80219030:	a9000517 	ldw	r4,20(r21)
80219034:	91000515 	stw	r4,20(r18)
80219038:	003f0406 	br	80218c4c <__reset+0xfa1f8c4c>
8021903c:	a8c00417 	ldw	r3,16(r21)
80219040:	ad400604 	addi	r21,r21,24
80219044:	b0800804 	addi	r2,r22,32
80219048:	b0c00615 	stw	r3,24(r22)
8021904c:	a8ffff17 	ldw	r3,-4(r21)
80219050:	b0c00715 	stw	r3,28(r22)
80219054:	003f9b06 	br	80218ec4 <__reset+0xfa1f8ec4>
80219058:	9005883a 	mov	r2,r18
8021905c:	003fc706 	br	80218f7c <__reset+0xfa1f8f7c>
80219060:	a80b883a 	mov	r5,r21
80219064:	9009883a 	mov	r4,r18
80219068:	02178d80 	call	802178d8 <memmove>
8021906c:	003fc906 	br	80218f94 <__reset+0xfa1f8f94>
80219070:	a8800217 	ldw	r2,8(r21)
80219074:	b0800415 	stw	r2,16(r22)
80219078:	a8800317 	ldw	r2,12(r21)
8021907c:	b0800515 	stw	r2,20(r22)
80219080:	31000726 	beq	r6,r4,802190a0 <_realloc_r+0x548>
80219084:	b0800604 	addi	r2,r22,24
80219088:	ad400404 	addi	r21,r21,16
8021908c:	003fbb06 	br	80218f7c <__reset+0xfa1f8f7c>
80219090:	a009883a 	mov	r4,r20
80219094:	021eebc0 	call	8021eebc <__malloc_unlock>
80219098:	0005883a 	mov	r2,zero
8021909c:	003f0a06 	br	80218cc8 <__reset+0xfa1f8cc8>
802190a0:	a8c00417 	ldw	r3,16(r21)
802190a4:	ad400604 	addi	r21,r21,24
802190a8:	b0800804 	addi	r2,r22,32
802190ac:	b0c00615 	stw	r3,24(r22)
802190b0:	a8ffff17 	ldw	r3,-4(r21)
802190b4:	b0c00715 	stw	r3,28(r22)
802190b8:	003fb006 	br	80218f7c <__reset+0xfa1f8f7c>

802190bc <__fpclassifyd>:
802190bc:	00a00034 	movhi	r2,32768
802190c0:	10bfffc4 	addi	r2,r2,-1
802190c4:	2884703a 	and	r2,r5,r2
802190c8:	10000726 	beq	r2,zero,802190e8 <__fpclassifyd+0x2c>
802190cc:	00fffc34 	movhi	r3,65520
802190d0:	019ff834 	movhi	r6,32736
802190d4:	28c7883a 	add	r3,r5,r3
802190d8:	31bfffc4 	addi	r6,r6,-1
802190dc:	30c00536 	bltu	r6,r3,802190f4 <__fpclassifyd+0x38>
802190e0:	00800104 	movi	r2,4
802190e4:	f800283a 	ret
802190e8:	2000021e 	bne	r4,zero,802190f4 <__fpclassifyd+0x38>
802190ec:	00800084 	movi	r2,2
802190f0:	f800283a 	ret
802190f4:	00dffc34 	movhi	r3,32752
802190f8:	019ff834 	movhi	r6,32736
802190fc:	28cb883a 	add	r5,r5,r3
80219100:	31bfffc4 	addi	r6,r6,-1
80219104:	317ff62e 	bgeu	r6,r5,802190e0 <__reset+0xfa1f90e0>
80219108:	01400434 	movhi	r5,16
8021910c:	297fffc4 	addi	r5,r5,-1
80219110:	28800236 	bltu	r5,r2,8021911c <__fpclassifyd+0x60>
80219114:	008000c4 	movi	r2,3
80219118:	f800283a 	ret
8021911c:	10c00226 	beq	r2,r3,80219128 <__fpclassifyd+0x6c>
80219120:	0005883a 	mov	r2,zero
80219124:	f800283a 	ret
80219128:	2005003a 	cmpeq	r2,r4,zero
8021912c:	f800283a 	ret

80219130 <_sbrk_r>:
80219130:	defffd04 	addi	sp,sp,-12
80219134:	dc000015 	stw	r16,0(sp)
80219138:	042008b4 	movhi	r16,32802
8021913c:	dc400115 	stw	r17,4(sp)
80219140:	841b2204 	addi	r16,r16,27784
80219144:	2023883a 	mov	r17,r4
80219148:	2809883a 	mov	r4,r5
8021914c:	dfc00215 	stw	ra,8(sp)
80219150:	80000015 	stw	zero,0(r16)
80219154:	021f07c0 	call	8021f07c <sbrk>
80219158:	00ffffc4 	movi	r3,-1
8021915c:	10c00526 	beq	r2,r3,80219174 <_sbrk_r+0x44>
80219160:	dfc00217 	ldw	ra,8(sp)
80219164:	dc400117 	ldw	r17,4(sp)
80219168:	dc000017 	ldw	r16,0(sp)
8021916c:	dec00304 	addi	sp,sp,12
80219170:	f800283a 	ret
80219174:	80c00017 	ldw	r3,0(r16)
80219178:	183ff926 	beq	r3,zero,80219160 <__reset+0xfa1f9160>
8021917c:	88c00015 	stw	r3,0(r17)
80219180:	003ff706 	br	80219160 <__reset+0xfa1f9160>

80219184 <__sread>:
80219184:	defffe04 	addi	sp,sp,-8
80219188:	dc000015 	stw	r16,0(sp)
8021918c:	2821883a 	mov	r16,r5
80219190:	2940038f 	ldh	r5,14(r5)
80219194:	dfc00115 	stw	ra,4(sp)
80219198:	021c3840 	call	8021c384 <_read_r>
8021919c:	10000716 	blt	r2,zero,802191bc <__sread+0x38>
802191a0:	80c01417 	ldw	r3,80(r16)
802191a4:	1887883a 	add	r3,r3,r2
802191a8:	80c01415 	stw	r3,80(r16)
802191ac:	dfc00117 	ldw	ra,4(sp)
802191b0:	dc000017 	ldw	r16,0(sp)
802191b4:	dec00204 	addi	sp,sp,8
802191b8:	f800283a 	ret
802191bc:	80c0030b 	ldhu	r3,12(r16)
802191c0:	18fbffcc 	andi	r3,r3,61439
802191c4:	80c0030d 	sth	r3,12(r16)
802191c8:	dfc00117 	ldw	ra,4(sp)
802191cc:	dc000017 	ldw	r16,0(sp)
802191d0:	dec00204 	addi	sp,sp,8
802191d4:	f800283a 	ret

802191d8 <__seofread>:
802191d8:	0005883a 	mov	r2,zero
802191dc:	f800283a 	ret

802191e0 <__swrite>:
802191e0:	2880030b 	ldhu	r2,12(r5)
802191e4:	defffb04 	addi	sp,sp,-20
802191e8:	dcc00315 	stw	r19,12(sp)
802191ec:	dc800215 	stw	r18,8(sp)
802191f0:	dc400115 	stw	r17,4(sp)
802191f4:	dc000015 	stw	r16,0(sp)
802191f8:	dfc00415 	stw	ra,16(sp)
802191fc:	10c0400c 	andi	r3,r2,256
80219200:	2821883a 	mov	r16,r5
80219204:	2023883a 	mov	r17,r4
80219208:	3025883a 	mov	r18,r6
8021920c:	3827883a 	mov	r19,r7
80219210:	18000526 	beq	r3,zero,80219228 <__swrite+0x48>
80219214:	2940038f 	ldh	r5,14(r5)
80219218:	01c00084 	movi	r7,2
8021921c:	000d883a 	mov	r6,zero
80219220:	021c3240 	call	8021c324 <_lseek_r>
80219224:	8080030b 	ldhu	r2,12(r16)
80219228:	8140038f 	ldh	r5,14(r16)
8021922c:	10bbffcc 	andi	r2,r2,61439
80219230:	980f883a 	mov	r7,r19
80219234:	900d883a 	mov	r6,r18
80219238:	8809883a 	mov	r4,r17
8021923c:	8080030d 	sth	r2,12(r16)
80219240:	dfc00417 	ldw	ra,16(sp)
80219244:	dcc00317 	ldw	r19,12(sp)
80219248:	dc800217 	ldw	r18,8(sp)
8021924c:	dc400117 	ldw	r17,4(sp)
80219250:	dc000017 	ldw	r16,0(sp)
80219254:	dec00504 	addi	sp,sp,20
80219258:	021bdf01 	jmpi	8021bdf0 <_write_r>

8021925c <__sseek>:
8021925c:	defffe04 	addi	sp,sp,-8
80219260:	dc000015 	stw	r16,0(sp)
80219264:	2821883a 	mov	r16,r5
80219268:	2940038f 	ldh	r5,14(r5)
8021926c:	dfc00115 	stw	ra,4(sp)
80219270:	021c3240 	call	8021c324 <_lseek_r>
80219274:	00ffffc4 	movi	r3,-1
80219278:	10c00826 	beq	r2,r3,8021929c <__sseek+0x40>
8021927c:	80c0030b 	ldhu	r3,12(r16)
80219280:	80801415 	stw	r2,80(r16)
80219284:	18c40014 	ori	r3,r3,4096
80219288:	80c0030d 	sth	r3,12(r16)
8021928c:	dfc00117 	ldw	ra,4(sp)
80219290:	dc000017 	ldw	r16,0(sp)
80219294:	dec00204 	addi	sp,sp,8
80219298:	f800283a 	ret
8021929c:	80c0030b 	ldhu	r3,12(r16)
802192a0:	18fbffcc 	andi	r3,r3,61439
802192a4:	80c0030d 	sth	r3,12(r16)
802192a8:	dfc00117 	ldw	ra,4(sp)
802192ac:	dc000017 	ldw	r16,0(sp)
802192b0:	dec00204 	addi	sp,sp,8
802192b4:	f800283a 	ret

802192b8 <__sclose>:
802192b8:	2940038f 	ldh	r5,14(r5)
802192bc:	021be501 	jmpi	8021be50 <_close_r>

802192c0 <strcmp>:
802192c0:	2144b03a 	or	r2,r4,r5
802192c4:	108000cc 	andi	r2,r2,3
802192c8:	1000171e 	bne	r2,zero,80219328 <strcmp+0x68>
802192cc:	20800017 	ldw	r2,0(r4)
802192d0:	28c00017 	ldw	r3,0(r5)
802192d4:	10c0141e 	bne	r2,r3,80219328 <strcmp+0x68>
802192d8:	027fbff4 	movhi	r9,65279
802192dc:	4a7fbfc4 	addi	r9,r9,-257
802192e0:	0086303a 	nor	r3,zero,r2
802192e4:	02202074 	movhi	r8,32897
802192e8:	1245883a 	add	r2,r2,r9
802192ec:	42202004 	addi	r8,r8,-32640
802192f0:	10c4703a 	and	r2,r2,r3
802192f4:	1204703a 	and	r2,r2,r8
802192f8:	10000226 	beq	r2,zero,80219304 <strcmp+0x44>
802192fc:	00002306 	br	8021938c <strcmp+0xcc>
80219300:	1000221e 	bne	r2,zero,8021938c <strcmp+0xcc>
80219304:	21000104 	addi	r4,r4,4
80219308:	20c00017 	ldw	r3,0(r4)
8021930c:	29400104 	addi	r5,r5,4
80219310:	29800017 	ldw	r6,0(r5)
80219314:	1a4f883a 	add	r7,r3,r9
80219318:	00c4303a 	nor	r2,zero,r3
8021931c:	3884703a 	and	r2,r7,r2
80219320:	1204703a 	and	r2,r2,r8
80219324:	19bff626 	beq	r3,r6,80219300 <__reset+0xfa1f9300>
80219328:	20800003 	ldbu	r2,0(r4)
8021932c:	10c03fcc 	andi	r3,r2,255
80219330:	18c0201c 	xori	r3,r3,128
80219334:	18ffe004 	addi	r3,r3,-128
80219338:	18000c26 	beq	r3,zero,8021936c <strcmp+0xac>
8021933c:	29800007 	ldb	r6,0(r5)
80219340:	19800326 	beq	r3,r6,80219350 <strcmp+0x90>
80219344:	00001306 	br	80219394 <strcmp+0xd4>
80219348:	29800007 	ldb	r6,0(r5)
8021934c:	11800b1e 	bne	r2,r6,8021937c <strcmp+0xbc>
80219350:	21000044 	addi	r4,r4,1
80219354:	20c00003 	ldbu	r3,0(r4)
80219358:	29400044 	addi	r5,r5,1
8021935c:	18803fcc 	andi	r2,r3,255
80219360:	1080201c 	xori	r2,r2,128
80219364:	10bfe004 	addi	r2,r2,-128
80219368:	103ff71e 	bne	r2,zero,80219348 <__reset+0xfa1f9348>
8021936c:	0007883a 	mov	r3,zero
80219370:	28800003 	ldbu	r2,0(r5)
80219374:	1885c83a 	sub	r2,r3,r2
80219378:	f800283a 	ret
8021937c:	28800003 	ldbu	r2,0(r5)
80219380:	18c03fcc 	andi	r3,r3,255
80219384:	1885c83a 	sub	r2,r3,r2
80219388:	f800283a 	ret
8021938c:	0005883a 	mov	r2,zero
80219390:	f800283a 	ret
80219394:	10c03fcc 	andi	r3,r2,255
80219398:	003ff506 	br	80219370 <__reset+0xfa1f9370>

8021939c <__ssprint_r>:
8021939c:	30800217 	ldw	r2,8(r6)
802193a0:	defff604 	addi	sp,sp,-40
802193a4:	dc800215 	stw	r18,8(sp)
802193a8:	dfc00915 	stw	ra,36(sp)
802193ac:	df000815 	stw	fp,32(sp)
802193b0:	ddc00715 	stw	r23,28(sp)
802193b4:	dd800615 	stw	r22,24(sp)
802193b8:	dd400515 	stw	r21,20(sp)
802193bc:	dd000415 	stw	r20,16(sp)
802193c0:	dcc00315 	stw	r19,12(sp)
802193c4:	dc400115 	stw	r17,4(sp)
802193c8:	dc000015 	stw	r16,0(sp)
802193cc:	3025883a 	mov	r18,r6
802193d0:	10005826 	beq	r2,zero,80219534 <__ssprint_r+0x198>
802193d4:	2027883a 	mov	r19,r4
802193d8:	35c00017 	ldw	r23,0(r6)
802193dc:	29000017 	ldw	r4,0(r5)
802193e0:	28800217 	ldw	r2,8(r5)
802193e4:	2823883a 	mov	r17,r5
802193e8:	0039883a 	mov	fp,zero
802193ec:	0021883a 	mov	r16,zero
802193f0:	80003926 	beq	r16,zero,802194d8 <__ssprint_r+0x13c>
802193f4:	102b883a 	mov	r21,r2
802193f8:	102d883a 	mov	r22,r2
802193fc:	80803a36 	bltu	r16,r2,802194e8 <__ssprint_r+0x14c>
80219400:	88c0030b 	ldhu	r3,12(r17)
80219404:	1881200c 	andi	r2,r3,1152
80219408:	10002626 	beq	r2,zero,802194a4 <__ssprint_r+0x108>
8021940c:	88800517 	ldw	r2,20(r17)
80219410:	89400417 	ldw	r5,16(r17)
80219414:	81800044 	addi	r6,r16,1
80219418:	108f883a 	add	r7,r2,r2
8021941c:	3885883a 	add	r2,r7,r2
80219420:	100ed7fa 	srli	r7,r2,31
80219424:	216dc83a 	sub	r22,r4,r5
80219428:	3589883a 	add	r4,r6,r22
8021942c:	3885883a 	add	r2,r7,r2
80219430:	102bd07a 	srai	r21,r2,1
80219434:	a80d883a 	mov	r6,r21
80219438:	a900022e 	bgeu	r21,r4,80219444 <__ssprint_r+0xa8>
8021943c:	202b883a 	mov	r21,r4
80219440:	200d883a 	mov	r6,r4
80219444:	18c1000c 	andi	r3,r3,1024
80219448:	18002a26 	beq	r3,zero,802194f4 <__ssprint_r+0x158>
8021944c:	300b883a 	mov	r5,r6
80219450:	9809883a 	mov	r4,r19
80219454:	0216fe80 	call	80216fe8 <_malloc_r>
80219458:	1029883a 	mov	r20,r2
8021945c:	10002c26 	beq	r2,zero,80219510 <__ssprint_r+0x174>
80219460:	89400417 	ldw	r5,16(r17)
80219464:	b00d883a 	mov	r6,r22
80219468:	1009883a 	mov	r4,r2
8021946c:	020fa280 	call	8020fa28 <memcpy>
80219470:	8880030b 	ldhu	r2,12(r17)
80219474:	00fedfc4 	movi	r3,-1153
80219478:	10c4703a 	and	r2,r2,r3
8021947c:	10802014 	ori	r2,r2,128
80219480:	8880030d 	sth	r2,12(r17)
80219484:	a589883a 	add	r4,r20,r22
80219488:	adadc83a 	sub	r22,r21,r22
8021948c:	8d400515 	stw	r21,20(r17)
80219490:	8d800215 	stw	r22,8(r17)
80219494:	8d000415 	stw	r20,16(r17)
80219498:	89000015 	stw	r4,0(r17)
8021949c:	802b883a 	mov	r21,r16
802194a0:	802d883a 	mov	r22,r16
802194a4:	b00d883a 	mov	r6,r22
802194a8:	e00b883a 	mov	r5,fp
802194ac:	02178d80 	call	802178d8 <memmove>
802194b0:	88800217 	ldw	r2,8(r17)
802194b4:	89000017 	ldw	r4,0(r17)
802194b8:	90c00217 	ldw	r3,8(r18)
802194bc:	1545c83a 	sub	r2,r2,r21
802194c0:	2589883a 	add	r4,r4,r22
802194c4:	88800215 	stw	r2,8(r17)
802194c8:	89000015 	stw	r4,0(r17)
802194cc:	1c21c83a 	sub	r16,r3,r16
802194d0:	94000215 	stw	r16,8(r18)
802194d4:	80001726 	beq	r16,zero,80219534 <__ssprint_r+0x198>
802194d8:	bf000017 	ldw	fp,0(r23)
802194dc:	bc000117 	ldw	r16,4(r23)
802194e0:	bdc00204 	addi	r23,r23,8
802194e4:	003fc206 	br	802193f0 <__reset+0xfa1f93f0>
802194e8:	802b883a 	mov	r21,r16
802194ec:	802d883a 	mov	r22,r16
802194f0:	003fec06 	br	802194a4 <__reset+0xfa1f94a4>
802194f4:	9809883a 	mov	r4,r19
802194f8:	0218b580 	call	80218b58 <_realloc_r>
802194fc:	1029883a 	mov	r20,r2
80219500:	103fe01e 	bne	r2,zero,80219484 <__reset+0xfa1f9484>
80219504:	89400417 	ldw	r5,16(r17)
80219508:	9809883a 	mov	r4,r19
8021950c:	02163fc0 	call	802163fc <_free_r>
80219510:	88c0030b 	ldhu	r3,12(r17)
80219514:	00800304 	movi	r2,12
80219518:	98800015 	stw	r2,0(r19)
8021951c:	18c01014 	ori	r3,r3,64
80219520:	88c0030d 	sth	r3,12(r17)
80219524:	00bfffc4 	movi	r2,-1
80219528:	90000215 	stw	zero,8(r18)
8021952c:	90000115 	stw	zero,4(r18)
80219530:	00000206 	br	8021953c <__ssprint_r+0x1a0>
80219534:	90000115 	stw	zero,4(r18)
80219538:	0005883a 	mov	r2,zero
8021953c:	dfc00917 	ldw	ra,36(sp)
80219540:	df000817 	ldw	fp,32(sp)
80219544:	ddc00717 	ldw	r23,28(sp)
80219548:	dd800617 	ldw	r22,24(sp)
8021954c:	dd400517 	ldw	r21,20(sp)
80219550:	dd000417 	ldw	r20,16(sp)
80219554:	dcc00317 	ldw	r19,12(sp)
80219558:	dc800217 	ldw	r18,8(sp)
8021955c:	dc400117 	ldw	r17,4(sp)
80219560:	dc000017 	ldw	r16,0(sp)
80219564:	dec00a04 	addi	sp,sp,40
80219568:	f800283a 	ret

8021956c <___svfiprintf_internal_r>:
8021956c:	2880030b 	ldhu	r2,12(r5)
80219570:	deffc804 	addi	sp,sp,-224
80219574:	dcc03115 	stw	r19,196(sp)
80219578:	dfc03715 	stw	ra,220(sp)
8021957c:	df003615 	stw	fp,216(sp)
80219580:	ddc03515 	stw	r23,212(sp)
80219584:	dd803415 	stw	r22,208(sp)
80219588:	dd403315 	stw	r21,204(sp)
8021958c:	dd003215 	stw	r20,200(sp)
80219590:	dc803015 	stw	r18,192(sp)
80219594:	dc402f15 	stw	r17,188(sp)
80219598:	dc002e15 	stw	r16,184(sp)
8021959c:	d9402715 	stw	r5,156(sp)
802195a0:	d9002a15 	stw	r4,168(sp)
802195a4:	1080200c 	andi	r2,r2,128
802195a8:	d9c02315 	stw	r7,140(sp)
802195ac:	3027883a 	mov	r19,r6
802195b0:	10000226 	beq	r2,zero,802195bc <___svfiprintf_internal_r+0x50>
802195b4:	28800417 	ldw	r2,16(r5)
802195b8:	10041d26 	beq	r2,zero,8021a630 <___svfiprintf_internal_r+0x10c4>
802195bc:	dac01a04 	addi	r11,sp,104
802195c0:	dac01e15 	stw	r11,120(sp)
802195c4:	d8801e17 	ldw	r2,120(sp)
802195c8:	dac019c4 	addi	r11,sp,103
802195cc:	dd402a17 	ldw	r21,168(sp)
802195d0:	ddc02717 	ldw	r23,156(sp)
802195d4:	05a008b4 	movhi	r22,32802
802195d8:	052008b4 	movhi	r20,32802
802195dc:	dac01f15 	stw	r11,124(sp)
802195e0:	12d7c83a 	sub	r11,r2,r11
802195e4:	b5931b04 	addi	r22,r22,19564
802195e8:	a5131704 	addi	r20,r20,19548
802195ec:	dec01a15 	stw	sp,104(sp)
802195f0:	d8001c15 	stw	zero,112(sp)
802195f4:	d8001b15 	stw	zero,108(sp)
802195f8:	d811883a 	mov	r8,sp
802195fc:	d8002915 	stw	zero,164(sp)
80219600:	d8002515 	stw	zero,148(sp)
80219604:	dac02b15 	stw	r11,172(sp)
80219608:	98800007 	ldb	r2,0(r19)
8021960c:	1002dd26 	beq	r2,zero,8021a184 <___svfiprintf_internal_r+0xc18>
80219610:	00c00944 	movi	r3,37
80219614:	9823883a 	mov	r17,r19
80219618:	10c0021e 	bne	r2,r3,80219624 <___svfiprintf_internal_r+0xb8>
8021961c:	00001406 	br	80219670 <___svfiprintf_internal_r+0x104>
80219620:	10c00326 	beq	r2,r3,80219630 <___svfiprintf_internal_r+0xc4>
80219624:	8c400044 	addi	r17,r17,1
80219628:	88800007 	ldb	r2,0(r17)
8021962c:	103ffc1e 	bne	r2,zero,80219620 <__reset+0xfa1f9620>
80219630:	8ce1c83a 	sub	r16,r17,r19
80219634:	80000e26 	beq	r16,zero,80219670 <___svfiprintf_internal_r+0x104>
80219638:	d8c01c17 	ldw	r3,112(sp)
8021963c:	d8801b17 	ldw	r2,108(sp)
80219640:	44c00015 	stw	r19,0(r8)
80219644:	1c07883a 	add	r3,r3,r16
80219648:	10800044 	addi	r2,r2,1
8021964c:	d8c01c15 	stw	r3,112(sp)
80219650:	44000115 	stw	r16,4(r8)
80219654:	d8801b15 	stw	r2,108(sp)
80219658:	00c001c4 	movi	r3,7
8021965c:	18831e16 	blt	r3,r2,8021a2d8 <___svfiprintf_internal_r+0xd6c>
80219660:	42000204 	addi	r8,r8,8
80219664:	dac02517 	ldw	r11,148(sp)
80219668:	5c17883a 	add	r11,r11,r16
8021966c:	dac02515 	stw	r11,148(sp)
80219670:	88800007 	ldb	r2,0(r17)
80219674:	1002c526 	beq	r2,zero,8021a18c <___svfiprintf_internal_r+0xc20>
80219678:	88c00047 	ldb	r3,1(r17)
8021967c:	8cc00044 	addi	r19,r17,1
80219680:	d8001d85 	stb	zero,118(sp)
80219684:	0009883a 	mov	r4,zero
80219688:	000f883a 	mov	r7,zero
8021968c:	043fffc4 	movi	r16,-1
80219690:	d8002415 	stw	zero,144(sp)
80219694:	0025883a 	mov	r18,zero
80219698:	01401604 	movi	r5,88
8021969c:	01800244 	movi	r6,9
802196a0:	02800a84 	movi	r10,42
802196a4:	02401b04 	movi	r9,108
802196a8:	9cc00044 	addi	r19,r19,1
802196ac:	18bff804 	addi	r2,r3,-32
802196b0:	2881dd36 	bltu	r5,r2,80219e28 <___svfiprintf_internal_r+0x8bc>
802196b4:	100490ba 	slli	r2,r2,2
802196b8:	02e008b4 	movhi	r11,32802
802196bc:	5ae5b304 	addi	r11,r11,-26932
802196c0:	12c5883a 	add	r2,r2,r11
802196c4:	10800017 	ldw	r2,0(r2)
802196c8:	1000683a 	jmp	r2
802196cc:	802198c8 	cmpgei	zero,r16,-31133
802196d0:	80219e28 	cmpgeui	zero,r16,34424
802196d4:	80219e28 	cmpgeui	zero,r16,34424
802196d8:	802198bc 	xorhi	zero,r16,34402
802196dc:	80219e28 	cmpgeui	zero,r16,34424
802196e0:	80219e28 	cmpgeui	zero,r16,34424
802196e4:	80219e28 	cmpgeui	zero,r16,34424
802196e8:	80219e28 	cmpgeui	zero,r16,34424
802196ec:	80219e28 	cmpgeui	zero,r16,34424
802196f0:	80219e28 	cmpgeui	zero,r16,34424
802196f4:	80219830 	cmpltui	zero,r16,34400
802196f8:	80219a0c 	andi	zero,r16,34408
802196fc:	80219e28 	cmpgeui	zero,r16,34424
80219700:	8021985c 	xori	zero,r16,34401
80219704:	80219e5c 	xori	zero,r16,34425
80219708:	80219e28 	cmpgeui	zero,r16,34424
8021970c:	80219e50 	cmplti	zero,r16,-31111
80219710:	80219df0 	cmpltui	zero,r16,34423
80219714:	80219df0 	cmpltui	zero,r16,34423
80219718:	80219df0 	cmpltui	zero,r16,34423
8021971c:	80219df0 	cmpltui	zero,r16,34423
80219720:	80219df0 	cmpltui	zero,r16,34423
80219724:	80219df0 	cmpltui	zero,r16,34423
80219728:	80219df0 	cmpltui	zero,r16,34423
8021972c:	80219df0 	cmpltui	zero,r16,34423
80219730:	80219df0 	cmpltui	zero,r16,34423
80219734:	80219e28 	cmpgeui	zero,r16,34424
80219738:	80219e28 	cmpgeui	zero,r16,34424
8021973c:	80219e28 	cmpgeui	zero,r16,34424
80219740:	80219e28 	cmpgeui	zero,r16,34424
80219744:	80219e28 	cmpgeui	zero,r16,34424
80219748:	80219e28 	cmpgeui	zero,r16,34424
8021974c:	80219e28 	cmpgeui	zero,r16,34424
80219750:	80219e28 	cmpgeui	zero,r16,34424
80219754:	80219e28 	cmpgeui	zero,r16,34424
80219758:	80219e28 	cmpgeui	zero,r16,34424
8021975c:	80219d8c 	andi	zero,r16,34422
80219760:	80219e28 	cmpgeui	zero,r16,34424
80219764:	80219e28 	cmpgeui	zero,r16,34424
80219768:	80219e28 	cmpgeui	zero,r16,34424
8021976c:	80219e28 	cmpgeui	zero,r16,34424
80219770:	80219e28 	cmpgeui	zero,r16,34424
80219774:	80219e28 	cmpgeui	zero,r16,34424
80219778:	80219e28 	cmpgeui	zero,r16,34424
8021977c:	80219e28 	cmpgeui	zero,r16,34424
80219780:	80219e28 	cmpgeui	zero,r16,34424
80219784:	80219e28 	cmpgeui	zero,r16,34424
80219788:	80219f04 	addi	zero,r16,-31108
8021978c:	80219e28 	cmpgeui	zero,r16,34424
80219790:	80219e28 	cmpgeui	zero,r16,34424
80219794:	80219e28 	cmpgeui	zero,r16,34424
80219798:	80219e28 	cmpgeui	zero,r16,34424
8021979c:	80219e28 	cmpgeui	zero,r16,34424
802197a0:	80219e9c 	xori	zero,r16,34426
802197a4:	80219e28 	cmpgeui	zero,r16,34424
802197a8:	80219e28 	cmpgeui	zero,r16,34424
802197ac:	80219bd0 	cmplti	zero,r16,-31121
802197b0:	80219e28 	cmpgeui	zero,r16,34424
802197b4:	80219e28 	cmpgeui	zero,r16,34424
802197b8:	80219e28 	cmpgeui	zero,r16,34424
802197bc:	80219e28 	cmpgeui	zero,r16,34424
802197c0:	80219e28 	cmpgeui	zero,r16,34424
802197c4:	80219e28 	cmpgeui	zero,r16,34424
802197c8:	80219e28 	cmpgeui	zero,r16,34424
802197cc:	80219e28 	cmpgeui	zero,r16,34424
802197d0:	80219e28 	cmpgeui	zero,r16,34424
802197d4:	80219e28 	cmpgeui	zero,r16,34424
802197d8:	80219ac0 	call	880219ac <__reset+0x20019ac>
802197dc:	80219c6c 	andhi	zero,r16,34417
802197e0:	80219e28 	cmpgeui	zero,r16,34424
802197e4:	80219e28 	cmpgeui	zero,r16,34424
802197e8:	80219e28 	cmpgeui	zero,r16,34424
802197ec:	80219c60 	cmpeqi	zero,r16,-31119
802197f0:	80219c6c 	andhi	zero,r16,34417
802197f4:	80219e28 	cmpgeui	zero,r16,34424
802197f8:	80219e28 	cmpgeui	zero,r16,34424
802197fc:	80219c50 	cmplti	zero,r16,-31119
80219800:	80219e28 	cmpgeui	zero,r16,34424
80219804:	80219c14 	ori	zero,r16,34416
80219808:	80219a1c 	xori	zero,r16,34408
8021980c:	80219868 	cmpgeui	zero,r16,34401
80219810:	80219d80 	call	880219d8 <__reset+0x20019d8>
80219814:	80219e28 	cmpgeui	zero,r16,34424
80219818:	80219d34 	orhi	zero,r16,34420
8021981c:	80219e28 	cmpgeui	zero,r16,34424
80219820:	8021998c 	andi	zero,r16,34406
80219824:	80219e28 	cmpgeui	zero,r16,34424
80219828:	80219e28 	cmpgeui	zero,r16,34424
8021982c:	802198e8 	cmpgeui	zero,r16,34403
80219830:	dac02317 	ldw	r11,140(sp)
80219834:	5ac00017 	ldw	r11,0(r11)
80219838:	dac02415 	stw	r11,144(sp)
8021983c:	dac02317 	ldw	r11,140(sp)
80219840:	58800104 	addi	r2,r11,4
80219844:	dac02417 	ldw	r11,144(sp)
80219848:	5802e90e 	bge	r11,zero,8021a3f0 <___svfiprintf_internal_r+0xe84>
8021984c:	dac02417 	ldw	r11,144(sp)
80219850:	d8802315 	stw	r2,140(sp)
80219854:	02d7c83a 	sub	r11,zero,r11
80219858:	dac02415 	stw	r11,144(sp)
8021985c:	94800114 	ori	r18,r18,4
80219860:	98c00007 	ldb	r3,0(r19)
80219864:	003f9006 	br	802196a8 <__reset+0xfa1f96a8>
80219868:	00800c04 	movi	r2,48
8021986c:	dac02317 	ldw	r11,140(sp)
80219870:	d8801d05 	stb	r2,116(sp)
80219874:	00801e04 	movi	r2,120
80219878:	d8801d45 	stb	r2,117(sp)
8021987c:	d8001d85 	stb	zero,118(sp)
80219880:	58c00104 	addi	r3,r11,4
80219884:	5f000017 	ldw	fp,0(r11)
80219888:	0013883a 	mov	r9,zero
8021988c:	90800094 	ori	r2,r18,2
80219890:	80032b16 	blt	r16,zero,8021a540 <___svfiprintf_internal_r+0xfd4>
80219894:	00bfdfc4 	movi	r2,-129
80219898:	90a4703a 	and	r18,r18,r2
8021989c:	d8c02315 	stw	r3,140(sp)
802198a0:	94800094 	ori	r18,r18,2
802198a4:	e002dc26 	beq	fp,zero,8021a418 <___svfiprintf_internal_r+0xeac>
802198a8:	012008b4 	movhi	r4,32802
802198ac:	2112af04 	addi	r4,r4,19132
802198b0:	0015883a 	mov	r10,zero
802198b4:	d9002915 	stw	r4,164(sp)
802198b8:	00002306 	br	80219948 <___svfiprintf_internal_r+0x3dc>
802198bc:	94800054 	ori	r18,r18,1
802198c0:	98c00007 	ldb	r3,0(r19)
802198c4:	003f7806 	br	802196a8 <__reset+0xfa1f96a8>
802198c8:	38803fcc 	andi	r2,r7,255
802198cc:	1080201c 	xori	r2,r2,128
802198d0:	10bfe004 	addi	r2,r2,-128
802198d4:	1002f31e 	bne	r2,zero,8021a4a4 <___svfiprintf_internal_r+0xf38>
802198d8:	01000044 	movi	r4,1
802198dc:	01c00804 	movi	r7,32
802198e0:	98c00007 	ldb	r3,0(r19)
802198e4:	003f7006 	br	802196a8 <__reset+0xfa1f96a8>
802198e8:	21003fcc 	andi	r4,r4,255
802198ec:	2003aa1e 	bne	r4,zero,8021a798 <___svfiprintf_internal_r+0x122c>
802198f0:	00a008b4 	movhi	r2,32802
802198f4:	1092af04 	addi	r2,r2,19132
802198f8:	d8802915 	stw	r2,164(sp)
802198fc:	9080080c 	andi	r2,r18,32
80219900:	1000ba26 	beq	r2,zero,80219bec <___svfiprintf_internal_r+0x680>
80219904:	dac02317 	ldw	r11,140(sp)
80219908:	5f000017 	ldw	fp,0(r11)
8021990c:	5a400117 	ldw	r9,4(r11)
80219910:	5ac00204 	addi	r11,r11,8
80219914:	dac02315 	stw	r11,140(sp)
80219918:	9080004c 	andi	r2,r18,1
8021991c:	10029026 	beq	r2,zero,8021a360 <___svfiprintf_internal_r+0xdf4>
80219920:	e244b03a 	or	r2,fp,r9
80219924:	1002d41e 	bne	r2,zero,8021a478 <___svfiprintf_internal_r+0xf0c>
80219928:	d8001d85 	stb	zero,118(sp)
8021992c:	80030b16 	blt	r16,zero,8021a55c <___svfiprintf_internal_r+0xff0>
80219930:	00bfdfc4 	movi	r2,-129
80219934:	90a4703a 	and	r18,r18,r2
80219938:	0015883a 	mov	r10,zero
8021993c:	80002426 	beq	r16,zero,802199d0 <___svfiprintf_internal_r+0x464>
80219940:	0039883a 	mov	fp,zero
80219944:	0013883a 	mov	r9,zero
80219948:	d9002917 	ldw	r4,164(sp)
8021994c:	dc401a04 	addi	r17,sp,104
80219950:	e08003cc 	andi	r2,fp,15
80219954:	4806973a 	slli	r3,r9,28
80219958:	2085883a 	add	r2,r4,r2
8021995c:	e038d13a 	srli	fp,fp,4
80219960:	10800003 	ldbu	r2,0(r2)
80219964:	4812d13a 	srli	r9,r9,4
80219968:	8c7fffc4 	addi	r17,r17,-1
8021996c:	1f38b03a 	or	fp,r3,fp
80219970:	88800005 	stb	r2,0(r17)
80219974:	e244b03a 	or	r2,fp,r9
80219978:	103ff51e 	bne	r2,zero,80219950 <__reset+0xfa1f9950>
8021997c:	dac01e17 	ldw	r11,120(sp)
80219980:	5c57c83a 	sub	r11,r11,r17
80219984:	dac02115 	stw	r11,132(sp)
80219988:	00001406 	br	802199dc <___svfiprintf_internal_r+0x470>
8021998c:	21003fcc 	andi	r4,r4,255
80219990:	2003741e 	bne	r4,zero,8021a764 <___svfiprintf_internal_r+0x11f8>
80219994:	9080080c 	andi	r2,r18,32
80219998:	10014526 	beq	r2,zero,80219eb0 <___svfiprintf_internal_r+0x944>
8021999c:	dac02317 	ldw	r11,140(sp)
802199a0:	d8001d85 	stb	zero,118(sp)
802199a4:	58c00204 	addi	r3,r11,8
802199a8:	5f000017 	ldw	fp,0(r11)
802199ac:	5a400117 	ldw	r9,4(r11)
802199b0:	8002d916 	blt	r16,zero,8021a518 <___svfiprintf_internal_r+0xfac>
802199b4:	013fdfc4 	movi	r4,-129
802199b8:	e244b03a 	or	r2,fp,r9
802199bc:	d8c02315 	stw	r3,140(sp)
802199c0:	9124703a 	and	r18,r18,r4
802199c4:	0015883a 	mov	r10,zero
802199c8:	1000b91e 	bne	r2,zero,80219cb0 <___svfiprintf_internal_r+0x744>
802199cc:	8002e61e 	bne	r16,zero,8021a568 <___svfiprintf_internal_r+0xffc>
802199d0:	0021883a 	mov	r16,zero
802199d4:	d8002115 	stw	zero,132(sp)
802199d8:	dc401a04 	addi	r17,sp,104
802199dc:	d8c02117 	ldw	r3,132(sp)
802199e0:	dc002015 	stw	r16,128(sp)
802199e4:	80c0010e 	bge	r16,r3,802199ec <___svfiprintf_internal_r+0x480>
802199e8:	d8c02015 	stw	r3,128(sp)
802199ec:	52803fcc 	andi	r10,r10,255
802199f0:	5280201c 	xori	r10,r10,128
802199f4:	52bfe004 	addi	r10,r10,-128
802199f8:	50003c26 	beq	r10,zero,80219aec <___svfiprintf_internal_r+0x580>
802199fc:	dac02017 	ldw	r11,128(sp)
80219a00:	5ac00044 	addi	r11,r11,1
80219a04:	dac02015 	stw	r11,128(sp)
80219a08:	00003806 	br	80219aec <___svfiprintf_internal_r+0x580>
80219a0c:	01000044 	movi	r4,1
80219a10:	01c00ac4 	movi	r7,43
80219a14:	98c00007 	ldb	r3,0(r19)
80219a18:	003f2306 	br	802196a8 <__reset+0xfa1f96a8>
80219a1c:	21003fcc 	andi	r4,r4,255
80219a20:	2003481e 	bne	r4,zero,8021a744 <___svfiprintf_internal_r+0x11d8>
80219a24:	9080080c 	andi	r2,r18,32
80219a28:	10013b26 	beq	r2,zero,80219f18 <___svfiprintf_internal_r+0x9ac>
80219a2c:	dac02317 	ldw	r11,140(sp)
80219a30:	d8001d85 	stb	zero,118(sp)
80219a34:	58800204 	addi	r2,r11,8
80219a38:	5f000017 	ldw	fp,0(r11)
80219a3c:	5a400117 	ldw	r9,4(r11)
80219a40:	8002a816 	blt	r16,zero,8021a4e4 <___svfiprintf_internal_r+0xf78>
80219a44:	013fdfc4 	movi	r4,-129
80219a48:	e246b03a 	or	r3,fp,r9
80219a4c:	d8802315 	stw	r2,140(sp)
80219a50:	9124703a 	and	r18,r18,r4
80219a54:	18013c26 	beq	r3,zero,80219f48 <___svfiprintf_internal_r+0x9dc>
80219a58:	0015883a 	mov	r10,zero
80219a5c:	dc401a04 	addi	r17,sp,104
80219a60:	e006d0fa 	srli	r3,fp,3
80219a64:	4808977a 	slli	r4,r9,29
80219a68:	4812d0fa 	srli	r9,r9,3
80219a6c:	e70001cc 	andi	fp,fp,7
80219a70:	e0800c04 	addi	r2,fp,48
80219a74:	8c7fffc4 	addi	r17,r17,-1
80219a78:	20f8b03a 	or	fp,r4,r3
80219a7c:	88800005 	stb	r2,0(r17)
80219a80:	e246b03a 	or	r3,fp,r9
80219a84:	183ff61e 	bne	r3,zero,80219a60 <__reset+0xfa1f9a60>
80219a88:	90c0004c 	andi	r3,r18,1
80219a8c:	1800a526 	beq	r3,zero,80219d24 <___svfiprintf_internal_r+0x7b8>
80219a90:	10803fcc 	andi	r2,r2,255
80219a94:	1080201c 	xori	r2,r2,128
80219a98:	10bfe004 	addi	r2,r2,-128
80219a9c:	00c00c04 	movi	r3,48
80219aa0:	10ffb626 	beq	r2,r3,8021997c <__reset+0xfa1f997c>
80219aa4:	88ffffc5 	stb	r3,-1(r17)
80219aa8:	d8c01e17 	ldw	r3,120(sp)
80219aac:	88bfffc4 	addi	r2,r17,-1
80219ab0:	1023883a 	mov	r17,r2
80219ab4:	1887c83a 	sub	r3,r3,r2
80219ab8:	d8c02115 	stw	r3,132(sp)
80219abc:	003fc706 	br	802199dc <__reset+0xfa1f99dc>
80219ac0:	dac02317 	ldw	r11,140(sp)
80219ac4:	00c00044 	movi	r3,1
80219ac8:	d8c02015 	stw	r3,128(sp)
80219acc:	58800017 	ldw	r2,0(r11)
80219ad0:	5ac00104 	addi	r11,r11,4
80219ad4:	d8001d85 	stb	zero,118(sp)
80219ad8:	d8801005 	stb	r2,64(sp)
80219adc:	dac02315 	stw	r11,140(sp)
80219ae0:	d8c02115 	stw	r3,132(sp)
80219ae4:	dc401004 	addi	r17,sp,64
80219ae8:	0021883a 	mov	r16,zero
80219aec:	90c0008c 	andi	r3,r18,2
80219af0:	d8c02215 	stw	r3,136(sp)
80219af4:	18000326 	beq	r3,zero,80219b04 <___svfiprintf_internal_r+0x598>
80219af8:	dac02017 	ldw	r11,128(sp)
80219afc:	5ac00084 	addi	r11,r11,2
80219b00:	dac02015 	stw	r11,128(sp)
80219b04:	90c0210c 	andi	r3,r18,132
80219b08:	d8c02615 	stw	r3,152(sp)
80219b0c:	1801131e 	bne	r3,zero,80219f5c <___svfiprintf_internal_r+0x9f0>
80219b10:	dac02417 	ldw	r11,144(sp)
80219b14:	d8c02017 	ldw	r3,128(sp)
80219b18:	58f9c83a 	sub	fp,r11,r3
80219b1c:	07010f0e 	bge	zero,fp,80219f5c <___svfiprintf_internal_r+0x9f0>
80219b20:	02400404 	movi	r9,16
80219b24:	d8c01c17 	ldw	r3,112(sp)
80219b28:	d8801b17 	ldw	r2,108(sp)
80219b2c:	4f02d60e 	bge	r9,fp,8021a688 <___svfiprintf_internal_r+0x111c>
80219b30:	016008b4 	movhi	r5,32802
80219b34:	29531b04 	addi	r5,r5,19564
80219b38:	d9402815 	stw	r5,160(sp)
80219b3c:	028001c4 	movi	r10,7
80219b40:	00000306 	br	80219b50 <___svfiprintf_internal_r+0x5e4>
80219b44:	e73ffc04 	addi	fp,fp,-16
80219b48:	42000204 	addi	r8,r8,8
80219b4c:	4f00150e 	bge	r9,fp,80219ba4 <___svfiprintf_internal_r+0x638>
80219b50:	18c00404 	addi	r3,r3,16
80219b54:	10800044 	addi	r2,r2,1
80219b58:	45800015 	stw	r22,0(r8)
80219b5c:	42400115 	stw	r9,4(r8)
80219b60:	d8c01c15 	stw	r3,112(sp)
80219b64:	d8801b15 	stw	r2,108(sp)
80219b68:	50bff60e 	bge	r10,r2,80219b44 <__reset+0xfa1f9b44>
80219b6c:	d9801a04 	addi	r6,sp,104
80219b70:	b80b883a 	mov	r5,r23
80219b74:	a809883a 	mov	r4,r21
80219b78:	da402c15 	stw	r9,176(sp)
80219b7c:	da802d15 	stw	r10,180(sp)
80219b80:	021939c0 	call	8021939c <__ssprint_r>
80219b84:	da402c17 	ldw	r9,176(sp)
80219b88:	da802d17 	ldw	r10,180(sp)
80219b8c:	1001851e 	bne	r2,zero,8021a1a4 <___svfiprintf_internal_r+0xc38>
80219b90:	e73ffc04 	addi	fp,fp,-16
80219b94:	d8c01c17 	ldw	r3,112(sp)
80219b98:	d8801b17 	ldw	r2,108(sp)
80219b9c:	d811883a 	mov	r8,sp
80219ba0:	4f3feb16 	blt	r9,fp,80219b50 <__reset+0xfa1f9b50>
80219ba4:	dac02817 	ldw	r11,160(sp)
80219ba8:	e0c7883a 	add	r3,fp,r3
80219bac:	10800044 	addi	r2,r2,1
80219bb0:	42c00015 	stw	r11,0(r8)
80219bb4:	47000115 	stw	fp,4(r8)
80219bb8:	d8c01c15 	stw	r3,112(sp)
80219bbc:	d8801b15 	stw	r2,108(sp)
80219bc0:	010001c4 	movi	r4,7
80219bc4:	2081ee16 	blt	r4,r2,8021a380 <___svfiprintf_internal_r+0xe14>
80219bc8:	42000204 	addi	r8,r8,8
80219bcc:	0000e506 	br	80219f64 <___svfiprintf_internal_r+0x9f8>
80219bd0:	21003fcc 	andi	r4,r4,255
80219bd4:	2002dd1e 	bne	r4,zero,8021a74c <___svfiprintf_internal_r+0x11e0>
80219bd8:	00a008b4 	movhi	r2,32802
80219bdc:	1092aa04 	addi	r2,r2,19112
80219be0:	d8802915 	stw	r2,164(sp)
80219be4:	9080080c 	andi	r2,r18,32
80219be8:	103f461e 	bne	r2,zero,80219904 <__reset+0xfa1f9904>
80219bec:	9080040c 	andi	r2,r18,16
80219bf0:	10022e1e 	bne	r2,zero,8021a4ac <___svfiprintf_internal_r+0xf40>
80219bf4:	9080100c 	andi	r2,r18,64
80219bf8:	dac02317 	ldw	r11,140(sp)
80219bfc:	10027326 	beq	r2,zero,8021a5cc <___svfiprintf_internal_r+0x1060>
80219c00:	5f00000b 	ldhu	fp,0(r11)
80219c04:	5ac00104 	addi	r11,r11,4
80219c08:	0013883a 	mov	r9,zero
80219c0c:	dac02315 	stw	r11,140(sp)
80219c10:	003f4106 	br	80219918 <__reset+0xfa1f9918>
80219c14:	21003fcc 	andi	r4,r4,255
80219c18:	2002e11e 	bne	r4,zero,8021a7a0 <___svfiprintf_internal_r+0x1234>
80219c1c:	9080080c 	andi	r2,r18,32
80219c20:	1002011e 	bne	r2,zero,8021a428 <___svfiprintf_internal_r+0xebc>
80219c24:	9080040c 	andi	r2,r18,16
80219c28:	10023e1e 	bne	r2,zero,8021a524 <___svfiprintf_internal_r+0xfb8>
80219c2c:	9480100c 	andi	r18,r18,64
80219c30:	90023c26 	beq	r18,zero,8021a524 <___svfiprintf_internal_r+0xfb8>
80219c34:	dac02317 	ldw	r11,140(sp)
80219c38:	58800017 	ldw	r2,0(r11)
80219c3c:	5ac00104 	addi	r11,r11,4
80219c40:	dac02315 	stw	r11,140(sp)
80219c44:	dac02517 	ldw	r11,148(sp)
80219c48:	12c0000d 	sth	r11,0(r2)
80219c4c:	003e6e06 	br	80219608 <__reset+0xfa1f9608>
80219c50:	98c00007 	ldb	r3,0(r19)
80219c54:	1a422926 	beq	r3,r9,8021a4fc <___svfiprintf_internal_r+0xf90>
80219c58:	94800414 	ori	r18,r18,16
80219c5c:	003e9206 	br	802196a8 <__reset+0xfa1f96a8>
80219c60:	94801014 	ori	r18,r18,64
80219c64:	98c00007 	ldb	r3,0(r19)
80219c68:	003e8f06 	br	802196a8 <__reset+0xfa1f96a8>
80219c6c:	21003fcc 	andi	r4,r4,255
80219c70:	2002c71e 	bne	r4,zero,8021a790 <___svfiprintf_internal_r+0x1224>
80219c74:	9080080c 	andi	r2,r18,32
80219c78:	10004926 	beq	r2,zero,80219da0 <___svfiprintf_internal_r+0x834>
80219c7c:	dac02317 	ldw	r11,140(sp)
80219c80:	58800117 	ldw	r2,4(r11)
80219c84:	5f000017 	ldw	fp,0(r11)
80219c88:	5ac00204 	addi	r11,r11,8
80219c8c:	dac02315 	stw	r11,140(sp)
80219c90:	1013883a 	mov	r9,r2
80219c94:	10004b16 	blt	r2,zero,80219dc4 <___svfiprintf_internal_r+0x858>
80219c98:	da801d83 	ldbu	r10,118(sp)
80219c9c:	8001cb16 	blt	r16,zero,8021a3cc <___svfiprintf_internal_r+0xe60>
80219ca0:	00ffdfc4 	movi	r3,-129
80219ca4:	e244b03a 	or	r2,fp,r9
80219ca8:	90e4703a 	and	r18,r18,r3
80219cac:	103f4726 	beq	r2,zero,802199cc <__reset+0xfa1f99cc>
80219cb0:	48008c26 	beq	r9,zero,80219ee4 <___svfiprintf_internal_r+0x978>
80219cb4:	dc802015 	stw	r18,128(sp)
80219cb8:	dc002115 	stw	r16,132(sp)
80219cbc:	dc401a04 	addi	r17,sp,104
80219cc0:	e021883a 	mov	r16,fp
80219cc4:	da002215 	stw	r8,136(sp)
80219cc8:	5039883a 	mov	fp,r10
80219ccc:	4825883a 	mov	r18,r9
80219cd0:	8009883a 	mov	r4,r16
80219cd4:	900b883a 	mov	r5,r18
80219cd8:	01800284 	movi	r6,10
80219cdc:	000f883a 	mov	r7,zero
80219ce0:	021cc9c0 	call	8021cc9c <__umoddi3>
80219ce4:	10800c04 	addi	r2,r2,48
80219ce8:	8c7fffc4 	addi	r17,r17,-1
80219cec:	8009883a 	mov	r4,r16
80219cf0:	900b883a 	mov	r5,r18
80219cf4:	88800005 	stb	r2,0(r17)
80219cf8:	01800284 	movi	r6,10
80219cfc:	000f883a 	mov	r7,zero
80219d00:	021c7240 	call	8021c724 <__udivdi3>
80219d04:	1021883a 	mov	r16,r2
80219d08:	10c4b03a 	or	r2,r2,r3
80219d0c:	1825883a 	mov	r18,r3
80219d10:	103fef1e 	bne	r2,zero,80219cd0 <__reset+0xfa1f9cd0>
80219d14:	dc802017 	ldw	r18,128(sp)
80219d18:	dc002117 	ldw	r16,132(sp)
80219d1c:	da002217 	ldw	r8,136(sp)
80219d20:	e015883a 	mov	r10,fp
80219d24:	d8c01e17 	ldw	r3,120(sp)
80219d28:	1c47c83a 	sub	r3,r3,r17
80219d2c:	d8c02115 	stw	r3,132(sp)
80219d30:	003f2a06 	br	802199dc <__reset+0xfa1f99dc>
80219d34:	dac02317 	ldw	r11,140(sp)
80219d38:	d8001d85 	stb	zero,118(sp)
80219d3c:	5c400017 	ldw	r17,0(r11)
80219d40:	5f000104 	addi	fp,r11,4
80219d44:	88022f26 	beq	r17,zero,8021a604 <___svfiprintf_internal_r+0x1098>
80219d48:	80022516 	blt	r16,zero,8021a5e0 <___svfiprintf_internal_r+0x1074>
80219d4c:	800d883a 	mov	r6,r16
80219d50:	000b883a 	mov	r5,zero
80219d54:	8809883a 	mov	r4,r17
80219d58:	da002c15 	stw	r8,176(sp)
80219d5c:	02177f40 	call	802177f4 <memchr>
80219d60:	da002c17 	ldw	r8,176(sp)
80219d64:	10026426 	beq	r2,zero,8021a6f8 <___svfiprintf_internal_r+0x118c>
80219d68:	1445c83a 	sub	r2,r2,r17
80219d6c:	d8802115 	stw	r2,132(sp)
80219d70:	da801d83 	ldbu	r10,118(sp)
80219d74:	df002315 	stw	fp,140(sp)
80219d78:	0021883a 	mov	r16,zero
80219d7c:	003f1706 	br	802199dc <__reset+0xfa1f99dc>
80219d80:	94800814 	ori	r18,r18,32
80219d84:	98c00007 	ldb	r3,0(r19)
80219d88:	003e4706 	br	802196a8 <__reset+0xfa1f96a8>
80219d8c:	21003fcc 	andi	r4,r4,255
80219d90:	2002701e 	bne	r4,zero,8021a754 <___svfiprintf_internal_r+0x11e8>
80219d94:	94800414 	ori	r18,r18,16
80219d98:	9080080c 	andi	r2,r18,32
80219d9c:	103fb71e 	bne	r2,zero,80219c7c <__reset+0xfa1f9c7c>
80219da0:	9080040c 	andi	r2,r18,16
80219da4:	1001ab26 	beq	r2,zero,8021a454 <___svfiprintf_internal_r+0xee8>
80219da8:	dac02317 	ldw	r11,140(sp)
80219dac:	5f000017 	ldw	fp,0(r11)
80219db0:	5ac00104 	addi	r11,r11,4
80219db4:	dac02315 	stw	r11,140(sp)
80219db8:	e013d7fa 	srai	r9,fp,31
80219dbc:	4805883a 	mov	r2,r9
80219dc0:	103fb50e 	bge	r2,zero,80219c98 <__reset+0xfa1f9c98>
80219dc4:	0739c83a 	sub	fp,zero,fp
80219dc8:	02800b44 	movi	r10,45
80219dcc:	e004c03a 	cmpne	r2,fp,zero
80219dd0:	0253c83a 	sub	r9,zero,r9
80219dd4:	da801d85 	stb	r10,118(sp)
80219dd8:	4893c83a 	sub	r9,r9,r2
80219ddc:	80023016 	blt	r16,zero,8021a6a0 <___svfiprintf_internal_r+0x1134>
80219de0:	00bfdfc4 	movi	r2,-129
80219de4:	90a4703a 	and	r18,r18,r2
80219de8:	483fb21e 	bne	r9,zero,80219cb4 <__reset+0xfa1f9cb4>
80219dec:	00003d06 	br	80219ee4 <___svfiprintf_internal_r+0x978>
80219df0:	9817883a 	mov	r11,r19
80219df4:	d8002415 	stw	zero,144(sp)
80219df8:	18bff404 	addi	r2,r3,-48
80219dfc:	0019883a 	mov	r12,zero
80219e00:	58c00007 	ldb	r3,0(r11)
80219e04:	630002a4 	muli	r12,r12,10
80219e08:	9cc00044 	addi	r19,r19,1
80219e0c:	9817883a 	mov	r11,r19
80219e10:	1319883a 	add	r12,r2,r12
80219e14:	18bff404 	addi	r2,r3,-48
80219e18:	30bff92e 	bgeu	r6,r2,80219e00 <__reset+0xfa1f9e00>
80219e1c:	db002415 	stw	r12,144(sp)
80219e20:	18bff804 	addi	r2,r3,-32
80219e24:	28be232e 	bgeu	r5,r2,802196b4 <__reset+0xfa1f96b4>
80219e28:	21003fcc 	andi	r4,r4,255
80219e2c:	20024b1e 	bne	r4,zero,8021a75c <___svfiprintf_internal_r+0x11f0>
80219e30:	1800d626 	beq	r3,zero,8021a18c <___svfiprintf_internal_r+0xc20>
80219e34:	02c00044 	movi	r11,1
80219e38:	dac02015 	stw	r11,128(sp)
80219e3c:	d8c01005 	stb	r3,64(sp)
80219e40:	d8001d85 	stb	zero,118(sp)
80219e44:	dac02115 	stw	r11,132(sp)
80219e48:	dc401004 	addi	r17,sp,64
80219e4c:	003f2606 	br	80219ae8 <__reset+0xfa1f9ae8>
80219e50:	94802014 	ori	r18,r18,128
80219e54:	98c00007 	ldb	r3,0(r19)
80219e58:	003e1306 	br	802196a8 <__reset+0xfa1f96a8>
80219e5c:	98c00007 	ldb	r3,0(r19)
80219e60:	9ac00044 	addi	r11,r19,1
80219e64:	1a822b26 	beq	r3,r10,8021a714 <___svfiprintf_internal_r+0x11a8>
80219e68:	18bff404 	addi	r2,r3,-48
80219e6c:	0021883a 	mov	r16,zero
80219e70:	30821e36 	bltu	r6,r2,8021a6ec <___svfiprintf_internal_r+0x1180>
80219e74:	58c00007 	ldb	r3,0(r11)
80219e78:	840002a4 	muli	r16,r16,10
80219e7c:	5cc00044 	addi	r19,r11,1
80219e80:	9817883a 	mov	r11,r19
80219e84:	80a1883a 	add	r16,r16,r2
80219e88:	18bff404 	addi	r2,r3,-48
80219e8c:	30bff92e 	bgeu	r6,r2,80219e74 <__reset+0xfa1f9e74>
80219e90:	803e060e 	bge	r16,zero,802196ac <__reset+0xfa1f96ac>
80219e94:	043fffc4 	movi	r16,-1
80219e98:	003e0406 	br	802196ac <__reset+0xfa1f96ac>
80219e9c:	21003fcc 	andi	r4,r4,255
80219ea0:	2002371e 	bne	r4,zero,8021a780 <___svfiprintf_internal_r+0x1214>
80219ea4:	94800414 	ori	r18,r18,16
80219ea8:	9080080c 	andi	r2,r18,32
80219eac:	103ebb1e 	bne	r2,zero,8021999c <__reset+0xfa1f999c>
80219eb0:	9080040c 	andi	r2,r18,16
80219eb4:	10013b26 	beq	r2,zero,8021a3a4 <___svfiprintf_internal_r+0xe38>
80219eb8:	dac02317 	ldw	r11,140(sp)
80219ebc:	d8001d85 	stb	zero,118(sp)
80219ec0:	0013883a 	mov	r9,zero
80219ec4:	58800104 	addi	r2,r11,4
80219ec8:	5f000017 	ldw	fp,0(r11)
80219ecc:	80013d16 	blt	r16,zero,8021a3c4 <___svfiprintf_internal_r+0xe58>
80219ed0:	00ffdfc4 	movi	r3,-129
80219ed4:	d8802315 	stw	r2,140(sp)
80219ed8:	90e4703a 	and	r18,r18,r3
80219edc:	0015883a 	mov	r10,zero
80219ee0:	e03eba26 	beq	fp,zero,802199cc <__reset+0xfa1f99cc>
80219ee4:	00800244 	movi	r2,9
80219ee8:	173f7236 	bltu	r2,fp,80219cb4 <__reset+0xfa1f9cb4>
80219eec:	dac02b17 	ldw	r11,172(sp)
80219ef0:	e7000c04 	addi	fp,fp,48
80219ef4:	df0019c5 	stb	fp,103(sp)
80219ef8:	dac02115 	stw	r11,132(sp)
80219efc:	dc4019c4 	addi	r17,sp,103
80219f00:	003eb606 	br	802199dc <__reset+0xfa1f99dc>
80219f04:	21003fcc 	andi	r4,r4,255
80219f08:	20021f1e 	bne	r4,zero,8021a788 <___svfiprintf_internal_r+0x121c>
80219f0c:	94800414 	ori	r18,r18,16
80219f10:	9080080c 	andi	r2,r18,32
80219f14:	103ec51e 	bne	r2,zero,80219a2c <__reset+0xfa1f9a2c>
80219f18:	9080040c 	andi	r2,r18,16
80219f1c:	10016926 	beq	r2,zero,8021a4c4 <___svfiprintf_internal_r+0xf58>
80219f20:	dac02317 	ldw	r11,140(sp)
80219f24:	d8001d85 	stb	zero,118(sp)
80219f28:	0013883a 	mov	r9,zero
80219f2c:	58800104 	addi	r2,r11,4
80219f30:	5f000017 	ldw	fp,0(r11)
80219f34:	80016b16 	blt	r16,zero,8021a4e4 <___svfiprintf_internal_r+0xf78>
80219f38:	00ffdfc4 	movi	r3,-129
80219f3c:	d8802315 	stw	r2,140(sp)
80219f40:	90e4703a 	and	r18,r18,r3
80219f44:	e03ec41e 	bne	fp,zero,80219a58 <__reset+0xfa1f9a58>
80219f48:	0015883a 	mov	r10,zero
80219f4c:	8001c226 	beq	r16,zero,8021a658 <___svfiprintf_internal_r+0x10ec>
80219f50:	0039883a 	mov	fp,zero
80219f54:	0013883a 	mov	r9,zero
80219f58:	003ec006 	br	80219a5c <__reset+0xfa1f9a5c>
80219f5c:	d8c01c17 	ldw	r3,112(sp)
80219f60:	d8801b17 	ldw	r2,108(sp)
80219f64:	d9001d87 	ldb	r4,118(sp)
80219f68:	20000b26 	beq	r4,zero,80219f98 <___svfiprintf_internal_r+0xa2c>
80219f6c:	d9001d84 	addi	r4,sp,118
80219f70:	18c00044 	addi	r3,r3,1
80219f74:	10800044 	addi	r2,r2,1
80219f78:	41000015 	stw	r4,0(r8)
80219f7c:	01000044 	movi	r4,1
80219f80:	41000115 	stw	r4,4(r8)
80219f84:	d8c01c15 	stw	r3,112(sp)
80219f88:	d8801b15 	stw	r2,108(sp)
80219f8c:	010001c4 	movi	r4,7
80219f90:	2080e116 	blt	r4,r2,8021a318 <___svfiprintf_internal_r+0xdac>
80219f94:	42000204 	addi	r8,r8,8
80219f98:	dac02217 	ldw	r11,136(sp)
80219f9c:	58000b26 	beq	r11,zero,80219fcc <___svfiprintf_internal_r+0xa60>
80219fa0:	d9001d04 	addi	r4,sp,116
80219fa4:	18c00084 	addi	r3,r3,2
80219fa8:	10800044 	addi	r2,r2,1
80219fac:	41000015 	stw	r4,0(r8)
80219fb0:	01000084 	movi	r4,2
80219fb4:	41000115 	stw	r4,4(r8)
80219fb8:	d8c01c15 	stw	r3,112(sp)
80219fbc:	d8801b15 	stw	r2,108(sp)
80219fc0:	010001c4 	movi	r4,7
80219fc4:	2080dd16 	blt	r4,r2,8021a33c <___svfiprintf_internal_r+0xdd0>
80219fc8:	42000204 	addi	r8,r8,8
80219fcc:	dac02617 	ldw	r11,152(sp)
80219fd0:	01002004 	movi	r4,128
80219fd4:	59008426 	beq	r11,r4,8021a1e8 <___svfiprintf_internal_r+0xc7c>
80219fd8:	dac02117 	ldw	r11,132(sp)
80219fdc:	82e1c83a 	sub	r16,r16,r11
80219fe0:	0400270e 	bge	zero,r16,8021a080 <___svfiprintf_internal_r+0xb14>
80219fe4:	01c00404 	movi	r7,16
80219fe8:	3c016a0e 	bge	r7,r16,8021a594 <___svfiprintf_internal_r+0x1028>
80219fec:	016008b4 	movhi	r5,32802
80219ff0:	29531704 	addi	r5,r5,19548
80219ff4:	d9402215 	stw	r5,136(sp)
80219ff8:	070001c4 	movi	fp,7
80219ffc:	00000306 	br	8021a00c <___svfiprintf_internal_r+0xaa0>
8021a000:	843ffc04 	addi	r16,r16,-16
8021a004:	42000204 	addi	r8,r8,8
8021a008:	3c00130e 	bge	r7,r16,8021a058 <___svfiprintf_internal_r+0xaec>
8021a00c:	18c00404 	addi	r3,r3,16
8021a010:	10800044 	addi	r2,r2,1
8021a014:	45000015 	stw	r20,0(r8)
8021a018:	41c00115 	stw	r7,4(r8)
8021a01c:	d8c01c15 	stw	r3,112(sp)
8021a020:	d8801b15 	stw	r2,108(sp)
8021a024:	e0bff60e 	bge	fp,r2,8021a000 <__reset+0xfa1fa000>
8021a028:	d9801a04 	addi	r6,sp,104
8021a02c:	b80b883a 	mov	r5,r23
8021a030:	a809883a 	mov	r4,r21
8021a034:	d9c02c15 	stw	r7,176(sp)
8021a038:	021939c0 	call	8021939c <__ssprint_r>
8021a03c:	d9c02c17 	ldw	r7,176(sp)
8021a040:	1000581e 	bne	r2,zero,8021a1a4 <___svfiprintf_internal_r+0xc38>
8021a044:	843ffc04 	addi	r16,r16,-16
8021a048:	d8c01c17 	ldw	r3,112(sp)
8021a04c:	d8801b17 	ldw	r2,108(sp)
8021a050:	d811883a 	mov	r8,sp
8021a054:	3c3fed16 	blt	r7,r16,8021a00c <__reset+0xfa1fa00c>
8021a058:	dac02217 	ldw	r11,136(sp)
8021a05c:	1c07883a 	add	r3,r3,r16
8021a060:	10800044 	addi	r2,r2,1
8021a064:	42c00015 	stw	r11,0(r8)
8021a068:	44000115 	stw	r16,4(r8)
8021a06c:	d8c01c15 	stw	r3,112(sp)
8021a070:	d8801b15 	stw	r2,108(sp)
8021a074:	010001c4 	movi	r4,7
8021a078:	20809e16 	blt	r4,r2,8021a2f4 <___svfiprintf_internal_r+0xd88>
8021a07c:	42000204 	addi	r8,r8,8
8021a080:	dac02117 	ldw	r11,132(sp)
8021a084:	10800044 	addi	r2,r2,1
8021a088:	44400015 	stw	r17,0(r8)
8021a08c:	58c7883a 	add	r3,r11,r3
8021a090:	42c00115 	stw	r11,4(r8)
8021a094:	d8c01c15 	stw	r3,112(sp)
8021a098:	d8801b15 	stw	r2,108(sp)
8021a09c:	010001c4 	movi	r4,7
8021a0a0:	20807f16 	blt	r4,r2,8021a2a0 <___svfiprintf_internal_r+0xd34>
8021a0a4:	42000204 	addi	r8,r8,8
8021a0a8:	9480010c 	andi	r18,r18,4
8021a0ac:	90002926 	beq	r18,zero,8021a154 <___svfiprintf_internal_r+0xbe8>
8021a0b0:	dac02417 	ldw	r11,144(sp)
8021a0b4:	d8802017 	ldw	r2,128(sp)
8021a0b8:	58a1c83a 	sub	r16,r11,r2
8021a0bc:	0400250e 	bge	zero,r16,8021a154 <___svfiprintf_internal_r+0xbe8>
8021a0c0:	04400404 	movi	r17,16
8021a0c4:	d8801b17 	ldw	r2,108(sp)
8021a0c8:	8c017c0e 	bge	r17,r16,8021a6bc <___svfiprintf_internal_r+0x1150>
8021a0cc:	016008b4 	movhi	r5,32802
8021a0d0:	29531b04 	addi	r5,r5,19564
8021a0d4:	d9402815 	stw	r5,160(sp)
8021a0d8:	048001c4 	movi	r18,7
8021a0dc:	00000306 	br	8021a0ec <___svfiprintf_internal_r+0xb80>
8021a0e0:	843ffc04 	addi	r16,r16,-16
8021a0e4:	42000204 	addi	r8,r8,8
8021a0e8:	8c00110e 	bge	r17,r16,8021a130 <___svfiprintf_internal_r+0xbc4>
8021a0ec:	18c00404 	addi	r3,r3,16
8021a0f0:	10800044 	addi	r2,r2,1
8021a0f4:	45800015 	stw	r22,0(r8)
8021a0f8:	44400115 	stw	r17,4(r8)
8021a0fc:	d8c01c15 	stw	r3,112(sp)
8021a100:	d8801b15 	stw	r2,108(sp)
8021a104:	90bff60e 	bge	r18,r2,8021a0e0 <__reset+0xfa1fa0e0>
8021a108:	d9801a04 	addi	r6,sp,104
8021a10c:	b80b883a 	mov	r5,r23
8021a110:	a809883a 	mov	r4,r21
8021a114:	021939c0 	call	8021939c <__ssprint_r>
8021a118:	1000221e 	bne	r2,zero,8021a1a4 <___svfiprintf_internal_r+0xc38>
8021a11c:	843ffc04 	addi	r16,r16,-16
8021a120:	d8c01c17 	ldw	r3,112(sp)
8021a124:	d8801b17 	ldw	r2,108(sp)
8021a128:	d811883a 	mov	r8,sp
8021a12c:	8c3fef16 	blt	r17,r16,8021a0ec <__reset+0xfa1fa0ec>
8021a130:	dac02817 	ldw	r11,160(sp)
8021a134:	1c07883a 	add	r3,r3,r16
8021a138:	10800044 	addi	r2,r2,1
8021a13c:	42c00015 	stw	r11,0(r8)
8021a140:	44000115 	stw	r16,4(r8)
8021a144:	d8c01c15 	stw	r3,112(sp)
8021a148:	d8801b15 	stw	r2,108(sp)
8021a14c:	010001c4 	movi	r4,7
8021a150:	2080aa16 	blt	r4,r2,8021a3fc <___svfiprintf_internal_r+0xe90>
8021a154:	d8802417 	ldw	r2,144(sp)
8021a158:	dac02017 	ldw	r11,128(sp)
8021a15c:	12c0010e 	bge	r2,r11,8021a164 <___svfiprintf_internal_r+0xbf8>
8021a160:	5805883a 	mov	r2,r11
8021a164:	dac02517 	ldw	r11,148(sp)
8021a168:	5897883a 	add	r11,r11,r2
8021a16c:	dac02515 	stw	r11,148(sp)
8021a170:	1800531e 	bne	r3,zero,8021a2c0 <___svfiprintf_internal_r+0xd54>
8021a174:	98800007 	ldb	r2,0(r19)
8021a178:	d8001b15 	stw	zero,108(sp)
8021a17c:	d811883a 	mov	r8,sp
8021a180:	103d231e 	bne	r2,zero,80219610 <__reset+0xfa1f9610>
8021a184:	9823883a 	mov	r17,r19
8021a188:	003d3906 	br	80219670 <__reset+0xfa1f9670>
8021a18c:	d8801c17 	ldw	r2,112(sp)
8021a190:	10000426 	beq	r2,zero,8021a1a4 <___svfiprintf_internal_r+0xc38>
8021a194:	d9402717 	ldw	r5,156(sp)
8021a198:	d9002a17 	ldw	r4,168(sp)
8021a19c:	d9801a04 	addi	r6,sp,104
8021a1a0:	021939c0 	call	8021939c <__ssprint_r>
8021a1a4:	dac02717 	ldw	r11,156(sp)
8021a1a8:	d8802517 	ldw	r2,148(sp)
8021a1ac:	58c0030b 	ldhu	r3,12(r11)
8021a1b0:	18c0100c 	andi	r3,r3,64
8021a1b4:	1801381e 	bne	r3,zero,8021a698 <___svfiprintf_internal_r+0x112c>
8021a1b8:	dfc03717 	ldw	ra,220(sp)
8021a1bc:	df003617 	ldw	fp,216(sp)
8021a1c0:	ddc03517 	ldw	r23,212(sp)
8021a1c4:	dd803417 	ldw	r22,208(sp)
8021a1c8:	dd403317 	ldw	r21,204(sp)
8021a1cc:	dd003217 	ldw	r20,200(sp)
8021a1d0:	dcc03117 	ldw	r19,196(sp)
8021a1d4:	dc803017 	ldw	r18,192(sp)
8021a1d8:	dc402f17 	ldw	r17,188(sp)
8021a1dc:	dc002e17 	ldw	r16,184(sp)
8021a1e0:	dec03804 	addi	sp,sp,224
8021a1e4:	f800283a 	ret
8021a1e8:	dac02417 	ldw	r11,144(sp)
8021a1ec:	d9002017 	ldw	r4,128(sp)
8021a1f0:	5939c83a 	sub	fp,r11,r4
8021a1f4:	073f780e 	bge	zero,fp,80219fd8 <__reset+0xfa1f9fd8>
8021a1f8:	02400404 	movi	r9,16
8021a1fc:	4f01370e 	bge	r9,fp,8021a6dc <___svfiprintf_internal_r+0x1170>
8021a200:	02e008b4 	movhi	r11,32802
8021a204:	5ad31704 	addi	r11,r11,19548
8021a208:	dac02215 	stw	r11,136(sp)
8021a20c:	028001c4 	movi	r10,7
8021a210:	00000306 	br	8021a220 <___svfiprintf_internal_r+0xcb4>
8021a214:	e73ffc04 	addi	fp,fp,-16
8021a218:	42000204 	addi	r8,r8,8
8021a21c:	4f00150e 	bge	r9,fp,8021a274 <___svfiprintf_internal_r+0xd08>
8021a220:	18c00404 	addi	r3,r3,16
8021a224:	10800044 	addi	r2,r2,1
8021a228:	45000015 	stw	r20,0(r8)
8021a22c:	42400115 	stw	r9,4(r8)
8021a230:	d8c01c15 	stw	r3,112(sp)
8021a234:	d8801b15 	stw	r2,108(sp)
8021a238:	50bff60e 	bge	r10,r2,8021a214 <__reset+0xfa1fa214>
8021a23c:	d9801a04 	addi	r6,sp,104
8021a240:	b80b883a 	mov	r5,r23
8021a244:	a809883a 	mov	r4,r21
8021a248:	da402c15 	stw	r9,176(sp)
8021a24c:	da802d15 	stw	r10,180(sp)
8021a250:	021939c0 	call	8021939c <__ssprint_r>
8021a254:	da402c17 	ldw	r9,176(sp)
8021a258:	da802d17 	ldw	r10,180(sp)
8021a25c:	103fd11e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a260:	e73ffc04 	addi	fp,fp,-16
8021a264:	d8c01c17 	ldw	r3,112(sp)
8021a268:	d8801b17 	ldw	r2,108(sp)
8021a26c:	d811883a 	mov	r8,sp
8021a270:	4f3feb16 	blt	r9,fp,8021a220 <__reset+0xfa1fa220>
8021a274:	dac02217 	ldw	r11,136(sp)
8021a278:	1f07883a 	add	r3,r3,fp
8021a27c:	10800044 	addi	r2,r2,1
8021a280:	42c00015 	stw	r11,0(r8)
8021a284:	47000115 	stw	fp,4(r8)
8021a288:	d8c01c15 	stw	r3,112(sp)
8021a28c:	d8801b15 	stw	r2,108(sp)
8021a290:	010001c4 	movi	r4,7
8021a294:	2080b616 	blt	r4,r2,8021a570 <___svfiprintf_internal_r+0x1004>
8021a298:	42000204 	addi	r8,r8,8
8021a29c:	003f4e06 	br	80219fd8 <__reset+0xfa1f9fd8>
8021a2a0:	d9801a04 	addi	r6,sp,104
8021a2a4:	b80b883a 	mov	r5,r23
8021a2a8:	a809883a 	mov	r4,r21
8021a2ac:	021939c0 	call	8021939c <__ssprint_r>
8021a2b0:	103fbc1e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a2b4:	d8c01c17 	ldw	r3,112(sp)
8021a2b8:	d811883a 	mov	r8,sp
8021a2bc:	003f7a06 	br	8021a0a8 <__reset+0xfa1fa0a8>
8021a2c0:	d9801a04 	addi	r6,sp,104
8021a2c4:	b80b883a 	mov	r5,r23
8021a2c8:	a809883a 	mov	r4,r21
8021a2cc:	021939c0 	call	8021939c <__ssprint_r>
8021a2d0:	103fa826 	beq	r2,zero,8021a174 <__reset+0xfa1fa174>
8021a2d4:	003fb306 	br	8021a1a4 <__reset+0xfa1fa1a4>
8021a2d8:	d9801a04 	addi	r6,sp,104
8021a2dc:	b80b883a 	mov	r5,r23
8021a2e0:	a809883a 	mov	r4,r21
8021a2e4:	021939c0 	call	8021939c <__ssprint_r>
8021a2e8:	103fae1e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a2ec:	d811883a 	mov	r8,sp
8021a2f0:	003cdc06 	br	80219664 <__reset+0xfa1f9664>
8021a2f4:	d9801a04 	addi	r6,sp,104
8021a2f8:	b80b883a 	mov	r5,r23
8021a2fc:	a809883a 	mov	r4,r21
8021a300:	021939c0 	call	8021939c <__ssprint_r>
8021a304:	103fa71e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a308:	d8c01c17 	ldw	r3,112(sp)
8021a30c:	d8801b17 	ldw	r2,108(sp)
8021a310:	d811883a 	mov	r8,sp
8021a314:	003f5a06 	br	8021a080 <__reset+0xfa1fa080>
8021a318:	d9801a04 	addi	r6,sp,104
8021a31c:	b80b883a 	mov	r5,r23
8021a320:	a809883a 	mov	r4,r21
8021a324:	021939c0 	call	8021939c <__ssprint_r>
8021a328:	103f9e1e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a32c:	d8c01c17 	ldw	r3,112(sp)
8021a330:	d8801b17 	ldw	r2,108(sp)
8021a334:	d811883a 	mov	r8,sp
8021a338:	003f1706 	br	80219f98 <__reset+0xfa1f9f98>
8021a33c:	d9801a04 	addi	r6,sp,104
8021a340:	b80b883a 	mov	r5,r23
8021a344:	a809883a 	mov	r4,r21
8021a348:	021939c0 	call	8021939c <__ssprint_r>
8021a34c:	103f951e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a350:	d8c01c17 	ldw	r3,112(sp)
8021a354:	d8801b17 	ldw	r2,108(sp)
8021a358:	d811883a 	mov	r8,sp
8021a35c:	003f1b06 	br	80219fcc <__reset+0xfa1f9fcc>
8021a360:	d8001d85 	stb	zero,118(sp)
8021a364:	80007b16 	blt	r16,zero,8021a554 <___svfiprintf_internal_r+0xfe8>
8021a368:	00ffdfc4 	movi	r3,-129
8021a36c:	e244b03a 	or	r2,fp,r9
8021a370:	90e4703a 	and	r18,r18,r3
8021a374:	103d7026 	beq	r2,zero,80219938 <__reset+0xfa1f9938>
8021a378:	0015883a 	mov	r10,zero
8021a37c:	003d7206 	br	80219948 <__reset+0xfa1f9948>
8021a380:	d9801a04 	addi	r6,sp,104
8021a384:	b80b883a 	mov	r5,r23
8021a388:	a809883a 	mov	r4,r21
8021a38c:	021939c0 	call	8021939c <__ssprint_r>
8021a390:	103f841e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a394:	d8c01c17 	ldw	r3,112(sp)
8021a398:	d8801b17 	ldw	r2,108(sp)
8021a39c:	d811883a 	mov	r8,sp
8021a3a0:	003ef006 	br	80219f64 <__reset+0xfa1f9f64>
8021a3a4:	9080100c 	andi	r2,r18,64
8021a3a8:	d8001d85 	stb	zero,118(sp)
8021a3ac:	dac02317 	ldw	r11,140(sp)
8021a3b0:	10008126 	beq	r2,zero,8021a5b8 <___svfiprintf_internal_r+0x104c>
8021a3b4:	58800104 	addi	r2,r11,4
8021a3b8:	5f00000b 	ldhu	fp,0(r11)
8021a3bc:	0013883a 	mov	r9,zero
8021a3c0:	803ec30e 	bge	r16,zero,80219ed0 <__reset+0xfa1f9ed0>
8021a3c4:	d8802315 	stw	r2,140(sp)
8021a3c8:	0015883a 	mov	r10,zero
8021a3cc:	e244b03a 	or	r2,fp,r9
8021a3d0:	103e371e 	bne	r2,zero,80219cb0 <__reset+0xfa1f9cb0>
8021a3d4:	00800044 	movi	r2,1
8021a3d8:	10803fcc 	andi	r2,r2,255
8021a3dc:	00c00044 	movi	r3,1
8021a3e0:	10c06126 	beq	r2,r3,8021a568 <___svfiprintf_internal_r+0xffc>
8021a3e4:	00c00084 	movi	r3,2
8021a3e8:	10fd5526 	beq	r2,r3,80219940 <__reset+0xfa1f9940>
8021a3ec:	003ed806 	br	80219f50 <__reset+0xfa1f9f50>
8021a3f0:	d8802315 	stw	r2,140(sp)
8021a3f4:	98c00007 	ldb	r3,0(r19)
8021a3f8:	003cab06 	br	802196a8 <__reset+0xfa1f96a8>
8021a3fc:	d9801a04 	addi	r6,sp,104
8021a400:	b80b883a 	mov	r5,r23
8021a404:	a809883a 	mov	r4,r21
8021a408:	021939c0 	call	8021939c <__ssprint_r>
8021a40c:	103f651e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a410:	d8c01c17 	ldw	r3,112(sp)
8021a414:	003f4f06 	br	8021a154 <__reset+0xfa1fa154>
8021a418:	00a008b4 	movhi	r2,32802
8021a41c:	1092af04 	addi	r2,r2,19132
8021a420:	d8802915 	stw	r2,164(sp)
8021a424:	003d4406 	br	80219938 <__reset+0xfa1f9938>
8021a428:	dac02317 	ldw	r11,140(sp)
8021a42c:	58800017 	ldw	r2,0(r11)
8021a430:	dac02517 	ldw	r11,148(sp)
8021a434:	5807d7fa 	srai	r3,r11,31
8021a438:	dac02317 	ldw	r11,140(sp)
8021a43c:	10c00115 	stw	r3,4(r2)
8021a440:	5ac00104 	addi	r11,r11,4
8021a444:	dac02315 	stw	r11,140(sp)
8021a448:	dac02517 	ldw	r11,148(sp)
8021a44c:	12c00015 	stw	r11,0(r2)
8021a450:	003c6d06 	br	80219608 <__reset+0xfa1f9608>
8021a454:	9080100c 	andi	r2,r18,64
8021a458:	dac02317 	ldw	r11,140(sp)
8021a45c:	103e5326 	beq	r2,zero,80219dac <__reset+0xfa1f9dac>
8021a460:	5f00000f 	ldh	fp,0(r11)
8021a464:	5ac00104 	addi	r11,r11,4
8021a468:	dac02315 	stw	r11,140(sp)
8021a46c:	e013d7fa 	srai	r9,fp,31
8021a470:	4805883a 	mov	r2,r9
8021a474:	003e0706 	br	80219c94 <__reset+0xfa1f9c94>
8021a478:	00800c04 	movi	r2,48
8021a47c:	d8801d05 	stb	r2,116(sp)
8021a480:	d8c01d45 	stb	r3,117(sp)
8021a484:	d8001d85 	stb	zero,118(sp)
8021a488:	90800094 	ori	r2,r18,2
8021a48c:	80008f16 	blt	r16,zero,8021a6cc <___svfiprintf_internal_r+0x1160>
8021a490:	00bfdfc4 	movi	r2,-129
8021a494:	90a4703a 	and	r18,r18,r2
8021a498:	94800094 	ori	r18,r18,2
8021a49c:	0015883a 	mov	r10,zero
8021a4a0:	003d2906 	br	80219948 <__reset+0xfa1f9948>
8021a4a4:	98c00007 	ldb	r3,0(r19)
8021a4a8:	003c7f06 	br	802196a8 <__reset+0xfa1f96a8>
8021a4ac:	dac02317 	ldw	r11,140(sp)
8021a4b0:	0013883a 	mov	r9,zero
8021a4b4:	5f000017 	ldw	fp,0(r11)
8021a4b8:	5ac00104 	addi	r11,r11,4
8021a4bc:	dac02315 	stw	r11,140(sp)
8021a4c0:	003d1506 	br	80219918 <__reset+0xfa1f9918>
8021a4c4:	9080100c 	andi	r2,r18,64
8021a4c8:	d8001d85 	stb	zero,118(sp)
8021a4cc:	dac02317 	ldw	r11,140(sp)
8021a4d0:	10003426 	beq	r2,zero,8021a5a4 <___svfiprintf_internal_r+0x1038>
8021a4d4:	58800104 	addi	r2,r11,4
8021a4d8:	5f00000b 	ldhu	fp,0(r11)
8021a4dc:	0013883a 	mov	r9,zero
8021a4e0:	803e950e 	bge	r16,zero,80219f38 <__reset+0xfa1f9f38>
8021a4e4:	e246b03a 	or	r3,fp,r9
8021a4e8:	d8802315 	stw	r2,140(sp)
8021a4ec:	183d5a1e 	bne	r3,zero,80219a58 <__reset+0xfa1f9a58>
8021a4f0:	0015883a 	mov	r10,zero
8021a4f4:	0005883a 	mov	r2,zero
8021a4f8:	003fb706 	br	8021a3d8 <__reset+0xfa1fa3d8>
8021a4fc:	98c00043 	ldbu	r3,1(r19)
8021a500:	94800814 	ori	r18,r18,32
8021a504:	9cc00044 	addi	r19,r19,1
8021a508:	18c03fcc 	andi	r3,r3,255
8021a50c:	18c0201c 	xori	r3,r3,128
8021a510:	18ffe004 	addi	r3,r3,-128
8021a514:	003c6406 	br	802196a8 <__reset+0xfa1f96a8>
8021a518:	d8c02315 	stw	r3,140(sp)
8021a51c:	0015883a 	mov	r10,zero
8021a520:	003faa06 	br	8021a3cc <__reset+0xfa1fa3cc>
8021a524:	dac02317 	ldw	r11,140(sp)
8021a528:	58800017 	ldw	r2,0(r11)
8021a52c:	5ac00104 	addi	r11,r11,4
8021a530:	dac02315 	stw	r11,140(sp)
8021a534:	dac02517 	ldw	r11,148(sp)
8021a538:	12c00015 	stw	r11,0(r2)
8021a53c:	003c3206 	br	80219608 <__reset+0xfa1f9608>
8021a540:	012008b4 	movhi	r4,32802
8021a544:	2112af04 	addi	r4,r4,19132
8021a548:	d9002915 	stw	r4,164(sp)
8021a54c:	d8c02315 	stw	r3,140(sp)
8021a550:	1025883a 	mov	r18,r2
8021a554:	e244b03a 	or	r2,fp,r9
8021a558:	103f871e 	bne	r2,zero,8021a378 <__reset+0xfa1fa378>
8021a55c:	0015883a 	mov	r10,zero
8021a560:	00800084 	movi	r2,2
8021a564:	003f9c06 	br	8021a3d8 <__reset+0xfa1fa3d8>
8021a568:	0039883a 	mov	fp,zero
8021a56c:	003e5f06 	br	80219eec <__reset+0xfa1f9eec>
8021a570:	d9801a04 	addi	r6,sp,104
8021a574:	b80b883a 	mov	r5,r23
8021a578:	a809883a 	mov	r4,r21
8021a57c:	021939c0 	call	8021939c <__ssprint_r>
8021a580:	103f081e 	bne	r2,zero,8021a1a4 <__reset+0xfa1fa1a4>
8021a584:	d8c01c17 	ldw	r3,112(sp)
8021a588:	d8801b17 	ldw	r2,108(sp)
8021a58c:	d811883a 	mov	r8,sp
8021a590:	003e9106 	br	80219fd8 <__reset+0xfa1f9fd8>
8021a594:	012008b4 	movhi	r4,32802
8021a598:	21131704 	addi	r4,r4,19548
8021a59c:	d9002215 	stw	r4,136(sp)
8021a5a0:	003ead06 	br	8021a058 <__reset+0xfa1fa058>
8021a5a4:	58800104 	addi	r2,r11,4
8021a5a8:	5f000017 	ldw	fp,0(r11)
8021a5ac:	0013883a 	mov	r9,zero
8021a5b0:	803e610e 	bge	r16,zero,80219f38 <__reset+0xfa1f9f38>
8021a5b4:	003fcb06 	br	8021a4e4 <__reset+0xfa1fa4e4>
8021a5b8:	58800104 	addi	r2,r11,4
8021a5bc:	5f000017 	ldw	fp,0(r11)
8021a5c0:	0013883a 	mov	r9,zero
8021a5c4:	803e420e 	bge	r16,zero,80219ed0 <__reset+0xfa1f9ed0>
8021a5c8:	003f7e06 	br	8021a3c4 <__reset+0xfa1fa3c4>
8021a5cc:	5f000017 	ldw	fp,0(r11)
8021a5d0:	5ac00104 	addi	r11,r11,4
8021a5d4:	0013883a 	mov	r9,zero
8021a5d8:	dac02315 	stw	r11,140(sp)
8021a5dc:	003cce06 	br	80219918 <__reset+0xfa1f9918>
8021a5e0:	8809883a 	mov	r4,r17
8021a5e4:	da002c15 	stw	r8,176(sp)
8021a5e8:	020fd740 	call	8020fd74 <strlen>
8021a5ec:	d8802115 	stw	r2,132(sp)
8021a5f0:	da801d83 	ldbu	r10,118(sp)
8021a5f4:	df002315 	stw	fp,140(sp)
8021a5f8:	0021883a 	mov	r16,zero
8021a5fc:	da002c17 	ldw	r8,176(sp)
8021a600:	003cf606 	br	802199dc <__reset+0xfa1f99dc>
8021a604:	00800184 	movi	r2,6
8021a608:	1400012e 	bgeu	r2,r16,8021a610 <___svfiprintf_internal_r+0x10a4>
8021a60c:	1021883a 	mov	r16,r2
8021a610:	dc002115 	stw	r16,132(sp)
8021a614:	8005883a 	mov	r2,r16
8021a618:	80003c16 	blt	r16,zero,8021a70c <___svfiprintf_internal_r+0x11a0>
8021a61c:	046008b4 	movhi	r17,32802
8021a620:	d8802015 	stw	r2,128(sp)
8021a624:	df002315 	stw	fp,140(sp)
8021a628:	8c52b404 	addi	r17,r17,19152
8021a62c:	003d2e06 	br	80219ae8 <__reset+0xfa1f9ae8>
8021a630:	04001004 	movi	r16,64
8021a634:	800b883a 	mov	r5,r16
8021a638:	0216fe80 	call	80216fe8 <_malloc_r>
8021a63c:	dac02717 	ldw	r11,156(sp)
8021a640:	58800015 	stw	r2,0(r11)
8021a644:	58800415 	stw	r2,16(r11)
8021a648:	10004826 	beq	r2,zero,8021a76c <___svfiprintf_internal_r+0x1200>
8021a64c:	dac02717 	ldw	r11,156(sp)
8021a650:	5c000515 	stw	r16,20(r11)
8021a654:	003bd906 	br	802195bc <__reset+0xfa1f95bc>
8021a658:	9080004c 	andi	r2,r18,1
8021a65c:	0015883a 	mov	r10,zero
8021a660:	10000626 	beq	r2,zero,8021a67c <___svfiprintf_internal_r+0x1110>
8021a664:	dac02b17 	ldw	r11,172(sp)
8021a668:	00800c04 	movi	r2,48
8021a66c:	d88019c5 	stb	r2,103(sp)
8021a670:	dac02115 	stw	r11,132(sp)
8021a674:	dc4019c4 	addi	r17,sp,103
8021a678:	003cd806 	br	802199dc <__reset+0xfa1f99dc>
8021a67c:	d8002115 	stw	zero,132(sp)
8021a680:	dc401a04 	addi	r17,sp,104
8021a684:	003cd506 	br	802199dc <__reset+0xfa1f99dc>
8021a688:	012008b4 	movhi	r4,32802
8021a68c:	21131b04 	addi	r4,r4,19564
8021a690:	d9002815 	stw	r4,160(sp)
8021a694:	003d4306 	br	80219ba4 <__reset+0xfa1f9ba4>
8021a698:	00bfffc4 	movi	r2,-1
8021a69c:	003ec606 	br	8021a1b8 <__reset+0xfa1fa1b8>
8021a6a0:	00800044 	movi	r2,1
8021a6a4:	10803fcc 	andi	r2,r2,255
8021a6a8:	00c00044 	movi	r3,1
8021a6ac:	10fd8026 	beq	r2,r3,80219cb0 <__reset+0xfa1f9cb0>
8021a6b0:	00c00084 	movi	r3,2
8021a6b4:	10fca426 	beq	r2,r3,80219948 <__reset+0xfa1f9948>
8021a6b8:	003ce806 	br	80219a5c <__reset+0xfa1f9a5c>
8021a6bc:	012008b4 	movhi	r4,32802
8021a6c0:	21131b04 	addi	r4,r4,19564
8021a6c4:	d9002815 	stw	r4,160(sp)
8021a6c8:	003e9906 	br	8021a130 <__reset+0xfa1fa130>
8021a6cc:	1025883a 	mov	r18,r2
8021a6d0:	0015883a 	mov	r10,zero
8021a6d4:	00800084 	movi	r2,2
8021a6d8:	003ff206 	br	8021a6a4 <__reset+0xfa1fa6a4>
8021a6dc:	016008b4 	movhi	r5,32802
8021a6e0:	29531704 	addi	r5,r5,19548
8021a6e4:	d9402215 	stw	r5,136(sp)
8021a6e8:	003ee206 	br	8021a274 <__reset+0xfa1fa274>
8021a6ec:	5827883a 	mov	r19,r11
8021a6f0:	0021883a 	mov	r16,zero
8021a6f4:	003bed06 	br	802196ac <__reset+0xfa1f96ac>
8021a6f8:	dc002115 	stw	r16,132(sp)
8021a6fc:	da801d83 	ldbu	r10,118(sp)
8021a700:	df002315 	stw	fp,140(sp)
8021a704:	0021883a 	mov	r16,zero
8021a708:	003cb406 	br	802199dc <__reset+0xfa1f99dc>
8021a70c:	0005883a 	mov	r2,zero
8021a710:	003fc206 	br	8021a61c <__reset+0xfa1fa61c>
8021a714:	d8802317 	ldw	r2,140(sp)
8021a718:	98c00043 	ldbu	r3,1(r19)
8021a71c:	5827883a 	mov	r19,r11
8021a720:	14000017 	ldw	r16,0(r2)
8021a724:	10800104 	addi	r2,r2,4
8021a728:	d8802315 	stw	r2,140(sp)
8021a72c:	803f760e 	bge	r16,zero,8021a508 <__reset+0xfa1fa508>
8021a730:	18c03fcc 	andi	r3,r3,255
8021a734:	18c0201c 	xori	r3,r3,128
8021a738:	043fffc4 	movi	r16,-1
8021a73c:	18ffe004 	addi	r3,r3,-128
8021a740:	003bd906 	br	802196a8 <__reset+0xfa1f96a8>
8021a744:	d9c01d85 	stb	r7,118(sp)
8021a748:	003cb606 	br	80219a24 <__reset+0xfa1f9a24>
8021a74c:	d9c01d85 	stb	r7,118(sp)
8021a750:	003d2106 	br	80219bd8 <__reset+0xfa1f9bd8>
8021a754:	d9c01d85 	stb	r7,118(sp)
8021a758:	003d8e06 	br	80219d94 <__reset+0xfa1f9d94>
8021a75c:	d9c01d85 	stb	r7,118(sp)
8021a760:	003db306 	br	80219e30 <__reset+0xfa1f9e30>
8021a764:	d9c01d85 	stb	r7,118(sp)
8021a768:	003c8a06 	br	80219994 <__reset+0xfa1f9994>
8021a76c:	dac02a17 	ldw	r11,168(sp)
8021a770:	00800304 	movi	r2,12
8021a774:	58800015 	stw	r2,0(r11)
8021a778:	00bfffc4 	movi	r2,-1
8021a77c:	003e8e06 	br	8021a1b8 <__reset+0xfa1fa1b8>
8021a780:	d9c01d85 	stb	r7,118(sp)
8021a784:	003dc706 	br	80219ea4 <__reset+0xfa1f9ea4>
8021a788:	d9c01d85 	stb	r7,118(sp)
8021a78c:	003ddf06 	br	80219f0c <__reset+0xfa1f9f0c>
8021a790:	d9c01d85 	stb	r7,118(sp)
8021a794:	003d3706 	br	80219c74 <__reset+0xfa1f9c74>
8021a798:	d9c01d85 	stb	r7,118(sp)
8021a79c:	003c5406 	br	802198f0 <__reset+0xfa1f98f0>
8021a7a0:	d9c01d85 	stb	r7,118(sp)
8021a7a4:	003d1d06 	br	80219c1c <__reset+0xfa1f9c1c>

8021a7a8 <__sprint_r.part.0>:
8021a7a8:	28801917 	ldw	r2,100(r5)
8021a7ac:	defff604 	addi	sp,sp,-40
8021a7b0:	dd400515 	stw	r21,20(sp)
8021a7b4:	dfc00915 	stw	ra,36(sp)
8021a7b8:	df000815 	stw	fp,32(sp)
8021a7bc:	ddc00715 	stw	r23,28(sp)
8021a7c0:	dd800615 	stw	r22,24(sp)
8021a7c4:	dd000415 	stw	r20,16(sp)
8021a7c8:	dcc00315 	stw	r19,12(sp)
8021a7cc:	dc800215 	stw	r18,8(sp)
8021a7d0:	dc400115 	stw	r17,4(sp)
8021a7d4:	dc000015 	stw	r16,0(sp)
8021a7d8:	1088000c 	andi	r2,r2,8192
8021a7dc:	302b883a 	mov	r21,r6
8021a7e0:	10002e26 	beq	r2,zero,8021a89c <__sprint_r.part.0+0xf4>
8021a7e4:	30800217 	ldw	r2,8(r6)
8021a7e8:	35800017 	ldw	r22,0(r6)
8021a7ec:	10002926 	beq	r2,zero,8021a894 <__sprint_r.part.0+0xec>
8021a7f0:	2827883a 	mov	r19,r5
8021a7f4:	2029883a 	mov	r20,r4
8021a7f8:	b5c00104 	addi	r23,r22,4
8021a7fc:	04bfffc4 	movi	r18,-1
8021a800:	bc400017 	ldw	r17,0(r23)
8021a804:	b4000017 	ldw	r16,0(r22)
8021a808:	0039883a 	mov	fp,zero
8021a80c:	8822d0ba 	srli	r17,r17,2
8021a810:	8800031e 	bne	r17,zero,8021a820 <__sprint_r.part.0+0x78>
8021a814:	00001806 	br	8021a878 <__sprint_r.part.0+0xd0>
8021a818:	84000104 	addi	r16,r16,4
8021a81c:	8f001526 	beq	r17,fp,8021a874 <__sprint_r.part.0+0xcc>
8021a820:	81400017 	ldw	r5,0(r16)
8021a824:	980d883a 	mov	r6,r19
8021a828:	a009883a 	mov	r4,r20
8021a82c:	021c1d00 	call	8021c1d0 <_fputwc_r>
8021a830:	e7000044 	addi	fp,fp,1
8021a834:	14bff81e 	bne	r2,r18,8021a818 <__reset+0xfa1fa818>
8021a838:	9005883a 	mov	r2,r18
8021a83c:	a8000215 	stw	zero,8(r21)
8021a840:	a8000115 	stw	zero,4(r21)
8021a844:	dfc00917 	ldw	ra,36(sp)
8021a848:	df000817 	ldw	fp,32(sp)
8021a84c:	ddc00717 	ldw	r23,28(sp)
8021a850:	dd800617 	ldw	r22,24(sp)
8021a854:	dd400517 	ldw	r21,20(sp)
8021a858:	dd000417 	ldw	r20,16(sp)
8021a85c:	dcc00317 	ldw	r19,12(sp)
8021a860:	dc800217 	ldw	r18,8(sp)
8021a864:	dc400117 	ldw	r17,4(sp)
8021a868:	dc000017 	ldw	r16,0(sp)
8021a86c:	dec00a04 	addi	sp,sp,40
8021a870:	f800283a 	ret
8021a874:	a8800217 	ldw	r2,8(r21)
8021a878:	8c63883a 	add	r17,r17,r17
8021a87c:	8c63883a 	add	r17,r17,r17
8021a880:	1445c83a 	sub	r2,r2,r17
8021a884:	a8800215 	stw	r2,8(r21)
8021a888:	b5800204 	addi	r22,r22,8
8021a88c:	bdc00204 	addi	r23,r23,8
8021a890:	103fdb1e 	bne	r2,zero,8021a800 <__reset+0xfa1fa800>
8021a894:	0005883a 	mov	r2,zero
8021a898:	003fe806 	br	8021a83c <__reset+0xfa1fa83c>
8021a89c:	021670c0 	call	8021670c <__sfvwrite_r>
8021a8a0:	003fe606 	br	8021a83c <__reset+0xfa1fa83c>

8021a8a4 <__sprint_r>:
8021a8a4:	30c00217 	ldw	r3,8(r6)
8021a8a8:	18000126 	beq	r3,zero,8021a8b0 <__sprint_r+0xc>
8021a8ac:	021a7a81 	jmpi	8021a7a8 <__sprint_r.part.0>
8021a8b0:	30000115 	stw	zero,4(r6)
8021a8b4:	0005883a 	mov	r2,zero
8021a8b8:	f800283a 	ret

8021a8bc <___vfiprintf_internal_r>:
8021a8bc:	deffc904 	addi	sp,sp,-220
8021a8c0:	df003515 	stw	fp,212(sp)
8021a8c4:	dd003115 	stw	r20,196(sp)
8021a8c8:	dfc03615 	stw	ra,216(sp)
8021a8cc:	ddc03415 	stw	r23,208(sp)
8021a8d0:	dd803315 	stw	r22,204(sp)
8021a8d4:	dd403215 	stw	r21,200(sp)
8021a8d8:	dcc03015 	stw	r19,192(sp)
8021a8dc:	dc802f15 	stw	r18,188(sp)
8021a8e0:	dc402e15 	stw	r17,184(sp)
8021a8e4:	dc002d15 	stw	r16,180(sp)
8021a8e8:	d9002015 	stw	r4,128(sp)
8021a8ec:	d9c02215 	stw	r7,136(sp)
8021a8f0:	2829883a 	mov	r20,r5
8021a8f4:	3039883a 	mov	fp,r6
8021a8f8:	20000226 	beq	r4,zero,8021a904 <___vfiprintf_internal_r+0x48>
8021a8fc:	20800e17 	ldw	r2,56(r4)
8021a900:	1000cf26 	beq	r2,zero,8021ac40 <___vfiprintf_internal_r+0x384>
8021a904:	a080030b 	ldhu	r2,12(r20)
8021a908:	10c8000c 	andi	r3,r2,8192
8021a90c:	1800061e 	bne	r3,zero,8021a928 <___vfiprintf_internal_r+0x6c>
8021a910:	a1001917 	ldw	r4,100(r20)
8021a914:	00f7ffc4 	movi	r3,-8193
8021a918:	10880014 	ori	r2,r2,8192
8021a91c:	20c6703a 	and	r3,r4,r3
8021a920:	a080030d 	sth	r2,12(r20)
8021a924:	a0c01915 	stw	r3,100(r20)
8021a928:	10c0020c 	andi	r3,r2,8
8021a92c:	1800a926 	beq	r3,zero,8021abd4 <___vfiprintf_internal_r+0x318>
8021a930:	a0c00417 	ldw	r3,16(r20)
8021a934:	1800a726 	beq	r3,zero,8021abd4 <___vfiprintf_internal_r+0x318>
8021a938:	1080068c 	andi	r2,r2,26
8021a93c:	00c00284 	movi	r3,10
8021a940:	10c0ac26 	beq	r2,r3,8021abf4 <___vfiprintf_internal_r+0x338>
8021a944:	da801a04 	addi	r10,sp,104
8021a948:	da801e15 	stw	r10,120(sp)
8021a94c:	d8801e17 	ldw	r2,120(sp)
8021a950:	da8019c4 	addi	r10,sp,103
8021a954:	05a008b4 	movhi	r22,32802
8021a958:	05e008b4 	movhi	r23,32802
8021a95c:	da801f15 	stw	r10,124(sp)
8021a960:	1295c83a 	sub	r10,r2,r10
8021a964:	b5932304 	addi	r22,r22,19596
8021a968:	bdd31f04 	addi	r23,r23,19580
8021a96c:	dec01a15 	stw	sp,104(sp)
8021a970:	d8001c15 	stw	zero,112(sp)
8021a974:	d8001b15 	stw	zero,108(sp)
8021a978:	d8002615 	stw	zero,152(sp)
8021a97c:	d8002315 	stw	zero,140(sp)
8021a980:	da802715 	stw	r10,156(sp)
8021a984:	d811883a 	mov	r8,sp
8021a988:	dd002115 	stw	r20,132(sp)
8021a98c:	e021883a 	mov	r16,fp
8021a990:	80800007 	ldb	r2,0(r16)
8021a994:	1003ea26 	beq	r2,zero,8021b940 <___vfiprintf_internal_r+0x1084>
8021a998:	00c00944 	movi	r3,37
8021a99c:	8025883a 	mov	r18,r16
8021a9a0:	10c0021e 	bne	r2,r3,8021a9ac <___vfiprintf_internal_r+0xf0>
8021a9a4:	00001606 	br	8021aa00 <___vfiprintf_internal_r+0x144>
8021a9a8:	10c00326 	beq	r2,r3,8021a9b8 <___vfiprintf_internal_r+0xfc>
8021a9ac:	94800044 	addi	r18,r18,1
8021a9b0:	90800007 	ldb	r2,0(r18)
8021a9b4:	103ffc1e 	bne	r2,zero,8021a9a8 <__reset+0xfa1fa9a8>
8021a9b8:	9423c83a 	sub	r17,r18,r16
8021a9bc:	88001026 	beq	r17,zero,8021aa00 <___vfiprintf_internal_r+0x144>
8021a9c0:	d8c01c17 	ldw	r3,112(sp)
8021a9c4:	d8801b17 	ldw	r2,108(sp)
8021a9c8:	44000015 	stw	r16,0(r8)
8021a9cc:	88c7883a 	add	r3,r17,r3
8021a9d0:	10800044 	addi	r2,r2,1
8021a9d4:	44400115 	stw	r17,4(r8)
8021a9d8:	d8c01c15 	stw	r3,112(sp)
8021a9dc:	d8801b15 	stw	r2,108(sp)
8021a9e0:	010001c4 	movi	r4,7
8021a9e4:	2080760e 	bge	r4,r2,8021abc0 <___vfiprintf_internal_r+0x304>
8021a9e8:	1803821e 	bne	r3,zero,8021b7f4 <___vfiprintf_internal_r+0xf38>
8021a9ec:	da802317 	ldw	r10,140(sp)
8021a9f0:	d8001b15 	stw	zero,108(sp)
8021a9f4:	d811883a 	mov	r8,sp
8021a9f8:	5455883a 	add	r10,r10,r17
8021a9fc:	da802315 	stw	r10,140(sp)
8021aa00:	90800007 	ldb	r2,0(r18)
8021aa04:	10044626 	beq	r2,zero,8021bb20 <___vfiprintf_internal_r+0x1264>
8021aa08:	90c00047 	ldb	r3,1(r18)
8021aa0c:	94000044 	addi	r16,r18,1
8021aa10:	d8001d85 	stb	zero,118(sp)
8021aa14:	0009883a 	mov	r4,zero
8021aa18:	000f883a 	mov	r7,zero
8021aa1c:	027fffc4 	movi	r9,-1
8021aa20:	0023883a 	mov	r17,zero
8021aa24:	0029883a 	mov	r20,zero
8021aa28:	01401604 	movi	r5,88
8021aa2c:	01800244 	movi	r6,9
8021aa30:	03400a84 	movi	r13,42
8021aa34:	03001b04 	movi	r12,108
8021aa38:	84000044 	addi	r16,r16,1
8021aa3c:	18bff804 	addi	r2,r3,-32
8021aa40:	28827336 	bltu	r5,r2,8021b410 <___vfiprintf_internal_r+0xb54>
8021aa44:	100490ba 	slli	r2,r2,2
8021aa48:	02a008b4 	movhi	r10,32802
8021aa4c:	52aa9704 	addi	r10,r10,-21924
8021aa50:	1285883a 	add	r2,r2,r10
8021aa54:	10800017 	ldw	r2,0(r2)
8021aa58:	1000683a 	jmp	r2
8021aa5c:	8021b144 	addi	zero,r16,-31035
8021aa60:	8021b410 	cmplti	zero,r16,-31024
8021aa64:	8021b410 	cmplti	zero,r16,-31024
8021aa68:	8021b164 	muli	zero,r16,-31035
8021aa6c:	8021b410 	cmplti	zero,r16,-31024
8021aa70:	8021b410 	cmplti	zero,r16,-31024
8021aa74:	8021b410 	cmplti	zero,r16,-31024
8021aa78:	8021b410 	cmplti	zero,r16,-31024
8021aa7c:	8021b410 	cmplti	zero,r16,-31024
8021aa80:	8021b410 	cmplti	zero,r16,-31024
8021aa84:	8021b34c 	andi	zero,r16,34509
8021aa88:	8021b368 	cmpgeui	zero,r16,34509
8021aa8c:	8021b410 	cmplti	zero,r16,-31024
8021aa90:	8021ac50 	cmplti	zero,r16,-31055
8021aa94:	8021b378 	rdprs	zero,r16,-31027
8021aa98:	8021b410 	cmplti	zero,r16,-31024
8021aa9c:	8021b170 	cmpltui	zero,r16,34501
8021aaa0:	8021b17c 	xorhi	zero,r16,34501
8021aaa4:	8021b17c 	xorhi	zero,r16,34501
8021aaa8:	8021b17c 	xorhi	zero,r16,34501
8021aaac:	8021b17c 	xorhi	zero,r16,34501
8021aab0:	8021b17c 	xorhi	zero,r16,34501
8021aab4:	8021b17c 	xorhi	zero,r16,34501
8021aab8:	8021b17c 	xorhi	zero,r16,34501
8021aabc:	8021b17c 	xorhi	zero,r16,34501
8021aac0:	8021b17c 	xorhi	zero,r16,34501
8021aac4:	8021b410 	cmplti	zero,r16,-31024
8021aac8:	8021b410 	cmplti	zero,r16,-31024
8021aacc:	8021b410 	cmplti	zero,r16,-31024
8021aad0:	8021b410 	cmplti	zero,r16,-31024
8021aad4:	8021b410 	cmplti	zero,r16,-31024
8021aad8:	8021b410 	cmplti	zero,r16,-31024
8021aadc:	8021b410 	cmplti	zero,r16,-31024
8021aae0:	8021b410 	cmplti	zero,r16,-31024
8021aae4:	8021b410 	cmplti	zero,r16,-31024
8021aae8:	8021b410 	cmplti	zero,r16,-31024
8021aaec:	8021b1a8 	cmpgeui	zero,r16,34502
8021aaf0:	8021b410 	cmplti	zero,r16,-31024
8021aaf4:	8021b410 	cmplti	zero,r16,-31024
8021aaf8:	8021b410 	cmplti	zero,r16,-31024
8021aafc:	8021b410 	cmplti	zero,r16,-31024
8021ab00:	8021b410 	cmplti	zero,r16,-31024
8021ab04:	8021b410 	cmplti	zero,r16,-31024
8021ab08:	8021b410 	cmplti	zero,r16,-31024
8021ab0c:	8021b410 	cmplti	zero,r16,-31024
8021ab10:	8021b410 	cmplti	zero,r16,-31024
8021ab14:	8021b410 	cmplti	zero,r16,-31024
8021ab18:	8021b1e0 	cmpeqi	zero,r16,-31033
8021ab1c:	8021b410 	cmplti	zero,r16,-31024
8021ab20:	8021b410 	cmplti	zero,r16,-31024
8021ab24:	8021b410 	cmplti	zero,r16,-31024
8021ab28:	8021b410 	cmplti	zero,r16,-31024
8021ab2c:	8021b410 	cmplti	zero,r16,-31024
8021ab30:	8021b238 	rdprs	zero,r16,-31032
8021ab34:	8021b410 	cmplti	zero,r16,-31024
8021ab38:	8021b410 	cmplti	zero,r16,-31024
8021ab3c:	8021b2a8 	cmpgeui	zero,r16,34506
8021ab40:	8021b410 	cmplti	zero,r16,-31024
8021ab44:	8021b410 	cmplti	zero,r16,-31024
8021ab48:	8021b410 	cmplti	zero,r16,-31024
8021ab4c:	8021b410 	cmplti	zero,r16,-31024
8021ab50:	8021b410 	cmplti	zero,r16,-31024
8021ab54:	8021b410 	cmplti	zero,r16,-31024
8021ab58:	8021b410 	cmplti	zero,r16,-31024
8021ab5c:	8021b410 	cmplti	zero,r16,-31024
8021ab60:	8021b410 	cmplti	zero,r16,-31024
8021ab64:	8021b410 	cmplti	zero,r16,-31024
8021ab68:	8021b054 	ori	zero,r16,34497
8021ab6c:	8021b080 	call	88021b08 <__reset+0x2001b08>
8021ab70:	8021b410 	cmplti	zero,r16,-31024
8021ab74:	8021b410 	cmplti	zero,r16,-31024
8021ab78:	8021b410 	cmplti	zero,r16,-31024
8021ab7c:	8021b3b8 	rdprs	zero,r16,-31026
8021ab80:	8021b080 	call	88021b08 <__reset+0x2001b08>
8021ab84:	8021b410 	cmplti	zero,r16,-31024
8021ab88:	8021b410 	cmplti	zero,r16,-31024
8021ab8c:	8021af14 	ori	zero,r16,34492
8021ab90:	8021b410 	cmplti	zero,r16,-31024
8021ab94:	8021af24 	muli	zero,r16,-31044
8021ab98:	8021af60 	cmpeqi	zero,r16,-31043
8021ab9c:	8021ac5c 	xori	zero,r16,34481
8021aba0:	8021af08 	cmpgei	zero,r16,-31044
8021aba4:	8021b410 	cmplti	zero,r16,-31024
8021aba8:	8021b2e4 	muli	zero,r16,-31029
8021abac:	8021b410 	cmplti	zero,r16,-31024
8021abb0:	8021b33c 	xorhi	zero,r16,34508
8021abb4:	8021b410 	cmplti	zero,r16,-31024
8021abb8:	8021b410 	cmplti	zero,r16,-31024
8021abbc:	8021b000 	call	88021b00 <__reset+0x2001b00>
8021abc0:	42000204 	addi	r8,r8,8
8021abc4:	da802317 	ldw	r10,140(sp)
8021abc8:	5455883a 	add	r10,r10,r17
8021abcc:	da802315 	stw	r10,140(sp)
8021abd0:	003f8b06 	br	8021aa00 <__reset+0xfa1faa00>
8021abd4:	d9002017 	ldw	r4,128(sp)
8021abd8:	a00b883a 	mov	r5,r20
8021abdc:	02142b40 	call	802142b4 <__swsetup_r>
8021abe0:	1003b11e 	bne	r2,zero,8021baa8 <___vfiprintf_internal_r+0x11ec>
8021abe4:	a080030b 	ldhu	r2,12(r20)
8021abe8:	00c00284 	movi	r3,10
8021abec:	1080068c 	andi	r2,r2,26
8021abf0:	10ff541e 	bne	r2,r3,8021a944 <__reset+0xfa1fa944>
8021abf4:	a080038f 	ldh	r2,14(r20)
8021abf8:	103f5216 	blt	r2,zero,8021a944 <__reset+0xfa1fa944>
8021abfc:	d9c02217 	ldw	r7,136(sp)
8021ac00:	d9002017 	ldw	r4,128(sp)
8021ac04:	e00d883a 	mov	r6,fp
8021ac08:	a00b883a 	mov	r5,r20
8021ac0c:	021bd340 	call	8021bd34 <__sbprintf>
8021ac10:	dfc03617 	ldw	ra,216(sp)
8021ac14:	df003517 	ldw	fp,212(sp)
8021ac18:	ddc03417 	ldw	r23,208(sp)
8021ac1c:	dd803317 	ldw	r22,204(sp)
8021ac20:	dd403217 	ldw	r21,200(sp)
8021ac24:	dd003117 	ldw	r20,196(sp)
8021ac28:	dcc03017 	ldw	r19,192(sp)
8021ac2c:	dc802f17 	ldw	r18,188(sp)
8021ac30:	dc402e17 	ldw	r17,184(sp)
8021ac34:	dc002d17 	ldw	r16,180(sp)
8021ac38:	dec03704 	addi	sp,sp,220
8021ac3c:	f800283a 	ret
8021ac40:	02162880 	call	80216288 <__sinit>
8021ac44:	003f2f06 	br	8021a904 <__reset+0xfa1fa904>
8021ac48:	0463c83a 	sub	r17,zero,r17
8021ac4c:	d8802215 	stw	r2,136(sp)
8021ac50:	a5000114 	ori	r20,r20,4
8021ac54:	80c00007 	ldb	r3,0(r16)
8021ac58:	003f7706 	br	8021aa38 <__reset+0xfa1faa38>
8021ac5c:	00800c04 	movi	r2,48
8021ac60:	da802217 	ldw	r10,136(sp)
8021ac64:	d8801d05 	stb	r2,116(sp)
8021ac68:	00801e04 	movi	r2,120
8021ac6c:	d8801d45 	stb	r2,117(sp)
8021ac70:	d8001d85 	stb	zero,118(sp)
8021ac74:	50c00104 	addi	r3,r10,4
8021ac78:	54800017 	ldw	r18,0(r10)
8021ac7c:	0027883a 	mov	r19,zero
8021ac80:	a0800094 	ori	r2,r20,2
8021ac84:	48030b16 	blt	r9,zero,8021b8b4 <___vfiprintf_internal_r+0xff8>
8021ac88:	00bfdfc4 	movi	r2,-129
8021ac8c:	a096703a 	and	r11,r20,r2
8021ac90:	d8c02215 	stw	r3,136(sp)
8021ac94:	5d000094 	ori	r20,r11,2
8021ac98:	90032b1e 	bne	r18,zero,8021b948 <___vfiprintf_internal_r+0x108c>
8021ac9c:	00a008b4 	movhi	r2,32802
8021aca0:	1092af04 	addi	r2,r2,19132
8021aca4:	d8802615 	stw	r2,152(sp)
8021aca8:	0039883a 	mov	fp,zero
8021acac:	48017b1e 	bne	r9,zero,8021b29c <___vfiprintf_internal_r+0x9e0>
8021acb0:	0013883a 	mov	r9,zero
8021acb4:	0027883a 	mov	r19,zero
8021acb8:	dd401a04 	addi	r21,sp,104
8021acbc:	4825883a 	mov	r18,r9
8021acc0:	4cc0010e 	bge	r9,r19,8021acc8 <___vfiprintf_internal_r+0x40c>
8021acc4:	9825883a 	mov	r18,r19
8021acc8:	e7003fcc 	andi	fp,fp,255
8021accc:	e700201c 	xori	fp,fp,128
8021acd0:	e73fe004 	addi	fp,fp,-128
8021acd4:	e0000126 	beq	fp,zero,8021acdc <___vfiprintf_internal_r+0x420>
8021acd8:	94800044 	addi	r18,r18,1
8021acdc:	a380008c 	andi	r14,r20,2
8021ace0:	70000126 	beq	r14,zero,8021ace8 <___vfiprintf_internal_r+0x42c>
8021ace4:	94800084 	addi	r18,r18,2
8021ace8:	a700210c 	andi	fp,r20,132
8021acec:	e001df1e 	bne	fp,zero,8021b46c <___vfiprintf_internal_r+0xbb0>
8021acf0:	8c87c83a 	sub	r3,r17,r18
8021acf4:	00c1dd0e 	bge	zero,r3,8021b46c <___vfiprintf_internal_r+0xbb0>
8021acf8:	01c00404 	movi	r7,16
8021acfc:	d8801c17 	ldw	r2,112(sp)
8021ad00:	38c3ad0e 	bge	r7,r3,8021bbb8 <___vfiprintf_internal_r+0x12fc>
8021ad04:	02a008b4 	movhi	r10,32802
8021ad08:	52932304 	addi	r10,r10,19596
8021ad0c:	dc002915 	stw	r16,164(sp)
8021ad10:	d9801b17 	ldw	r6,108(sp)
8021ad14:	da802415 	stw	r10,144(sp)
8021ad18:	03c001c4 	movi	r15,7
8021ad1c:	da402515 	stw	r9,148(sp)
8021ad20:	db802815 	stw	r14,160(sp)
8021ad24:	1821883a 	mov	r16,r3
8021ad28:	00000506 	br	8021ad40 <___vfiprintf_internal_r+0x484>
8021ad2c:	31400084 	addi	r5,r6,2
8021ad30:	42000204 	addi	r8,r8,8
8021ad34:	200d883a 	mov	r6,r4
8021ad38:	843ffc04 	addi	r16,r16,-16
8021ad3c:	3c000d0e 	bge	r7,r16,8021ad74 <___vfiprintf_internal_r+0x4b8>
8021ad40:	10800404 	addi	r2,r2,16
8021ad44:	31000044 	addi	r4,r6,1
8021ad48:	45800015 	stw	r22,0(r8)
8021ad4c:	41c00115 	stw	r7,4(r8)
8021ad50:	d8801c15 	stw	r2,112(sp)
8021ad54:	d9001b15 	stw	r4,108(sp)
8021ad58:	793ff40e 	bge	r15,r4,8021ad2c <__reset+0xfa1fad2c>
8021ad5c:	1001b51e 	bne	r2,zero,8021b434 <___vfiprintf_internal_r+0xb78>
8021ad60:	843ffc04 	addi	r16,r16,-16
8021ad64:	000d883a 	mov	r6,zero
8021ad68:	01400044 	movi	r5,1
8021ad6c:	d811883a 	mov	r8,sp
8021ad70:	3c3ff316 	blt	r7,r16,8021ad40 <__reset+0xfa1fad40>
8021ad74:	8007883a 	mov	r3,r16
8021ad78:	da402517 	ldw	r9,148(sp)
8021ad7c:	db802817 	ldw	r14,160(sp)
8021ad80:	dc002917 	ldw	r16,164(sp)
8021ad84:	da802417 	ldw	r10,144(sp)
8021ad88:	1885883a 	add	r2,r3,r2
8021ad8c:	40c00115 	stw	r3,4(r8)
8021ad90:	42800015 	stw	r10,0(r8)
8021ad94:	d8801c15 	stw	r2,112(sp)
8021ad98:	d9401b15 	stw	r5,108(sp)
8021ad9c:	00c001c4 	movi	r3,7
8021ada0:	19426016 	blt	r3,r5,8021b724 <___vfiprintf_internal_r+0xe68>
8021ada4:	d8c01d87 	ldb	r3,118(sp)
8021ada8:	42000204 	addi	r8,r8,8
8021adac:	29000044 	addi	r4,r5,1
8021adb0:	1801b31e 	bne	r3,zero,8021b480 <___vfiprintf_internal_r+0xbc4>
8021adb4:	7001c026 	beq	r14,zero,8021b4b8 <___vfiprintf_internal_r+0xbfc>
8021adb8:	d8c01d04 	addi	r3,sp,116
8021adbc:	10800084 	addi	r2,r2,2
8021adc0:	40c00015 	stw	r3,0(r8)
8021adc4:	00c00084 	movi	r3,2
8021adc8:	40c00115 	stw	r3,4(r8)
8021adcc:	d8801c15 	stw	r2,112(sp)
8021add0:	d9001b15 	stw	r4,108(sp)
8021add4:	00c001c4 	movi	r3,7
8021add8:	1902650e 	bge	r3,r4,8021b770 <___vfiprintf_internal_r+0xeb4>
8021addc:	10029a1e 	bne	r2,zero,8021b848 <___vfiprintf_internal_r+0xf8c>
8021ade0:	00c02004 	movi	r3,128
8021ade4:	01000044 	movi	r4,1
8021ade8:	000b883a 	mov	r5,zero
8021adec:	d811883a 	mov	r8,sp
8021adf0:	e0c1b31e 	bne	fp,r3,8021b4c0 <___vfiprintf_internal_r+0xc04>
8021adf4:	8cb9c83a 	sub	fp,r17,r18
8021adf8:	0701b10e 	bge	zero,fp,8021b4c0 <___vfiprintf_internal_r+0xc04>
8021adfc:	01c00404 	movi	r7,16
8021ae00:	3f03890e 	bge	r7,fp,8021bc28 <___vfiprintf_internal_r+0x136c>
8021ae04:	00e008b4 	movhi	r3,32802
8021ae08:	18d31f04 	addi	r3,r3,19580
8021ae0c:	d8c02415 	stw	r3,144(sp)
8021ae10:	8007883a 	mov	r3,r16
8021ae14:	034001c4 	movi	r13,7
8021ae18:	e021883a 	mov	r16,fp
8021ae1c:	da402515 	stw	r9,148(sp)
8021ae20:	1839883a 	mov	fp,r3
8021ae24:	00000506 	br	8021ae3c <___vfiprintf_internal_r+0x580>
8021ae28:	29800084 	addi	r6,r5,2
8021ae2c:	42000204 	addi	r8,r8,8
8021ae30:	180b883a 	mov	r5,r3
8021ae34:	843ffc04 	addi	r16,r16,-16
8021ae38:	3c000d0e 	bge	r7,r16,8021ae70 <___vfiprintf_internal_r+0x5b4>
8021ae3c:	10800404 	addi	r2,r2,16
8021ae40:	28c00044 	addi	r3,r5,1
8021ae44:	45c00015 	stw	r23,0(r8)
8021ae48:	41c00115 	stw	r7,4(r8)
8021ae4c:	d8801c15 	stw	r2,112(sp)
8021ae50:	d8c01b15 	stw	r3,108(sp)
8021ae54:	68fff40e 	bge	r13,r3,8021ae28 <__reset+0xfa1fae28>
8021ae58:	1002241e 	bne	r2,zero,8021b6ec <___vfiprintf_internal_r+0xe30>
8021ae5c:	843ffc04 	addi	r16,r16,-16
8021ae60:	01800044 	movi	r6,1
8021ae64:	000b883a 	mov	r5,zero
8021ae68:	d811883a 	mov	r8,sp
8021ae6c:	3c3ff316 	blt	r7,r16,8021ae3c <__reset+0xfa1fae3c>
8021ae70:	da402517 	ldw	r9,148(sp)
8021ae74:	e007883a 	mov	r3,fp
8021ae78:	8039883a 	mov	fp,r16
8021ae7c:	1821883a 	mov	r16,r3
8021ae80:	d8c02417 	ldw	r3,144(sp)
8021ae84:	1705883a 	add	r2,r2,fp
8021ae88:	47000115 	stw	fp,4(r8)
8021ae8c:	40c00015 	stw	r3,0(r8)
8021ae90:	d8801c15 	stw	r2,112(sp)
8021ae94:	d9801b15 	stw	r6,108(sp)
8021ae98:	00c001c4 	movi	r3,7
8021ae9c:	19827616 	blt	r3,r6,8021b878 <___vfiprintf_internal_r+0xfbc>
8021aea0:	4cf9c83a 	sub	fp,r9,r19
8021aea4:	42000204 	addi	r8,r8,8
8021aea8:	31000044 	addi	r4,r6,1
8021aeac:	300b883a 	mov	r5,r6
8021aeb0:	07018516 	blt	zero,fp,8021b4c8 <___vfiprintf_internal_r+0xc0c>
8021aeb4:	9885883a 	add	r2,r19,r2
8021aeb8:	45400015 	stw	r21,0(r8)
8021aebc:	44c00115 	stw	r19,4(r8)
8021aec0:	d8801c15 	stw	r2,112(sp)
8021aec4:	d9001b15 	stw	r4,108(sp)
8021aec8:	00c001c4 	movi	r3,7
8021aecc:	1901dd0e 	bge	r3,r4,8021b644 <___vfiprintf_internal_r+0xd88>
8021aed0:	1002401e 	bne	r2,zero,8021b7d4 <___vfiprintf_internal_r+0xf18>
8021aed4:	d8001b15 	stw	zero,108(sp)
8021aed8:	a2c0010c 	andi	r11,r20,4
8021aedc:	58000226 	beq	r11,zero,8021aee8 <___vfiprintf_internal_r+0x62c>
8021aee0:	8ca7c83a 	sub	r19,r17,r18
8021aee4:	04c2f216 	blt	zero,r19,8021bab0 <___vfiprintf_internal_r+0x11f4>
8021aee8:	8c80010e 	bge	r17,r18,8021aef0 <___vfiprintf_internal_r+0x634>
8021aeec:	9023883a 	mov	r17,r18
8021aef0:	da802317 	ldw	r10,140(sp)
8021aef4:	5455883a 	add	r10,r10,r17
8021aef8:	da802315 	stw	r10,140(sp)
8021aefc:	d8001b15 	stw	zero,108(sp)
8021af00:	d811883a 	mov	r8,sp
8021af04:	003ea206 	br	8021a990 <__reset+0xfa1fa990>
8021af08:	a5000814 	ori	r20,r20,32
8021af0c:	80c00007 	ldb	r3,0(r16)
8021af10:	003ec906 	br	8021aa38 <__reset+0xfa1faa38>
8021af14:	80c00007 	ldb	r3,0(r16)
8021af18:	1b030926 	beq	r3,r12,8021bb40 <___vfiprintf_internal_r+0x1284>
8021af1c:	a5000414 	ori	r20,r20,16
8021af20:	003ec506 	br	8021aa38 <__reset+0xfa1faa38>
8021af24:	21003fcc 	andi	r4,r4,255
8021af28:	20035e1e 	bne	r4,zero,8021bca4 <___vfiprintf_internal_r+0x13e8>
8021af2c:	a080080c 	andi	r2,r20,32
8021af30:	1002a526 	beq	r2,zero,8021b9c8 <___vfiprintf_internal_r+0x110c>
8021af34:	da802217 	ldw	r10,136(sp)
8021af38:	50800017 	ldw	r2,0(r10)
8021af3c:	da802317 	ldw	r10,140(sp)
8021af40:	5007d7fa 	srai	r3,r10,31
8021af44:	da802217 	ldw	r10,136(sp)
8021af48:	10c00115 	stw	r3,4(r2)
8021af4c:	52800104 	addi	r10,r10,4
8021af50:	da802215 	stw	r10,136(sp)
8021af54:	da802317 	ldw	r10,140(sp)
8021af58:	12800015 	stw	r10,0(r2)
8021af5c:	003e8c06 	br	8021a990 <__reset+0xfa1fa990>
8021af60:	21003fcc 	andi	r4,r4,255
8021af64:	2003511e 	bne	r4,zero,8021bcac <___vfiprintf_internal_r+0x13f0>
8021af68:	a080080c 	andi	r2,r20,32
8021af6c:	1000a126 	beq	r2,zero,8021b1f4 <___vfiprintf_internal_r+0x938>
8021af70:	da802217 	ldw	r10,136(sp)
8021af74:	d8001d85 	stb	zero,118(sp)
8021af78:	50800204 	addi	r2,r10,8
8021af7c:	54800017 	ldw	r18,0(r10)
8021af80:	54c00117 	ldw	r19,4(r10)
8021af84:	4802b416 	blt	r9,zero,8021ba58 <___vfiprintf_internal_r+0x119c>
8021af88:	013fdfc4 	movi	r4,-129
8021af8c:	94c6b03a 	or	r3,r18,r19
8021af90:	d8802215 	stw	r2,136(sp)
8021af94:	a128703a 	and	r20,r20,r4
8021af98:	1800a226 	beq	r3,zero,8021b224 <___vfiprintf_internal_r+0x968>
8021af9c:	0039883a 	mov	fp,zero
8021afa0:	dd401a04 	addi	r21,sp,104
8021afa4:	9006d0fa 	srli	r3,r18,3
8021afa8:	9808977a 	slli	r4,r19,29
8021afac:	9826d0fa 	srli	r19,r19,3
8021afb0:	948001cc 	andi	r18,r18,7
8021afb4:	90800c04 	addi	r2,r18,48
8021afb8:	ad7fffc4 	addi	r21,r21,-1
8021afbc:	20e4b03a 	or	r18,r4,r3
8021afc0:	a8800005 	stb	r2,0(r21)
8021afc4:	94c6b03a 	or	r3,r18,r19
8021afc8:	183ff61e 	bne	r3,zero,8021afa4 <__reset+0xfa1fafa4>
8021afcc:	a0c0004c 	andi	r3,r20,1
8021afd0:	18005926 	beq	r3,zero,8021b138 <___vfiprintf_internal_r+0x87c>
8021afd4:	10803fcc 	andi	r2,r2,255
8021afd8:	1080201c 	xori	r2,r2,128
8021afdc:	10bfe004 	addi	r2,r2,-128
8021afe0:	00c00c04 	movi	r3,48
8021afe4:	10c05426 	beq	r2,r3,8021b138 <___vfiprintf_internal_r+0x87c>
8021afe8:	da801e17 	ldw	r10,120(sp)
8021afec:	a8bfffc4 	addi	r2,r21,-1
8021aff0:	a8ffffc5 	stb	r3,-1(r21)
8021aff4:	50a7c83a 	sub	r19,r10,r2
8021aff8:	102b883a 	mov	r21,r2
8021affc:	003f2f06 	br	8021acbc <__reset+0xfa1facbc>
8021b000:	21003fcc 	andi	r4,r4,255
8021b004:	2003421e 	bne	r4,zero,8021bd10 <___vfiprintf_internal_r+0x1454>
8021b008:	00a008b4 	movhi	r2,32802
8021b00c:	1092af04 	addi	r2,r2,19132
8021b010:	d8802615 	stw	r2,152(sp)
8021b014:	a080080c 	andi	r2,r20,32
8021b018:	1000aa26 	beq	r2,zero,8021b2c4 <___vfiprintf_internal_r+0xa08>
8021b01c:	da802217 	ldw	r10,136(sp)
8021b020:	54800017 	ldw	r18,0(r10)
8021b024:	54c00117 	ldw	r19,4(r10)
8021b028:	52800204 	addi	r10,r10,8
8021b02c:	da802215 	stw	r10,136(sp)
8021b030:	a080004c 	andi	r2,r20,1
8021b034:	1001d226 	beq	r2,zero,8021b780 <___vfiprintf_internal_r+0xec4>
8021b038:	94c4b03a 	or	r2,r18,r19
8021b03c:	1002351e 	bne	r2,zero,8021b914 <___vfiprintf_internal_r+0x1058>
8021b040:	d8001d85 	stb	zero,118(sp)
8021b044:	48022216 	blt	r9,zero,8021b8d0 <___vfiprintf_internal_r+0x1014>
8021b048:	00bfdfc4 	movi	r2,-129
8021b04c:	a0a8703a 	and	r20,r20,r2
8021b050:	003f1506 	br	8021aca8 <__reset+0xfa1faca8>
8021b054:	da802217 	ldw	r10,136(sp)
8021b058:	04800044 	movi	r18,1
8021b05c:	d8001d85 	stb	zero,118(sp)
8021b060:	50800017 	ldw	r2,0(r10)
8021b064:	52800104 	addi	r10,r10,4
8021b068:	da802215 	stw	r10,136(sp)
8021b06c:	d8801005 	stb	r2,64(sp)
8021b070:	9027883a 	mov	r19,r18
8021b074:	dd401004 	addi	r21,sp,64
8021b078:	0013883a 	mov	r9,zero
8021b07c:	003f1706 	br	8021acdc <__reset+0xfa1facdc>
8021b080:	21003fcc 	andi	r4,r4,255
8021b084:	2003201e 	bne	r4,zero,8021bd08 <___vfiprintf_internal_r+0x144c>
8021b088:	a080080c 	andi	r2,r20,32
8021b08c:	10004b26 	beq	r2,zero,8021b1bc <___vfiprintf_internal_r+0x900>
8021b090:	da802217 	ldw	r10,136(sp)
8021b094:	50800117 	ldw	r2,4(r10)
8021b098:	54800017 	ldw	r18,0(r10)
8021b09c:	52800204 	addi	r10,r10,8
8021b0a0:	da802215 	stw	r10,136(sp)
8021b0a4:	1027883a 	mov	r19,r2
8021b0a8:	10022c16 	blt	r2,zero,8021b95c <___vfiprintf_internal_r+0x10a0>
8021b0ac:	df001d83 	ldbu	fp,118(sp)
8021b0b0:	48007216 	blt	r9,zero,8021b27c <___vfiprintf_internal_r+0x9c0>
8021b0b4:	00ffdfc4 	movi	r3,-129
8021b0b8:	94c4b03a 	or	r2,r18,r19
8021b0bc:	a0e8703a 	and	r20,r20,r3
8021b0c0:	1000cc26 	beq	r2,zero,8021b3f4 <___vfiprintf_internal_r+0xb38>
8021b0c4:	98021026 	beq	r19,zero,8021b908 <___vfiprintf_internal_r+0x104c>
8021b0c8:	dc402415 	stw	r17,144(sp)
8021b0cc:	dc002515 	stw	r16,148(sp)
8021b0d0:	9823883a 	mov	r17,r19
8021b0d4:	9021883a 	mov	r16,r18
8021b0d8:	dd401a04 	addi	r21,sp,104
8021b0dc:	4825883a 	mov	r18,r9
8021b0e0:	4027883a 	mov	r19,r8
8021b0e4:	8009883a 	mov	r4,r16
8021b0e8:	880b883a 	mov	r5,r17
8021b0ec:	01800284 	movi	r6,10
8021b0f0:	000f883a 	mov	r7,zero
8021b0f4:	021cc9c0 	call	8021cc9c <__umoddi3>
8021b0f8:	10800c04 	addi	r2,r2,48
8021b0fc:	ad7fffc4 	addi	r21,r21,-1
8021b100:	8009883a 	mov	r4,r16
8021b104:	880b883a 	mov	r5,r17
8021b108:	a8800005 	stb	r2,0(r21)
8021b10c:	01800284 	movi	r6,10
8021b110:	000f883a 	mov	r7,zero
8021b114:	021c7240 	call	8021c724 <__udivdi3>
8021b118:	1021883a 	mov	r16,r2
8021b11c:	10c4b03a 	or	r2,r2,r3
8021b120:	1823883a 	mov	r17,r3
8021b124:	103fef1e 	bne	r2,zero,8021b0e4 <__reset+0xfa1fb0e4>
8021b128:	dc402417 	ldw	r17,144(sp)
8021b12c:	dc002517 	ldw	r16,148(sp)
8021b130:	9013883a 	mov	r9,r18
8021b134:	9811883a 	mov	r8,r19
8021b138:	da801e17 	ldw	r10,120(sp)
8021b13c:	5567c83a 	sub	r19,r10,r21
8021b140:	003ede06 	br	8021acbc <__reset+0xfa1facbc>
8021b144:	38803fcc 	andi	r2,r7,255
8021b148:	1080201c 	xori	r2,r2,128
8021b14c:	10bfe004 	addi	r2,r2,-128
8021b150:	1002371e 	bne	r2,zero,8021ba30 <___vfiprintf_internal_r+0x1174>
8021b154:	01000044 	movi	r4,1
8021b158:	01c00804 	movi	r7,32
8021b15c:	80c00007 	ldb	r3,0(r16)
8021b160:	003e3506 	br	8021aa38 <__reset+0xfa1faa38>
8021b164:	a5000054 	ori	r20,r20,1
8021b168:	80c00007 	ldb	r3,0(r16)
8021b16c:	003e3206 	br	8021aa38 <__reset+0xfa1faa38>
8021b170:	a5002014 	ori	r20,r20,128
8021b174:	80c00007 	ldb	r3,0(r16)
8021b178:	003e2f06 	br	8021aa38 <__reset+0xfa1faa38>
8021b17c:	8015883a 	mov	r10,r16
8021b180:	0023883a 	mov	r17,zero
8021b184:	18bff404 	addi	r2,r3,-48
8021b188:	50c00007 	ldb	r3,0(r10)
8021b18c:	8c4002a4 	muli	r17,r17,10
8021b190:	84000044 	addi	r16,r16,1
8021b194:	8015883a 	mov	r10,r16
8021b198:	1463883a 	add	r17,r2,r17
8021b19c:	18bff404 	addi	r2,r3,-48
8021b1a0:	30bff92e 	bgeu	r6,r2,8021b188 <__reset+0xfa1fb188>
8021b1a4:	003e2506 	br	8021aa3c <__reset+0xfa1faa3c>
8021b1a8:	21003fcc 	andi	r4,r4,255
8021b1ac:	2002d41e 	bne	r4,zero,8021bd00 <___vfiprintf_internal_r+0x1444>
8021b1b0:	a5000414 	ori	r20,r20,16
8021b1b4:	a080080c 	andi	r2,r20,32
8021b1b8:	103fb51e 	bne	r2,zero,8021b090 <__reset+0xfa1fb090>
8021b1bc:	a080040c 	andi	r2,r20,16
8021b1c0:	1001f826 	beq	r2,zero,8021b9a4 <___vfiprintf_internal_r+0x10e8>
8021b1c4:	da802217 	ldw	r10,136(sp)
8021b1c8:	54800017 	ldw	r18,0(r10)
8021b1cc:	52800104 	addi	r10,r10,4
8021b1d0:	da802215 	stw	r10,136(sp)
8021b1d4:	9027d7fa 	srai	r19,r18,31
8021b1d8:	9805883a 	mov	r2,r19
8021b1dc:	003fb206 	br	8021b0a8 <__reset+0xfa1fb0a8>
8021b1e0:	21003fcc 	andi	r4,r4,255
8021b1e4:	2002c41e 	bne	r4,zero,8021bcf8 <___vfiprintf_internal_r+0x143c>
8021b1e8:	a5000414 	ori	r20,r20,16
8021b1ec:	a080080c 	andi	r2,r20,32
8021b1f0:	103f5f1e 	bne	r2,zero,8021af70 <__reset+0xfa1faf70>
8021b1f4:	a080040c 	andi	r2,r20,16
8021b1f8:	10020f26 	beq	r2,zero,8021ba38 <___vfiprintf_internal_r+0x117c>
8021b1fc:	da802217 	ldw	r10,136(sp)
8021b200:	d8001d85 	stb	zero,118(sp)
8021b204:	0027883a 	mov	r19,zero
8021b208:	50800104 	addi	r2,r10,4
8021b20c:	54800017 	ldw	r18,0(r10)
8021b210:	48021116 	blt	r9,zero,8021ba58 <___vfiprintf_internal_r+0x119c>
8021b214:	00ffdfc4 	movi	r3,-129
8021b218:	d8802215 	stw	r2,136(sp)
8021b21c:	a0e8703a 	and	r20,r20,r3
8021b220:	903f5e1e 	bne	r18,zero,8021af9c <__reset+0xfa1faf9c>
8021b224:	0039883a 	mov	fp,zero
8021b228:	4802a626 	beq	r9,zero,8021bcc4 <___vfiprintf_internal_r+0x1408>
8021b22c:	0025883a 	mov	r18,zero
8021b230:	0027883a 	mov	r19,zero
8021b234:	003f5a06 	br	8021afa0 <__reset+0xfa1fafa0>
8021b238:	21003fcc 	andi	r4,r4,255
8021b23c:	20029f1e 	bne	r4,zero,8021bcbc <___vfiprintf_internal_r+0x1400>
8021b240:	a5000414 	ori	r20,r20,16
8021b244:	a080080c 	andi	r2,r20,32
8021b248:	10005e1e 	bne	r2,zero,8021b3c4 <___vfiprintf_internal_r+0xb08>
8021b24c:	a080040c 	andi	r2,r20,16
8021b250:	1001a21e 	bne	r2,zero,8021b8dc <___vfiprintf_internal_r+0x1020>
8021b254:	a080100c 	andi	r2,r20,64
8021b258:	d8001d85 	stb	zero,118(sp)
8021b25c:	da802217 	ldw	r10,136(sp)
8021b260:	1002231e 	bne	r2,zero,8021baf0 <___vfiprintf_internal_r+0x1234>
8021b264:	50800104 	addi	r2,r10,4
8021b268:	54800017 	ldw	r18,0(r10)
8021b26c:	0027883a 	mov	r19,zero
8021b270:	4801a00e 	bge	r9,zero,8021b8f4 <___vfiprintf_internal_r+0x1038>
8021b274:	d8802215 	stw	r2,136(sp)
8021b278:	0039883a 	mov	fp,zero
8021b27c:	94c4b03a 	or	r2,r18,r19
8021b280:	103f901e 	bne	r2,zero,8021b0c4 <__reset+0xfa1fb0c4>
8021b284:	00800044 	movi	r2,1
8021b288:	10803fcc 	andi	r2,r2,255
8021b28c:	00c00044 	movi	r3,1
8021b290:	10c05926 	beq	r2,r3,8021b3f8 <___vfiprintf_internal_r+0xb3c>
8021b294:	00c00084 	movi	r3,2
8021b298:	10ffe41e 	bne	r2,r3,8021b22c <__reset+0xfa1fb22c>
8021b29c:	0025883a 	mov	r18,zero
8021b2a0:	0027883a 	mov	r19,zero
8021b2a4:	00013d06 	br	8021b79c <___vfiprintf_internal_r+0xee0>
8021b2a8:	21003fcc 	andi	r4,r4,255
8021b2ac:	2002811e 	bne	r4,zero,8021bcb4 <___vfiprintf_internal_r+0x13f8>
8021b2b0:	00a008b4 	movhi	r2,32802
8021b2b4:	1092aa04 	addi	r2,r2,19112
8021b2b8:	d8802615 	stw	r2,152(sp)
8021b2bc:	a080080c 	andi	r2,r20,32
8021b2c0:	103f561e 	bne	r2,zero,8021b01c <__reset+0xfa1fb01c>
8021b2c4:	a080040c 	andi	r2,r20,16
8021b2c8:	1001d126 	beq	r2,zero,8021ba10 <___vfiprintf_internal_r+0x1154>
8021b2cc:	da802217 	ldw	r10,136(sp)
8021b2d0:	0027883a 	mov	r19,zero
8021b2d4:	54800017 	ldw	r18,0(r10)
8021b2d8:	52800104 	addi	r10,r10,4
8021b2dc:	da802215 	stw	r10,136(sp)
8021b2e0:	003f5306 	br	8021b030 <__reset+0xfa1fb030>
8021b2e4:	da802217 	ldw	r10,136(sp)
8021b2e8:	d8001d85 	stb	zero,118(sp)
8021b2ec:	55400017 	ldw	r21,0(r10)
8021b2f0:	50c00104 	addi	r3,r10,4
8021b2f4:	a8024226 	beq	r21,zero,8021bc00 <___vfiprintf_internal_r+0x1344>
8021b2f8:	48021816 	blt	r9,zero,8021bb5c <___vfiprintf_internal_r+0x12a0>
8021b2fc:	480d883a 	mov	r6,r9
8021b300:	000b883a 	mov	r5,zero
8021b304:	a809883a 	mov	r4,r21
8021b308:	d8c02a15 	stw	r3,168(sp)
8021b30c:	da002b15 	stw	r8,172(sp)
8021b310:	da402c15 	stw	r9,176(sp)
8021b314:	02177f40 	call	802177f4 <memchr>
8021b318:	d8c02a17 	ldw	r3,168(sp)
8021b31c:	da002b17 	ldw	r8,172(sp)
8021b320:	da402c17 	ldw	r9,176(sp)
8021b324:	10024826 	beq	r2,zero,8021bc48 <___vfiprintf_internal_r+0x138c>
8021b328:	1567c83a 	sub	r19,r2,r21
8021b32c:	df001d83 	ldbu	fp,118(sp)
8021b330:	d8c02215 	stw	r3,136(sp)
8021b334:	0013883a 	mov	r9,zero
8021b338:	003e6006 	br	8021acbc <__reset+0xfa1facbc>
8021b33c:	21003fcc 	andi	r4,r4,255
8021b340:	203fc026 	beq	r4,zero,8021b244 <__reset+0xfa1fb244>
8021b344:	d9c01d85 	stb	r7,118(sp)
8021b348:	003fbe06 	br	8021b244 <__reset+0xfa1fb244>
8021b34c:	da802217 	ldw	r10,136(sp)
8021b350:	54400017 	ldw	r17,0(r10)
8021b354:	50800104 	addi	r2,r10,4
8021b358:	883e3b16 	blt	r17,zero,8021ac48 <__reset+0xfa1fac48>
8021b35c:	d8802215 	stw	r2,136(sp)
8021b360:	80c00007 	ldb	r3,0(r16)
8021b364:	003db406 	br	8021aa38 <__reset+0xfa1faa38>
8021b368:	01000044 	movi	r4,1
8021b36c:	01c00ac4 	movi	r7,43
8021b370:	80c00007 	ldb	r3,0(r16)
8021b374:	003db006 	br	8021aa38 <__reset+0xfa1faa38>
8021b378:	80c00007 	ldb	r3,0(r16)
8021b37c:	82800044 	addi	r10,r16,1
8021b380:	1b423c26 	beq	r3,r13,8021bc74 <___vfiprintf_internal_r+0x13b8>
8021b384:	18bff404 	addi	r2,r3,-48
8021b388:	0013883a 	mov	r9,zero
8021b38c:	30822b36 	bltu	r6,r2,8021bc3c <___vfiprintf_internal_r+0x1380>
8021b390:	50c00007 	ldb	r3,0(r10)
8021b394:	4a4002a4 	muli	r9,r9,10
8021b398:	54000044 	addi	r16,r10,1
8021b39c:	8015883a 	mov	r10,r16
8021b3a0:	4893883a 	add	r9,r9,r2
8021b3a4:	18bff404 	addi	r2,r3,-48
8021b3a8:	30bff92e 	bgeu	r6,r2,8021b390 <__reset+0xfa1fb390>
8021b3ac:	483da30e 	bge	r9,zero,8021aa3c <__reset+0xfa1faa3c>
8021b3b0:	027fffc4 	movi	r9,-1
8021b3b4:	003da106 	br	8021aa3c <__reset+0xfa1faa3c>
8021b3b8:	a5001014 	ori	r20,r20,64
8021b3bc:	80c00007 	ldb	r3,0(r16)
8021b3c0:	003d9d06 	br	8021aa38 <__reset+0xfa1faa38>
8021b3c4:	da802217 	ldw	r10,136(sp)
8021b3c8:	d8001d85 	stb	zero,118(sp)
8021b3cc:	50c00204 	addi	r3,r10,8
8021b3d0:	54800017 	ldw	r18,0(r10)
8021b3d4:	54c00117 	ldw	r19,4(r10)
8021b3d8:	4801ca16 	blt	r9,zero,8021bb04 <___vfiprintf_internal_r+0x1248>
8021b3dc:	013fdfc4 	movi	r4,-129
8021b3e0:	94c4b03a 	or	r2,r18,r19
8021b3e4:	d8c02215 	stw	r3,136(sp)
8021b3e8:	a128703a 	and	r20,r20,r4
8021b3ec:	0039883a 	mov	fp,zero
8021b3f0:	103f341e 	bne	r2,zero,8021b0c4 <__reset+0xfa1fb0c4>
8021b3f4:	483e2e26 	beq	r9,zero,8021acb0 <__reset+0xfa1facb0>
8021b3f8:	0025883a 	mov	r18,zero
8021b3fc:	94800c04 	addi	r18,r18,48
8021b400:	dc8019c5 	stb	r18,103(sp)
8021b404:	dcc02717 	ldw	r19,156(sp)
8021b408:	dd4019c4 	addi	r21,sp,103
8021b40c:	003e2b06 	br	8021acbc <__reset+0xfa1facbc>
8021b410:	21003fcc 	andi	r4,r4,255
8021b414:	2002361e 	bne	r4,zero,8021bcf0 <___vfiprintf_internal_r+0x1434>
8021b418:	1801c126 	beq	r3,zero,8021bb20 <___vfiprintf_internal_r+0x1264>
8021b41c:	04800044 	movi	r18,1
8021b420:	d8c01005 	stb	r3,64(sp)
8021b424:	d8001d85 	stb	zero,118(sp)
8021b428:	9027883a 	mov	r19,r18
8021b42c:	dd401004 	addi	r21,sp,64
8021b430:	003f1106 	br	8021b078 <__reset+0xfa1fb078>
8021b434:	d9402117 	ldw	r5,132(sp)
8021b438:	d9002017 	ldw	r4,128(sp)
8021b43c:	d9801a04 	addi	r6,sp,104
8021b440:	d9c02b15 	stw	r7,172(sp)
8021b444:	dbc02a15 	stw	r15,168(sp)
8021b448:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b44c:	d9c02b17 	ldw	r7,172(sp)
8021b450:	dbc02a17 	ldw	r15,168(sp)
8021b454:	10006d1e 	bne	r2,zero,8021b60c <___vfiprintf_internal_r+0xd50>
8021b458:	d9801b17 	ldw	r6,108(sp)
8021b45c:	d8801c17 	ldw	r2,112(sp)
8021b460:	d811883a 	mov	r8,sp
8021b464:	31400044 	addi	r5,r6,1
8021b468:	003e3306 	br	8021ad38 <__reset+0xfa1fad38>
8021b46c:	d9401b17 	ldw	r5,108(sp)
8021b470:	d8801c17 	ldw	r2,112(sp)
8021b474:	29000044 	addi	r4,r5,1
8021b478:	d8c01d87 	ldb	r3,118(sp)
8021b47c:	183e4d26 	beq	r3,zero,8021adb4 <__reset+0xfa1fadb4>
8021b480:	00c00044 	movi	r3,1
8021b484:	d9401d84 	addi	r5,sp,118
8021b488:	10c5883a 	add	r2,r2,r3
8021b48c:	41400015 	stw	r5,0(r8)
8021b490:	40c00115 	stw	r3,4(r8)
8021b494:	d8801c15 	stw	r2,112(sp)
8021b498:	d9001b15 	stw	r4,108(sp)
8021b49c:	014001c4 	movi	r5,7
8021b4a0:	2900a90e 	bge	r5,r4,8021b748 <___vfiprintf_internal_r+0xe8c>
8021b4a4:	1000da1e 	bne	r2,zero,8021b810 <___vfiprintf_internal_r+0xf54>
8021b4a8:	7000ab1e 	bne	r14,zero,8021b758 <___vfiprintf_internal_r+0xe9c>
8021b4ac:	000b883a 	mov	r5,zero
8021b4b0:	1809883a 	mov	r4,r3
8021b4b4:	d811883a 	mov	r8,sp
8021b4b8:	00c02004 	movi	r3,128
8021b4bc:	e0fe4d26 	beq	fp,r3,8021adf4 <__reset+0xfa1fadf4>
8021b4c0:	4cf9c83a 	sub	fp,r9,r19
8021b4c4:	073e7b0e 	bge	zero,fp,8021aeb4 <__reset+0xfa1faeb4>
8021b4c8:	01c00404 	movi	r7,16
8021b4cc:	3f01900e 	bge	r7,fp,8021bb10 <___vfiprintf_internal_r+0x1254>
8021b4d0:	00e008b4 	movhi	r3,32802
8021b4d4:	18d31f04 	addi	r3,r3,19580
8021b4d8:	d8c02415 	stw	r3,144(sp)
8021b4dc:	034001c4 	movi	r13,7
8021b4e0:	00000506 	br	8021b4f8 <___vfiprintf_internal_r+0xc3c>
8021b4e4:	29000084 	addi	r4,r5,2
8021b4e8:	42000204 	addi	r8,r8,8
8021b4ec:	180b883a 	mov	r5,r3
8021b4f0:	e73ffc04 	addi	fp,fp,-16
8021b4f4:	3f000d0e 	bge	r7,fp,8021b52c <___vfiprintf_internal_r+0xc70>
8021b4f8:	10800404 	addi	r2,r2,16
8021b4fc:	28c00044 	addi	r3,r5,1
8021b500:	45c00015 	stw	r23,0(r8)
8021b504:	41c00115 	stw	r7,4(r8)
8021b508:	d8801c15 	stw	r2,112(sp)
8021b50c:	d8c01b15 	stw	r3,108(sp)
8021b510:	68fff40e 	bge	r13,r3,8021b4e4 <__reset+0xfa1fb4e4>
8021b514:	1000101e 	bne	r2,zero,8021b558 <___vfiprintf_internal_r+0xc9c>
8021b518:	e73ffc04 	addi	fp,fp,-16
8021b51c:	01000044 	movi	r4,1
8021b520:	000b883a 	mov	r5,zero
8021b524:	d811883a 	mov	r8,sp
8021b528:	3f3ff316 	blt	r7,fp,8021b4f8 <__reset+0xfa1fb4f8>
8021b52c:	da802417 	ldw	r10,144(sp)
8021b530:	1705883a 	add	r2,r2,fp
8021b534:	47000115 	stw	fp,4(r8)
8021b538:	42800015 	stw	r10,0(r8)
8021b53c:	d8801c15 	stw	r2,112(sp)
8021b540:	d9001b15 	stw	r4,108(sp)
8021b544:	00c001c4 	movi	r3,7
8021b548:	19003616 	blt	r3,r4,8021b624 <___vfiprintf_internal_r+0xd68>
8021b54c:	42000204 	addi	r8,r8,8
8021b550:	21000044 	addi	r4,r4,1
8021b554:	003e5706 	br	8021aeb4 <__reset+0xfa1faeb4>
8021b558:	d9402117 	ldw	r5,132(sp)
8021b55c:	d9002017 	ldw	r4,128(sp)
8021b560:	d9801a04 	addi	r6,sp,104
8021b564:	d9c02b15 	stw	r7,172(sp)
8021b568:	db402a15 	stw	r13,168(sp)
8021b56c:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b570:	d9c02b17 	ldw	r7,172(sp)
8021b574:	db402a17 	ldw	r13,168(sp)
8021b578:	1000241e 	bne	r2,zero,8021b60c <___vfiprintf_internal_r+0xd50>
8021b57c:	d9401b17 	ldw	r5,108(sp)
8021b580:	d8801c17 	ldw	r2,112(sp)
8021b584:	d811883a 	mov	r8,sp
8021b588:	29000044 	addi	r4,r5,1
8021b58c:	003fd806 	br	8021b4f0 <__reset+0xfa1fb4f0>
8021b590:	d9401b17 	ldw	r5,108(sp)
8021b594:	00e008b4 	movhi	r3,32802
8021b598:	18d32304 	addi	r3,r3,19596
8021b59c:	d8c02415 	stw	r3,144(sp)
8021b5a0:	29400044 	addi	r5,r5,1
8021b5a4:	d8c02417 	ldw	r3,144(sp)
8021b5a8:	14c5883a 	add	r2,r2,r19
8021b5ac:	44c00115 	stw	r19,4(r8)
8021b5b0:	40c00015 	stw	r3,0(r8)
8021b5b4:	d8801c15 	stw	r2,112(sp)
8021b5b8:	d9401b15 	stw	r5,108(sp)
8021b5bc:	00c001c4 	movi	r3,7
8021b5c0:	1940070e 	bge	r3,r5,8021b5e0 <___vfiprintf_internal_r+0xd24>
8021b5c4:	103e4826 	beq	r2,zero,8021aee8 <__reset+0xfa1faee8>
8021b5c8:	d9402117 	ldw	r5,132(sp)
8021b5cc:	d9002017 	ldw	r4,128(sp)
8021b5d0:	d9801a04 	addi	r6,sp,104
8021b5d4:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b5d8:	10000c1e 	bne	r2,zero,8021b60c <___vfiprintf_internal_r+0xd50>
8021b5dc:	d8801c17 	ldw	r2,112(sp)
8021b5e0:	8c80010e 	bge	r17,r18,8021b5e8 <___vfiprintf_internal_r+0xd2c>
8021b5e4:	9023883a 	mov	r17,r18
8021b5e8:	da802317 	ldw	r10,140(sp)
8021b5ec:	5455883a 	add	r10,r10,r17
8021b5f0:	da802315 	stw	r10,140(sp)
8021b5f4:	103e4126 	beq	r2,zero,8021aefc <__reset+0xfa1faefc>
8021b5f8:	d9402117 	ldw	r5,132(sp)
8021b5fc:	d9002017 	ldw	r4,128(sp)
8021b600:	d9801a04 	addi	r6,sp,104
8021b604:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b608:	103e3c26 	beq	r2,zero,8021aefc <__reset+0xfa1faefc>
8021b60c:	dd002117 	ldw	r20,132(sp)
8021b610:	a080030b 	ldhu	r2,12(r20)
8021b614:	1080100c 	andi	r2,r2,64
8021b618:	1001231e 	bne	r2,zero,8021baa8 <___vfiprintf_internal_r+0x11ec>
8021b61c:	d8802317 	ldw	r2,140(sp)
8021b620:	003d7b06 	br	8021ac10 <__reset+0xfa1fac10>
8021b624:	1000991e 	bne	r2,zero,8021b88c <___vfiprintf_internal_r+0xfd0>
8021b628:	00c00044 	movi	r3,1
8021b62c:	9805883a 	mov	r2,r19
8021b630:	dd400015 	stw	r21,0(sp)
8021b634:	dcc00115 	stw	r19,4(sp)
8021b638:	dcc01c15 	stw	r19,112(sp)
8021b63c:	d8c01b15 	stw	r3,108(sp)
8021b640:	d811883a 	mov	r8,sp
8021b644:	42000204 	addi	r8,r8,8
8021b648:	a2c0010c 	andi	r11,r20,4
8021b64c:	583fe426 	beq	r11,zero,8021b5e0 <__reset+0xfa1fb5e0>
8021b650:	8ca7c83a 	sub	r19,r17,r18
8021b654:	04ffe20e 	bge	zero,r19,8021b5e0 <__reset+0xfa1fb5e0>
8021b658:	01c00404 	movi	r7,16
8021b65c:	3cffcc0e 	bge	r7,r19,8021b590 <__reset+0xfa1fb590>
8021b660:	02a008b4 	movhi	r10,32802
8021b664:	52932304 	addi	r10,r10,19596
8021b668:	d9001b17 	ldw	r4,108(sp)
8021b66c:	da802415 	stw	r10,144(sp)
8021b670:	382b883a 	mov	r21,r7
8021b674:	050001c4 	movi	r20,7
8021b678:	df002017 	ldw	fp,128(sp)
8021b67c:	00000506 	br	8021b694 <___vfiprintf_internal_r+0xdd8>
8021b680:	21400084 	addi	r5,r4,2
8021b684:	42000204 	addi	r8,r8,8
8021b688:	1809883a 	mov	r4,r3
8021b68c:	9cfffc04 	addi	r19,r19,-16
8021b690:	acffc40e 	bge	r21,r19,8021b5a4 <__reset+0xfa1fb5a4>
8021b694:	10800404 	addi	r2,r2,16
8021b698:	20c00044 	addi	r3,r4,1
8021b69c:	45800015 	stw	r22,0(r8)
8021b6a0:	45400115 	stw	r21,4(r8)
8021b6a4:	d8801c15 	stw	r2,112(sp)
8021b6a8:	d8c01b15 	stw	r3,108(sp)
8021b6ac:	a0fff40e 	bge	r20,r3,8021b680 <__reset+0xfa1fb680>
8021b6b0:	1000041e 	bne	r2,zero,8021b6c4 <___vfiprintf_internal_r+0xe08>
8021b6b4:	01400044 	movi	r5,1
8021b6b8:	0009883a 	mov	r4,zero
8021b6bc:	d811883a 	mov	r8,sp
8021b6c0:	003ff206 	br	8021b68c <__reset+0xfa1fb68c>
8021b6c4:	d9402117 	ldw	r5,132(sp)
8021b6c8:	d9801a04 	addi	r6,sp,104
8021b6cc:	e009883a 	mov	r4,fp
8021b6d0:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b6d4:	103fcd1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b6d8:	d9001b17 	ldw	r4,108(sp)
8021b6dc:	d8801c17 	ldw	r2,112(sp)
8021b6e0:	d811883a 	mov	r8,sp
8021b6e4:	21400044 	addi	r5,r4,1
8021b6e8:	003fe806 	br	8021b68c <__reset+0xfa1fb68c>
8021b6ec:	d9402117 	ldw	r5,132(sp)
8021b6f0:	d9002017 	ldw	r4,128(sp)
8021b6f4:	d9801a04 	addi	r6,sp,104
8021b6f8:	d9c02b15 	stw	r7,172(sp)
8021b6fc:	db402a15 	stw	r13,168(sp)
8021b700:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b704:	d9c02b17 	ldw	r7,172(sp)
8021b708:	db402a17 	ldw	r13,168(sp)
8021b70c:	103fbf1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b710:	d9401b17 	ldw	r5,108(sp)
8021b714:	d8801c17 	ldw	r2,112(sp)
8021b718:	d811883a 	mov	r8,sp
8021b71c:	29800044 	addi	r6,r5,1
8021b720:	003dc406 	br	8021ae34 <__reset+0xfa1fae34>
8021b724:	1000d21e 	bne	r2,zero,8021ba70 <___vfiprintf_internal_r+0x11b4>
8021b728:	d8c01d87 	ldb	r3,118(sp)
8021b72c:	18009526 	beq	r3,zero,8021b984 <___vfiprintf_internal_r+0x10c8>
8021b730:	00800044 	movi	r2,1
8021b734:	d8c01d84 	addi	r3,sp,118
8021b738:	1009883a 	mov	r4,r2
8021b73c:	d8c00015 	stw	r3,0(sp)
8021b740:	d8800115 	stw	r2,4(sp)
8021b744:	d811883a 	mov	r8,sp
8021b748:	200b883a 	mov	r5,r4
8021b74c:	42000204 	addi	r8,r8,8
8021b750:	21000044 	addi	r4,r4,1
8021b754:	003d9706 	br	8021adb4 <__reset+0xfa1fadb4>
8021b758:	d9001d04 	addi	r4,sp,116
8021b75c:	00800084 	movi	r2,2
8021b760:	d9000015 	stw	r4,0(sp)
8021b764:	d8800115 	stw	r2,4(sp)
8021b768:	1809883a 	mov	r4,r3
8021b76c:	d811883a 	mov	r8,sp
8021b770:	200b883a 	mov	r5,r4
8021b774:	42000204 	addi	r8,r8,8
8021b778:	21000044 	addi	r4,r4,1
8021b77c:	003f4e06 	br	8021b4b8 <__reset+0xfa1fb4b8>
8021b780:	d8001d85 	stb	zero,118(sp)
8021b784:	48005016 	blt	r9,zero,8021b8c8 <___vfiprintf_internal_r+0x100c>
8021b788:	00ffdfc4 	movi	r3,-129
8021b78c:	94c4b03a 	or	r2,r18,r19
8021b790:	a0e8703a 	and	r20,r20,r3
8021b794:	103d4426 	beq	r2,zero,8021aca8 <__reset+0xfa1faca8>
8021b798:	0039883a 	mov	fp,zero
8021b79c:	d9002617 	ldw	r4,152(sp)
8021b7a0:	dd401a04 	addi	r21,sp,104
8021b7a4:	908003cc 	andi	r2,r18,15
8021b7a8:	9806973a 	slli	r3,r19,28
8021b7ac:	2085883a 	add	r2,r4,r2
8021b7b0:	9024d13a 	srli	r18,r18,4
8021b7b4:	10800003 	ldbu	r2,0(r2)
8021b7b8:	9826d13a 	srli	r19,r19,4
8021b7bc:	ad7fffc4 	addi	r21,r21,-1
8021b7c0:	1ca4b03a 	or	r18,r3,r18
8021b7c4:	a8800005 	stb	r2,0(r21)
8021b7c8:	94c4b03a 	or	r2,r18,r19
8021b7cc:	103ff51e 	bne	r2,zero,8021b7a4 <__reset+0xfa1fb7a4>
8021b7d0:	003e5906 	br	8021b138 <__reset+0xfa1fb138>
8021b7d4:	d9402117 	ldw	r5,132(sp)
8021b7d8:	d9002017 	ldw	r4,128(sp)
8021b7dc:	d9801a04 	addi	r6,sp,104
8021b7e0:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b7e4:	103f891e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b7e8:	d8801c17 	ldw	r2,112(sp)
8021b7ec:	d811883a 	mov	r8,sp
8021b7f0:	003f9506 	br	8021b648 <__reset+0xfa1fb648>
8021b7f4:	d9402117 	ldw	r5,132(sp)
8021b7f8:	d9002017 	ldw	r4,128(sp)
8021b7fc:	d9801a04 	addi	r6,sp,104
8021b800:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b804:	103f811e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b808:	d811883a 	mov	r8,sp
8021b80c:	003ced06 	br	8021abc4 <__reset+0xfa1fabc4>
8021b810:	d9402117 	ldw	r5,132(sp)
8021b814:	d9002017 	ldw	r4,128(sp)
8021b818:	d9801a04 	addi	r6,sp,104
8021b81c:	da402c15 	stw	r9,176(sp)
8021b820:	db802a15 	stw	r14,168(sp)
8021b824:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b828:	da402c17 	ldw	r9,176(sp)
8021b82c:	db802a17 	ldw	r14,168(sp)
8021b830:	103f761e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b834:	d9401b17 	ldw	r5,108(sp)
8021b838:	d8801c17 	ldw	r2,112(sp)
8021b83c:	d811883a 	mov	r8,sp
8021b840:	29000044 	addi	r4,r5,1
8021b844:	003d5b06 	br	8021adb4 <__reset+0xfa1fadb4>
8021b848:	d9402117 	ldw	r5,132(sp)
8021b84c:	d9002017 	ldw	r4,128(sp)
8021b850:	d9801a04 	addi	r6,sp,104
8021b854:	da402c15 	stw	r9,176(sp)
8021b858:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b85c:	da402c17 	ldw	r9,176(sp)
8021b860:	103f6a1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b864:	d9401b17 	ldw	r5,108(sp)
8021b868:	d8801c17 	ldw	r2,112(sp)
8021b86c:	d811883a 	mov	r8,sp
8021b870:	29000044 	addi	r4,r5,1
8021b874:	003f1006 	br	8021b4b8 <__reset+0xfa1fb4b8>
8021b878:	1000c31e 	bne	r2,zero,8021bb88 <___vfiprintf_internal_r+0x12cc>
8021b87c:	01000044 	movi	r4,1
8021b880:	000b883a 	mov	r5,zero
8021b884:	d811883a 	mov	r8,sp
8021b888:	003f0d06 	br	8021b4c0 <__reset+0xfa1fb4c0>
8021b88c:	d9402117 	ldw	r5,132(sp)
8021b890:	d9002017 	ldw	r4,128(sp)
8021b894:	d9801a04 	addi	r6,sp,104
8021b898:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021b89c:	103f5b1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021b8a0:	d9001b17 	ldw	r4,108(sp)
8021b8a4:	d8801c17 	ldw	r2,112(sp)
8021b8a8:	d811883a 	mov	r8,sp
8021b8ac:	21000044 	addi	r4,r4,1
8021b8b0:	003d8006 	br	8021aeb4 <__reset+0xfa1faeb4>
8021b8b4:	012008b4 	movhi	r4,32802
8021b8b8:	2112af04 	addi	r4,r4,19132
8021b8bc:	d9002615 	stw	r4,152(sp)
8021b8c0:	d8c02215 	stw	r3,136(sp)
8021b8c4:	1029883a 	mov	r20,r2
8021b8c8:	94c4b03a 	or	r2,r18,r19
8021b8cc:	103fb21e 	bne	r2,zero,8021b798 <__reset+0xfa1fb798>
8021b8d0:	0039883a 	mov	fp,zero
8021b8d4:	00800084 	movi	r2,2
8021b8d8:	003e6b06 	br	8021b288 <__reset+0xfa1fb288>
8021b8dc:	da802217 	ldw	r10,136(sp)
8021b8e0:	d8001d85 	stb	zero,118(sp)
8021b8e4:	0027883a 	mov	r19,zero
8021b8e8:	50800104 	addi	r2,r10,4
8021b8ec:	54800017 	ldw	r18,0(r10)
8021b8f0:	483e6016 	blt	r9,zero,8021b274 <__reset+0xfa1fb274>
8021b8f4:	00ffdfc4 	movi	r3,-129
8021b8f8:	d8802215 	stw	r2,136(sp)
8021b8fc:	a0e8703a 	and	r20,r20,r3
8021b900:	0039883a 	mov	fp,zero
8021b904:	903ebb26 	beq	r18,zero,8021b3f4 <__reset+0xfa1fb3f4>
8021b908:	00800244 	movi	r2,9
8021b90c:	14bdee36 	bltu	r2,r18,8021b0c8 <__reset+0xfa1fb0c8>
8021b910:	003eba06 	br	8021b3fc <__reset+0xfa1fb3fc>
8021b914:	00800c04 	movi	r2,48
8021b918:	d8c01d45 	stb	r3,117(sp)
8021b91c:	d8801d05 	stb	r2,116(sp)
8021b920:	d8001d85 	stb	zero,118(sp)
8021b924:	a0c00094 	ori	r3,r20,2
8021b928:	4800a916 	blt	r9,zero,8021bbd0 <___vfiprintf_internal_r+0x1314>
8021b92c:	00bfdfc4 	movi	r2,-129
8021b930:	a096703a 	and	r11,r20,r2
8021b934:	5d000094 	ori	r20,r11,2
8021b938:	0039883a 	mov	fp,zero
8021b93c:	003f9706 	br	8021b79c <__reset+0xfa1fb79c>
8021b940:	8025883a 	mov	r18,r16
8021b944:	003c2e06 	br	8021aa00 <__reset+0xfa1faa00>
8021b948:	00a008b4 	movhi	r2,32802
8021b94c:	1092af04 	addi	r2,r2,19132
8021b950:	0039883a 	mov	fp,zero
8021b954:	d8802615 	stw	r2,152(sp)
8021b958:	003f9006 	br	8021b79c <__reset+0xfa1fb79c>
8021b95c:	04a5c83a 	sub	r18,zero,r18
8021b960:	07000b44 	movi	fp,45
8021b964:	9004c03a 	cmpne	r2,r18,zero
8021b968:	04e7c83a 	sub	r19,zero,r19
8021b96c:	df001d85 	stb	fp,118(sp)
8021b970:	98a7c83a 	sub	r19,r19,r2
8021b974:	48009f16 	blt	r9,zero,8021bbf4 <___vfiprintf_internal_r+0x1338>
8021b978:	00bfdfc4 	movi	r2,-129
8021b97c:	a0a8703a 	and	r20,r20,r2
8021b980:	003dd006 	br	8021b0c4 <__reset+0xfa1fb0c4>
8021b984:	70004c26 	beq	r14,zero,8021bab8 <___vfiprintf_internal_r+0x11fc>
8021b988:	00800084 	movi	r2,2
8021b98c:	d8c01d04 	addi	r3,sp,116
8021b990:	d8c00015 	stw	r3,0(sp)
8021b994:	d8800115 	stw	r2,4(sp)
8021b998:	01000044 	movi	r4,1
8021b99c:	d811883a 	mov	r8,sp
8021b9a0:	003f7306 	br	8021b770 <__reset+0xfa1fb770>
8021b9a4:	a080100c 	andi	r2,r20,64
8021b9a8:	da802217 	ldw	r10,136(sp)
8021b9ac:	103e0626 	beq	r2,zero,8021b1c8 <__reset+0xfa1fb1c8>
8021b9b0:	5480000f 	ldh	r18,0(r10)
8021b9b4:	52800104 	addi	r10,r10,4
8021b9b8:	da802215 	stw	r10,136(sp)
8021b9bc:	9027d7fa 	srai	r19,r18,31
8021b9c0:	9805883a 	mov	r2,r19
8021b9c4:	003db806 	br	8021b0a8 <__reset+0xfa1fb0a8>
8021b9c8:	a080040c 	andi	r2,r20,16
8021b9cc:	1000091e 	bne	r2,zero,8021b9f4 <___vfiprintf_internal_r+0x1138>
8021b9d0:	a2c0100c 	andi	r11,r20,64
8021b9d4:	58000726 	beq	r11,zero,8021b9f4 <___vfiprintf_internal_r+0x1138>
8021b9d8:	da802217 	ldw	r10,136(sp)
8021b9dc:	50800017 	ldw	r2,0(r10)
8021b9e0:	52800104 	addi	r10,r10,4
8021b9e4:	da802215 	stw	r10,136(sp)
8021b9e8:	da802317 	ldw	r10,140(sp)
8021b9ec:	1280000d 	sth	r10,0(r2)
8021b9f0:	003be706 	br	8021a990 <__reset+0xfa1fa990>
8021b9f4:	da802217 	ldw	r10,136(sp)
8021b9f8:	50800017 	ldw	r2,0(r10)
8021b9fc:	52800104 	addi	r10,r10,4
8021ba00:	da802215 	stw	r10,136(sp)
8021ba04:	da802317 	ldw	r10,140(sp)
8021ba08:	12800015 	stw	r10,0(r2)
8021ba0c:	003be006 	br	8021a990 <__reset+0xfa1fa990>
8021ba10:	a080100c 	andi	r2,r20,64
8021ba14:	da802217 	ldw	r10,136(sp)
8021ba18:	10003026 	beq	r2,zero,8021badc <___vfiprintf_internal_r+0x1220>
8021ba1c:	5480000b 	ldhu	r18,0(r10)
8021ba20:	52800104 	addi	r10,r10,4
8021ba24:	0027883a 	mov	r19,zero
8021ba28:	da802215 	stw	r10,136(sp)
8021ba2c:	003d8006 	br	8021b030 <__reset+0xfa1fb030>
8021ba30:	80c00007 	ldb	r3,0(r16)
8021ba34:	003c0006 	br	8021aa38 <__reset+0xfa1faa38>
8021ba38:	a080100c 	andi	r2,r20,64
8021ba3c:	d8001d85 	stb	zero,118(sp)
8021ba40:	da802217 	ldw	r10,136(sp)
8021ba44:	1000201e 	bne	r2,zero,8021bac8 <___vfiprintf_internal_r+0x120c>
8021ba48:	50800104 	addi	r2,r10,4
8021ba4c:	54800017 	ldw	r18,0(r10)
8021ba50:	0027883a 	mov	r19,zero
8021ba54:	483def0e 	bge	r9,zero,8021b214 <__reset+0xfa1fb214>
8021ba58:	94c6b03a 	or	r3,r18,r19
8021ba5c:	d8802215 	stw	r2,136(sp)
8021ba60:	183d4e1e 	bne	r3,zero,8021af9c <__reset+0xfa1faf9c>
8021ba64:	0039883a 	mov	fp,zero
8021ba68:	0005883a 	mov	r2,zero
8021ba6c:	003e0606 	br	8021b288 <__reset+0xfa1fb288>
8021ba70:	d9402117 	ldw	r5,132(sp)
8021ba74:	d9002017 	ldw	r4,128(sp)
8021ba78:	d9801a04 	addi	r6,sp,104
8021ba7c:	da402c15 	stw	r9,176(sp)
8021ba80:	db802a15 	stw	r14,168(sp)
8021ba84:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021ba88:	da402c17 	ldw	r9,176(sp)
8021ba8c:	db802a17 	ldw	r14,168(sp)
8021ba90:	103ede1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021ba94:	d9401b17 	ldw	r5,108(sp)
8021ba98:	d8801c17 	ldw	r2,112(sp)
8021ba9c:	d811883a 	mov	r8,sp
8021baa0:	29000044 	addi	r4,r5,1
8021baa4:	003e7406 	br	8021b478 <__reset+0xfa1fb478>
8021baa8:	00bfffc4 	movi	r2,-1
8021baac:	003c5806 	br	8021ac10 <__reset+0xfa1fac10>
8021bab0:	d811883a 	mov	r8,sp
8021bab4:	003ee806 	br	8021b658 <__reset+0xfa1fb658>
8021bab8:	000b883a 	mov	r5,zero
8021babc:	01000044 	movi	r4,1
8021bac0:	d811883a 	mov	r8,sp
8021bac4:	003e7c06 	br	8021b4b8 <__reset+0xfa1fb4b8>
8021bac8:	50800104 	addi	r2,r10,4
8021bacc:	5480000b 	ldhu	r18,0(r10)
8021bad0:	0027883a 	mov	r19,zero
8021bad4:	483dcf0e 	bge	r9,zero,8021b214 <__reset+0xfa1fb214>
8021bad8:	003fdf06 	br	8021ba58 <__reset+0xfa1fba58>
8021badc:	54800017 	ldw	r18,0(r10)
8021bae0:	52800104 	addi	r10,r10,4
8021bae4:	0027883a 	mov	r19,zero
8021bae8:	da802215 	stw	r10,136(sp)
8021baec:	003d5006 	br	8021b030 <__reset+0xfa1fb030>
8021baf0:	50800104 	addi	r2,r10,4
8021baf4:	5480000b 	ldhu	r18,0(r10)
8021baf8:	0027883a 	mov	r19,zero
8021bafc:	483f7d0e 	bge	r9,zero,8021b8f4 <__reset+0xfa1fb8f4>
8021bb00:	003ddc06 	br	8021b274 <__reset+0xfa1fb274>
8021bb04:	d8c02215 	stw	r3,136(sp)
8021bb08:	0039883a 	mov	fp,zero
8021bb0c:	003ddb06 	br	8021b27c <__reset+0xfa1fb27c>
8021bb10:	02a008b4 	movhi	r10,32802
8021bb14:	52931f04 	addi	r10,r10,19580
8021bb18:	da802415 	stw	r10,144(sp)
8021bb1c:	003e8306 	br	8021b52c <__reset+0xfa1fb52c>
8021bb20:	d8801c17 	ldw	r2,112(sp)
8021bb24:	dd002117 	ldw	r20,132(sp)
8021bb28:	103eb926 	beq	r2,zero,8021b610 <__reset+0xfa1fb610>
8021bb2c:	d9002017 	ldw	r4,128(sp)
8021bb30:	d9801a04 	addi	r6,sp,104
8021bb34:	a00b883a 	mov	r5,r20
8021bb38:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021bb3c:	003eb406 	br	8021b610 <__reset+0xfa1fb610>
8021bb40:	80c00043 	ldbu	r3,1(r16)
8021bb44:	a5000814 	ori	r20,r20,32
8021bb48:	84000044 	addi	r16,r16,1
8021bb4c:	18c03fcc 	andi	r3,r3,255
8021bb50:	18c0201c 	xori	r3,r3,128
8021bb54:	18ffe004 	addi	r3,r3,-128
8021bb58:	003bb706 	br	8021aa38 <__reset+0xfa1faa38>
8021bb5c:	a809883a 	mov	r4,r21
8021bb60:	d8c02a15 	stw	r3,168(sp)
8021bb64:	da002b15 	stw	r8,172(sp)
8021bb68:	020fd740 	call	8020fd74 <strlen>
8021bb6c:	d8c02a17 	ldw	r3,168(sp)
8021bb70:	1027883a 	mov	r19,r2
8021bb74:	df001d83 	ldbu	fp,118(sp)
8021bb78:	d8c02215 	stw	r3,136(sp)
8021bb7c:	0013883a 	mov	r9,zero
8021bb80:	da002b17 	ldw	r8,172(sp)
8021bb84:	003c4d06 	br	8021acbc <__reset+0xfa1facbc>
8021bb88:	d9402117 	ldw	r5,132(sp)
8021bb8c:	d9002017 	ldw	r4,128(sp)
8021bb90:	d9801a04 	addi	r6,sp,104
8021bb94:	da402c15 	stw	r9,176(sp)
8021bb98:	021a7a80 	call	8021a7a8 <__sprint_r.part.0>
8021bb9c:	da402c17 	ldw	r9,176(sp)
8021bba0:	103e9a1e 	bne	r2,zero,8021b60c <__reset+0xfa1fb60c>
8021bba4:	d9401b17 	ldw	r5,108(sp)
8021bba8:	d8801c17 	ldw	r2,112(sp)
8021bbac:	d811883a 	mov	r8,sp
8021bbb0:	29000044 	addi	r4,r5,1
8021bbb4:	003e4206 	br	8021b4c0 <__reset+0xfa1fb4c0>
8021bbb8:	d9401b17 	ldw	r5,108(sp)
8021bbbc:	012008b4 	movhi	r4,32802
8021bbc0:	21132304 	addi	r4,r4,19596
8021bbc4:	d9002415 	stw	r4,144(sp)
8021bbc8:	29400044 	addi	r5,r5,1
8021bbcc:	003c6d06 	br	8021ad84 <__reset+0xfa1fad84>
8021bbd0:	0039883a 	mov	fp,zero
8021bbd4:	00800084 	movi	r2,2
8021bbd8:	10803fcc 	andi	r2,r2,255
8021bbdc:	01000044 	movi	r4,1
8021bbe0:	11001e26 	beq	r2,r4,8021bc5c <___vfiprintf_internal_r+0x13a0>
8021bbe4:	01000084 	movi	r4,2
8021bbe8:	11001e1e 	bne	r2,r4,8021bc64 <___vfiprintf_internal_r+0x13a8>
8021bbec:	1829883a 	mov	r20,r3
8021bbf0:	003eea06 	br	8021b79c <__reset+0xfa1fb79c>
8021bbf4:	a007883a 	mov	r3,r20
8021bbf8:	00800044 	movi	r2,1
8021bbfc:	003ff606 	br	8021bbd8 <__reset+0xfa1fbbd8>
8021bc00:	00800184 	movi	r2,6
8021bc04:	1240012e 	bgeu	r2,r9,8021bc0c <___vfiprintf_internal_r+0x1350>
8021bc08:	1013883a 	mov	r9,r2
8021bc0c:	4827883a 	mov	r19,r9
8021bc10:	4825883a 	mov	r18,r9
8021bc14:	48001516 	blt	r9,zero,8021bc6c <___vfiprintf_internal_r+0x13b0>
8021bc18:	056008b4 	movhi	r21,32802
8021bc1c:	d8c02215 	stw	r3,136(sp)
8021bc20:	ad52b404 	addi	r21,r21,19152
8021bc24:	003d1406 	br	8021b078 <__reset+0xfa1fb078>
8021bc28:	02a008b4 	movhi	r10,32802
8021bc2c:	52931f04 	addi	r10,r10,19580
8021bc30:	da802415 	stw	r10,144(sp)
8021bc34:	200d883a 	mov	r6,r4
8021bc38:	003c9106 	br	8021ae80 <__reset+0xfa1fae80>
8021bc3c:	5021883a 	mov	r16,r10
8021bc40:	0013883a 	mov	r9,zero
8021bc44:	003b7d06 	br	8021aa3c <__reset+0xfa1faa3c>
8021bc48:	4827883a 	mov	r19,r9
8021bc4c:	df001d83 	ldbu	fp,118(sp)
8021bc50:	d8c02215 	stw	r3,136(sp)
8021bc54:	0013883a 	mov	r9,zero
8021bc58:	003c1806 	br	8021acbc <__reset+0xfa1facbc>
8021bc5c:	1829883a 	mov	r20,r3
8021bc60:	003d1806 	br	8021b0c4 <__reset+0xfa1fb0c4>
8021bc64:	1829883a 	mov	r20,r3
8021bc68:	003ccd06 	br	8021afa0 <__reset+0xfa1fafa0>
8021bc6c:	0025883a 	mov	r18,zero
8021bc70:	003fe906 	br	8021bc18 <__reset+0xfa1fbc18>
8021bc74:	d8802217 	ldw	r2,136(sp)
8021bc78:	80c00043 	ldbu	r3,1(r16)
8021bc7c:	5021883a 	mov	r16,r10
8021bc80:	12400017 	ldw	r9,0(r2)
8021bc84:	10800104 	addi	r2,r2,4
8021bc88:	d8802215 	stw	r2,136(sp)
8021bc8c:	483faf0e 	bge	r9,zero,8021bb4c <__reset+0xfa1fbb4c>
8021bc90:	18c03fcc 	andi	r3,r3,255
8021bc94:	18c0201c 	xori	r3,r3,128
8021bc98:	027fffc4 	movi	r9,-1
8021bc9c:	18ffe004 	addi	r3,r3,-128
8021bca0:	003b6506 	br	8021aa38 <__reset+0xfa1faa38>
8021bca4:	d9c01d85 	stb	r7,118(sp)
8021bca8:	003ca006 	br	8021af2c <__reset+0xfa1faf2c>
8021bcac:	d9c01d85 	stb	r7,118(sp)
8021bcb0:	003cad06 	br	8021af68 <__reset+0xfa1faf68>
8021bcb4:	d9c01d85 	stb	r7,118(sp)
8021bcb8:	003d7d06 	br	8021b2b0 <__reset+0xfa1fb2b0>
8021bcbc:	d9c01d85 	stb	r7,118(sp)
8021bcc0:	003d5f06 	br	8021b240 <__reset+0xfa1fb240>
8021bcc4:	a080004c 	andi	r2,r20,1
8021bcc8:	0039883a 	mov	fp,zero
8021bccc:	10000526 	beq	r2,zero,8021bce4 <___vfiprintf_internal_r+0x1428>
8021bcd0:	00800c04 	movi	r2,48
8021bcd4:	d88019c5 	stb	r2,103(sp)
8021bcd8:	dcc02717 	ldw	r19,156(sp)
8021bcdc:	dd4019c4 	addi	r21,sp,103
8021bce0:	003bf606 	br	8021acbc <__reset+0xfa1facbc>
8021bce4:	0027883a 	mov	r19,zero
8021bce8:	dd401a04 	addi	r21,sp,104
8021bcec:	003bf306 	br	8021acbc <__reset+0xfa1facbc>
8021bcf0:	d9c01d85 	stb	r7,118(sp)
8021bcf4:	003dc806 	br	8021b418 <__reset+0xfa1fb418>
8021bcf8:	d9c01d85 	stb	r7,118(sp)
8021bcfc:	003d3a06 	br	8021b1e8 <__reset+0xfa1fb1e8>
8021bd00:	d9c01d85 	stb	r7,118(sp)
8021bd04:	003d2a06 	br	8021b1b0 <__reset+0xfa1fb1b0>
8021bd08:	d9c01d85 	stb	r7,118(sp)
8021bd0c:	003cde06 	br	8021b088 <__reset+0xfa1fb088>
8021bd10:	d9c01d85 	stb	r7,118(sp)
8021bd14:	003cbc06 	br	8021b008 <__reset+0xfa1fb008>

8021bd18 <__vfiprintf_internal>:
8021bd18:	00a008b4 	movhi	r2,32802
8021bd1c:	109aee04 	addi	r2,r2,27576
8021bd20:	300f883a 	mov	r7,r6
8021bd24:	280d883a 	mov	r6,r5
8021bd28:	200b883a 	mov	r5,r4
8021bd2c:	11000017 	ldw	r4,0(r2)
8021bd30:	021a8bc1 	jmpi	8021a8bc <___vfiprintf_internal_r>

8021bd34 <__sbprintf>:
8021bd34:	2880030b 	ldhu	r2,12(r5)
8021bd38:	2ac01917 	ldw	r11,100(r5)
8021bd3c:	2a80038b 	ldhu	r10,14(r5)
8021bd40:	2a400717 	ldw	r9,28(r5)
8021bd44:	2a000917 	ldw	r8,36(r5)
8021bd48:	defee204 	addi	sp,sp,-1144
8021bd4c:	00c10004 	movi	r3,1024
8021bd50:	dc011a15 	stw	r16,1128(sp)
8021bd54:	10bfff4c 	andi	r2,r2,65533
8021bd58:	2821883a 	mov	r16,r5
8021bd5c:	d8cb883a 	add	r5,sp,r3
8021bd60:	dc811c15 	stw	r18,1136(sp)
8021bd64:	dc411b15 	stw	r17,1132(sp)
8021bd68:	dfc11d15 	stw	ra,1140(sp)
8021bd6c:	2025883a 	mov	r18,r4
8021bd70:	d881030d 	sth	r2,1036(sp)
8021bd74:	dac11915 	stw	r11,1124(sp)
8021bd78:	da81038d 	sth	r10,1038(sp)
8021bd7c:	da410715 	stw	r9,1052(sp)
8021bd80:	da010915 	stw	r8,1060(sp)
8021bd84:	dec10015 	stw	sp,1024(sp)
8021bd88:	dec10415 	stw	sp,1040(sp)
8021bd8c:	d8c10215 	stw	r3,1032(sp)
8021bd90:	d8c10515 	stw	r3,1044(sp)
8021bd94:	d8010615 	stw	zero,1048(sp)
8021bd98:	021a8bc0 	call	8021a8bc <___vfiprintf_internal_r>
8021bd9c:	1023883a 	mov	r17,r2
8021bda0:	10000416 	blt	r2,zero,8021bdb4 <__sbprintf+0x80>
8021bda4:	d9410004 	addi	r5,sp,1024
8021bda8:	9009883a 	mov	r4,r18
8021bdac:	0215eac0 	call	80215eac <_fflush_r>
8021bdb0:	10000d1e 	bne	r2,zero,8021bde8 <__sbprintf+0xb4>
8021bdb4:	d881030b 	ldhu	r2,1036(sp)
8021bdb8:	1080100c 	andi	r2,r2,64
8021bdbc:	10000326 	beq	r2,zero,8021bdcc <__sbprintf+0x98>
8021bdc0:	8080030b 	ldhu	r2,12(r16)
8021bdc4:	10801014 	ori	r2,r2,64
8021bdc8:	8080030d 	sth	r2,12(r16)
8021bdcc:	8805883a 	mov	r2,r17
8021bdd0:	dfc11d17 	ldw	ra,1140(sp)
8021bdd4:	dc811c17 	ldw	r18,1136(sp)
8021bdd8:	dc411b17 	ldw	r17,1132(sp)
8021bddc:	dc011a17 	ldw	r16,1128(sp)
8021bde0:	dec11e04 	addi	sp,sp,1144
8021bde4:	f800283a 	ret
8021bde8:	047fffc4 	movi	r17,-1
8021bdec:	003ff106 	br	8021bdb4 <__reset+0xfa1fbdb4>

8021bdf0 <_write_r>:
8021bdf0:	defffd04 	addi	sp,sp,-12
8021bdf4:	2805883a 	mov	r2,r5
8021bdf8:	dc000015 	stw	r16,0(sp)
8021bdfc:	042008b4 	movhi	r16,32802
8021be00:	dc400115 	stw	r17,4(sp)
8021be04:	300b883a 	mov	r5,r6
8021be08:	841b2204 	addi	r16,r16,27784
8021be0c:	2023883a 	mov	r17,r4
8021be10:	380d883a 	mov	r6,r7
8021be14:	1009883a 	mov	r4,r2
8021be18:	dfc00215 	stw	ra,8(sp)
8021be1c:	80000015 	stw	zero,0(r16)
8021be20:	021f33c0 	call	8021f33c <write>
8021be24:	00ffffc4 	movi	r3,-1
8021be28:	10c00526 	beq	r2,r3,8021be40 <_write_r+0x50>
8021be2c:	dfc00217 	ldw	ra,8(sp)
8021be30:	dc400117 	ldw	r17,4(sp)
8021be34:	dc000017 	ldw	r16,0(sp)
8021be38:	dec00304 	addi	sp,sp,12
8021be3c:	f800283a 	ret
8021be40:	80c00017 	ldw	r3,0(r16)
8021be44:	183ff926 	beq	r3,zero,8021be2c <__reset+0xfa1fbe2c>
8021be48:	88c00015 	stw	r3,0(r17)
8021be4c:	003ff706 	br	8021be2c <__reset+0xfa1fbe2c>

8021be50 <_close_r>:
8021be50:	defffd04 	addi	sp,sp,-12
8021be54:	dc000015 	stw	r16,0(sp)
8021be58:	042008b4 	movhi	r16,32802
8021be5c:	dc400115 	stw	r17,4(sp)
8021be60:	841b2204 	addi	r16,r16,27784
8021be64:	2023883a 	mov	r17,r4
8021be68:	2809883a 	mov	r4,r5
8021be6c:	dfc00215 	stw	ra,8(sp)
8021be70:	80000015 	stw	zero,0(r16)
8021be74:	021e8a40 	call	8021e8a4 <close>
8021be78:	00ffffc4 	movi	r3,-1
8021be7c:	10c00526 	beq	r2,r3,8021be94 <_close_r+0x44>
8021be80:	dfc00217 	ldw	ra,8(sp)
8021be84:	dc400117 	ldw	r17,4(sp)
8021be88:	dc000017 	ldw	r16,0(sp)
8021be8c:	dec00304 	addi	sp,sp,12
8021be90:	f800283a 	ret
8021be94:	80c00017 	ldw	r3,0(r16)
8021be98:	183ff926 	beq	r3,zero,8021be80 <__reset+0xfa1fbe80>
8021be9c:	88c00015 	stw	r3,0(r17)
8021bea0:	003ff706 	br	8021be80 <__reset+0xfa1fbe80>

8021bea4 <_calloc_r>:
8021bea4:	298b383a 	mul	r5,r5,r6
8021bea8:	defffe04 	addi	sp,sp,-8
8021beac:	dfc00115 	stw	ra,4(sp)
8021beb0:	dc000015 	stw	r16,0(sp)
8021beb4:	0216fe80 	call	80216fe8 <_malloc_r>
8021beb8:	10002926 	beq	r2,zero,8021bf60 <_calloc_r+0xbc>
8021bebc:	11bfff17 	ldw	r6,-4(r2)
8021bec0:	1021883a 	mov	r16,r2
8021bec4:	00bfff04 	movi	r2,-4
8021bec8:	308c703a 	and	r6,r6,r2
8021becc:	00c00904 	movi	r3,36
8021bed0:	308d883a 	add	r6,r6,r2
8021bed4:	19801636 	bltu	r3,r6,8021bf30 <_calloc_r+0x8c>
8021bed8:	008004c4 	movi	r2,19
8021bedc:	11800b2e 	bgeu	r2,r6,8021bf0c <_calloc_r+0x68>
8021bee0:	80000015 	stw	zero,0(r16)
8021bee4:	80000115 	stw	zero,4(r16)
8021bee8:	008006c4 	movi	r2,27
8021beec:	11801a2e 	bgeu	r2,r6,8021bf58 <_calloc_r+0xb4>
8021bef0:	80000215 	stw	zero,8(r16)
8021bef4:	80000315 	stw	zero,12(r16)
8021bef8:	30c0151e 	bne	r6,r3,8021bf50 <_calloc_r+0xac>
8021befc:	80000415 	stw	zero,16(r16)
8021bf00:	80800604 	addi	r2,r16,24
8021bf04:	80000515 	stw	zero,20(r16)
8021bf08:	00000106 	br	8021bf10 <_calloc_r+0x6c>
8021bf0c:	8005883a 	mov	r2,r16
8021bf10:	10000015 	stw	zero,0(r2)
8021bf14:	10000115 	stw	zero,4(r2)
8021bf18:	10000215 	stw	zero,8(r2)
8021bf1c:	8005883a 	mov	r2,r16
8021bf20:	dfc00117 	ldw	ra,4(sp)
8021bf24:	dc000017 	ldw	r16,0(sp)
8021bf28:	dec00204 	addi	sp,sp,8
8021bf2c:	f800283a 	ret
8021bf30:	000b883a 	mov	r5,zero
8021bf34:	8009883a 	mov	r4,r16
8021bf38:	0217a340 	call	80217a34 <memset>
8021bf3c:	8005883a 	mov	r2,r16
8021bf40:	dfc00117 	ldw	ra,4(sp)
8021bf44:	dc000017 	ldw	r16,0(sp)
8021bf48:	dec00204 	addi	sp,sp,8
8021bf4c:	f800283a 	ret
8021bf50:	80800404 	addi	r2,r16,16
8021bf54:	003fee06 	br	8021bf10 <__reset+0xfa1fbf10>
8021bf58:	80800204 	addi	r2,r16,8
8021bf5c:	003fec06 	br	8021bf10 <__reset+0xfa1fbf10>
8021bf60:	0005883a 	mov	r2,zero
8021bf64:	003fee06 	br	8021bf20 <__reset+0xfa1fbf20>

8021bf68 <_fclose_r>:
8021bf68:	28003926 	beq	r5,zero,8021c050 <_fclose_r+0xe8>
8021bf6c:	defffc04 	addi	sp,sp,-16
8021bf70:	dc400115 	stw	r17,4(sp)
8021bf74:	dc000015 	stw	r16,0(sp)
8021bf78:	dfc00315 	stw	ra,12(sp)
8021bf7c:	dc800215 	stw	r18,8(sp)
8021bf80:	2023883a 	mov	r17,r4
8021bf84:	2821883a 	mov	r16,r5
8021bf88:	20000226 	beq	r4,zero,8021bf94 <_fclose_r+0x2c>
8021bf8c:	20800e17 	ldw	r2,56(r4)
8021bf90:	10002726 	beq	r2,zero,8021c030 <_fclose_r+0xc8>
8021bf94:	8080030f 	ldh	r2,12(r16)
8021bf98:	1000071e 	bne	r2,zero,8021bfb8 <_fclose_r+0x50>
8021bf9c:	0005883a 	mov	r2,zero
8021bfa0:	dfc00317 	ldw	ra,12(sp)
8021bfa4:	dc800217 	ldw	r18,8(sp)
8021bfa8:	dc400117 	ldw	r17,4(sp)
8021bfac:	dc000017 	ldw	r16,0(sp)
8021bfb0:	dec00404 	addi	sp,sp,16
8021bfb4:	f800283a 	ret
8021bfb8:	800b883a 	mov	r5,r16
8021bfbc:	8809883a 	mov	r4,r17
8021bfc0:	0215c900 	call	80215c90 <__sflush_r>
8021bfc4:	1025883a 	mov	r18,r2
8021bfc8:	80800b17 	ldw	r2,44(r16)
8021bfcc:	10000426 	beq	r2,zero,8021bfe0 <_fclose_r+0x78>
8021bfd0:	81400717 	ldw	r5,28(r16)
8021bfd4:	8809883a 	mov	r4,r17
8021bfd8:	103ee83a 	callr	r2
8021bfdc:	10001616 	blt	r2,zero,8021c038 <_fclose_r+0xd0>
8021bfe0:	8080030b 	ldhu	r2,12(r16)
8021bfe4:	1080200c 	andi	r2,r2,128
8021bfe8:	1000151e 	bne	r2,zero,8021c040 <_fclose_r+0xd8>
8021bfec:	81400c17 	ldw	r5,48(r16)
8021bff0:	28000526 	beq	r5,zero,8021c008 <_fclose_r+0xa0>
8021bff4:	80801004 	addi	r2,r16,64
8021bff8:	28800226 	beq	r5,r2,8021c004 <_fclose_r+0x9c>
8021bffc:	8809883a 	mov	r4,r17
8021c000:	02163fc0 	call	802163fc <_free_r>
8021c004:	80000c15 	stw	zero,48(r16)
8021c008:	81401117 	ldw	r5,68(r16)
8021c00c:	28000326 	beq	r5,zero,8021c01c <_fclose_r+0xb4>
8021c010:	8809883a 	mov	r4,r17
8021c014:	02163fc0 	call	802163fc <_free_r>
8021c018:	80001115 	stw	zero,68(r16)
8021c01c:	02162980 	call	80216298 <__sfp_lock_acquire>
8021c020:	8000030d 	sth	zero,12(r16)
8021c024:	021629c0 	call	8021629c <__sfp_lock_release>
8021c028:	9005883a 	mov	r2,r18
8021c02c:	003fdc06 	br	8021bfa0 <__reset+0xfa1fbfa0>
8021c030:	02162880 	call	80216288 <__sinit>
8021c034:	003fd706 	br	8021bf94 <__reset+0xfa1fbf94>
8021c038:	04bfffc4 	movi	r18,-1
8021c03c:	003fe806 	br	8021bfe0 <__reset+0xfa1fbfe0>
8021c040:	81400417 	ldw	r5,16(r16)
8021c044:	8809883a 	mov	r4,r17
8021c048:	02163fc0 	call	802163fc <_free_r>
8021c04c:	003fe706 	br	8021bfec <__reset+0xfa1fbfec>
8021c050:	0005883a 	mov	r2,zero
8021c054:	f800283a 	ret

8021c058 <fclose>:
8021c058:	00a008b4 	movhi	r2,32802
8021c05c:	109aee04 	addi	r2,r2,27576
8021c060:	200b883a 	mov	r5,r4
8021c064:	11000017 	ldw	r4,0(r2)
8021c068:	021bf681 	jmpi	8021bf68 <_fclose_r>

8021c06c <__fputwc>:
8021c06c:	defff804 	addi	sp,sp,-32
8021c070:	dcc00415 	stw	r19,16(sp)
8021c074:	dc800315 	stw	r18,12(sp)
8021c078:	dc000115 	stw	r16,4(sp)
8021c07c:	dfc00715 	stw	ra,28(sp)
8021c080:	dd400615 	stw	r21,24(sp)
8021c084:	dd000515 	stw	r20,20(sp)
8021c088:	dc400215 	stw	r17,8(sp)
8021c08c:	2027883a 	mov	r19,r4
8021c090:	2825883a 	mov	r18,r5
8021c094:	3021883a 	mov	r16,r6
8021c098:	0216dd80 	call	80216dd8 <__locale_mb_cur_max>
8021c09c:	00c00044 	movi	r3,1
8021c0a0:	10c03e26 	beq	r2,r3,8021c19c <__fputwc+0x130>
8021c0a4:	81c01704 	addi	r7,r16,92
8021c0a8:	900d883a 	mov	r6,r18
8021c0ac:	d80b883a 	mov	r5,sp
8021c0b0:	9809883a 	mov	r4,r19
8021c0b4:	021c53c0 	call	8021c53c <_wcrtomb_r>
8021c0b8:	1029883a 	mov	r20,r2
8021c0bc:	00bfffc4 	movi	r2,-1
8021c0c0:	a0802026 	beq	r20,r2,8021c144 <__fputwc+0xd8>
8021c0c4:	d9400003 	ldbu	r5,0(sp)
8021c0c8:	a0001c26 	beq	r20,zero,8021c13c <__fputwc+0xd0>
8021c0cc:	0023883a 	mov	r17,zero
8021c0d0:	05400284 	movi	r21,10
8021c0d4:	00000906 	br	8021c0fc <__fputwc+0x90>
8021c0d8:	80800017 	ldw	r2,0(r16)
8021c0dc:	11400005 	stb	r5,0(r2)
8021c0e0:	80c00017 	ldw	r3,0(r16)
8021c0e4:	18c00044 	addi	r3,r3,1
8021c0e8:	80c00015 	stw	r3,0(r16)
8021c0ec:	8c400044 	addi	r17,r17,1
8021c0f0:	dc45883a 	add	r2,sp,r17
8021c0f4:	8d00112e 	bgeu	r17,r20,8021c13c <__fputwc+0xd0>
8021c0f8:	11400003 	ldbu	r5,0(r2)
8021c0fc:	80c00217 	ldw	r3,8(r16)
8021c100:	18ffffc4 	addi	r3,r3,-1
8021c104:	80c00215 	stw	r3,8(r16)
8021c108:	183ff30e 	bge	r3,zero,8021c0d8 <__reset+0xfa1fc0d8>
8021c10c:	80800617 	ldw	r2,24(r16)
8021c110:	18801916 	blt	r3,r2,8021c178 <__fputwc+0x10c>
8021c114:	80800017 	ldw	r2,0(r16)
8021c118:	11400005 	stb	r5,0(r2)
8021c11c:	80800017 	ldw	r2,0(r16)
8021c120:	10c00003 	ldbu	r3,0(r2)
8021c124:	10800044 	addi	r2,r2,1
8021c128:	1d402326 	beq	r3,r21,8021c1b8 <__fputwc+0x14c>
8021c12c:	80800015 	stw	r2,0(r16)
8021c130:	8c400044 	addi	r17,r17,1
8021c134:	dc45883a 	add	r2,sp,r17
8021c138:	8d3fef36 	bltu	r17,r20,8021c0f8 <__reset+0xfa1fc0f8>
8021c13c:	9005883a 	mov	r2,r18
8021c140:	00000406 	br	8021c154 <__fputwc+0xe8>
8021c144:	80c0030b 	ldhu	r3,12(r16)
8021c148:	a005883a 	mov	r2,r20
8021c14c:	18c01014 	ori	r3,r3,64
8021c150:	80c0030d 	sth	r3,12(r16)
8021c154:	dfc00717 	ldw	ra,28(sp)
8021c158:	dd400617 	ldw	r21,24(sp)
8021c15c:	dd000517 	ldw	r20,20(sp)
8021c160:	dcc00417 	ldw	r19,16(sp)
8021c164:	dc800317 	ldw	r18,12(sp)
8021c168:	dc400217 	ldw	r17,8(sp)
8021c16c:	dc000117 	ldw	r16,4(sp)
8021c170:	dec00804 	addi	sp,sp,32
8021c174:	f800283a 	ret
8021c178:	800d883a 	mov	r6,r16
8021c17c:	29403fcc 	andi	r5,r5,255
8021c180:	9809883a 	mov	r4,r19
8021c184:	021c3e40 	call	8021c3e4 <__swbuf_r>
8021c188:	10bfffe0 	cmpeqi	r2,r2,-1
8021c18c:	10803fcc 	andi	r2,r2,255
8021c190:	103fd626 	beq	r2,zero,8021c0ec <__reset+0xfa1fc0ec>
8021c194:	00bfffc4 	movi	r2,-1
8021c198:	003fee06 	br	8021c154 <__reset+0xfa1fc154>
8021c19c:	90ffffc4 	addi	r3,r18,-1
8021c1a0:	01003f84 	movi	r4,254
8021c1a4:	20ffbf36 	bltu	r4,r3,8021c0a4 <__reset+0xfa1fc0a4>
8021c1a8:	900b883a 	mov	r5,r18
8021c1ac:	dc800005 	stb	r18,0(sp)
8021c1b0:	1029883a 	mov	r20,r2
8021c1b4:	003fc506 	br	8021c0cc <__reset+0xfa1fc0cc>
8021c1b8:	800d883a 	mov	r6,r16
8021c1bc:	a80b883a 	mov	r5,r21
8021c1c0:	9809883a 	mov	r4,r19
8021c1c4:	021c3e40 	call	8021c3e4 <__swbuf_r>
8021c1c8:	10bfffe0 	cmpeqi	r2,r2,-1
8021c1cc:	003fef06 	br	8021c18c <__reset+0xfa1fc18c>

8021c1d0 <_fputwc_r>:
8021c1d0:	3080030b 	ldhu	r2,12(r6)
8021c1d4:	10c8000c 	andi	r3,r2,8192
8021c1d8:	1800051e 	bne	r3,zero,8021c1f0 <_fputwc_r+0x20>
8021c1dc:	30c01917 	ldw	r3,100(r6)
8021c1e0:	10880014 	ori	r2,r2,8192
8021c1e4:	3080030d 	sth	r2,12(r6)
8021c1e8:	18880014 	ori	r2,r3,8192
8021c1ec:	30801915 	stw	r2,100(r6)
8021c1f0:	021c06c1 	jmpi	8021c06c <__fputwc>

8021c1f4 <fputwc>:
8021c1f4:	00a008b4 	movhi	r2,32802
8021c1f8:	defffc04 	addi	sp,sp,-16
8021c1fc:	109aee04 	addi	r2,r2,27576
8021c200:	dc000115 	stw	r16,4(sp)
8021c204:	14000017 	ldw	r16,0(r2)
8021c208:	dc400215 	stw	r17,8(sp)
8021c20c:	dfc00315 	stw	ra,12(sp)
8021c210:	2023883a 	mov	r17,r4
8021c214:	80000226 	beq	r16,zero,8021c220 <fputwc+0x2c>
8021c218:	80800e17 	ldw	r2,56(r16)
8021c21c:	10001026 	beq	r2,zero,8021c260 <fputwc+0x6c>
8021c220:	2880030b 	ldhu	r2,12(r5)
8021c224:	10c8000c 	andi	r3,r2,8192
8021c228:	1800051e 	bne	r3,zero,8021c240 <fputwc+0x4c>
8021c22c:	28c01917 	ldw	r3,100(r5)
8021c230:	10880014 	ori	r2,r2,8192
8021c234:	2880030d 	sth	r2,12(r5)
8021c238:	18880014 	ori	r2,r3,8192
8021c23c:	28801915 	stw	r2,100(r5)
8021c240:	280d883a 	mov	r6,r5
8021c244:	8009883a 	mov	r4,r16
8021c248:	880b883a 	mov	r5,r17
8021c24c:	dfc00317 	ldw	ra,12(sp)
8021c250:	dc400217 	ldw	r17,8(sp)
8021c254:	dc000117 	ldw	r16,4(sp)
8021c258:	dec00404 	addi	sp,sp,16
8021c25c:	021c06c1 	jmpi	8021c06c <__fputwc>
8021c260:	8009883a 	mov	r4,r16
8021c264:	d9400015 	stw	r5,0(sp)
8021c268:	02162880 	call	80216288 <__sinit>
8021c26c:	d9400017 	ldw	r5,0(sp)
8021c270:	003feb06 	br	8021c220 <__reset+0xfa1fc220>

8021c274 <_fstat_r>:
8021c274:	defffd04 	addi	sp,sp,-12
8021c278:	2805883a 	mov	r2,r5
8021c27c:	dc000015 	stw	r16,0(sp)
8021c280:	042008b4 	movhi	r16,32802
8021c284:	dc400115 	stw	r17,4(sp)
8021c288:	841b2204 	addi	r16,r16,27784
8021c28c:	2023883a 	mov	r17,r4
8021c290:	300b883a 	mov	r5,r6
8021c294:	1009883a 	mov	r4,r2
8021c298:	dfc00215 	stw	ra,8(sp)
8021c29c:	80000015 	stw	zero,0(r16)
8021c2a0:	021e9fc0 	call	8021e9fc <fstat>
8021c2a4:	00ffffc4 	movi	r3,-1
8021c2a8:	10c00526 	beq	r2,r3,8021c2c0 <_fstat_r+0x4c>
8021c2ac:	dfc00217 	ldw	ra,8(sp)
8021c2b0:	dc400117 	ldw	r17,4(sp)
8021c2b4:	dc000017 	ldw	r16,0(sp)
8021c2b8:	dec00304 	addi	sp,sp,12
8021c2bc:	f800283a 	ret
8021c2c0:	80c00017 	ldw	r3,0(r16)
8021c2c4:	183ff926 	beq	r3,zero,8021c2ac <__reset+0xfa1fc2ac>
8021c2c8:	88c00015 	stw	r3,0(r17)
8021c2cc:	003ff706 	br	8021c2ac <__reset+0xfa1fc2ac>

8021c2d0 <_isatty_r>:
8021c2d0:	defffd04 	addi	sp,sp,-12
8021c2d4:	dc000015 	stw	r16,0(sp)
8021c2d8:	042008b4 	movhi	r16,32802
8021c2dc:	dc400115 	stw	r17,4(sp)
8021c2e0:	841b2204 	addi	r16,r16,27784
8021c2e4:	2023883a 	mov	r17,r4
8021c2e8:	2809883a 	mov	r4,r5
8021c2ec:	dfc00215 	stw	ra,8(sp)
8021c2f0:	80000015 	stw	zero,0(r16)
8021c2f4:	021ec680 	call	8021ec68 <isatty>
8021c2f8:	00ffffc4 	movi	r3,-1
8021c2fc:	10c00526 	beq	r2,r3,8021c314 <_isatty_r+0x44>
8021c300:	dfc00217 	ldw	ra,8(sp)
8021c304:	dc400117 	ldw	r17,4(sp)
8021c308:	dc000017 	ldw	r16,0(sp)
8021c30c:	dec00304 	addi	sp,sp,12
8021c310:	f800283a 	ret
8021c314:	80c00017 	ldw	r3,0(r16)
8021c318:	183ff926 	beq	r3,zero,8021c300 <__reset+0xfa1fc300>
8021c31c:	88c00015 	stw	r3,0(r17)
8021c320:	003ff706 	br	8021c300 <__reset+0xfa1fc300>

8021c324 <_lseek_r>:
8021c324:	defffd04 	addi	sp,sp,-12
8021c328:	2805883a 	mov	r2,r5
8021c32c:	dc000015 	stw	r16,0(sp)
8021c330:	042008b4 	movhi	r16,32802
8021c334:	dc400115 	stw	r17,4(sp)
8021c338:	300b883a 	mov	r5,r6
8021c33c:	841b2204 	addi	r16,r16,27784
8021c340:	2023883a 	mov	r17,r4
8021c344:	380d883a 	mov	r6,r7
8021c348:	1009883a 	mov	r4,r2
8021c34c:	dfc00215 	stw	ra,8(sp)
8021c350:	80000015 	stw	zero,0(r16)
8021c354:	021ed480 	call	8021ed48 <lseek>
8021c358:	00ffffc4 	movi	r3,-1
8021c35c:	10c00526 	beq	r2,r3,8021c374 <_lseek_r+0x50>
8021c360:	dfc00217 	ldw	ra,8(sp)
8021c364:	dc400117 	ldw	r17,4(sp)
8021c368:	dc000017 	ldw	r16,0(sp)
8021c36c:	dec00304 	addi	sp,sp,12
8021c370:	f800283a 	ret
8021c374:	80c00017 	ldw	r3,0(r16)
8021c378:	183ff926 	beq	r3,zero,8021c360 <__reset+0xfa1fc360>
8021c37c:	88c00015 	stw	r3,0(r17)
8021c380:	003ff706 	br	8021c360 <__reset+0xfa1fc360>

8021c384 <_read_r>:
8021c384:	defffd04 	addi	sp,sp,-12
8021c388:	2805883a 	mov	r2,r5
8021c38c:	dc000015 	stw	r16,0(sp)
8021c390:	042008b4 	movhi	r16,32802
8021c394:	dc400115 	stw	r17,4(sp)
8021c398:	300b883a 	mov	r5,r6
8021c39c:	841b2204 	addi	r16,r16,27784
8021c3a0:	2023883a 	mov	r17,r4
8021c3a4:	380d883a 	mov	r6,r7
8021c3a8:	1009883a 	mov	r4,r2
8021c3ac:	dfc00215 	stw	ra,8(sp)
8021c3b0:	80000015 	stw	zero,0(r16)
8021c3b4:	021ef1c0 	call	8021ef1c <read>
8021c3b8:	00ffffc4 	movi	r3,-1
8021c3bc:	10c00526 	beq	r2,r3,8021c3d4 <_read_r+0x50>
8021c3c0:	dfc00217 	ldw	ra,8(sp)
8021c3c4:	dc400117 	ldw	r17,4(sp)
8021c3c8:	dc000017 	ldw	r16,0(sp)
8021c3cc:	dec00304 	addi	sp,sp,12
8021c3d0:	f800283a 	ret
8021c3d4:	80c00017 	ldw	r3,0(r16)
8021c3d8:	183ff926 	beq	r3,zero,8021c3c0 <__reset+0xfa1fc3c0>
8021c3dc:	88c00015 	stw	r3,0(r17)
8021c3e0:	003ff706 	br	8021c3c0 <__reset+0xfa1fc3c0>

8021c3e4 <__swbuf_r>:
8021c3e4:	defffb04 	addi	sp,sp,-20
8021c3e8:	dcc00315 	stw	r19,12(sp)
8021c3ec:	dc800215 	stw	r18,8(sp)
8021c3f0:	dc000015 	stw	r16,0(sp)
8021c3f4:	dfc00415 	stw	ra,16(sp)
8021c3f8:	dc400115 	stw	r17,4(sp)
8021c3fc:	2025883a 	mov	r18,r4
8021c400:	2827883a 	mov	r19,r5
8021c404:	3021883a 	mov	r16,r6
8021c408:	20000226 	beq	r4,zero,8021c414 <__swbuf_r+0x30>
8021c40c:	20800e17 	ldw	r2,56(r4)
8021c410:	10004226 	beq	r2,zero,8021c51c <__swbuf_r+0x138>
8021c414:	80800617 	ldw	r2,24(r16)
8021c418:	8100030b 	ldhu	r4,12(r16)
8021c41c:	80800215 	stw	r2,8(r16)
8021c420:	2080020c 	andi	r2,r4,8
8021c424:	10003626 	beq	r2,zero,8021c500 <__swbuf_r+0x11c>
8021c428:	80c00417 	ldw	r3,16(r16)
8021c42c:	18003426 	beq	r3,zero,8021c500 <__swbuf_r+0x11c>
8021c430:	2088000c 	andi	r2,r4,8192
8021c434:	9c403fcc 	andi	r17,r19,255
8021c438:	10001a26 	beq	r2,zero,8021c4a4 <__swbuf_r+0xc0>
8021c43c:	80800017 	ldw	r2,0(r16)
8021c440:	81000517 	ldw	r4,20(r16)
8021c444:	10c7c83a 	sub	r3,r2,r3
8021c448:	1900200e 	bge	r3,r4,8021c4cc <__swbuf_r+0xe8>
8021c44c:	18c00044 	addi	r3,r3,1
8021c450:	81000217 	ldw	r4,8(r16)
8021c454:	11400044 	addi	r5,r2,1
8021c458:	81400015 	stw	r5,0(r16)
8021c45c:	213fffc4 	addi	r4,r4,-1
8021c460:	81000215 	stw	r4,8(r16)
8021c464:	14c00005 	stb	r19,0(r2)
8021c468:	80800517 	ldw	r2,20(r16)
8021c46c:	10c01e26 	beq	r2,r3,8021c4e8 <__swbuf_r+0x104>
8021c470:	8080030b 	ldhu	r2,12(r16)
8021c474:	1080004c 	andi	r2,r2,1
8021c478:	10000226 	beq	r2,zero,8021c484 <__swbuf_r+0xa0>
8021c47c:	00800284 	movi	r2,10
8021c480:	88801926 	beq	r17,r2,8021c4e8 <__swbuf_r+0x104>
8021c484:	8805883a 	mov	r2,r17
8021c488:	dfc00417 	ldw	ra,16(sp)
8021c48c:	dcc00317 	ldw	r19,12(sp)
8021c490:	dc800217 	ldw	r18,8(sp)
8021c494:	dc400117 	ldw	r17,4(sp)
8021c498:	dc000017 	ldw	r16,0(sp)
8021c49c:	dec00504 	addi	sp,sp,20
8021c4a0:	f800283a 	ret
8021c4a4:	81401917 	ldw	r5,100(r16)
8021c4a8:	00b7ffc4 	movi	r2,-8193
8021c4ac:	21080014 	ori	r4,r4,8192
8021c4b0:	2884703a 	and	r2,r5,r2
8021c4b4:	80801915 	stw	r2,100(r16)
8021c4b8:	80800017 	ldw	r2,0(r16)
8021c4bc:	8100030d 	sth	r4,12(r16)
8021c4c0:	81000517 	ldw	r4,20(r16)
8021c4c4:	10c7c83a 	sub	r3,r2,r3
8021c4c8:	193fe016 	blt	r3,r4,8021c44c <__reset+0xfa1fc44c>
8021c4cc:	800b883a 	mov	r5,r16
8021c4d0:	9009883a 	mov	r4,r18
8021c4d4:	0215eac0 	call	80215eac <_fflush_r>
8021c4d8:	1000071e 	bne	r2,zero,8021c4f8 <__swbuf_r+0x114>
8021c4dc:	80800017 	ldw	r2,0(r16)
8021c4e0:	00c00044 	movi	r3,1
8021c4e4:	003fda06 	br	8021c450 <__reset+0xfa1fc450>
8021c4e8:	800b883a 	mov	r5,r16
8021c4ec:	9009883a 	mov	r4,r18
8021c4f0:	0215eac0 	call	80215eac <_fflush_r>
8021c4f4:	103fe326 	beq	r2,zero,8021c484 <__reset+0xfa1fc484>
8021c4f8:	00bfffc4 	movi	r2,-1
8021c4fc:	003fe206 	br	8021c488 <__reset+0xfa1fc488>
8021c500:	800b883a 	mov	r5,r16
8021c504:	9009883a 	mov	r4,r18
8021c508:	02142b40 	call	802142b4 <__swsetup_r>
8021c50c:	103ffa1e 	bne	r2,zero,8021c4f8 <__reset+0xfa1fc4f8>
8021c510:	8100030b 	ldhu	r4,12(r16)
8021c514:	80c00417 	ldw	r3,16(r16)
8021c518:	003fc506 	br	8021c430 <__reset+0xfa1fc430>
8021c51c:	02162880 	call	80216288 <__sinit>
8021c520:	003fbc06 	br	8021c414 <__reset+0xfa1fc414>

8021c524 <__swbuf>:
8021c524:	00a008b4 	movhi	r2,32802
8021c528:	109aee04 	addi	r2,r2,27576
8021c52c:	280d883a 	mov	r6,r5
8021c530:	200b883a 	mov	r5,r4
8021c534:	11000017 	ldw	r4,0(r2)
8021c538:	021c3e41 	jmpi	8021c3e4 <__swbuf_r>

8021c53c <_wcrtomb_r>:
8021c53c:	defff604 	addi	sp,sp,-40
8021c540:	00a008b4 	movhi	r2,32802
8021c544:	dc800815 	stw	r18,32(sp)
8021c548:	dc400715 	stw	r17,28(sp)
8021c54c:	dc000615 	stw	r16,24(sp)
8021c550:	109af204 	addi	r2,r2,27592
8021c554:	dfc00915 	stw	ra,36(sp)
8021c558:	2021883a 	mov	r16,r4
8021c55c:	3823883a 	mov	r17,r7
8021c560:	14800017 	ldw	r18,0(r2)
8021c564:	28001426 	beq	r5,zero,8021c5b8 <_wcrtomb_r+0x7c>
8021c568:	d9400415 	stw	r5,16(sp)
8021c56c:	d9800515 	stw	r6,20(sp)
8021c570:	0216dcc0 	call	80216dcc <__locale_charset>
8021c574:	d9800517 	ldw	r6,20(sp)
8021c578:	d9400417 	ldw	r5,16(sp)
8021c57c:	100f883a 	mov	r7,r2
8021c580:	dc400015 	stw	r17,0(sp)
8021c584:	8009883a 	mov	r4,r16
8021c588:	903ee83a 	callr	r18
8021c58c:	00ffffc4 	movi	r3,-1
8021c590:	10c0031e 	bne	r2,r3,8021c5a0 <_wcrtomb_r+0x64>
8021c594:	88000015 	stw	zero,0(r17)
8021c598:	00c02284 	movi	r3,138
8021c59c:	80c00015 	stw	r3,0(r16)
8021c5a0:	dfc00917 	ldw	ra,36(sp)
8021c5a4:	dc800817 	ldw	r18,32(sp)
8021c5a8:	dc400717 	ldw	r17,28(sp)
8021c5ac:	dc000617 	ldw	r16,24(sp)
8021c5b0:	dec00a04 	addi	sp,sp,40
8021c5b4:	f800283a 	ret
8021c5b8:	0216dcc0 	call	80216dcc <__locale_charset>
8021c5bc:	100f883a 	mov	r7,r2
8021c5c0:	dc400015 	stw	r17,0(sp)
8021c5c4:	000d883a 	mov	r6,zero
8021c5c8:	d9400104 	addi	r5,sp,4
8021c5cc:	8009883a 	mov	r4,r16
8021c5d0:	903ee83a 	callr	r18
8021c5d4:	003fed06 	br	8021c58c <__reset+0xfa1fc58c>

8021c5d8 <wcrtomb>:
8021c5d8:	defff604 	addi	sp,sp,-40
8021c5dc:	00a008b4 	movhi	r2,32802
8021c5e0:	dc800615 	stw	r18,24(sp)
8021c5e4:	dc400515 	stw	r17,20(sp)
8021c5e8:	109aee04 	addi	r2,r2,27576
8021c5ec:	dfc00915 	stw	ra,36(sp)
8021c5f0:	dd000815 	stw	r20,32(sp)
8021c5f4:	dcc00715 	stw	r19,28(sp)
8021c5f8:	dc000415 	stw	r16,16(sp)
8021c5fc:	3025883a 	mov	r18,r6
8021c600:	14400017 	ldw	r17,0(r2)
8021c604:	20001926 	beq	r4,zero,8021c66c <wcrtomb+0x94>
8021c608:	00a008b4 	movhi	r2,32802
8021c60c:	109af204 	addi	r2,r2,27592
8021c610:	15000017 	ldw	r20,0(r2)
8021c614:	2021883a 	mov	r16,r4
8021c618:	2827883a 	mov	r19,r5
8021c61c:	0216dcc0 	call	80216dcc <__locale_charset>
8021c620:	100f883a 	mov	r7,r2
8021c624:	dc800015 	stw	r18,0(sp)
8021c628:	980d883a 	mov	r6,r19
8021c62c:	800b883a 	mov	r5,r16
8021c630:	8809883a 	mov	r4,r17
8021c634:	a03ee83a 	callr	r20
8021c638:	00ffffc4 	movi	r3,-1
8021c63c:	10c0031e 	bne	r2,r3,8021c64c <wcrtomb+0x74>
8021c640:	90000015 	stw	zero,0(r18)
8021c644:	00c02284 	movi	r3,138
8021c648:	88c00015 	stw	r3,0(r17)
8021c64c:	dfc00917 	ldw	ra,36(sp)
8021c650:	dd000817 	ldw	r20,32(sp)
8021c654:	dcc00717 	ldw	r19,28(sp)
8021c658:	dc800617 	ldw	r18,24(sp)
8021c65c:	dc400517 	ldw	r17,20(sp)
8021c660:	dc000417 	ldw	r16,16(sp)
8021c664:	dec00a04 	addi	sp,sp,40
8021c668:	f800283a 	ret
8021c66c:	00a008b4 	movhi	r2,32802
8021c670:	109af204 	addi	r2,r2,27592
8021c674:	14000017 	ldw	r16,0(r2)
8021c678:	0216dcc0 	call	80216dcc <__locale_charset>
8021c67c:	100f883a 	mov	r7,r2
8021c680:	dc800015 	stw	r18,0(sp)
8021c684:	000d883a 	mov	r6,zero
8021c688:	d9400104 	addi	r5,sp,4
8021c68c:	8809883a 	mov	r4,r17
8021c690:	803ee83a 	callr	r16
8021c694:	003fe806 	br	8021c638 <__reset+0xfa1fc638>

8021c698 <__ascii_wctomb>:
8021c698:	28000526 	beq	r5,zero,8021c6b0 <__ascii_wctomb+0x18>
8021c69c:	00803fc4 	movi	r2,255
8021c6a0:	11800536 	bltu	r2,r6,8021c6b8 <__ascii_wctomb+0x20>
8021c6a4:	29800005 	stb	r6,0(r5)
8021c6a8:	00800044 	movi	r2,1
8021c6ac:	f800283a 	ret
8021c6b0:	0005883a 	mov	r2,zero
8021c6b4:	f800283a 	ret
8021c6b8:	00802284 	movi	r2,138
8021c6bc:	20800015 	stw	r2,0(r4)
8021c6c0:	00bfffc4 	movi	r2,-1
8021c6c4:	f800283a 	ret

8021c6c8 <_wctomb_r>:
8021c6c8:	00a008b4 	movhi	r2,32802
8021c6cc:	defff904 	addi	sp,sp,-28
8021c6d0:	109af204 	addi	r2,r2,27592
8021c6d4:	dfc00615 	stw	ra,24(sp)
8021c6d8:	dc400515 	stw	r17,20(sp)
8021c6dc:	dc000415 	stw	r16,16(sp)
8021c6e0:	3823883a 	mov	r17,r7
8021c6e4:	14000017 	ldw	r16,0(r2)
8021c6e8:	d9000115 	stw	r4,4(sp)
8021c6ec:	d9400215 	stw	r5,8(sp)
8021c6f0:	d9800315 	stw	r6,12(sp)
8021c6f4:	0216dcc0 	call	80216dcc <__locale_charset>
8021c6f8:	d9800317 	ldw	r6,12(sp)
8021c6fc:	d9400217 	ldw	r5,8(sp)
8021c700:	d9000117 	ldw	r4,4(sp)
8021c704:	100f883a 	mov	r7,r2
8021c708:	dc400015 	stw	r17,0(sp)
8021c70c:	803ee83a 	callr	r16
8021c710:	dfc00617 	ldw	ra,24(sp)
8021c714:	dc400517 	ldw	r17,20(sp)
8021c718:	dc000417 	ldw	r16,16(sp)
8021c71c:	dec00704 	addi	sp,sp,28
8021c720:	f800283a 	ret

8021c724 <__udivdi3>:
8021c724:	defff504 	addi	sp,sp,-44
8021c728:	dcc00415 	stw	r19,16(sp)
8021c72c:	dc000115 	stw	r16,4(sp)
8021c730:	dfc00a15 	stw	ra,40(sp)
8021c734:	df000915 	stw	fp,36(sp)
8021c738:	ddc00815 	stw	r23,32(sp)
8021c73c:	dd800715 	stw	r22,28(sp)
8021c740:	dd400615 	stw	r21,24(sp)
8021c744:	dd000515 	stw	r20,20(sp)
8021c748:	dc800315 	stw	r18,12(sp)
8021c74c:	dc400215 	stw	r17,8(sp)
8021c750:	2027883a 	mov	r19,r4
8021c754:	2821883a 	mov	r16,r5
8021c758:	3800411e 	bne	r7,zero,8021c860 <__udivdi3+0x13c>
8021c75c:	3023883a 	mov	r17,r6
8021c760:	2025883a 	mov	r18,r4
8021c764:	2980522e 	bgeu	r5,r6,8021c8b0 <__udivdi3+0x18c>
8021c768:	00bfffd4 	movui	r2,65535
8021c76c:	282d883a 	mov	r22,r5
8021c770:	1180a836 	bltu	r2,r6,8021ca14 <__udivdi3+0x2f0>
8021c774:	00803fc4 	movi	r2,255
8021c778:	1185803a 	cmpltu	r2,r2,r6
8021c77c:	100490fa 	slli	r2,r2,3
8021c780:	3086d83a 	srl	r3,r6,r2
8021c784:	012008b4 	movhi	r4,32802
8021c788:	21126384 	addi	r4,r4,18830
8021c78c:	20c7883a 	add	r3,r4,r3
8021c790:	18c00003 	ldbu	r3,0(r3)
8021c794:	1885883a 	add	r2,r3,r2
8021c798:	00c00804 	movi	r3,32
8021c79c:	1887c83a 	sub	r3,r3,r2
8021c7a0:	18000526 	beq	r3,zero,8021c7b8 <__udivdi3+0x94>
8021c7a4:	80e0983a 	sll	r16,r16,r3
8021c7a8:	9884d83a 	srl	r2,r19,r2
8021c7ac:	30e2983a 	sll	r17,r6,r3
8021c7b0:	98e4983a 	sll	r18,r19,r3
8021c7b4:	142cb03a 	or	r22,r2,r16
8021c7b8:	882ad43a 	srli	r21,r17,16
8021c7bc:	b009883a 	mov	r4,r22
8021c7c0:	8d3fffcc 	andi	r20,r17,65535
8021c7c4:	a80b883a 	mov	r5,r21
8021c7c8:	021d3300 	call	8021d330 <__umodsi3>
8021c7cc:	b009883a 	mov	r4,r22
8021c7d0:	a80b883a 	mov	r5,r21
8021c7d4:	1027883a 	mov	r19,r2
8021c7d8:	021d2cc0 	call	8021d2cc <__udivsi3>
8021c7dc:	102d883a 	mov	r22,r2
8021c7e0:	9826943a 	slli	r19,r19,16
8021c7e4:	9004d43a 	srli	r2,r18,16
8021c7e8:	a5a1383a 	mul	r16,r20,r22
8021c7ec:	14c4b03a 	or	r2,r2,r19
8021c7f0:	1400052e 	bgeu	r2,r16,8021c808 <__udivdi3+0xe4>
8021c7f4:	1445883a 	add	r2,r2,r17
8021c7f8:	b0ffffc4 	addi	r3,r22,-1
8021c7fc:	14400136 	bltu	r2,r17,8021c804 <__udivdi3+0xe0>
8021c800:	14012336 	bltu	r2,r16,8021cc90 <__udivdi3+0x56c>
8021c804:	182d883a 	mov	r22,r3
8021c808:	1421c83a 	sub	r16,r2,r16
8021c80c:	a80b883a 	mov	r5,r21
8021c810:	8009883a 	mov	r4,r16
8021c814:	021d3300 	call	8021d330 <__umodsi3>
8021c818:	1027883a 	mov	r19,r2
8021c81c:	a80b883a 	mov	r5,r21
8021c820:	8009883a 	mov	r4,r16
8021c824:	021d2cc0 	call	8021d2cc <__udivsi3>
8021c828:	9826943a 	slli	r19,r19,16
8021c82c:	a0a9383a 	mul	r20,r20,r2
8021c830:	94bfffcc 	andi	r18,r18,65535
8021c834:	94e4b03a 	or	r18,r18,r19
8021c838:	9500052e 	bgeu	r18,r20,8021c850 <__udivdi3+0x12c>
8021c83c:	8ca5883a 	add	r18,r17,r18
8021c840:	10ffffc4 	addi	r3,r2,-1
8021c844:	9440f136 	bltu	r18,r17,8021cc0c <__udivdi3+0x4e8>
8021c848:	9500f02e 	bgeu	r18,r20,8021cc0c <__udivdi3+0x4e8>
8021c84c:	10bfff84 	addi	r2,r2,-2
8021c850:	b00c943a 	slli	r6,r22,16
8021c854:	0007883a 	mov	r3,zero
8021c858:	3084b03a 	or	r2,r6,r2
8021c85c:	00005906 	br	8021c9c4 <__udivdi3+0x2a0>
8021c860:	29c05636 	bltu	r5,r7,8021c9bc <__udivdi3+0x298>
8021c864:	00bfffd4 	movui	r2,65535
8021c868:	11c0622e 	bgeu	r2,r7,8021c9f4 <__udivdi3+0x2d0>
8021c86c:	00804034 	movhi	r2,256
8021c870:	10bfffc4 	addi	r2,r2,-1
8021c874:	11c0ee36 	bltu	r2,r7,8021cc30 <__udivdi3+0x50c>
8021c878:	00800404 	movi	r2,16
8021c87c:	3886d83a 	srl	r3,r7,r2
8021c880:	012008b4 	movhi	r4,32802
8021c884:	21126384 	addi	r4,r4,18830
8021c888:	20c7883a 	add	r3,r4,r3
8021c88c:	18c00003 	ldbu	r3,0(r3)
8021c890:	05400804 	movi	r21,32
8021c894:	1885883a 	add	r2,r3,r2
8021c898:	a8abc83a 	sub	r21,r21,r2
8021c89c:	a800621e 	bne	r21,zero,8021ca28 <__udivdi3+0x304>
8021c8a0:	3c00e936 	bltu	r7,r16,8021cc48 <__udivdi3+0x524>
8021c8a4:	9985403a 	cmpgeu	r2,r19,r6
8021c8a8:	0007883a 	mov	r3,zero
8021c8ac:	00004506 	br	8021c9c4 <__udivdi3+0x2a0>
8021c8b0:	3000041e 	bne	r6,zero,8021c8c4 <__udivdi3+0x1a0>
8021c8b4:	000b883a 	mov	r5,zero
8021c8b8:	01000044 	movi	r4,1
8021c8bc:	021d2cc0 	call	8021d2cc <__udivsi3>
8021c8c0:	1023883a 	mov	r17,r2
8021c8c4:	00bfffd4 	movui	r2,65535
8021c8c8:	14404e2e 	bgeu	r2,r17,8021ca04 <__udivdi3+0x2e0>
8021c8cc:	00804034 	movhi	r2,256
8021c8d0:	10bfffc4 	addi	r2,r2,-1
8021c8d4:	1440d836 	bltu	r2,r17,8021cc38 <__udivdi3+0x514>
8021c8d8:	00800404 	movi	r2,16
8021c8dc:	8886d83a 	srl	r3,r17,r2
8021c8e0:	012008b4 	movhi	r4,32802
8021c8e4:	21126384 	addi	r4,r4,18830
8021c8e8:	20c7883a 	add	r3,r4,r3
8021c8ec:	18c00003 	ldbu	r3,0(r3)
8021c8f0:	1885883a 	add	r2,r3,r2
8021c8f4:	00c00804 	movi	r3,32
8021c8f8:	1887c83a 	sub	r3,r3,r2
8021c8fc:	18008f1e 	bne	r3,zero,8021cb3c <__udivdi3+0x418>
8021c900:	882ad43a 	srli	r21,r17,16
8021c904:	8461c83a 	sub	r16,r16,r17
8021c908:	8d3fffcc 	andi	r20,r17,65535
8021c90c:	00c00044 	movi	r3,1
8021c910:	8009883a 	mov	r4,r16
8021c914:	a80b883a 	mov	r5,r21
8021c918:	d8c00015 	stw	r3,0(sp)
8021c91c:	021d3300 	call	8021d330 <__umodsi3>
8021c920:	8009883a 	mov	r4,r16
8021c924:	a80b883a 	mov	r5,r21
8021c928:	1027883a 	mov	r19,r2
8021c92c:	021d2cc0 	call	8021d2cc <__udivsi3>
8021c930:	9826943a 	slli	r19,r19,16
8021c934:	9008d43a 	srli	r4,r18,16
8021c938:	1521383a 	mul	r16,r2,r20
8021c93c:	102d883a 	mov	r22,r2
8021c940:	24c8b03a 	or	r4,r4,r19
8021c944:	d8c00017 	ldw	r3,0(sp)
8021c948:	2400052e 	bgeu	r4,r16,8021c960 <__udivdi3+0x23c>
8021c94c:	2449883a 	add	r4,r4,r17
8021c950:	b0bfffc4 	addi	r2,r22,-1
8021c954:	24400136 	bltu	r4,r17,8021c95c <__udivdi3+0x238>
8021c958:	2400ca36 	bltu	r4,r16,8021cc84 <__udivdi3+0x560>
8021c95c:	102d883a 	mov	r22,r2
8021c960:	2421c83a 	sub	r16,r4,r16
8021c964:	a80b883a 	mov	r5,r21
8021c968:	8009883a 	mov	r4,r16
8021c96c:	d8c00015 	stw	r3,0(sp)
8021c970:	021d3300 	call	8021d330 <__umodsi3>
8021c974:	1027883a 	mov	r19,r2
8021c978:	a80b883a 	mov	r5,r21
8021c97c:	8009883a 	mov	r4,r16
8021c980:	021d2cc0 	call	8021d2cc <__udivsi3>
8021c984:	9826943a 	slli	r19,r19,16
8021c988:	1529383a 	mul	r20,r2,r20
8021c98c:	94bfffcc 	andi	r18,r18,65535
8021c990:	94e4b03a 	or	r18,r18,r19
8021c994:	d8c00017 	ldw	r3,0(sp)
8021c998:	9500052e 	bgeu	r18,r20,8021c9b0 <__udivdi3+0x28c>
8021c99c:	8ca5883a 	add	r18,r17,r18
8021c9a0:	113fffc4 	addi	r4,r2,-1
8021c9a4:	94409736 	bltu	r18,r17,8021cc04 <__udivdi3+0x4e0>
8021c9a8:	9500962e 	bgeu	r18,r20,8021cc04 <__udivdi3+0x4e0>
8021c9ac:	10bfff84 	addi	r2,r2,-2
8021c9b0:	b00c943a 	slli	r6,r22,16
8021c9b4:	3084b03a 	or	r2,r6,r2
8021c9b8:	00000206 	br	8021c9c4 <__udivdi3+0x2a0>
8021c9bc:	0007883a 	mov	r3,zero
8021c9c0:	0005883a 	mov	r2,zero
8021c9c4:	dfc00a17 	ldw	ra,40(sp)
8021c9c8:	df000917 	ldw	fp,36(sp)
8021c9cc:	ddc00817 	ldw	r23,32(sp)
8021c9d0:	dd800717 	ldw	r22,28(sp)
8021c9d4:	dd400617 	ldw	r21,24(sp)
8021c9d8:	dd000517 	ldw	r20,20(sp)
8021c9dc:	dcc00417 	ldw	r19,16(sp)
8021c9e0:	dc800317 	ldw	r18,12(sp)
8021c9e4:	dc400217 	ldw	r17,8(sp)
8021c9e8:	dc000117 	ldw	r16,4(sp)
8021c9ec:	dec00b04 	addi	sp,sp,44
8021c9f0:	f800283a 	ret
8021c9f4:	00803fc4 	movi	r2,255
8021c9f8:	11c5803a 	cmpltu	r2,r2,r7
8021c9fc:	100490fa 	slli	r2,r2,3
8021ca00:	003f9e06 	br	8021c87c <__reset+0xfa1fc87c>
8021ca04:	00803fc4 	movi	r2,255
8021ca08:	1445803a 	cmpltu	r2,r2,r17
8021ca0c:	100490fa 	slli	r2,r2,3
8021ca10:	003fb206 	br	8021c8dc <__reset+0xfa1fc8dc>
8021ca14:	00804034 	movhi	r2,256
8021ca18:	10bfffc4 	addi	r2,r2,-1
8021ca1c:	11808836 	bltu	r2,r6,8021cc40 <__udivdi3+0x51c>
8021ca20:	00800404 	movi	r2,16
8021ca24:	003f5606 	br	8021c780 <__reset+0xfa1fc780>
8021ca28:	30aed83a 	srl	r23,r6,r2
8021ca2c:	3d4e983a 	sll	r7,r7,r21
8021ca30:	80acd83a 	srl	r22,r16,r2
8021ca34:	9884d83a 	srl	r2,r19,r2
8021ca38:	3deeb03a 	or	r23,r7,r23
8021ca3c:	b824d43a 	srli	r18,r23,16
8021ca40:	8560983a 	sll	r16,r16,r21
8021ca44:	b009883a 	mov	r4,r22
8021ca48:	900b883a 	mov	r5,r18
8021ca4c:	3568983a 	sll	r20,r6,r21
8021ca50:	1420b03a 	or	r16,r2,r16
8021ca54:	021d3300 	call	8021d330 <__umodsi3>
8021ca58:	b009883a 	mov	r4,r22
8021ca5c:	900b883a 	mov	r5,r18
8021ca60:	1023883a 	mov	r17,r2
8021ca64:	021d2cc0 	call	8021d2cc <__udivsi3>
8021ca68:	8808943a 	slli	r4,r17,16
8021ca6c:	bf3fffcc 	andi	fp,r23,65535
8021ca70:	8006d43a 	srli	r3,r16,16
8021ca74:	e0a3383a 	mul	r17,fp,r2
8021ca78:	100d883a 	mov	r6,r2
8021ca7c:	1906b03a 	or	r3,r3,r4
8021ca80:	1c40042e 	bgeu	r3,r17,8021ca94 <__udivdi3+0x370>
8021ca84:	1dc7883a 	add	r3,r3,r23
8021ca88:	10bfffc4 	addi	r2,r2,-1
8021ca8c:	1dc0752e 	bgeu	r3,r23,8021cc64 <__udivdi3+0x540>
8021ca90:	100d883a 	mov	r6,r2
8021ca94:	1c63c83a 	sub	r17,r3,r17
8021ca98:	900b883a 	mov	r5,r18
8021ca9c:	8809883a 	mov	r4,r17
8021caa0:	d9800015 	stw	r6,0(sp)
8021caa4:	021d3300 	call	8021d330 <__umodsi3>
8021caa8:	102d883a 	mov	r22,r2
8021caac:	8809883a 	mov	r4,r17
8021cab0:	900b883a 	mov	r5,r18
8021cab4:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cab8:	b02c943a 	slli	r22,r22,16
8021cabc:	e089383a 	mul	r4,fp,r2
8021cac0:	843fffcc 	andi	r16,r16,65535
8021cac4:	85a0b03a 	or	r16,r16,r22
8021cac8:	d9800017 	ldw	r6,0(sp)
8021cacc:	8100042e 	bgeu	r16,r4,8021cae0 <__udivdi3+0x3bc>
8021cad0:	85e1883a 	add	r16,r16,r23
8021cad4:	10ffffc4 	addi	r3,r2,-1
8021cad8:	85c05e2e 	bgeu	r16,r23,8021cc54 <__udivdi3+0x530>
8021cadc:	1805883a 	mov	r2,r3
8021cae0:	300c943a 	slli	r6,r6,16
8021cae4:	a17fffcc 	andi	r5,r20,65535
8021cae8:	a028d43a 	srli	r20,r20,16
8021caec:	3084b03a 	or	r2,r6,r2
8021caf0:	10ffffcc 	andi	r3,r2,65535
8021caf4:	100cd43a 	srli	r6,r2,16
8021caf8:	194f383a 	mul	r7,r3,r5
8021cafc:	1d07383a 	mul	r3,r3,r20
8021cb00:	314b383a 	mul	r5,r6,r5
8021cb04:	3810d43a 	srli	r8,r7,16
8021cb08:	8121c83a 	sub	r16,r16,r4
8021cb0c:	1947883a 	add	r3,r3,r5
8021cb10:	40c7883a 	add	r3,r8,r3
8021cb14:	350d383a 	mul	r6,r6,r20
8021cb18:	1940022e 	bgeu	r3,r5,8021cb24 <__udivdi3+0x400>
8021cb1c:	01000074 	movhi	r4,1
8021cb20:	310d883a 	add	r6,r6,r4
8021cb24:	1828d43a 	srli	r20,r3,16
8021cb28:	a18d883a 	add	r6,r20,r6
8021cb2c:	81803e36 	bltu	r16,r6,8021cc28 <__udivdi3+0x504>
8021cb30:	81803826 	beq	r16,r6,8021cc14 <__udivdi3+0x4f0>
8021cb34:	0007883a 	mov	r3,zero
8021cb38:	003fa206 	br	8021c9c4 <__reset+0xfa1fc9c4>
8021cb3c:	88e2983a 	sll	r17,r17,r3
8021cb40:	80a8d83a 	srl	r20,r16,r2
8021cb44:	80e0983a 	sll	r16,r16,r3
8021cb48:	882ad43a 	srli	r21,r17,16
8021cb4c:	9884d83a 	srl	r2,r19,r2
8021cb50:	a009883a 	mov	r4,r20
8021cb54:	a80b883a 	mov	r5,r21
8021cb58:	142eb03a 	or	r23,r2,r16
8021cb5c:	98e4983a 	sll	r18,r19,r3
8021cb60:	021d3300 	call	8021d330 <__umodsi3>
8021cb64:	a009883a 	mov	r4,r20
8021cb68:	a80b883a 	mov	r5,r21
8021cb6c:	1021883a 	mov	r16,r2
8021cb70:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cb74:	1039883a 	mov	fp,r2
8021cb78:	8d3fffcc 	andi	r20,r17,65535
8021cb7c:	8020943a 	slli	r16,r16,16
8021cb80:	b804d43a 	srli	r2,r23,16
8021cb84:	a72d383a 	mul	r22,r20,fp
8021cb88:	1404b03a 	or	r2,r2,r16
8021cb8c:	1580062e 	bgeu	r2,r22,8021cba8 <__udivdi3+0x484>
8021cb90:	1445883a 	add	r2,r2,r17
8021cb94:	e0ffffc4 	addi	r3,fp,-1
8021cb98:	14403836 	bltu	r2,r17,8021cc7c <__udivdi3+0x558>
8021cb9c:	1580372e 	bgeu	r2,r22,8021cc7c <__udivdi3+0x558>
8021cba0:	e73fff84 	addi	fp,fp,-2
8021cba4:	1445883a 	add	r2,r2,r17
8021cba8:	15adc83a 	sub	r22,r2,r22
8021cbac:	a80b883a 	mov	r5,r21
8021cbb0:	b009883a 	mov	r4,r22
8021cbb4:	021d3300 	call	8021d330 <__umodsi3>
8021cbb8:	1027883a 	mov	r19,r2
8021cbbc:	b009883a 	mov	r4,r22
8021cbc0:	a80b883a 	mov	r5,r21
8021cbc4:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cbc8:	9826943a 	slli	r19,r19,16
8021cbcc:	a0a1383a 	mul	r16,r20,r2
8021cbd0:	b93fffcc 	andi	r4,r23,65535
8021cbd4:	24c8b03a 	or	r4,r4,r19
8021cbd8:	2400062e 	bgeu	r4,r16,8021cbf4 <__udivdi3+0x4d0>
8021cbdc:	2449883a 	add	r4,r4,r17
8021cbe0:	10ffffc4 	addi	r3,r2,-1
8021cbe4:	24402336 	bltu	r4,r17,8021cc74 <__udivdi3+0x550>
8021cbe8:	2400222e 	bgeu	r4,r16,8021cc74 <__udivdi3+0x550>
8021cbec:	10bfff84 	addi	r2,r2,-2
8021cbf0:	2449883a 	add	r4,r4,r17
8021cbf4:	e038943a 	slli	fp,fp,16
8021cbf8:	2421c83a 	sub	r16,r4,r16
8021cbfc:	e086b03a 	or	r3,fp,r2
8021cc00:	003f4306 	br	8021c910 <__reset+0xfa1fc910>
8021cc04:	2005883a 	mov	r2,r4
8021cc08:	003f6906 	br	8021c9b0 <__reset+0xfa1fc9b0>
8021cc0c:	1805883a 	mov	r2,r3
8021cc10:	003f0f06 	br	8021c850 <__reset+0xfa1fc850>
8021cc14:	1806943a 	slli	r3,r3,16
8021cc18:	9d66983a 	sll	r19,r19,r21
8021cc1c:	39ffffcc 	andi	r7,r7,65535
8021cc20:	19c7883a 	add	r3,r3,r7
8021cc24:	98ffc32e 	bgeu	r19,r3,8021cb34 <__reset+0xfa1fcb34>
8021cc28:	10bfffc4 	addi	r2,r2,-1
8021cc2c:	003fc106 	br	8021cb34 <__reset+0xfa1fcb34>
8021cc30:	00800604 	movi	r2,24
8021cc34:	003f1106 	br	8021c87c <__reset+0xfa1fc87c>
8021cc38:	00800604 	movi	r2,24
8021cc3c:	003f2706 	br	8021c8dc <__reset+0xfa1fc8dc>
8021cc40:	00800604 	movi	r2,24
8021cc44:	003ece06 	br	8021c780 <__reset+0xfa1fc780>
8021cc48:	0007883a 	mov	r3,zero
8021cc4c:	00800044 	movi	r2,1
8021cc50:	003f5c06 	br	8021c9c4 <__reset+0xfa1fc9c4>
8021cc54:	813fa12e 	bgeu	r16,r4,8021cadc <__reset+0xfa1fcadc>
8021cc58:	10bfff84 	addi	r2,r2,-2
8021cc5c:	85e1883a 	add	r16,r16,r23
8021cc60:	003f9f06 	br	8021cae0 <__reset+0xfa1fcae0>
8021cc64:	1c7f8a2e 	bgeu	r3,r17,8021ca90 <__reset+0xfa1fca90>
8021cc68:	31bfff84 	addi	r6,r6,-2
8021cc6c:	1dc7883a 	add	r3,r3,r23
8021cc70:	003f8806 	br	8021ca94 <__reset+0xfa1fca94>
8021cc74:	1805883a 	mov	r2,r3
8021cc78:	003fde06 	br	8021cbf4 <__reset+0xfa1fcbf4>
8021cc7c:	1839883a 	mov	fp,r3
8021cc80:	003fc906 	br	8021cba8 <__reset+0xfa1fcba8>
8021cc84:	b5bfff84 	addi	r22,r22,-2
8021cc88:	2449883a 	add	r4,r4,r17
8021cc8c:	003f3406 	br	8021c960 <__reset+0xfa1fc960>
8021cc90:	b5bfff84 	addi	r22,r22,-2
8021cc94:	1445883a 	add	r2,r2,r17
8021cc98:	003edb06 	br	8021c808 <__reset+0xfa1fc808>

8021cc9c <__umoddi3>:
8021cc9c:	defff404 	addi	sp,sp,-48
8021cca0:	df000a15 	stw	fp,40(sp)
8021cca4:	dc400315 	stw	r17,12(sp)
8021cca8:	dc000215 	stw	r16,8(sp)
8021ccac:	dfc00b15 	stw	ra,44(sp)
8021ccb0:	ddc00915 	stw	r23,36(sp)
8021ccb4:	dd800815 	stw	r22,32(sp)
8021ccb8:	dd400715 	stw	r21,28(sp)
8021ccbc:	dd000615 	stw	r20,24(sp)
8021ccc0:	dcc00515 	stw	r19,20(sp)
8021ccc4:	dc800415 	stw	r18,16(sp)
8021ccc8:	2021883a 	mov	r16,r4
8021cccc:	2823883a 	mov	r17,r5
8021ccd0:	2839883a 	mov	fp,r5
8021ccd4:	38003c1e 	bne	r7,zero,8021cdc8 <__umoddi3+0x12c>
8021ccd8:	3027883a 	mov	r19,r6
8021ccdc:	2029883a 	mov	r20,r4
8021cce0:	2980512e 	bgeu	r5,r6,8021ce28 <__umoddi3+0x18c>
8021cce4:	00bfffd4 	movui	r2,65535
8021cce8:	11809a36 	bltu	r2,r6,8021cf54 <__umoddi3+0x2b8>
8021ccec:	01003fc4 	movi	r4,255
8021ccf0:	2189803a 	cmpltu	r4,r4,r6
8021ccf4:	200890fa 	slli	r4,r4,3
8021ccf8:	3104d83a 	srl	r2,r6,r4
8021ccfc:	00e008b4 	movhi	r3,32802
8021cd00:	18d26384 	addi	r3,r3,18830
8021cd04:	1885883a 	add	r2,r3,r2
8021cd08:	10c00003 	ldbu	r3,0(r2)
8021cd0c:	00800804 	movi	r2,32
8021cd10:	1909883a 	add	r4,r3,r4
8021cd14:	1125c83a 	sub	r18,r2,r4
8021cd18:	90000526 	beq	r18,zero,8021cd30 <__umoddi3+0x94>
8021cd1c:	8ca2983a 	sll	r17,r17,r18
8021cd20:	8108d83a 	srl	r4,r16,r4
8021cd24:	34a6983a 	sll	r19,r6,r18
8021cd28:	84a8983a 	sll	r20,r16,r18
8021cd2c:	2478b03a 	or	fp,r4,r17
8021cd30:	982ed43a 	srli	r23,r19,16
8021cd34:	e009883a 	mov	r4,fp
8021cd38:	9dbfffcc 	andi	r22,r19,65535
8021cd3c:	b80b883a 	mov	r5,r23
8021cd40:	021d3300 	call	8021d330 <__umodsi3>
8021cd44:	e009883a 	mov	r4,fp
8021cd48:	b80b883a 	mov	r5,r23
8021cd4c:	102b883a 	mov	r21,r2
8021cd50:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cd54:	a806943a 	slli	r3,r21,16
8021cd58:	a008d43a 	srli	r4,r20,16
8021cd5c:	b085383a 	mul	r2,r22,r2
8021cd60:	20c8b03a 	or	r4,r4,r3
8021cd64:	2080032e 	bgeu	r4,r2,8021cd74 <__umoddi3+0xd8>
8021cd68:	24c9883a 	add	r4,r4,r19
8021cd6c:	24c00136 	bltu	r4,r19,8021cd74 <__umoddi3+0xd8>
8021cd70:	20811036 	bltu	r4,r2,8021d1b4 <__umoddi3+0x518>
8021cd74:	20abc83a 	sub	r21,r4,r2
8021cd78:	b80b883a 	mov	r5,r23
8021cd7c:	a809883a 	mov	r4,r21
8021cd80:	021d3300 	call	8021d330 <__umodsi3>
8021cd84:	1023883a 	mov	r17,r2
8021cd88:	b80b883a 	mov	r5,r23
8021cd8c:	a809883a 	mov	r4,r21
8021cd90:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cd94:	8822943a 	slli	r17,r17,16
8021cd98:	b085383a 	mul	r2,r22,r2
8021cd9c:	a0ffffcc 	andi	r3,r20,65535
8021cda0:	1c46b03a 	or	r3,r3,r17
8021cda4:	1880042e 	bgeu	r3,r2,8021cdb8 <__umoddi3+0x11c>
8021cda8:	1cc7883a 	add	r3,r3,r19
8021cdac:	1cc00236 	bltu	r3,r19,8021cdb8 <__umoddi3+0x11c>
8021cdb0:	1880012e 	bgeu	r3,r2,8021cdb8 <__umoddi3+0x11c>
8021cdb4:	1cc7883a 	add	r3,r3,r19
8021cdb8:	1885c83a 	sub	r2,r3,r2
8021cdbc:	1484d83a 	srl	r2,r2,r18
8021cdc0:	0007883a 	mov	r3,zero
8021cdc4:	00004f06 	br	8021cf04 <__umoddi3+0x268>
8021cdc8:	29c04c36 	bltu	r5,r7,8021cefc <__umoddi3+0x260>
8021cdcc:	00bfffd4 	movui	r2,65535
8021cdd0:	11c0582e 	bgeu	r2,r7,8021cf34 <__umoddi3+0x298>
8021cdd4:	00804034 	movhi	r2,256
8021cdd8:	10bfffc4 	addi	r2,r2,-1
8021cddc:	11c0e736 	bltu	r2,r7,8021d17c <__umoddi3+0x4e0>
8021cde0:	01000404 	movi	r4,16
8021cde4:	3904d83a 	srl	r2,r7,r4
8021cde8:	00e008b4 	movhi	r3,32802
8021cdec:	18d26384 	addi	r3,r3,18830
8021cdf0:	1885883a 	add	r2,r3,r2
8021cdf4:	14c00003 	ldbu	r19,0(r2)
8021cdf8:	00c00804 	movi	r3,32
8021cdfc:	9927883a 	add	r19,r19,r4
8021ce00:	1ce9c83a 	sub	r20,r3,r19
8021ce04:	a000581e 	bne	r20,zero,8021cf68 <__umoddi3+0x2cc>
8021ce08:	3c400136 	bltu	r7,r17,8021ce10 <__umoddi3+0x174>
8021ce0c:	8180eb36 	bltu	r16,r6,8021d1bc <__umoddi3+0x520>
8021ce10:	8185c83a 	sub	r2,r16,r6
8021ce14:	89e3c83a 	sub	r17,r17,r7
8021ce18:	8089803a 	cmpltu	r4,r16,r2
8021ce1c:	8939c83a 	sub	fp,r17,r4
8021ce20:	e007883a 	mov	r3,fp
8021ce24:	00003706 	br	8021cf04 <__umoddi3+0x268>
8021ce28:	3000041e 	bne	r6,zero,8021ce3c <__umoddi3+0x1a0>
8021ce2c:	000b883a 	mov	r5,zero
8021ce30:	01000044 	movi	r4,1
8021ce34:	021d2cc0 	call	8021d2cc <__udivsi3>
8021ce38:	1027883a 	mov	r19,r2
8021ce3c:	00bfffd4 	movui	r2,65535
8021ce40:	14c0402e 	bgeu	r2,r19,8021cf44 <__umoddi3+0x2a8>
8021ce44:	00804034 	movhi	r2,256
8021ce48:	10bfffc4 	addi	r2,r2,-1
8021ce4c:	14c0cd36 	bltu	r2,r19,8021d184 <__umoddi3+0x4e8>
8021ce50:	00800404 	movi	r2,16
8021ce54:	9886d83a 	srl	r3,r19,r2
8021ce58:	012008b4 	movhi	r4,32802
8021ce5c:	21126384 	addi	r4,r4,18830
8021ce60:	20c7883a 	add	r3,r4,r3
8021ce64:	18c00003 	ldbu	r3,0(r3)
8021ce68:	1887883a 	add	r3,r3,r2
8021ce6c:	00800804 	movi	r2,32
8021ce70:	10e5c83a 	sub	r18,r2,r3
8021ce74:	9000901e 	bne	r18,zero,8021d0b8 <__umoddi3+0x41c>
8021ce78:	982cd43a 	srli	r22,r19,16
8021ce7c:	8ce3c83a 	sub	r17,r17,r19
8021ce80:	9d7fffcc 	andi	r21,r19,65535
8021ce84:	b00b883a 	mov	r5,r22
8021ce88:	8809883a 	mov	r4,r17
8021ce8c:	021d3300 	call	8021d330 <__umodsi3>
8021ce90:	8809883a 	mov	r4,r17
8021ce94:	b00b883a 	mov	r5,r22
8021ce98:	1021883a 	mov	r16,r2
8021ce9c:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cea0:	8006943a 	slli	r3,r16,16
8021cea4:	a008d43a 	srli	r4,r20,16
8021cea8:	1545383a 	mul	r2,r2,r21
8021ceac:	20c8b03a 	or	r4,r4,r3
8021ceb0:	2080042e 	bgeu	r4,r2,8021cec4 <__umoddi3+0x228>
8021ceb4:	24c9883a 	add	r4,r4,r19
8021ceb8:	24c00236 	bltu	r4,r19,8021cec4 <__umoddi3+0x228>
8021cebc:	2080012e 	bgeu	r4,r2,8021cec4 <__umoddi3+0x228>
8021cec0:	24c9883a 	add	r4,r4,r19
8021cec4:	20a1c83a 	sub	r16,r4,r2
8021cec8:	b00b883a 	mov	r5,r22
8021cecc:	8009883a 	mov	r4,r16
8021ced0:	021d3300 	call	8021d330 <__umodsi3>
8021ced4:	1023883a 	mov	r17,r2
8021ced8:	b00b883a 	mov	r5,r22
8021cedc:	8009883a 	mov	r4,r16
8021cee0:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cee4:	8822943a 	slli	r17,r17,16
8021cee8:	1545383a 	mul	r2,r2,r21
8021ceec:	a53fffcc 	andi	r20,r20,65535
8021cef0:	a446b03a 	or	r3,r20,r17
8021cef4:	18bfb02e 	bgeu	r3,r2,8021cdb8 <__reset+0xfa1fcdb8>
8021cef8:	003fab06 	br	8021cda8 <__reset+0xfa1fcda8>
8021cefc:	2005883a 	mov	r2,r4
8021cf00:	2807883a 	mov	r3,r5
8021cf04:	dfc00b17 	ldw	ra,44(sp)
8021cf08:	df000a17 	ldw	fp,40(sp)
8021cf0c:	ddc00917 	ldw	r23,36(sp)
8021cf10:	dd800817 	ldw	r22,32(sp)
8021cf14:	dd400717 	ldw	r21,28(sp)
8021cf18:	dd000617 	ldw	r20,24(sp)
8021cf1c:	dcc00517 	ldw	r19,20(sp)
8021cf20:	dc800417 	ldw	r18,16(sp)
8021cf24:	dc400317 	ldw	r17,12(sp)
8021cf28:	dc000217 	ldw	r16,8(sp)
8021cf2c:	dec00c04 	addi	sp,sp,48
8021cf30:	f800283a 	ret
8021cf34:	04c03fc4 	movi	r19,255
8021cf38:	99c9803a 	cmpltu	r4,r19,r7
8021cf3c:	200890fa 	slli	r4,r4,3
8021cf40:	003fa806 	br	8021cde4 <__reset+0xfa1fcde4>
8021cf44:	00803fc4 	movi	r2,255
8021cf48:	14c5803a 	cmpltu	r2,r2,r19
8021cf4c:	100490fa 	slli	r2,r2,3
8021cf50:	003fc006 	br	8021ce54 <__reset+0xfa1fce54>
8021cf54:	00804034 	movhi	r2,256
8021cf58:	10bfffc4 	addi	r2,r2,-1
8021cf5c:	11808b36 	bltu	r2,r6,8021d18c <__umoddi3+0x4f0>
8021cf60:	01000404 	movi	r4,16
8021cf64:	003f6406 	br	8021ccf8 <__reset+0xfa1fccf8>
8021cf68:	34c4d83a 	srl	r2,r6,r19
8021cf6c:	3d0e983a 	sll	r7,r7,r20
8021cf70:	8cf8d83a 	srl	fp,r17,r19
8021cf74:	8d10983a 	sll	r8,r17,r20
8021cf78:	38aab03a 	or	r21,r7,r2
8021cf7c:	a82cd43a 	srli	r22,r21,16
8021cf80:	84e2d83a 	srl	r17,r16,r19
8021cf84:	e009883a 	mov	r4,fp
8021cf88:	b00b883a 	mov	r5,r22
8021cf8c:	8a22b03a 	or	r17,r17,r8
8021cf90:	3524983a 	sll	r18,r6,r20
8021cf94:	021d3300 	call	8021d330 <__umodsi3>
8021cf98:	e009883a 	mov	r4,fp
8021cf9c:	b00b883a 	mov	r5,r22
8021cfa0:	102f883a 	mov	r23,r2
8021cfa4:	021d2cc0 	call	8021d2cc <__udivsi3>
8021cfa8:	100d883a 	mov	r6,r2
8021cfac:	b808943a 	slli	r4,r23,16
8021cfb0:	aa3fffcc 	andi	r8,r21,65535
8021cfb4:	8804d43a 	srli	r2,r17,16
8021cfb8:	41af383a 	mul	r23,r8,r6
8021cfbc:	8520983a 	sll	r16,r16,r20
8021cfc0:	1104b03a 	or	r2,r2,r4
8021cfc4:	15c0042e 	bgeu	r2,r23,8021cfd8 <__umoddi3+0x33c>
8021cfc8:	1545883a 	add	r2,r2,r21
8021cfcc:	30ffffc4 	addi	r3,r6,-1
8021cfd0:	1540742e 	bgeu	r2,r21,8021d1a4 <__umoddi3+0x508>
8021cfd4:	180d883a 	mov	r6,r3
8021cfd8:	15efc83a 	sub	r23,r2,r23
8021cfdc:	b00b883a 	mov	r5,r22
8021cfe0:	b809883a 	mov	r4,r23
8021cfe4:	d9800115 	stw	r6,4(sp)
8021cfe8:	da000015 	stw	r8,0(sp)
8021cfec:	021d3300 	call	8021d330 <__umodsi3>
8021cff0:	b00b883a 	mov	r5,r22
8021cff4:	b809883a 	mov	r4,r23
8021cff8:	1039883a 	mov	fp,r2
8021cffc:	021d2cc0 	call	8021d2cc <__udivsi3>
8021d000:	da000017 	ldw	r8,0(sp)
8021d004:	e038943a 	slli	fp,fp,16
8021d008:	100b883a 	mov	r5,r2
8021d00c:	4089383a 	mul	r4,r8,r2
8021d010:	8a3fffcc 	andi	r8,r17,65535
8021d014:	4710b03a 	or	r8,r8,fp
8021d018:	d9800117 	ldw	r6,4(sp)
8021d01c:	4100042e 	bgeu	r8,r4,8021d030 <__umoddi3+0x394>
8021d020:	4551883a 	add	r8,r8,r21
8021d024:	10bfffc4 	addi	r2,r2,-1
8021d028:	45405a2e 	bgeu	r8,r21,8021d194 <__umoddi3+0x4f8>
8021d02c:	100b883a 	mov	r5,r2
8021d030:	300c943a 	slli	r6,r6,16
8021d034:	91ffffcc 	andi	r7,r18,65535
8021d038:	9004d43a 	srli	r2,r18,16
8021d03c:	314cb03a 	or	r6,r6,r5
8021d040:	317fffcc 	andi	r5,r6,65535
8021d044:	300cd43a 	srli	r6,r6,16
8021d048:	29d3383a 	mul	r9,r5,r7
8021d04c:	288b383a 	mul	r5,r5,r2
8021d050:	31cf383a 	mul	r7,r6,r7
8021d054:	4806d43a 	srli	r3,r9,16
8021d058:	4111c83a 	sub	r8,r8,r4
8021d05c:	29cb883a 	add	r5,r5,r7
8021d060:	194b883a 	add	r5,r3,r5
8021d064:	3085383a 	mul	r2,r6,r2
8021d068:	29c0022e 	bgeu	r5,r7,8021d074 <__umoddi3+0x3d8>
8021d06c:	00c00074 	movhi	r3,1
8021d070:	10c5883a 	add	r2,r2,r3
8021d074:	2808d43a 	srli	r4,r5,16
8021d078:	280a943a 	slli	r5,r5,16
8021d07c:	4a7fffcc 	andi	r9,r9,65535
8021d080:	2085883a 	add	r2,r4,r2
8021d084:	2a4b883a 	add	r5,r5,r9
8021d088:	40803636 	bltu	r8,r2,8021d164 <__umoddi3+0x4c8>
8021d08c:	40804d26 	beq	r8,r2,8021d1c4 <__umoddi3+0x528>
8021d090:	4089c83a 	sub	r4,r8,r2
8021d094:	280f883a 	mov	r7,r5
8021d098:	81cfc83a 	sub	r7,r16,r7
8021d09c:	81c7803a 	cmpltu	r3,r16,r7
8021d0a0:	20c7c83a 	sub	r3,r4,r3
8021d0a4:	1cc4983a 	sll	r2,r3,r19
8021d0a8:	3d0ed83a 	srl	r7,r7,r20
8021d0ac:	1d06d83a 	srl	r3,r3,r20
8021d0b0:	11c4b03a 	or	r2,r2,r7
8021d0b4:	003f9306 	br	8021cf04 <__reset+0xfa1fcf04>
8021d0b8:	9ca6983a 	sll	r19,r19,r18
8021d0bc:	88e8d83a 	srl	r20,r17,r3
8021d0c0:	80c4d83a 	srl	r2,r16,r3
8021d0c4:	982cd43a 	srli	r22,r19,16
8021d0c8:	8ca2983a 	sll	r17,r17,r18
8021d0cc:	a009883a 	mov	r4,r20
8021d0d0:	b00b883a 	mov	r5,r22
8021d0d4:	1478b03a 	or	fp,r2,r17
8021d0d8:	021d3300 	call	8021d330 <__umodsi3>
8021d0dc:	a009883a 	mov	r4,r20
8021d0e0:	b00b883a 	mov	r5,r22
8021d0e4:	1023883a 	mov	r17,r2
8021d0e8:	021d2cc0 	call	8021d2cc <__udivsi3>
8021d0ec:	9d7fffcc 	andi	r21,r19,65535
8021d0f0:	880a943a 	slli	r5,r17,16
8021d0f4:	e008d43a 	srli	r4,fp,16
8021d0f8:	a885383a 	mul	r2,r21,r2
8021d0fc:	84a8983a 	sll	r20,r16,r18
8021d100:	2148b03a 	or	r4,r4,r5
8021d104:	2080042e 	bgeu	r4,r2,8021d118 <__umoddi3+0x47c>
8021d108:	24c9883a 	add	r4,r4,r19
8021d10c:	24c00236 	bltu	r4,r19,8021d118 <__umoddi3+0x47c>
8021d110:	2080012e 	bgeu	r4,r2,8021d118 <__umoddi3+0x47c>
8021d114:	24c9883a 	add	r4,r4,r19
8021d118:	20a3c83a 	sub	r17,r4,r2
8021d11c:	b00b883a 	mov	r5,r22
8021d120:	8809883a 	mov	r4,r17
8021d124:	021d3300 	call	8021d330 <__umodsi3>
8021d128:	102f883a 	mov	r23,r2
8021d12c:	8809883a 	mov	r4,r17
8021d130:	b00b883a 	mov	r5,r22
8021d134:	021d2cc0 	call	8021d2cc <__udivsi3>
8021d138:	b82e943a 	slli	r23,r23,16
8021d13c:	a885383a 	mul	r2,r21,r2
8021d140:	e13fffcc 	andi	r4,fp,65535
8021d144:	25c8b03a 	or	r4,r4,r23
8021d148:	2080042e 	bgeu	r4,r2,8021d15c <__umoddi3+0x4c0>
8021d14c:	24c9883a 	add	r4,r4,r19
8021d150:	24c00236 	bltu	r4,r19,8021d15c <__umoddi3+0x4c0>
8021d154:	2080012e 	bgeu	r4,r2,8021d15c <__umoddi3+0x4c0>
8021d158:	24c9883a 	add	r4,r4,r19
8021d15c:	20a3c83a 	sub	r17,r4,r2
8021d160:	003f4806 	br	8021ce84 <__reset+0xfa1fce84>
8021d164:	2c8fc83a 	sub	r7,r5,r18
8021d168:	1545c83a 	sub	r2,r2,r21
8021d16c:	29cb803a 	cmpltu	r5,r5,r7
8021d170:	1145c83a 	sub	r2,r2,r5
8021d174:	4089c83a 	sub	r4,r8,r2
8021d178:	003fc706 	br	8021d098 <__reset+0xfa1fd098>
8021d17c:	01000604 	movi	r4,24
8021d180:	003f1806 	br	8021cde4 <__reset+0xfa1fcde4>
8021d184:	00800604 	movi	r2,24
8021d188:	003f3206 	br	8021ce54 <__reset+0xfa1fce54>
8021d18c:	01000604 	movi	r4,24
8021d190:	003ed906 	br	8021ccf8 <__reset+0xfa1fccf8>
8021d194:	413fa52e 	bgeu	r8,r4,8021d02c <__reset+0xfa1fd02c>
8021d198:	297fff84 	addi	r5,r5,-2
8021d19c:	4551883a 	add	r8,r8,r21
8021d1a0:	003fa306 	br	8021d030 <__reset+0xfa1fd030>
8021d1a4:	15ff8b2e 	bgeu	r2,r23,8021cfd4 <__reset+0xfa1fcfd4>
8021d1a8:	31bfff84 	addi	r6,r6,-2
8021d1ac:	1545883a 	add	r2,r2,r21
8021d1b0:	003f8906 	br	8021cfd8 <__reset+0xfa1fcfd8>
8021d1b4:	24c9883a 	add	r4,r4,r19
8021d1b8:	003eee06 	br	8021cd74 <__reset+0xfa1fcd74>
8021d1bc:	8005883a 	mov	r2,r16
8021d1c0:	003f1706 	br	8021ce20 <__reset+0xfa1fce20>
8021d1c4:	817fe736 	bltu	r16,r5,8021d164 <__reset+0xfa1fd164>
8021d1c8:	280f883a 	mov	r7,r5
8021d1cc:	0009883a 	mov	r4,zero
8021d1d0:	003fb106 	br	8021d098 <__reset+0xfa1fd098>

8021d1d4 <__divsi3>:
8021d1d4:	20001b16 	blt	r4,zero,8021d244 <__divsi3+0x70>
8021d1d8:	000f883a 	mov	r7,zero
8021d1dc:	28001616 	blt	r5,zero,8021d238 <__divsi3+0x64>
8021d1e0:	200d883a 	mov	r6,r4
8021d1e4:	29001a2e 	bgeu	r5,r4,8021d250 <__divsi3+0x7c>
8021d1e8:	00800804 	movi	r2,32
8021d1ec:	00c00044 	movi	r3,1
8021d1f0:	00000106 	br	8021d1f8 <__divsi3+0x24>
8021d1f4:	10000d26 	beq	r2,zero,8021d22c <__divsi3+0x58>
8021d1f8:	294b883a 	add	r5,r5,r5
8021d1fc:	10bfffc4 	addi	r2,r2,-1
8021d200:	18c7883a 	add	r3,r3,r3
8021d204:	293ffb36 	bltu	r5,r4,8021d1f4 <__reset+0xfa1fd1f4>
8021d208:	0005883a 	mov	r2,zero
8021d20c:	18000726 	beq	r3,zero,8021d22c <__divsi3+0x58>
8021d210:	0005883a 	mov	r2,zero
8021d214:	31400236 	bltu	r6,r5,8021d220 <__divsi3+0x4c>
8021d218:	314dc83a 	sub	r6,r6,r5
8021d21c:	10c4b03a 	or	r2,r2,r3
8021d220:	1806d07a 	srli	r3,r3,1
8021d224:	280ad07a 	srli	r5,r5,1
8021d228:	183ffa1e 	bne	r3,zero,8021d214 <__reset+0xfa1fd214>
8021d22c:	38000126 	beq	r7,zero,8021d234 <__divsi3+0x60>
8021d230:	0085c83a 	sub	r2,zero,r2
8021d234:	f800283a 	ret
8021d238:	014bc83a 	sub	r5,zero,r5
8021d23c:	39c0005c 	xori	r7,r7,1
8021d240:	003fe706 	br	8021d1e0 <__reset+0xfa1fd1e0>
8021d244:	0109c83a 	sub	r4,zero,r4
8021d248:	01c00044 	movi	r7,1
8021d24c:	003fe306 	br	8021d1dc <__reset+0xfa1fd1dc>
8021d250:	00c00044 	movi	r3,1
8021d254:	003fee06 	br	8021d210 <__reset+0xfa1fd210>

8021d258 <__modsi3>:
8021d258:	20001716 	blt	r4,zero,8021d2b8 <__modsi3+0x60>
8021d25c:	000f883a 	mov	r7,zero
8021d260:	2005883a 	mov	r2,r4
8021d264:	28001216 	blt	r5,zero,8021d2b0 <__modsi3+0x58>
8021d268:	2900162e 	bgeu	r5,r4,8021d2c4 <__modsi3+0x6c>
8021d26c:	01800804 	movi	r6,32
8021d270:	00c00044 	movi	r3,1
8021d274:	00000106 	br	8021d27c <__modsi3+0x24>
8021d278:	30000a26 	beq	r6,zero,8021d2a4 <__modsi3+0x4c>
8021d27c:	294b883a 	add	r5,r5,r5
8021d280:	31bfffc4 	addi	r6,r6,-1
8021d284:	18c7883a 	add	r3,r3,r3
8021d288:	293ffb36 	bltu	r5,r4,8021d278 <__reset+0xfa1fd278>
8021d28c:	18000526 	beq	r3,zero,8021d2a4 <__modsi3+0x4c>
8021d290:	1806d07a 	srli	r3,r3,1
8021d294:	11400136 	bltu	r2,r5,8021d29c <__modsi3+0x44>
8021d298:	1145c83a 	sub	r2,r2,r5
8021d29c:	280ad07a 	srli	r5,r5,1
8021d2a0:	183ffb1e 	bne	r3,zero,8021d290 <__reset+0xfa1fd290>
8021d2a4:	38000126 	beq	r7,zero,8021d2ac <__modsi3+0x54>
8021d2a8:	0085c83a 	sub	r2,zero,r2
8021d2ac:	f800283a 	ret
8021d2b0:	014bc83a 	sub	r5,zero,r5
8021d2b4:	003fec06 	br	8021d268 <__reset+0xfa1fd268>
8021d2b8:	0109c83a 	sub	r4,zero,r4
8021d2bc:	01c00044 	movi	r7,1
8021d2c0:	003fe706 	br	8021d260 <__reset+0xfa1fd260>
8021d2c4:	00c00044 	movi	r3,1
8021d2c8:	003ff106 	br	8021d290 <__reset+0xfa1fd290>

8021d2cc <__udivsi3>:
8021d2cc:	200d883a 	mov	r6,r4
8021d2d0:	2900152e 	bgeu	r5,r4,8021d328 <__udivsi3+0x5c>
8021d2d4:	28001416 	blt	r5,zero,8021d328 <__udivsi3+0x5c>
8021d2d8:	00800804 	movi	r2,32
8021d2dc:	00c00044 	movi	r3,1
8021d2e0:	00000206 	br	8021d2ec <__udivsi3+0x20>
8021d2e4:	10000e26 	beq	r2,zero,8021d320 <__udivsi3+0x54>
8021d2e8:	28000516 	blt	r5,zero,8021d300 <__udivsi3+0x34>
8021d2ec:	294b883a 	add	r5,r5,r5
8021d2f0:	10bfffc4 	addi	r2,r2,-1
8021d2f4:	18c7883a 	add	r3,r3,r3
8021d2f8:	293ffa36 	bltu	r5,r4,8021d2e4 <__reset+0xfa1fd2e4>
8021d2fc:	18000826 	beq	r3,zero,8021d320 <__udivsi3+0x54>
8021d300:	0005883a 	mov	r2,zero
8021d304:	31400236 	bltu	r6,r5,8021d310 <__udivsi3+0x44>
8021d308:	314dc83a 	sub	r6,r6,r5
8021d30c:	10c4b03a 	or	r2,r2,r3
8021d310:	1806d07a 	srli	r3,r3,1
8021d314:	280ad07a 	srli	r5,r5,1
8021d318:	183ffa1e 	bne	r3,zero,8021d304 <__reset+0xfa1fd304>
8021d31c:	f800283a 	ret
8021d320:	0005883a 	mov	r2,zero
8021d324:	f800283a 	ret
8021d328:	00c00044 	movi	r3,1
8021d32c:	003ff406 	br	8021d300 <__reset+0xfa1fd300>

8021d330 <__umodsi3>:
8021d330:	2005883a 	mov	r2,r4
8021d334:	2900122e 	bgeu	r5,r4,8021d380 <__umodsi3+0x50>
8021d338:	28001116 	blt	r5,zero,8021d380 <__umodsi3+0x50>
8021d33c:	01800804 	movi	r6,32
8021d340:	00c00044 	movi	r3,1
8021d344:	00000206 	br	8021d350 <__umodsi3+0x20>
8021d348:	30000c26 	beq	r6,zero,8021d37c <__umodsi3+0x4c>
8021d34c:	28000516 	blt	r5,zero,8021d364 <__umodsi3+0x34>
8021d350:	294b883a 	add	r5,r5,r5
8021d354:	31bfffc4 	addi	r6,r6,-1
8021d358:	18c7883a 	add	r3,r3,r3
8021d35c:	293ffa36 	bltu	r5,r4,8021d348 <__reset+0xfa1fd348>
8021d360:	18000626 	beq	r3,zero,8021d37c <__umodsi3+0x4c>
8021d364:	1806d07a 	srli	r3,r3,1
8021d368:	11400136 	bltu	r2,r5,8021d370 <__umodsi3+0x40>
8021d36c:	1145c83a 	sub	r2,r2,r5
8021d370:	280ad07a 	srli	r5,r5,1
8021d374:	183ffb1e 	bne	r3,zero,8021d364 <__reset+0xfa1fd364>
8021d378:	f800283a 	ret
8021d37c:	f800283a 	ret
8021d380:	00c00044 	movi	r3,1
8021d384:	003ff706 	br	8021d364 <__reset+0xfa1fd364>

8021d388 <__adddf3>:
8021d388:	02c00434 	movhi	r11,16
8021d38c:	5affffc4 	addi	r11,r11,-1
8021d390:	2806d7fa 	srli	r3,r5,31
8021d394:	2ad4703a 	and	r10,r5,r11
8021d398:	3ad2703a 	and	r9,r7,r11
8021d39c:	3804d53a 	srli	r2,r7,20
8021d3a0:	3018d77a 	srli	r12,r6,29
8021d3a4:	280ad53a 	srli	r5,r5,20
8021d3a8:	501490fa 	slli	r10,r10,3
8021d3ac:	2010d77a 	srli	r8,r4,29
8021d3b0:	481290fa 	slli	r9,r9,3
8021d3b4:	380ed7fa 	srli	r7,r7,31
8021d3b8:	defffb04 	addi	sp,sp,-20
8021d3bc:	dc800215 	stw	r18,8(sp)
8021d3c0:	dc400115 	stw	r17,4(sp)
8021d3c4:	dc000015 	stw	r16,0(sp)
8021d3c8:	dfc00415 	stw	ra,16(sp)
8021d3cc:	dcc00315 	stw	r19,12(sp)
8021d3d0:	1c803fcc 	andi	r18,r3,255
8021d3d4:	2c01ffcc 	andi	r16,r5,2047
8021d3d8:	5210b03a 	or	r8,r10,r8
8021d3dc:	202290fa 	slli	r17,r4,3
8021d3e0:	1081ffcc 	andi	r2,r2,2047
8021d3e4:	4b12b03a 	or	r9,r9,r12
8021d3e8:	300c90fa 	slli	r6,r6,3
8021d3ec:	91c07526 	beq	r18,r7,8021d5c4 <__adddf3+0x23c>
8021d3f0:	8087c83a 	sub	r3,r16,r2
8021d3f4:	00c0ab0e 	bge	zero,r3,8021d6a4 <__adddf3+0x31c>
8021d3f8:	10002a1e 	bne	r2,zero,8021d4a4 <__adddf3+0x11c>
8021d3fc:	4984b03a 	or	r2,r9,r6
8021d400:	1000961e 	bne	r2,zero,8021d65c <__adddf3+0x2d4>
8021d404:	888001cc 	andi	r2,r17,7
8021d408:	10000726 	beq	r2,zero,8021d428 <__adddf3+0xa0>
8021d40c:	888003cc 	andi	r2,r17,15
8021d410:	00c00104 	movi	r3,4
8021d414:	10c00426 	beq	r2,r3,8021d428 <__adddf3+0xa0>
8021d418:	88c7883a 	add	r3,r17,r3
8021d41c:	1c63803a 	cmpltu	r17,r3,r17
8021d420:	4451883a 	add	r8,r8,r17
8021d424:	1823883a 	mov	r17,r3
8021d428:	4080202c 	andhi	r2,r8,128
8021d42c:	10005926 	beq	r2,zero,8021d594 <__adddf3+0x20c>
8021d430:	84000044 	addi	r16,r16,1
8021d434:	0081ffc4 	movi	r2,2047
8021d438:	8080ba26 	beq	r16,r2,8021d724 <__adddf3+0x39c>
8021d43c:	00bfe034 	movhi	r2,65408
8021d440:	10bfffc4 	addi	r2,r2,-1
8021d444:	4090703a 	and	r8,r8,r2
8021d448:	4004977a 	slli	r2,r8,29
8021d44c:	4010927a 	slli	r8,r8,9
8021d450:	8822d0fa 	srli	r17,r17,3
8021d454:	8401ffcc 	andi	r16,r16,2047
8021d458:	4010d33a 	srli	r8,r8,12
8021d45c:	9007883a 	mov	r3,r18
8021d460:	1444b03a 	or	r2,r2,r17
8021d464:	8401ffcc 	andi	r16,r16,2047
8021d468:	8020953a 	slli	r16,r16,20
8021d46c:	18c03fcc 	andi	r3,r3,255
8021d470:	01000434 	movhi	r4,16
8021d474:	213fffc4 	addi	r4,r4,-1
8021d478:	180697fa 	slli	r3,r3,31
8021d47c:	4110703a 	and	r8,r8,r4
8021d480:	4410b03a 	or	r8,r8,r16
8021d484:	40c6b03a 	or	r3,r8,r3
8021d488:	dfc00417 	ldw	ra,16(sp)
8021d48c:	dcc00317 	ldw	r19,12(sp)
8021d490:	dc800217 	ldw	r18,8(sp)
8021d494:	dc400117 	ldw	r17,4(sp)
8021d498:	dc000017 	ldw	r16,0(sp)
8021d49c:	dec00504 	addi	sp,sp,20
8021d4a0:	f800283a 	ret
8021d4a4:	0081ffc4 	movi	r2,2047
8021d4a8:	80bfd626 	beq	r16,r2,8021d404 <__reset+0xfa1fd404>
8021d4ac:	4a402034 	orhi	r9,r9,128
8021d4b0:	00800e04 	movi	r2,56
8021d4b4:	10c09f16 	blt	r2,r3,8021d734 <__adddf3+0x3ac>
8021d4b8:	008007c4 	movi	r2,31
8021d4bc:	10c0c216 	blt	r2,r3,8021d7c8 <__adddf3+0x440>
8021d4c0:	00800804 	movi	r2,32
8021d4c4:	10c5c83a 	sub	r2,r2,r3
8021d4c8:	488a983a 	sll	r5,r9,r2
8021d4cc:	30c8d83a 	srl	r4,r6,r3
8021d4d0:	3084983a 	sll	r2,r6,r2
8021d4d4:	48c6d83a 	srl	r3,r9,r3
8021d4d8:	290cb03a 	or	r6,r5,r4
8021d4dc:	1004c03a 	cmpne	r2,r2,zero
8021d4e0:	308cb03a 	or	r6,r6,r2
8021d4e4:	898dc83a 	sub	r6,r17,r6
8021d4e8:	89a3803a 	cmpltu	r17,r17,r6
8021d4ec:	40d1c83a 	sub	r8,r8,r3
8021d4f0:	4451c83a 	sub	r8,r8,r17
8021d4f4:	3023883a 	mov	r17,r6
8021d4f8:	4080202c 	andhi	r2,r8,128
8021d4fc:	10002326 	beq	r2,zero,8021d58c <__adddf3+0x204>
8021d500:	04c02034 	movhi	r19,128
8021d504:	9cffffc4 	addi	r19,r19,-1
8021d508:	44e6703a 	and	r19,r8,r19
8021d50c:	98007626 	beq	r19,zero,8021d6e8 <__adddf3+0x360>
8021d510:	9809883a 	mov	r4,r19
8021d514:	020f8c40 	call	8020f8c4 <__clzsi2>
8021d518:	10fffe04 	addi	r3,r2,-8
8021d51c:	010007c4 	movi	r4,31
8021d520:	20c07716 	blt	r4,r3,8021d700 <__adddf3+0x378>
8021d524:	00800804 	movi	r2,32
8021d528:	10c5c83a 	sub	r2,r2,r3
8021d52c:	8884d83a 	srl	r2,r17,r2
8021d530:	98d0983a 	sll	r8,r19,r3
8021d534:	88e2983a 	sll	r17,r17,r3
8021d538:	1204b03a 	or	r2,r2,r8
8021d53c:	1c007416 	blt	r3,r16,8021d710 <__adddf3+0x388>
8021d540:	1c21c83a 	sub	r16,r3,r16
8021d544:	82000044 	addi	r8,r16,1
8021d548:	00c007c4 	movi	r3,31
8021d54c:	1a009116 	blt	r3,r8,8021d794 <__adddf3+0x40c>
8021d550:	00c00804 	movi	r3,32
8021d554:	1a07c83a 	sub	r3,r3,r8
8021d558:	8a08d83a 	srl	r4,r17,r8
8021d55c:	88e2983a 	sll	r17,r17,r3
8021d560:	10c6983a 	sll	r3,r2,r3
8021d564:	1210d83a 	srl	r8,r2,r8
8021d568:	8804c03a 	cmpne	r2,r17,zero
8021d56c:	1906b03a 	or	r3,r3,r4
8021d570:	18a2b03a 	or	r17,r3,r2
8021d574:	0021883a 	mov	r16,zero
8021d578:	003fa206 	br	8021d404 <__reset+0xfa1fd404>
8021d57c:	1890b03a 	or	r8,r3,r2
8021d580:	40017d26 	beq	r8,zero,8021db78 <__adddf3+0x7f0>
8021d584:	1011883a 	mov	r8,r2
8021d588:	1823883a 	mov	r17,r3
8021d58c:	888001cc 	andi	r2,r17,7
8021d590:	103f9e1e 	bne	r2,zero,8021d40c <__reset+0xfa1fd40c>
8021d594:	4004977a 	slli	r2,r8,29
8021d598:	8822d0fa 	srli	r17,r17,3
8021d59c:	4010d0fa 	srli	r8,r8,3
8021d5a0:	9007883a 	mov	r3,r18
8021d5a4:	1444b03a 	or	r2,r2,r17
8021d5a8:	0101ffc4 	movi	r4,2047
8021d5ac:	81002426 	beq	r16,r4,8021d640 <__adddf3+0x2b8>
8021d5b0:	8120703a 	and	r16,r16,r4
8021d5b4:	01000434 	movhi	r4,16
8021d5b8:	213fffc4 	addi	r4,r4,-1
8021d5bc:	4110703a 	and	r8,r8,r4
8021d5c0:	003fa806 	br	8021d464 <__reset+0xfa1fd464>
8021d5c4:	8089c83a 	sub	r4,r16,r2
8021d5c8:	01005e0e 	bge	zero,r4,8021d744 <__adddf3+0x3bc>
8021d5cc:	10002b26 	beq	r2,zero,8021d67c <__adddf3+0x2f4>
8021d5d0:	0081ffc4 	movi	r2,2047
8021d5d4:	80bf8b26 	beq	r16,r2,8021d404 <__reset+0xfa1fd404>
8021d5d8:	4a402034 	orhi	r9,r9,128
8021d5dc:	00800e04 	movi	r2,56
8021d5e0:	1100a40e 	bge	r2,r4,8021d874 <__adddf3+0x4ec>
8021d5e4:	498cb03a 	or	r6,r9,r6
8021d5e8:	300ac03a 	cmpne	r5,r6,zero
8021d5ec:	0013883a 	mov	r9,zero
8021d5f0:	2c4b883a 	add	r5,r5,r17
8021d5f4:	2c63803a 	cmpltu	r17,r5,r17
8021d5f8:	4a11883a 	add	r8,r9,r8
8021d5fc:	8a11883a 	add	r8,r17,r8
8021d600:	2823883a 	mov	r17,r5
8021d604:	4080202c 	andhi	r2,r8,128
8021d608:	103fe026 	beq	r2,zero,8021d58c <__reset+0xfa1fd58c>
8021d60c:	84000044 	addi	r16,r16,1
8021d610:	0081ffc4 	movi	r2,2047
8021d614:	8080d226 	beq	r16,r2,8021d960 <__adddf3+0x5d8>
8021d618:	00bfe034 	movhi	r2,65408
8021d61c:	10bfffc4 	addi	r2,r2,-1
8021d620:	4090703a 	and	r8,r8,r2
8021d624:	880ad07a 	srli	r5,r17,1
8021d628:	400897fa 	slli	r4,r8,31
8021d62c:	88c0004c 	andi	r3,r17,1
8021d630:	28e2b03a 	or	r17,r5,r3
8021d634:	4010d07a 	srli	r8,r8,1
8021d638:	2462b03a 	or	r17,r4,r17
8021d63c:	003f7106 	br	8021d404 <__reset+0xfa1fd404>
8021d640:	4088b03a 	or	r4,r8,r2
8021d644:	20014526 	beq	r4,zero,8021db5c <__adddf3+0x7d4>
8021d648:	01000434 	movhi	r4,16
8021d64c:	42000234 	orhi	r8,r8,8
8021d650:	213fffc4 	addi	r4,r4,-1
8021d654:	4110703a 	and	r8,r8,r4
8021d658:	003f8206 	br	8021d464 <__reset+0xfa1fd464>
8021d65c:	18ffffc4 	addi	r3,r3,-1
8021d660:	1800491e 	bne	r3,zero,8021d788 <__adddf3+0x400>
8021d664:	898bc83a 	sub	r5,r17,r6
8021d668:	8963803a 	cmpltu	r17,r17,r5
8021d66c:	4251c83a 	sub	r8,r8,r9
8021d670:	4451c83a 	sub	r8,r8,r17
8021d674:	2823883a 	mov	r17,r5
8021d678:	003f9f06 	br	8021d4f8 <__reset+0xfa1fd4f8>
8021d67c:	4984b03a 	or	r2,r9,r6
8021d680:	103f6026 	beq	r2,zero,8021d404 <__reset+0xfa1fd404>
8021d684:	213fffc4 	addi	r4,r4,-1
8021d688:	2000931e 	bne	r4,zero,8021d8d8 <__adddf3+0x550>
8021d68c:	898d883a 	add	r6,r17,r6
8021d690:	3463803a 	cmpltu	r17,r6,r17
8021d694:	4251883a 	add	r8,r8,r9
8021d698:	8a11883a 	add	r8,r17,r8
8021d69c:	3023883a 	mov	r17,r6
8021d6a0:	003fd806 	br	8021d604 <__reset+0xfa1fd604>
8021d6a4:	1800541e 	bne	r3,zero,8021d7f8 <__adddf3+0x470>
8021d6a8:	80800044 	addi	r2,r16,1
8021d6ac:	1081ffcc 	andi	r2,r2,2047
8021d6b0:	00c00044 	movi	r3,1
8021d6b4:	1880a00e 	bge	r3,r2,8021d938 <__adddf3+0x5b0>
8021d6b8:	8989c83a 	sub	r4,r17,r6
8021d6bc:	8905803a 	cmpltu	r2,r17,r4
8021d6c0:	4267c83a 	sub	r19,r8,r9
8021d6c4:	98a7c83a 	sub	r19,r19,r2
8021d6c8:	9880202c 	andhi	r2,r19,128
8021d6cc:	10006326 	beq	r2,zero,8021d85c <__adddf3+0x4d4>
8021d6d0:	3463c83a 	sub	r17,r6,r17
8021d6d4:	4a07c83a 	sub	r3,r9,r8
8021d6d8:	344d803a 	cmpltu	r6,r6,r17
8021d6dc:	19a7c83a 	sub	r19,r3,r6
8021d6e0:	3825883a 	mov	r18,r7
8021d6e4:	983f8a1e 	bne	r19,zero,8021d510 <__reset+0xfa1fd510>
8021d6e8:	8809883a 	mov	r4,r17
8021d6ec:	020f8c40 	call	8020f8c4 <__clzsi2>
8021d6f0:	10800804 	addi	r2,r2,32
8021d6f4:	10fffe04 	addi	r3,r2,-8
8021d6f8:	010007c4 	movi	r4,31
8021d6fc:	20ff890e 	bge	r4,r3,8021d524 <__reset+0xfa1fd524>
8021d700:	10bff604 	addi	r2,r2,-40
8021d704:	8884983a 	sll	r2,r17,r2
8021d708:	0023883a 	mov	r17,zero
8021d70c:	1c3f8c0e 	bge	r3,r16,8021d540 <__reset+0xfa1fd540>
8021d710:	023fe034 	movhi	r8,65408
8021d714:	423fffc4 	addi	r8,r8,-1
8021d718:	80e1c83a 	sub	r16,r16,r3
8021d71c:	1210703a 	and	r8,r2,r8
8021d720:	003f3806 	br	8021d404 <__reset+0xfa1fd404>
8021d724:	9007883a 	mov	r3,r18
8021d728:	0011883a 	mov	r8,zero
8021d72c:	0005883a 	mov	r2,zero
8021d730:	003f4c06 	br	8021d464 <__reset+0xfa1fd464>
8021d734:	498cb03a 	or	r6,r9,r6
8021d738:	300cc03a 	cmpne	r6,r6,zero
8021d73c:	0007883a 	mov	r3,zero
8021d740:	003f6806 	br	8021d4e4 <__reset+0xfa1fd4e4>
8021d744:	20009c1e 	bne	r4,zero,8021d9b8 <__adddf3+0x630>
8021d748:	80800044 	addi	r2,r16,1
8021d74c:	1141ffcc 	andi	r5,r2,2047
8021d750:	01000044 	movi	r4,1
8021d754:	2140670e 	bge	r4,r5,8021d8f4 <__adddf3+0x56c>
8021d758:	0101ffc4 	movi	r4,2047
8021d75c:	11007f26 	beq	r2,r4,8021d95c <__adddf3+0x5d4>
8021d760:	898d883a 	add	r6,r17,r6
8021d764:	4247883a 	add	r3,r8,r9
8021d768:	3451803a 	cmpltu	r8,r6,r17
8021d76c:	40d1883a 	add	r8,r8,r3
8021d770:	402297fa 	slli	r17,r8,31
8021d774:	300cd07a 	srli	r6,r6,1
8021d778:	4010d07a 	srli	r8,r8,1
8021d77c:	1021883a 	mov	r16,r2
8021d780:	89a2b03a 	or	r17,r17,r6
8021d784:	003f1f06 	br	8021d404 <__reset+0xfa1fd404>
8021d788:	0081ffc4 	movi	r2,2047
8021d78c:	80bf481e 	bne	r16,r2,8021d4b0 <__reset+0xfa1fd4b0>
8021d790:	003f1c06 	br	8021d404 <__reset+0xfa1fd404>
8021d794:	843ff844 	addi	r16,r16,-31
8021d798:	01000804 	movi	r4,32
8021d79c:	1406d83a 	srl	r3,r2,r16
8021d7a0:	41005026 	beq	r8,r4,8021d8e4 <__adddf3+0x55c>
8021d7a4:	01001004 	movi	r4,64
8021d7a8:	2211c83a 	sub	r8,r4,r8
8021d7ac:	1204983a 	sll	r2,r2,r8
8021d7b0:	88a2b03a 	or	r17,r17,r2
8021d7b4:	8822c03a 	cmpne	r17,r17,zero
8021d7b8:	1c62b03a 	or	r17,r3,r17
8021d7bc:	0011883a 	mov	r8,zero
8021d7c0:	0021883a 	mov	r16,zero
8021d7c4:	003f7106 	br	8021d58c <__reset+0xfa1fd58c>
8021d7c8:	193ff804 	addi	r4,r3,-32
8021d7cc:	00800804 	movi	r2,32
8021d7d0:	4908d83a 	srl	r4,r9,r4
8021d7d4:	18804526 	beq	r3,r2,8021d8ec <__adddf3+0x564>
8021d7d8:	00801004 	movi	r2,64
8021d7dc:	10c5c83a 	sub	r2,r2,r3
8021d7e0:	4886983a 	sll	r3,r9,r2
8021d7e4:	198cb03a 	or	r6,r3,r6
8021d7e8:	300cc03a 	cmpne	r6,r6,zero
8021d7ec:	218cb03a 	or	r6,r4,r6
8021d7f0:	0007883a 	mov	r3,zero
8021d7f4:	003f3b06 	br	8021d4e4 <__reset+0xfa1fd4e4>
8021d7f8:	80002a26 	beq	r16,zero,8021d8a4 <__adddf3+0x51c>
8021d7fc:	0101ffc4 	movi	r4,2047
8021d800:	11006826 	beq	r2,r4,8021d9a4 <__adddf3+0x61c>
8021d804:	00c7c83a 	sub	r3,zero,r3
8021d808:	42002034 	orhi	r8,r8,128
8021d80c:	01000e04 	movi	r4,56
8021d810:	20c07c16 	blt	r4,r3,8021da04 <__adddf3+0x67c>
8021d814:	010007c4 	movi	r4,31
8021d818:	20c0da16 	blt	r4,r3,8021db84 <__adddf3+0x7fc>
8021d81c:	01000804 	movi	r4,32
8021d820:	20c9c83a 	sub	r4,r4,r3
8021d824:	4114983a 	sll	r10,r8,r4
8021d828:	88cad83a 	srl	r5,r17,r3
8021d82c:	8908983a 	sll	r4,r17,r4
8021d830:	40c6d83a 	srl	r3,r8,r3
8021d834:	5162b03a 	or	r17,r10,r5
8021d838:	2008c03a 	cmpne	r4,r4,zero
8021d83c:	8922b03a 	or	r17,r17,r4
8021d840:	3463c83a 	sub	r17,r6,r17
8021d844:	48c7c83a 	sub	r3,r9,r3
8021d848:	344d803a 	cmpltu	r6,r6,r17
8021d84c:	1991c83a 	sub	r8,r3,r6
8021d850:	1021883a 	mov	r16,r2
8021d854:	3825883a 	mov	r18,r7
8021d858:	003f2706 	br	8021d4f8 <__reset+0xfa1fd4f8>
8021d85c:	24d0b03a 	or	r8,r4,r19
8021d860:	40001b1e 	bne	r8,zero,8021d8d0 <__adddf3+0x548>
8021d864:	0005883a 	mov	r2,zero
8021d868:	0007883a 	mov	r3,zero
8021d86c:	0021883a 	mov	r16,zero
8021d870:	003f4d06 	br	8021d5a8 <__reset+0xfa1fd5a8>
8021d874:	008007c4 	movi	r2,31
8021d878:	11003c16 	blt	r2,r4,8021d96c <__adddf3+0x5e4>
8021d87c:	00800804 	movi	r2,32
8021d880:	1105c83a 	sub	r2,r2,r4
8021d884:	488e983a 	sll	r7,r9,r2
8021d888:	310ad83a 	srl	r5,r6,r4
8021d88c:	3084983a 	sll	r2,r6,r2
8021d890:	4912d83a 	srl	r9,r9,r4
8021d894:	394ab03a 	or	r5,r7,r5
8021d898:	1004c03a 	cmpne	r2,r2,zero
8021d89c:	288ab03a 	or	r5,r5,r2
8021d8a0:	003f5306 	br	8021d5f0 <__reset+0xfa1fd5f0>
8021d8a4:	4448b03a 	or	r4,r8,r17
8021d8a8:	20003e26 	beq	r4,zero,8021d9a4 <__adddf3+0x61c>
8021d8ac:	00c6303a 	nor	r3,zero,r3
8021d8b0:	18003a1e 	bne	r3,zero,8021d99c <__adddf3+0x614>
8021d8b4:	3463c83a 	sub	r17,r6,r17
8021d8b8:	4a07c83a 	sub	r3,r9,r8
8021d8bc:	344d803a 	cmpltu	r6,r6,r17
8021d8c0:	1991c83a 	sub	r8,r3,r6
8021d8c4:	1021883a 	mov	r16,r2
8021d8c8:	3825883a 	mov	r18,r7
8021d8cc:	003f0a06 	br	8021d4f8 <__reset+0xfa1fd4f8>
8021d8d0:	2023883a 	mov	r17,r4
8021d8d4:	003f0d06 	br	8021d50c <__reset+0xfa1fd50c>
8021d8d8:	0081ffc4 	movi	r2,2047
8021d8dc:	80bf3f1e 	bne	r16,r2,8021d5dc <__reset+0xfa1fd5dc>
8021d8e0:	003ec806 	br	8021d404 <__reset+0xfa1fd404>
8021d8e4:	0005883a 	mov	r2,zero
8021d8e8:	003fb106 	br	8021d7b0 <__reset+0xfa1fd7b0>
8021d8ec:	0007883a 	mov	r3,zero
8021d8f0:	003fbc06 	br	8021d7e4 <__reset+0xfa1fd7e4>
8021d8f4:	4444b03a 	or	r2,r8,r17
8021d8f8:	8000871e 	bne	r16,zero,8021db18 <__adddf3+0x790>
8021d8fc:	1000ba26 	beq	r2,zero,8021dbe8 <__adddf3+0x860>
8021d900:	4984b03a 	or	r2,r9,r6
8021d904:	103ebf26 	beq	r2,zero,8021d404 <__reset+0xfa1fd404>
8021d908:	8985883a 	add	r2,r17,r6
8021d90c:	4247883a 	add	r3,r8,r9
8021d910:	1451803a 	cmpltu	r8,r2,r17
8021d914:	40d1883a 	add	r8,r8,r3
8021d918:	40c0202c 	andhi	r3,r8,128
8021d91c:	1023883a 	mov	r17,r2
8021d920:	183f1a26 	beq	r3,zero,8021d58c <__reset+0xfa1fd58c>
8021d924:	00bfe034 	movhi	r2,65408
8021d928:	10bfffc4 	addi	r2,r2,-1
8021d92c:	2021883a 	mov	r16,r4
8021d930:	4090703a 	and	r8,r8,r2
8021d934:	003eb306 	br	8021d404 <__reset+0xfa1fd404>
8021d938:	4444b03a 	or	r2,r8,r17
8021d93c:	8000291e 	bne	r16,zero,8021d9e4 <__adddf3+0x65c>
8021d940:	10004b1e 	bne	r2,zero,8021da70 <__adddf3+0x6e8>
8021d944:	4990b03a 	or	r8,r9,r6
8021d948:	40008b26 	beq	r8,zero,8021db78 <__adddf3+0x7f0>
8021d94c:	4811883a 	mov	r8,r9
8021d950:	3023883a 	mov	r17,r6
8021d954:	3825883a 	mov	r18,r7
8021d958:	003eaa06 	br	8021d404 <__reset+0xfa1fd404>
8021d95c:	1021883a 	mov	r16,r2
8021d960:	0011883a 	mov	r8,zero
8021d964:	0005883a 	mov	r2,zero
8021d968:	003f0f06 	br	8021d5a8 <__reset+0xfa1fd5a8>
8021d96c:	217ff804 	addi	r5,r4,-32
8021d970:	00800804 	movi	r2,32
8021d974:	494ad83a 	srl	r5,r9,r5
8021d978:	20807d26 	beq	r4,r2,8021db70 <__adddf3+0x7e8>
8021d97c:	00801004 	movi	r2,64
8021d980:	1109c83a 	sub	r4,r2,r4
8021d984:	4912983a 	sll	r9,r9,r4
8021d988:	498cb03a 	or	r6,r9,r6
8021d98c:	300cc03a 	cmpne	r6,r6,zero
8021d990:	298ab03a 	or	r5,r5,r6
8021d994:	0013883a 	mov	r9,zero
8021d998:	003f1506 	br	8021d5f0 <__reset+0xfa1fd5f0>
8021d99c:	0101ffc4 	movi	r4,2047
8021d9a0:	113f9a1e 	bne	r2,r4,8021d80c <__reset+0xfa1fd80c>
8021d9a4:	4811883a 	mov	r8,r9
8021d9a8:	3023883a 	mov	r17,r6
8021d9ac:	1021883a 	mov	r16,r2
8021d9b0:	3825883a 	mov	r18,r7
8021d9b4:	003e9306 	br	8021d404 <__reset+0xfa1fd404>
8021d9b8:	8000161e 	bne	r16,zero,8021da14 <__adddf3+0x68c>
8021d9bc:	444ab03a 	or	r5,r8,r17
8021d9c0:	28005126 	beq	r5,zero,8021db08 <__adddf3+0x780>
8021d9c4:	0108303a 	nor	r4,zero,r4
8021d9c8:	20004d1e 	bne	r4,zero,8021db00 <__adddf3+0x778>
8021d9cc:	89a3883a 	add	r17,r17,r6
8021d9d0:	4253883a 	add	r9,r8,r9
8021d9d4:	898d803a 	cmpltu	r6,r17,r6
8021d9d8:	3251883a 	add	r8,r6,r9
8021d9dc:	1021883a 	mov	r16,r2
8021d9e0:	003f0806 	br	8021d604 <__reset+0xfa1fd604>
8021d9e4:	1000301e 	bne	r2,zero,8021daa8 <__adddf3+0x720>
8021d9e8:	4984b03a 	or	r2,r9,r6
8021d9ec:	10007126 	beq	r2,zero,8021dbb4 <__adddf3+0x82c>
8021d9f0:	4811883a 	mov	r8,r9
8021d9f4:	3023883a 	mov	r17,r6
8021d9f8:	3825883a 	mov	r18,r7
8021d9fc:	0401ffc4 	movi	r16,2047
8021da00:	003e8006 	br	8021d404 <__reset+0xfa1fd404>
8021da04:	4462b03a 	or	r17,r8,r17
8021da08:	8822c03a 	cmpne	r17,r17,zero
8021da0c:	0007883a 	mov	r3,zero
8021da10:	003f8b06 	br	8021d840 <__reset+0xfa1fd840>
8021da14:	0141ffc4 	movi	r5,2047
8021da18:	11403b26 	beq	r2,r5,8021db08 <__adddf3+0x780>
8021da1c:	0109c83a 	sub	r4,zero,r4
8021da20:	42002034 	orhi	r8,r8,128
8021da24:	01400e04 	movi	r5,56
8021da28:	29006716 	blt	r5,r4,8021dbc8 <__adddf3+0x840>
8021da2c:	014007c4 	movi	r5,31
8021da30:	29007016 	blt	r5,r4,8021dbf4 <__adddf3+0x86c>
8021da34:	01400804 	movi	r5,32
8021da38:	290bc83a 	sub	r5,r5,r4
8021da3c:	4154983a 	sll	r10,r8,r5
8021da40:	890ed83a 	srl	r7,r17,r4
8021da44:	894a983a 	sll	r5,r17,r5
8021da48:	4108d83a 	srl	r4,r8,r4
8021da4c:	51e2b03a 	or	r17,r10,r7
8021da50:	280ac03a 	cmpne	r5,r5,zero
8021da54:	8962b03a 	or	r17,r17,r5
8021da58:	89a3883a 	add	r17,r17,r6
8021da5c:	2253883a 	add	r9,r4,r9
8021da60:	898d803a 	cmpltu	r6,r17,r6
8021da64:	3251883a 	add	r8,r6,r9
8021da68:	1021883a 	mov	r16,r2
8021da6c:	003ee506 	br	8021d604 <__reset+0xfa1fd604>
8021da70:	4984b03a 	or	r2,r9,r6
8021da74:	103e6326 	beq	r2,zero,8021d404 <__reset+0xfa1fd404>
8021da78:	8987c83a 	sub	r3,r17,r6
8021da7c:	88c9803a 	cmpltu	r4,r17,r3
8021da80:	4245c83a 	sub	r2,r8,r9
8021da84:	1105c83a 	sub	r2,r2,r4
8021da88:	1100202c 	andhi	r4,r2,128
8021da8c:	203ebb26 	beq	r4,zero,8021d57c <__reset+0xfa1fd57c>
8021da90:	3463c83a 	sub	r17,r6,r17
8021da94:	4a07c83a 	sub	r3,r9,r8
8021da98:	344d803a 	cmpltu	r6,r6,r17
8021da9c:	1991c83a 	sub	r8,r3,r6
8021daa0:	3825883a 	mov	r18,r7
8021daa4:	003e5706 	br	8021d404 <__reset+0xfa1fd404>
8021daa8:	4984b03a 	or	r2,r9,r6
8021daac:	10002e26 	beq	r2,zero,8021db68 <__adddf3+0x7e0>
8021dab0:	4004d0fa 	srli	r2,r8,3
8021dab4:	8822d0fa 	srli	r17,r17,3
8021dab8:	4010977a 	slli	r8,r8,29
8021dabc:	10c0022c 	andhi	r3,r2,8
8021dac0:	4462b03a 	or	r17,r8,r17
8021dac4:	18000826 	beq	r3,zero,8021dae8 <__adddf3+0x760>
8021dac8:	4808d0fa 	srli	r4,r9,3
8021dacc:	20c0022c 	andhi	r3,r4,8
8021dad0:	1800051e 	bne	r3,zero,8021dae8 <__adddf3+0x760>
8021dad4:	300cd0fa 	srli	r6,r6,3
8021dad8:	4806977a 	slli	r3,r9,29
8021dadc:	2005883a 	mov	r2,r4
8021dae0:	3825883a 	mov	r18,r7
8021dae4:	19a2b03a 	or	r17,r3,r6
8021dae8:	8810d77a 	srli	r8,r17,29
8021daec:	100490fa 	slli	r2,r2,3
8021daf0:	882290fa 	slli	r17,r17,3
8021daf4:	0401ffc4 	movi	r16,2047
8021daf8:	4090b03a 	or	r8,r8,r2
8021dafc:	003e4106 	br	8021d404 <__reset+0xfa1fd404>
8021db00:	0141ffc4 	movi	r5,2047
8021db04:	117fc71e 	bne	r2,r5,8021da24 <__reset+0xfa1fda24>
8021db08:	4811883a 	mov	r8,r9
8021db0c:	3023883a 	mov	r17,r6
8021db10:	1021883a 	mov	r16,r2
8021db14:	003e3b06 	br	8021d404 <__reset+0xfa1fd404>
8021db18:	10002f26 	beq	r2,zero,8021dbd8 <__adddf3+0x850>
8021db1c:	4984b03a 	or	r2,r9,r6
8021db20:	10001126 	beq	r2,zero,8021db68 <__adddf3+0x7e0>
8021db24:	4004d0fa 	srli	r2,r8,3
8021db28:	8822d0fa 	srli	r17,r17,3
8021db2c:	4010977a 	slli	r8,r8,29
8021db30:	10c0022c 	andhi	r3,r2,8
8021db34:	4462b03a 	or	r17,r8,r17
8021db38:	183feb26 	beq	r3,zero,8021dae8 <__reset+0xfa1fdae8>
8021db3c:	4808d0fa 	srli	r4,r9,3
8021db40:	20c0022c 	andhi	r3,r4,8
8021db44:	183fe81e 	bne	r3,zero,8021dae8 <__reset+0xfa1fdae8>
8021db48:	300cd0fa 	srli	r6,r6,3
8021db4c:	4806977a 	slli	r3,r9,29
8021db50:	2005883a 	mov	r2,r4
8021db54:	19a2b03a 	or	r17,r3,r6
8021db58:	003fe306 	br	8021dae8 <__reset+0xfa1fdae8>
8021db5c:	0011883a 	mov	r8,zero
8021db60:	0005883a 	mov	r2,zero
8021db64:	003e3f06 	br	8021d464 <__reset+0xfa1fd464>
8021db68:	0401ffc4 	movi	r16,2047
8021db6c:	003e2506 	br	8021d404 <__reset+0xfa1fd404>
8021db70:	0013883a 	mov	r9,zero
8021db74:	003f8406 	br	8021d988 <__reset+0xfa1fd988>
8021db78:	0005883a 	mov	r2,zero
8021db7c:	0007883a 	mov	r3,zero
8021db80:	003e8906 	br	8021d5a8 <__reset+0xfa1fd5a8>
8021db84:	197ff804 	addi	r5,r3,-32
8021db88:	01000804 	movi	r4,32
8021db8c:	414ad83a 	srl	r5,r8,r5
8021db90:	19002426 	beq	r3,r4,8021dc24 <__adddf3+0x89c>
8021db94:	01001004 	movi	r4,64
8021db98:	20c7c83a 	sub	r3,r4,r3
8021db9c:	40c6983a 	sll	r3,r8,r3
8021dba0:	1c46b03a 	or	r3,r3,r17
8021dba4:	1806c03a 	cmpne	r3,r3,zero
8021dba8:	28e2b03a 	or	r17,r5,r3
8021dbac:	0007883a 	mov	r3,zero
8021dbb0:	003f2306 	br	8021d840 <__reset+0xfa1fd840>
8021dbb4:	0007883a 	mov	r3,zero
8021dbb8:	5811883a 	mov	r8,r11
8021dbbc:	00bfffc4 	movi	r2,-1
8021dbc0:	0401ffc4 	movi	r16,2047
8021dbc4:	003e7806 	br	8021d5a8 <__reset+0xfa1fd5a8>
8021dbc8:	4462b03a 	or	r17,r8,r17
8021dbcc:	8822c03a 	cmpne	r17,r17,zero
8021dbd0:	0009883a 	mov	r4,zero
8021dbd4:	003fa006 	br	8021da58 <__reset+0xfa1fda58>
8021dbd8:	4811883a 	mov	r8,r9
8021dbdc:	3023883a 	mov	r17,r6
8021dbe0:	0401ffc4 	movi	r16,2047
8021dbe4:	003e0706 	br	8021d404 <__reset+0xfa1fd404>
8021dbe8:	4811883a 	mov	r8,r9
8021dbec:	3023883a 	mov	r17,r6
8021dbf0:	003e0406 	br	8021d404 <__reset+0xfa1fd404>
8021dbf4:	21fff804 	addi	r7,r4,-32
8021dbf8:	01400804 	movi	r5,32
8021dbfc:	41ced83a 	srl	r7,r8,r7
8021dc00:	21400a26 	beq	r4,r5,8021dc2c <__adddf3+0x8a4>
8021dc04:	01401004 	movi	r5,64
8021dc08:	2909c83a 	sub	r4,r5,r4
8021dc0c:	4108983a 	sll	r4,r8,r4
8021dc10:	2448b03a 	or	r4,r4,r17
8021dc14:	2008c03a 	cmpne	r4,r4,zero
8021dc18:	3922b03a 	or	r17,r7,r4
8021dc1c:	0009883a 	mov	r4,zero
8021dc20:	003f8d06 	br	8021da58 <__reset+0xfa1fda58>
8021dc24:	0007883a 	mov	r3,zero
8021dc28:	003fdd06 	br	8021dba0 <__reset+0xfa1fdba0>
8021dc2c:	0009883a 	mov	r4,zero
8021dc30:	003ff706 	br	8021dc10 <__reset+0xfa1fdc10>

8021dc34 <__divdf3>:
8021dc34:	defff204 	addi	sp,sp,-56
8021dc38:	dd400915 	stw	r21,36(sp)
8021dc3c:	282ad53a 	srli	r21,r5,20
8021dc40:	dd000815 	stw	r20,32(sp)
8021dc44:	2828d7fa 	srli	r20,r5,31
8021dc48:	dc000415 	stw	r16,16(sp)
8021dc4c:	04000434 	movhi	r16,16
8021dc50:	df000c15 	stw	fp,48(sp)
8021dc54:	843fffc4 	addi	r16,r16,-1
8021dc58:	dfc00d15 	stw	ra,52(sp)
8021dc5c:	ddc00b15 	stw	r23,44(sp)
8021dc60:	dd800a15 	stw	r22,40(sp)
8021dc64:	dcc00715 	stw	r19,28(sp)
8021dc68:	dc800615 	stw	r18,24(sp)
8021dc6c:	dc400515 	stw	r17,20(sp)
8021dc70:	ad41ffcc 	andi	r21,r21,2047
8021dc74:	2c20703a 	and	r16,r5,r16
8021dc78:	a7003fcc 	andi	fp,r20,255
8021dc7c:	a8006126 	beq	r21,zero,8021de04 <__divdf3+0x1d0>
8021dc80:	0081ffc4 	movi	r2,2047
8021dc84:	2025883a 	mov	r18,r4
8021dc88:	a8803726 	beq	r21,r2,8021dd68 <__divdf3+0x134>
8021dc8c:	80800434 	orhi	r2,r16,16
8021dc90:	100490fa 	slli	r2,r2,3
8021dc94:	2020d77a 	srli	r16,r4,29
8021dc98:	202490fa 	slli	r18,r4,3
8021dc9c:	ad7f0044 	addi	r21,r21,-1023
8021dca0:	80a0b03a 	or	r16,r16,r2
8021dca4:	0027883a 	mov	r19,zero
8021dca8:	0013883a 	mov	r9,zero
8021dcac:	3804d53a 	srli	r2,r7,20
8021dcb0:	382cd7fa 	srli	r22,r7,31
8021dcb4:	04400434 	movhi	r17,16
8021dcb8:	8c7fffc4 	addi	r17,r17,-1
8021dcbc:	1081ffcc 	andi	r2,r2,2047
8021dcc0:	3011883a 	mov	r8,r6
8021dcc4:	3c62703a 	and	r17,r7,r17
8021dcc8:	b5c03fcc 	andi	r23,r22,255
8021dccc:	10006c26 	beq	r2,zero,8021de80 <__divdf3+0x24c>
8021dcd0:	00c1ffc4 	movi	r3,2047
8021dcd4:	10c06426 	beq	r2,r3,8021de68 <__divdf3+0x234>
8021dcd8:	88c00434 	orhi	r3,r17,16
8021dcdc:	180690fa 	slli	r3,r3,3
8021dce0:	3022d77a 	srli	r17,r6,29
8021dce4:	301090fa 	slli	r8,r6,3
8021dce8:	10bf0044 	addi	r2,r2,-1023
8021dcec:	88e2b03a 	or	r17,r17,r3
8021dcf0:	000f883a 	mov	r7,zero
8021dcf4:	a58cf03a 	xor	r6,r20,r22
8021dcf8:	3cc8b03a 	or	r4,r7,r19
8021dcfc:	a8abc83a 	sub	r21,r21,r2
8021dd00:	008003c4 	movi	r2,15
8021dd04:	3007883a 	mov	r3,r6
8021dd08:	34c03fcc 	andi	r19,r6,255
8021dd0c:	11009036 	bltu	r2,r4,8021df50 <__divdf3+0x31c>
8021dd10:	200890ba 	slli	r4,r4,2
8021dd14:	00a008b4 	movhi	r2,32802
8021dd18:	10b74a04 	addi	r2,r2,-8920
8021dd1c:	2089883a 	add	r4,r4,r2
8021dd20:	20800017 	ldw	r2,0(r4)
8021dd24:	1000683a 	jmp	r2
8021dd28:	8021df50 	cmplti	zero,r16,-30851
8021dd2c:	8021dda0 	cmpeqi	zero,r16,-30858
8021dd30:	8021df40 	call	88021df4 <__reset+0x2001df4>
8021dd34:	8021dd94 	ori	zero,r16,34678
8021dd38:	8021df40 	call	88021df4 <__reset+0x2001df4>
8021dd3c:	8021df14 	ori	zero,r16,34684
8021dd40:	8021df40 	call	88021df4 <__reset+0x2001df4>
8021dd44:	8021dd94 	ori	zero,r16,34678
8021dd48:	8021dda0 	cmpeqi	zero,r16,-30858
8021dd4c:	8021dda0 	cmpeqi	zero,r16,-30858
8021dd50:	8021df14 	ori	zero,r16,34684
8021dd54:	8021dd94 	ori	zero,r16,34678
8021dd58:	8021dd84 	addi	zero,r16,-30858
8021dd5c:	8021dd84 	addi	zero,r16,-30858
8021dd60:	8021dd84 	addi	zero,r16,-30858
8021dd64:	8021e234 	orhi	zero,r16,34696
8021dd68:	2404b03a 	or	r2,r4,r16
8021dd6c:	1000661e 	bne	r2,zero,8021df08 <__divdf3+0x2d4>
8021dd70:	04c00204 	movi	r19,8
8021dd74:	0021883a 	mov	r16,zero
8021dd78:	0025883a 	mov	r18,zero
8021dd7c:	02400084 	movi	r9,2
8021dd80:	003fca06 	br	8021dcac <__reset+0xfa1fdcac>
8021dd84:	8023883a 	mov	r17,r16
8021dd88:	9011883a 	mov	r8,r18
8021dd8c:	e02f883a 	mov	r23,fp
8021dd90:	480f883a 	mov	r7,r9
8021dd94:	00800084 	movi	r2,2
8021dd98:	3881311e 	bne	r7,r2,8021e260 <__divdf3+0x62c>
8021dd9c:	b827883a 	mov	r19,r23
8021dda0:	98c0004c 	andi	r3,r19,1
8021dda4:	0081ffc4 	movi	r2,2047
8021dda8:	000b883a 	mov	r5,zero
8021ddac:	0025883a 	mov	r18,zero
8021ddb0:	1004953a 	slli	r2,r2,20
8021ddb4:	18c03fcc 	andi	r3,r3,255
8021ddb8:	04400434 	movhi	r17,16
8021ddbc:	8c7fffc4 	addi	r17,r17,-1
8021ddc0:	180697fa 	slli	r3,r3,31
8021ddc4:	2c4a703a 	and	r5,r5,r17
8021ddc8:	288ab03a 	or	r5,r5,r2
8021ddcc:	28c6b03a 	or	r3,r5,r3
8021ddd0:	9005883a 	mov	r2,r18
8021ddd4:	dfc00d17 	ldw	ra,52(sp)
8021ddd8:	df000c17 	ldw	fp,48(sp)
8021dddc:	ddc00b17 	ldw	r23,44(sp)
8021dde0:	dd800a17 	ldw	r22,40(sp)
8021dde4:	dd400917 	ldw	r21,36(sp)
8021dde8:	dd000817 	ldw	r20,32(sp)
8021ddec:	dcc00717 	ldw	r19,28(sp)
8021ddf0:	dc800617 	ldw	r18,24(sp)
8021ddf4:	dc400517 	ldw	r17,20(sp)
8021ddf8:	dc000417 	ldw	r16,16(sp)
8021ddfc:	dec00e04 	addi	sp,sp,56
8021de00:	f800283a 	ret
8021de04:	2404b03a 	or	r2,r4,r16
8021de08:	2027883a 	mov	r19,r4
8021de0c:	10003926 	beq	r2,zero,8021def4 <__divdf3+0x2c0>
8021de10:	80012e26 	beq	r16,zero,8021e2cc <__divdf3+0x698>
8021de14:	8009883a 	mov	r4,r16
8021de18:	d9800315 	stw	r6,12(sp)
8021de1c:	d9c00215 	stw	r7,8(sp)
8021de20:	020f8c40 	call	8020f8c4 <__clzsi2>
8021de24:	d9800317 	ldw	r6,12(sp)
8021de28:	d9c00217 	ldw	r7,8(sp)
8021de2c:	113ffd44 	addi	r4,r2,-11
8021de30:	00c00704 	movi	r3,28
8021de34:	19012116 	blt	r3,r4,8021e2bc <__divdf3+0x688>
8021de38:	00c00744 	movi	r3,29
8021de3c:	147ffe04 	addi	r17,r2,-8
8021de40:	1907c83a 	sub	r3,r3,r4
8021de44:	8460983a 	sll	r16,r16,r17
8021de48:	98c6d83a 	srl	r3,r19,r3
8021de4c:	9c64983a 	sll	r18,r19,r17
8021de50:	1c20b03a 	or	r16,r3,r16
8021de54:	1080fcc4 	addi	r2,r2,1011
8021de58:	00abc83a 	sub	r21,zero,r2
8021de5c:	0027883a 	mov	r19,zero
8021de60:	0013883a 	mov	r9,zero
8021de64:	003f9106 	br	8021dcac <__reset+0xfa1fdcac>
8021de68:	3446b03a 	or	r3,r6,r17
8021de6c:	18001f1e 	bne	r3,zero,8021deec <__divdf3+0x2b8>
8021de70:	0023883a 	mov	r17,zero
8021de74:	0011883a 	mov	r8,zero
8021de78:	01c00084 	movi	r7,2
8021de7c:	003f9d06 	br	8021dcf4 <__reset+0xfa1fdcf4>
8021de80:	3446b03a 	or	r3,r6,r17
8021de84:	18001526 	beq	r3,zero,8021dedc <__divdf3+0x2a8>
8021de88:	88011b26 	beq	r17,zero,8021e2f8 <__divdf3+0x6c4>
8021de8c:	8809883a 	mov	r4,r17
8021de90:	d9800315 	stw	r6,12(sp)
8021de94:	da400115 	stw	r9,4(sp)
8021de98:	020f8c40 	call	8020f8c4 <__clzsi2>
8021de9c:	d9800317 	ldw	r6,12(sp)
8021dea0:	da400117 	ldw	r9,4(sp)
8021dea4:	113ffd44 	addi	r4,r2,-11
8021dea8:	00c00704 	movi	r3,28
8021deac:	19010e16 	blt	r3,r4,8021e2e8 <__divdf3+0x6b4>
8021deb0:	00c00744 	movi	r3,29
8021deb4:	123ffe04 	addi	r8,r2,-8
8021deb8:	1907c83a 	sub	r3,r3,r4
8021debc:	8a22983a 	sll	r17,r17,r8
8021dec0:	30c6d83a 	srl	r3,r6,r3
8021dec4:	3210983a 	sll	r8,r6,r8
8021dec8:	1c62b03a 	or	r17,r3,r17
8021decc:	1080fcc4 	addi	r2,r2,1011
8021ded0:	0085c83a 	sub	r2,zero,r2
8021ded4:	000f883a 	mov	r7,zero
8021ded8:	003f8606 	br	8021dcf4 <__reset+0xfa1fdcf4>
8021dedc:	0023883a 	mov	r17,zero
8021dee0:	0011883a 	mov	r8,zero
8021dee4:	01c00044 	movi	r7,1
8021dee8:	003f8206 	br	8021dcf4 <__reset+0xfa1fdcf4>
8021deec:	01c000c4 	movi	r7,3
8021def0:	003f8006 	br	8021dcf4 <__reset+0xfa1fdcf4>
8021def4:	04c00104 	movi	r19,4
8021def8:	0021883a 	mov	r16,zero
8021defc:	0025883a 	mov	r18,zero
8021df00:	02400044 	movi	r9,1
8021df04:	003f6906 	br	8021dcac <__reset+0xfa1fdcac>
8021df08:	04c00304 	movi	r19,12
8021df0c:	024000c4 	movi	r9,3
8021df10:	003f6606 	br	8021dcac <__reset+0xfa1fdcac>
8021df14:	01400434 	movhi	r5,16
8021df18:	0007883a 	mov	r3,zero
8021df1c:	297fffc4 	addi	r5,r5,-1
8021df20:	04bfffc4 	movi	r18,-1
8021df24:	0081ffc4 	movi	r2,2047
8021df28:	003fa106 	br	8021ddb0 <__reset+0xfa1fddb0>
8021df2c:	00c00044 	movi	r3,1
8021df30:	1887c83a 	sub	r3,r3,r2
8021df34:	01000e04 	movi	r4,56
8021df38:	20c1210e 	bge	r4,r3,8021e3c0 <__divdf3+0x78c>
8021df3c:	98c0004c 	andi	r3,r19,1
8021df40:	0005883a 	mov	r2,zero
8021df44:	000b883a 	mov	r5,zero
8021df48:	0025883a 	mov	r18,zero
8021df4c:	003f9806 	br	8021ddb0 <__reset+0xfa1fddb0>
8021df50:	8c00fd36 	bltu	r17,r16,8021e348 <__divdf3+0x714>
8021df54:	8440fb26 	beq	r16,r17,8021e344 <__divdf3+0x710>
8021df58:	8007883a 	mov	r3,r16
8021df5c:	ad7fffc4 	addi	r21,r21,-1
8021df60:	0021883a 	mov	r16,zero
8021df64:	4004d63a 	srli	r2,r8,24
8021df68:	8822923a 	slli	r17,r17,8
8021df6c:	1809883a 	mov	r4,r3
8021df70:	402c923a 	slli	r22,r8,8
8021df74:	88b8b03a 	or	fp,r17,r2
8021df78:	e028d43a 	srli	r20,fp,16
8021df7c:	d8c00015 	stw	r3,0(sp)
8021df80:	e5ffffcc 	andi	r23,fp,65535
8021df84:	a00b883a 	mov	r5,r20
8021df88:	021d2cc0 	call	8021d2cc <__udivsi3>
8021df8c:	d8c00017 	ldw	r3,0(sp)
8021df90:	a00b883a 	mov	r5,r20
8021df94:	d8800315 	stw	r2,12(sp)
8021df98:	1809883a 	mov	r4,r3
8021df9c:	021d3300 	call	8021d330 <__umodsi3>
8021dfa0:	d9800317 	ldw	r6,12(sp)
8021dfa4:	1006943a 	slli	r3,r2,16
8021dfa8:	9004d43a 	srli	r2,r18,16
8021dfac:	b9a3383a 	mul	r17,r23,r6
8021dfb0:	10c4b03a 	or	r2,r2,r3
8021dfb4:	1440062e 	bgeu	r2,r17,8021dfd0 <__divdf3+0x39c>
8021dfb8:	1705883a 	add	r2,r2,fp
8021dfbc:	30ffffc4 	addi	r3,r6,-1
8021dfc0:	1700ee36 	bltu	r2,fp,8021e37c <__divdf3+0x748>
8021dfc4:	1440ed2e 	bgeu	r2,r17,8021e37c <__divdf3+0x748>
8021dfc8:	31bfff84 	addi	r6,r6,-2
8021dfcc:	1705883a 	add	r2,r2,fp
8021dfd0:	1463c83a 	sub	r17,r2,r17
8021dfd4:	a00b883a 	mov	r5,r20
8021dfd8:	8809883a 	mov	r4,r17
8021dfdc:	d9800315 	stw	r6,12(sp)
8021dfe0:	021d2cc0 	call	8021d2cc <__udivsi3>
8021dfe4:	a00b883a 	mov	r5,r20
8021dfe8:	8809883a 	mov	r4,r17
8021dfec:	d8800215 	stw	r2,8(sp)
8021dff0:	021d3300 	call	8021d330 <__umodsi3>
8021dff4:	d9c00217 	ldw	r7,8(sp)
8021dff8:	1004943a 	slli	r2,r2,16
8021dffc:	94bfffcc 	andi	r18,r18,65535
8021e000:	b9d1383a 	mul	r8,r23,r7
8021e004:	90a4b03a 	or	r18,r18,r2
8021e008:	d9800317 	ldw	r6,12(sp)
8021e00c:	9200062e 	bgeu	r18,r8,8021e028 <__divdf3+0x3f4>
8021e010:	9725883a 	add	r18,r18,fp
8021e014:	38bfffc4 	addi	r2,r7,-1
8021e018:	9700d636 	bltu	r18,fp,8021e374 <__divdf3+0x740>
8021e01c:	9200d52e 	bgeu	r18,r8,8021e374 <__divdf3+0x740>
8021e020:	39ffff84 	addi	r7,r7,-2
8021e024:	9725883a 	add	r18,r18,fp
8021e028:	3004943a 	slli	r2,r6,16
8021e02c:	b012d43a 	srli	r9,r22,16
8021e030:	b1bfffcc 	andi	r6,r22,65535
8021e034:	11e2b03a 	or	r17,r2,r7
8021e038:	8806d43a 	srli	r3,r17,16
8021e03c:	893fffcc 	andi	r4,r17,65535
8021e040:	218b383a 	mul	r5,r4,r6
8021e044:	30c5383a 	mul	r2,r6,r3
8021e048:	2249383a 	mul	r4,r4,r9
8021e04c:	280ed43a 	srli	r7,r5,16
8021e050:	9225c83a 	sub	r18,r18,r8
8021e054:	2089883a 	add	r4,r4,r2
8021e058:	3909883a 	add	r4,r7,r4
8021e05c:	1a47383a 	mul	r3,r3,r9
8021e060:	2080022e 	bgeu	r4,r2,8021e06c <__divdf3+0x438>
8021e064:	00800074 	movhi	r2,1
8021e068:	1887883a 	add	r3,r3,r2
8021e06c:	2004d43a 	srli	r2,r4,16
8021e070:	2008943a 	slli	r4,r4,16
8021e074:	297fffcc 	andi	r5,r5,65535
8021e078:	10c7883a 	add	r3,r2,r3
8021e07c:	2149883a 	add	r4,r4,r5
8021e080:	90c0a536 	bltu	r18,r3,8021e318 <__divdf3+0x6e4>
8021e084:	90c0bf26 	beq	r18,r3,8021e384 <__divdf3+0x750>
8021e088:	90c7c83a 	sub	r3,r18,r3
8021e08c:	810fc83a 	sub	r7,r16,r4
8021e090:	81e5803a 	cmpltu	r18,r16,r7
8021e094:	1ca5c83a 	sub	r18,r3,r18
8021e098:	e480c126 	beq	fp,r18,8021e3a0 <__divdf3+0x76c>
8021e09c:	a00b883a 	mov	r5,r20
8021e0a0:	9009883a 	mov	r4,r18
8021e0a4:	d9800315 	stw	r6,12(sp)
8021e0a8:	d9c00215 	stw	r7,8(sp)
8021e0ac:	da400115 	stw	r9,4(sp)
8021e0b0:	021d2cc0 	call	8021d2cc <__udivsi3>
8021e0b4:	a00b883a 	mov	r5,r20
8021e0b8:	9009883a 	mov	r4,r18
8021e0bc:	d8800015 	stw	r2,0(sp)
8021e0c0:	021d3300 	call	8021d330 <__umodsi3>
8021e0c4:	d9c00217 	ldw	r7,8(sp)
8021e0c8:	da000017 	ldw	r8,0(sp)
8021e0cc:	1006943a 	slli	r3,r2,16
8021e0d0:	3804d43a 	srli	r2,r7,16
8021e0d4:	ba21383a 	mul	r16,r23,r8
8021e0d8:	d9800317 	ldw	r6,12(sp)
8021e0dc:	10c4b03a 	or	r2,r2,r3
8021e0e0:	da400117 	ldw	r9,4(sp)
8021e0e4:	1400062e 	bgeu	r2,r16,8021e100 <__divdf3+0x4cc>
8021e0e8:	1705883a 	add	r2,r2,fp
8021e0ec:	40ffffc4 	addi	r3,r8,-1
8021e0f0:	1700ad36 	bltu	r2,fp,8021e3a8 <__divdf3+0x774>
8021e0f4:	1400ac2e 	bgeu	r2,r16,8021e3a8 <__divdf3+0x774>
8021e0f8:	423fff84 	addi	r8,r8,-2
8021e0fc:	1705883a 	add	r2,r2,fp
8021e100:	1421c83a 	sub	r16,r2,r16
8021e104:	a00b883a 	mov	r5,r20
8021e108:	8009883a 	mov	r4,r16
8021e10c:	d9800315 	stw	r6,12(sp)
8021e110:	d9c00215 	stw	r7,8(sp)
8021e114:	da000015 	stw	r8,0(sp)
8021e118:	da400115 	stw	r9,4(sp)
8021e11c:	021d2cc0 	call	8021d2cc <__udivsi3>
8021e120:	8009883a 	mov	r4,r16
8021e124:	a00b883a 	mov	r5,r20
8021e128:	1025883a 	mov	r18,r2
8021e12c:	021d3300 	call	8021d330 <__umodsi3>
8021e130:	d9c00217 	ldw	r7,8(sp)
8021e134:	1004943a 	slli	r2,r2,16
8021e138:	bcaf383a 	mul	r23,r23,r18
8021e13c:	393fffcc 	andi	r4,r7,65535
8021e140:	2088b03a 	or	r4,r4,r2
8021e144:	d9800317 	ldw	r6,12(sp)
8021e148:	da000017 	ldw	r8,0(sp)
8021e14c:	da400117 	ldw	r9,4(sp)
8021e150:	25c0062e 	bgeu	r4,r23,8021e16c <__divdf3+0x538>
8021e154:	2709883a 	add	r4,r4,fp
8021e158:	90bfffc4 	addi	r2,r18,-1
8021e15c:	27009436 	bltu	r4,fp,8021e3b0 <__divdf3+0x77c>
8021e160:	25c0932e 	bgeu	r4,r23,8021e3b0 <__divdf3+0x77c>
8021e164:	94bfff84 	addi	r18,r18,-2
8021e168:	2709883a 	add	r4,r4,fp
8021e16c:	4004943a 	slli	r2,r8,16
8021e170:	25efc83a 	sub	r23,r4,r23
8021e174:	1490b03a 	or	r8,r2,r18
8021e178:	4008d43a 	srli	r4,r8,16
8021e17c:	40ffffcc 	andi	r3,r8,65535
8021e180:	30c5383a 	mul	r2,r6,r3
8021e184:	1a47383a 	mul	r3,r3,r9
8021e188:	310d383a 	mul	r6,r6,r4
8021e18c:	100ad43a 	srli	r5,r2,16
8021e190:	4913383a 	mul	r9,r9,r4
8021e194:	1987883a 	add	r3,r3,r6
8021e198:	28c7883a 	add	r3,r5,r3
8021e19c:	1980022e 	bgeu	r3,r6,8021e1a8 <__divdf3+0x574>
8021e1a0:	01000074 	movhi	r4,1
8021e1a4:	4913883a 	add	r9,r9,r4
8021e1a8:	1808d43a 	srli	r4,r3,16
8021e1ac:	1806943a 	slli	r3,r3,16
8021e1b0:	10bfffcc 	andi	r2,r2,65535
8021e1b4:	2253883a 	add	r9,r4,r9
8021e1b8:	1887883a 	add	r3,r3,r2
8021e1bc:	ba403836 	bltu	r23,r9,8021e2a0 <__divdf3+0x66c>
8021e1c0:	ba403626 	beq	r23,r9,8021e29c <__divdf3+0x668>
8021e1c4:	42000054 	ori	r8,r8,1
8021e1c8:	a880ffc4 	addi	r2,r21,1023
8021e1cc:	00bf570e 	bge	zero,r2,8021df2c <__reset+0xfa1fdf2c>
8021e1d0:	40c001cc 	andi	r3,r8,7
8021e1d4:	18000726 	beq	r3,zero,8021e1f4 <__divdf3+0x5c0>
8021e1d8:	40c003cc 	andi	r3,r8,15
8021e1dc:	01000104 	movi	r4,4
8021e1e0:	19000426 	beq	r3,r4,8021e1f4 <__divdf3+0x5c0>
8021e1e4:	4107883a 	add	r3,r8,r4
8021e1e8:	1a11803a 	cmpltu	r8,r3,r8
8021e1ec:	8a23883a 	add	r17,r17,r8
8021e1f0:	1811883a 	mov	r8,r3
8021e1f4:	88c0402c 	andhi	r3,r17,256
8021e1f8:	18000426 	beq	r3,zero,8021e20c <__divdf3+0x5d8>
8021e1fc:	00ffc034 	movhi	r3,65280
8021e200:	18ffffc4 	addi	r3,r3,-1
8021e204:	a8810004 	addi	r2,r21,1024
8021e208:	88e2703a 	and	r17,r17,r3
8021e20c:	00c1ff84 	movi	r3,2046
8021e210:	18bee316 	blt	r3,r2,8021dda0 <__reset+0xfa1fdda0>
8021e214:	8824977a 	slli	r18,r17,29
8021e218:	4010d0fa 	srli	r8,r8,3
8021e21c:	8822927a 	slli	r17,r17,9
8021e220:	1081ffcc 	andi	r2,r2,2047
8021e224:	9224b03a 	or	r18,r18,r8
8021e228:	880ad33a 	srli	r5,r17,12
8021e22c:	98c0004c 	andi	r3,r19,1
8021e230:	003edf06 	br	8021ddb0 <__reset+0xfa1fddb0>
8021e234:	8080022c 	andhi	r2,r16,8
8021e238:	10001226 	beq	r2,zero,8021e284 <__divdf3+0x650>
8021e23c:	8880022c 	andhi	r2,r17,8
8021e240:	1000101e 	bne	r2,zero,8021e284 <__divdf3+0x650>
8021e244:	00800434 	movhi	r2,16
8021e248:	89400234 	orhi	r5,r17,8
8021e24c:	10bfffc4 	addi	r2,r2,-1
8021e250:	b007883a 	mov	r3,r22
8021e254:	288a703a 	and	r5,r5,r2
8021e258:	4025883a 	mov	r18,r8
8021e25c:	003f3106 	br	8021df24 <__reset+0xfa1fdf24>
8021e260:	008000c4 	movi	r2,3
8021e264:	3880a626 	beq	r7,r2,8021e500 <__divdf3+0x8cc>
8021e268:	00800044 	movi	r2,1
8021e26c:	3880521e 	bne	r7,r2,8021e3b8 <__divdf3+0x784>
8021e270:	b807883a 	mov	r3,r23
8021e274:	0005883a 	mov	r2,zero
8021e278:	000b883a 	mov	r5,zero
8021e27c:	0025883a 	mov	r18,zero
8021e280:	003ecb06 	br	8021ddb0 <__reset+0xfa1fddb0>
8021e284:	00800434 	movhi	r2,16
8021e288:	81400234 	orhi	r5,r16,8
8021e28c:	10bfffc4 	addi	r2,r2,-1
8021e290:	a007883a 	mov	r3,r20
8021e294:	288a703a 	and	r5,r5,r2
8021e298:	003f2206 	br	8021df24 <__reset+0xfa1fdf24>
8021e29c:	183fca26 	beq	r3,zero,8021e1c8 <__reset+0xfa1fe1c8>
8021e2a0:	e5ef883a 	add	r23,fp,r23
8021e2a4:	40bfffc4 	addi	r2,r8,-1
8021e2a8:	bf00392e 	bgeu	r23,fp,8021e390 <__divdf3+0x75c>
8021e2ac:	1011883a 	mov	r8,r2
8021e2b0:	ba7fc41e 	bne	r23,r9,8021e1c4 <__reset+0xfa1fe1c4>
8021e2b4:	b0ffc31e 	bne	r22,r3,8021e1c4 <__reset+0xfa1fe1c4>
8021e2b8:	003fc306 	br	8021e1c8 <__reset+0xfa1fe1c8>
8021e2bc:	143ff604 	addi	r16,r2,-40
8021e2c0:	9c20983a 	sll	r16,r19,r16
8021e2c4:	0025883a 	mov	r18,zero
8021e2c8:	003ee206 	br	8021de54 <__reset+0xfa1fde54>
8021e2cc:	d9800315 	stw	r6,12(sp)
8021e2d0:	d9c00215 	stw	r7,8(sp)
8021e2d4:	020f8c40 	call	8020f8c4 <__clzsi2>
8021e2d8:	10800804 	addi	r2,r2,32
8021e2dc:	d9c00217 	ldw	r7,8(sp)
8021e2e0:	d9800317 	ldw	r6,12(sp)
8021e2e4:	003ed106 	br	8021de2c <__reset+0xfa1fde2c>
8021e2e8:	147ff604 	addi	r17,r2,-40
8021e2ec:	3462983a 	sll	r17,r6,r17
8021e2f0:	0011883a 	mov	r8,zero
8021e2f4:	003ef506 	br	8021decc <__reset+0xfa1fdecc>
8021e2f8:	3009883a 	mov	r4,r6
8021e2fc:	d9800315 	stw	r6,12(sp)
8021e300:	da400115 	stw	r9,4(sp)
8021e304:	020f8c40 	call	8020f8c4 <__clzsi2>
8021e308:	10800804 	addi	r2,r2,32
8021e30c:	da400117 	ldw	r9,4(sp)
8021e310:	d9800317 	ldw	r6,12(sp)
8021e314:	003ee306 	br	8021dea4 <__reset+0xfa1fdea4>
8021e318:	85a1883a 	add	r16,r16,r22
8021e31c:	8585803a 	cmpltu	r2,r16,r22
8021e320:	1705883a 	add	r2,r2,fp
8021e324:	14a5883a 	add	r18,r2,r18
8021e328:	88bfffc4 	addi	r2,r17,-1
8021e32c:	e4800c2e 	bgeu	fp,r18,8021e360 <__divdf3+0x72c>
8021e330:	90c03e36 	bltu	r18,r3,8021e42c <__divdf3+0x7f8>
8021e334:	1c806926 	beq	r3,r18,8021e4dc <__divdf3+0x8a8>
8021e338:	90c7c83a 	sub	r3,r18,r3
8021e33c:	1023883a 	mov	r17,r2
8021e340:	003f5206 	br	8021e08c <__reset+0xfa1fe08c>
8021e344:	923f0436 	bltu	r18,r8,8021df58 <__reset+0xfa1fdf58>
8021e348:	800897fa 	slli	r4,r16,31
8021e34c:	9004d07a 	srli	r2,r18,1
8021e350:	8006d07a 	srli	r3,r16,1
8021e354:	902097fa 	slli	r16,r18,31
8021e358:	20a4b03a 	or	r18,r4,r2
8021e35c:	003f0106 	br	8021df64 <__reset+0xfa1fdf64>
8021e360:	e4bff51e 	bne	fp,r18,8021e338 <__reset+0xfa1fe338>
8021e364:	85bff22e 	bgeu	r16,r22,8021e330 <__reset+0xfa1fe330>
8021e368:	e0c7c83a 	sub	r3,fp,r3
8021e36c:	1023883a 	mov	r17,r2
8021e370:	003f4606 	br	8021e08c <__reset+0xfa1fe08c>
8021e374:	100f883a 	mov	r7,r2
8021e378:	003f2b06 	br	8021e028 <__reset+0xfa1fe028>
8021e37c:	180d883a 	mov	r6,r3
8021e380:	003f1306 	br	8021dfd0 <__reset+0xfa1fdfd0>
8021e384:	813fe436 	bltu	r16,r4,8021e318 <__reset+0xfa1fe318>
8021e388:	0007883a 	mov	r3,zero
8021e38c:	003f3f06 	br	8021e08c <__reset+0xfa1fe08c>
8021e390:	ba402c36 	bltu	r23,r9,8021e444 <__divdf3+0x810>
8021e394:	4dc05426 	beq	r9,r23,8021e4e8 <__divdf3+0x8b4>
8021e398:	1011883a 	mov	r8,r2
8021e39c:	003f8906 	br	8021e1c4 <__reset+0xfa1fe1c4>
8021e3a0:	023fffc4 	movi	r8,-1
8021e3a4:	003f8806 	br	8021e1c8 <__reset+0xfa1fe1c8>
8021e3a8:	1811883a 	mov	r8,r3
8021e3ac:	003f5406 	br	8021e100 <__reset+0xfa1fe100>
8021e3b0:	1025883a 	mov	r18,r2
8021e3b4:	003f6d06 	br	8021e16c <__reset+0xfa1fe16c>
8021e3b8:	b827883a 	mov	r19,r23
8021e3bc:	003f8206 	br	8021e1c8 <__reset+0xfa1fe1c8>
8021e3c0:	010007c4 	movi	r4,31
8021e3c4:	20c02616 	blt	r4,r3,8021e460 <__divdf3+0x82c>
8021e3c8:	00800804 	movi	r2,32
8021e3cc:	10c5c83a 	sub	r2,r2,r3
8021e3d0:	888a983a 	sll	r5,r17,r2
8021e3d4:	40c8d83a 	srl	r4,r8,r3
8021e3d8:	4084983a 	sll	r2,r8,r2
8021e3dc:	88e2d83a 	srl	r17,r17,r3
8021e3e0:	2906b03a 	or	r3,r5,r4
8021e3e4:	1004c03a 	cmpne	r2,r2,zero
8021e3e8:	1886b03a 	or	r3,r3,r2
8021e3ec:	188001cc 	andi	r2,r3,7
8021e3f0:	10000726 	beq	r2,zero,8021e410 <__divdf3+0x7dc>
8021e3f4:	188003cc 	andi	r2,r3,15
8021e3f8:	01000104 	movi	r4,4
8021e3fc:	11000426 	beq	r2,r4,8021e410 <__divdf3+0x7dc>
8021e400:	1805883a 	mov	r2,r3
8021e404:	10c00104 	addi	r3,r2,4
8021e408:	1885803a 	cmpltu	r2,r3,r2
8021e40c:	88a3883a 	add	r17,r17,r2
8021e410:	8880202c 	andhi	r2,r17,128
8021e414:	10002726 	beq	r2,zero,8021e4b4 <__divdf3+0x880>
8021e418:	98c0004c 	andi	r3,r19,1
8021e41c:	00800044 	movi	r2,1
8021e420:	000b883a 	mov	r5,zero
8021e424:	0025883a 	mov	r18,zero
8021e428:	003e6106 	br	8021ddb0 <__reset+0xfa1fddb0>
8021e42c:	85a1883a 	add	r16,r16,r22
8021e430:	8585803a 	cmpltu	r2,r16,r22
8021e434:	1705883a 	add	r2,r2,fp
8021e438:	14a5883a 	add	r18,r2,r18
8021e43c:	8c7fff84 	addi	r17,r17,-2
8021e440:	003f1106 	br	8021e088 <__reset+0xfa1fe088>
8021e444:	b589883a 	add	r4,r22,r22
8021e448:	25ad803a 	cmpltu	r22,r4,r22
8021e44c:	b739883a 	add	fp,r22,fp
8021e450:	40bfff84 	addi	r2,r8,-2
8021e454:	bf2f883a 	add	r23,r23,fp
8021e458:	202d883a 	mov	r22,r4
8021e45c:	003f9306 	br	8021e2ac <__reset+0xfa1fe2ac>
8021e460:	013ff844 	movi	r4,-31
8021e464:	2085c83a 	sub	r2,r4,r2
8021e468:	8888d83a 	srl	r4,r17,r2
8021e46c:	00800804 	movi	r2,32
8021e470:	18802126 	beq	r3,r2,8021e4f8 <__divdf3+0x8c4>
8021e474:	00801004 	movi	r2,64
8021e478:	10c5c83a 	sub	r2,r2,r3
8021e47c:	8884983a 	sll	r2,r17,r2
8021e480:	1204b03a 	or	r2,r2,r8
8021e484:	1004c03a 	cmpne	r2,r2,zero
8021e488:	2084b03a 	or	r2,r4,r2
8021e48c:	144001cc 	andi	r17,r2,7
8021e490:	88000d1e 	bne	r17,zero,8021e4c8 <__divdf3+0x894>
8021e494:	000b883a 	mov	r5,zero
8021e498:	1024d0fa 	srli	r18,r2,3
8021e49c:	98c0004c 	andi	r3,r19,1
8021e4a0:	0005883a 	mov	r2,zero
8021e4a4:	9464b03a 	or	r18,r18,r17
8021e4a8:	003e4106 	br	8021ddb0 <__reset+0xfa1fddb0>
8021e4ac:	1007883a 	mov	r3,r2
8021e4b0:	0023883a 	mov	r17,zero
8021e4b4:	880a927a 	slli	r5,r17,9
8021e4b8:	1805883a 	mov	r2,r3
8021e4bc:	8822977a 	slli	r17,r17,29
8021e4c0:	280ad33a 	srli	r5,r5,12
8021e4c4:	003ff406 	br	8021e498 <__reset+0xfa1fe498>
8021e4c8:	10c003cc 	andi	r3,r2,15
8021e4cc:	01000104 	movi	r4,4
8021e4d0:	193ff626 	beq	r3,r4,8021e4ac <__reset+0xfa1fe4ac>
8021e4d4:	0023883a 	mov	r17,zero
8021e4d8:	003fca06 	br	8021e404 <__reset+0xfa1fe404>
8021e4dc:	813fd336 	bltu	r16,r4,8021e42c <__reset+0xfa1fe42c>
8021e4e0:	1023883a 	mov	r17,r2
8021e4e4:	003fa806 	br	8021e388 <__reset+0xfa1fe388>
8021e4e8:	b0ffd636 	bltu	r22,r3,8021e444 <__reset+0xfa1fe444>
8021e4ec:	1011883a 	mov	r8,r2
8021e4f0:	b0ff341e 	bne	r22,r3,8021e1c4 <__reset+0xfa1fe1c4>
8021e4f4:	003f3406 	br	8021e1c8 <__reset+0xfa1fe1c8>
8021e4f8:	0005883a 	mov	r2,zero
8021e4fc:	003fe006 	br	8021e480 <__reset+0xfa1fe480>
8021e500:	00800434 	movhi	r2,16
8021e504:	89400234 	orhi	r5,r17,8
8021e508:	10bfffc4 	addi	r2,r2,-1
8021e50c:	b807883a 	mov	r3,r23
8021e510:	288a703a 	and	r5,r5,r2
8021e514:	4025883a 	mov	r18,r8
8021e518:	003e8206 	br	8021df24 <__reset+0xfa1fdf24>

8021e51c <__eqdf2>:
8021e51c:	2804d53a 	srli	r2,r5,20
8021e520:	3806d53a 	srli	r3,r7,20
8021e524:	02000434 	movhi	r8,16
8021e528:	423fffc4 	addi	r8,r8,-1
8021e52c:	1081ffcc 	andi	r2,r2,2047
8021e530:	0281ffc4 	movi	r10,2047
8021e534:	2a12703a 	and	r9,r5,r8
8021e538:	18c1ffcc 	andi	r3,r3,2047
8021e53c:	3a10703a 	and	r8,r7,r8
8021e540:	280ad7fa 	srli	r5,r5,31
8021e544:	380ed7fa 	srli	r7,r7,31
8021e548:	12801026 	beq	r2,r10,8021e58c <__eqdf2+0x70>
8021e54c:	0281ffc4 	movi	r10,2047
8021e550:	1a800a26 	beq	r3,r10,8021e57c <__eqdf2+0x60>
8021e554:	10c00226 	beq	r2,r3,8021e560 <__eqdf2+0x44>
8021e558:	00800044 	movi	r2,1
8021e55c:	f800283a 	ret
8021e560:	4a3ffd1e 	bne	r9,r8,8021e558 <__reset+0xfa1fe558>
8021e564:	21bffc1e 	bne	r4,r6,8021e558 <__reset+0xfa1fe558>
8021e568:	29c00c26 	beq	r5,r7,8021e59c <__eqdf2+0x80>
8021e56c:	103ffa1e 	bne	r2,zero,8021e558 <__reset+0xfa1fe558>
8021e570:	2244b03a 	or	r2,r4,r9
8021e574:	1004c03a 	cmpne	r2,r2,zero
8021e578:	f800283a 	ret
8021e57c:	3214b03a 	or	r10,r6,r8
8021e580:	503ff426 	beq	r10,zero,8021e554 <__reset+0xfa1fe554>
8021e584:	00800044 	movi	r2,1
8021e588:	f800283a 	ret
8021e58c:	2254b03a 	or	r10,r4,r9
8021e590:	503fee26 	beq	r10,zero,8021e54c <__reset+0xfa1fe54c>
8021e594:	00800044 	movi	r2,1
8021e598:	f800283a 	ret
8021e59c:	0005883a 	mov	r2,zero
8021e5a0:	f800283a 	ret

8021e5a4 <__ledf2>:
8021e5a4:	2804d53a 	srli	r2,r5,20
8021e5a8:	3810d53a 	srli	r8,r7,20
8021e5ac:	00c00434 	movhi	r3,16
8021e5b0:	18ffffc4 	addi	r3,r3,-1
8021e5b4:	1081ffcc 	andi	r2,r2,2047
8021e5b8:	0241ffc4 	movi	r9,2047
8021e5bc:	28d4703a 	and	r10,r5,r3
8021e5c0:	4201ffcc 	andi	r8,r8,2047
8021e5c4:	38c6703a 	and	r3,r7,r3
8021e5c8:	280ad7fa 	srli	r5,r5,31
8021e5cc:	380ed7fa 	srli	r7,r7,31
8021e5d0:	12401f26 	beq	r2,r9,8021e650 <__ledf2+0xac>
8021e5d4:	0241ffc4 	movi	r9,2047
8021e5d8:	42401426 	beq	r8,r9,8021e62c <__ledf2+0x88>
8021e5dc:	1000091e 	bne	r2,zero,8021e604 <__ledf2+0x60>
8021e5e0:	2296b03a 	or	r11,r4,r10
8021e5e4:	5813003a 	cmpeq	r9,r11,zero
8021e5e8:	29403fcc 	andi	r5,r5,255
8021e5ec:	40000a1e 	bne	r8,zero,8021e618 <__ledf2+0x74>
8021e5f0:	30d8b03a 	or	r12,r6,r3
8021e5f4:	6000081e 	bne	r12,zero,8021e618 <__ledf2+0x74>
8021e5f8:	0005883a 	mov	r2,zero
8021e5fc:	5800111e 	bne	r11,zero,8021e644 <__ledf2+0xa0>
8021e600:	f800283a 	ret
8021e604:	29403fcc 	andi	r5,r5,255
8021e608:	40000c1e 	bne	r8,zero,8021e63c <__ledf2+0x98>
8021e60c:	30d2b03a 	or	r9,r6,r3
8021e610:	48000c26 	beq	r9,zero,8021e644 <__ledf2+0xa0>
8021e614:	0013883a 	mov	r9,zero
8021e618:	39c03fcc 	andi	r7,r7,255
8021e61c:	48000826 	beq	r9,zero,8021e640 <__ledf2+0x9c>
8021e620:	38001126 	beq	r7,zero,8021e668 <__ledf2+0xc4>
8021e624:	00800044 	movi	r2,1
8021e628:	f800283a 	ret
8021e62c:	30d2b03a 	or	r9,r6,r3
8021e630:	483fea26 	beq	r9,zero,8021e5dc <__reset+0xfa1fe5dc>
8021e634:	00800084 	movi	r2,2
8021e638:	f800283a 	ret
8021e63c:	39c03fcc 	andi	r7,r7,255
8021e640:	39400726 	beq	r7,r5,8021e660 <__ledf2+0xbc>
8021e644:	2800081e 	bne	r5,zero,8021e668 <__ledf2+0xc4>
8021e648:	00800044 	movi	r2,1
8021e64c:	f800283a 	ret
8021e650:	2292b03a 	or	r9,r4,r10
8021e654:	483fdf26 	beq	r9,zero,8021e5d4 <__reset+0xfa1fe5d4>
8021e658:	00800084 	movi	r2,2
8021e65c:	f800283a 	ret
8021e660:	4080030e 	bge	r8,r2,8021e670 <__ledf2+0xcc>
8021e664:	383fef26 	beq	r7,zero,8021e624 <__reset+0xfa1fe624>
8021e668:	00bfffc4 	movi	r2,-1
8021e66c:	f800283a 	ret
8021e670:	123feb16 	blt	r2,r8,8021e620 <__reset+0xfa1fe620>
8021e674:	1abff336 	bltu	r3,r10,8021e644 <__reset+0xfa1fe644>
8021e678:	50c00326 	beq	r10,r3,8021e688 <__ledf2+0xe4>
8021e67c:	50c0042e 	bgeu	r10,r3,8021e690 <__ledf2+0xec>
8021e680:	283fe81e 	bne	r5,zero,8021e624 <__reset+0xfa1fe624>
8021e684:	003ff806 	br	8021e668 <__reset+0xfa1fe668>
8021e688:	313fee36 	bltu	r6,r4,8021e644 <__reset+0xfa1fe644>
8021e68c:	21bffc36 	bltu	r4,r6,8021e680 <__reset+0xfa1fe680>
8021e690:	0005883a 	mov	r2,zero
8021e694:	f800283a 	ret

8021e698 <__floatunsidf>:
8021e698:	defffe04 	addi	sp,sp,-8
8021e69c:	dc000015 	stw	r16,0(sp)
8021e6a0:	dfc00115 	stw	ra,4(sp)
8021e6a4:	2021883a 	mov	r16,r4
8021e6a8:	20002226 	beq	r4,zero,8021e734 <__floatunsidf+0x9c>
8021e6ac:	020f8c40 	call	8020f8c4 <__clzsi2>
8021e6b0:	01010784 	movi	r4,1054
8021e6b4:	2089c83a 	sub	r4,r4,r2
8021e6b8:	01810cc4 	movi	r6,1075
8021e6bc:	310dc83a 	sub	r6,r6,r4
8021e6c0:	00c007c4 	movi	r3,31
8021e6c4:	1980120e 	bge	r3,r6,8021e710 <__floatunsidf+0x78>
8021e6c8:	00c104c4 	movi	r3,1043
8021e6cc:	1907c83a 	sub	r3,r3,r4
8021e6d0:	80ca983a 	sll	r5,r16,r3
8021e6d4:	00800434 	movhi	r2,16
8021e6d8:	10bfffc4 	addi	r2,r2,-1
8021e6dc:	2101ffcc 	andi	r4,r4,2047
8021e6e0:	0021883a 	mov	r16,zero
8021e6e4:	288a703a 	and	r5,r5,r2
8021e6e8:	2008953a 	slli	r4,r4,20
8021e6ec:	00c00434 	movhi	r3,16
8021e6f0:	18ffffc4 	addi	r3,r3,-1
8021e6f4:	28c6703a 	and	r3,r5,r3
8021e6f8:	8005883a 	mov	r2,r16
8021e6fc:	1906b03a 	or	r3,r3,r4
8021e700:	dfc00117 	ldw	ra,4(sp)
8021e704:	dc000017 	ldw	r16,0(sp)
8021e708:	dec00204 	addi	sp,sp,8
8021e70c:	f800283a 	ret
8021e710:	00c002c4 	movi	r3,11
8021e714:	188bc83a 	sub	r5,r3,r2
8021e718:	814ad83a 	srl	r5,r16,r5
8021e71c:	00c00434 	movhi	r3,16
8021e720:	18ffffc4 	addi	r3,r3,-1
8021e724:	81a0983a 	sll	r16,r16,r6
8021e728:	2101ffcc 	andi	r4,r4,2047
8021e72c:	28ca703a 	and	r5,r5,r3
8021e730:	003fed06 	br	8021e6e8 <__reset+0xfa1fe6e8>
8021e734:	0009883a 	mov	r4,zero
8021e738:	000b883a 	mov	r5,zero
8021e73c:	003fea06 	br	8021e6e8 <__reset+0xfa1fe6e8>

8021e740 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
8021e740:	defffb04 	addi	sp,sp,-20
8021e744:	df000415 	stw	fp,16(sp)
8021e748:	df000404 	addi	fp,sp,16
8021e74c:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
8021e750:	008000c4 	movi	r2,3
8021e754:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
8021e758:	e0fffd17 	ldw	r3,-12(fp)
8021e75c:	008003f4 	movhi	r2,15
8021e760:	10909004 	addi	r2,r2,16960
8021e764:	1887383a 	mul	r3,r3,r2
8021e768:	00817db4 	movhi	r2,1526
8021e76c:	10b84004 	addi	r2,r2,-7936
8021e770:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
8021e774:	00a00034 	movhi	r2,32768
8021e778:	10bfffc4 	addi	r2,r2,-1
8021e77c:	10c5203a 	divu	r2,r2,r3
8021e780:	e0ffff17 	ldw	r3,-4(fp)
8021e784:	1885203a 	divu	r2,r3,r2
8021e788:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
8021e78c:	e0bffe17 	ldw	r2,-8(fp)
8021e790:	10002526 	beq	r2,zero,8021e828 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
8021e794:	e03ffc15 	stw	zero,-16(fp)
8021e798:	00001406 	br	8021e7ec <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
8021e79c:	00a00034 	movhi	r2,32768
8021e7a0:	10bfffc4 	addi	r2,r2,-1
8021e7a4:	10bfffc4 	addi	r2,r2,-1
8021e7a8:	103ffe1e 	bne	r2,zero,8021e7a4 <__reset+0xfa1fe7a4>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
8021e7ac:	e0fffd17 	ldw	r3,-12(fp)
8021e7b0:	008003f4 	movhi	r2,15
8021e7b4:	10909004 	addi	r2,r2,16960
8021e7b8:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
8021e7bc:	00817db4 	movhi	r2,1526
8021e7c0:	10b84004 	addi	r2,r2,-7936
8021e7c4:	10c7203a 	divu	r3,r2,r3
8021e7c8:	00a00034 	movhi	r2,32768
8021e7cc:	10bfffc4 	addi	r2,r2,-1
8021e7d0:	10c5203a 	divu	r2,r2,r3
8021e7d4:	e0ffff17 	ldw	r3,-4(fp)
8021e7d8:	1885c83a 	sub	r2,r3,r2
8021e7dc:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
8021e7e0:	e0bffc17 	ldw	r2,-16(fp)
8021e7e4:	10800044 	addi	r2,r2,1
8021e7e8:	e0bffc15 	stw	r2,-16(fp)
8021e7ec:	e0fffc17 	ldw	r3,-16(fp)
8021e7f0:	e0bffe17 	ldw	r2,-8(fp)
8021e7f4:	18bfe916 	blt	r3,r2,8021e79c <__reset+0xfa1fe79c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021e7f8:	e0fffd17 	ldw	r3,-12(fp)
8021e7fc:	008003f4 	movhi	r2,15
8021e800:	10909004 	addi	r2,r2,16960
8021e804:	1887383a 	mul	r3,r3,r2
8021e808:	00817db4 	movhi	r2,1526
8021e80c:	10b84004 	addi	r2,r2,-7936
8021e810:	10c7203a 	divu	r3,r2,r3
8021e814:	e0bfff17 	ldw	r2,-4(fp)
8021e818:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8021e81c:	10bfffc4 	addi	r2,r2,-1
8021e820:	103ffe1e 	bne	r2,zero,8021e81c <__reset+0xfa1fe81c>
8021e824:	00000b06 	br	8021e854 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
8021e828:	e0fffd17 	ldw	r3,-12(fp)
8021e82c:	008003f4 	movhi	r2,15
8021e830:	10909004 	addi	r2,r2,16960
8021e834:	1887383a 	mul	r3,r3,r2
8021e838:	00817db4 	movhi	r2,1526
8021e83c:	10b84004 	addi	r2,r2,-7936
8021e840:	10c7203a 	divu	r3,r2,r3
8021e844:	e0bfff17 	ldw	r2,-4(fp)
8021e848:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
8021e84c:	10bfffc4 	addi	r2,r2,-1
8021e850:	00bffe16 	blt	zero,r2,8021e84c <__reset+0xfa1fe84c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
8021e854:	0005883a 	mov	r2,zero
}
8021e858:	e037883a 	mov	sp,fp
8021e85c:	df000017 	ldw	fp,0(sp)
8021e860:	dec00104 	addi	sp,sp,4
8021e864:	f800283a 	ret

8021e868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021e868:	defffe04 	addi	sp,sp,-8
8021e86c:	dfc00115 	stw	ra,4(sp)
8021e870:	df000015 	stw	fp,0(sp)
8021e874:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021e878:	d0a00d17 	ldw	r2,-32716(gp)
8021e87c:	10000326 	beq	r2,zero,8021e88c <alt_get_errno+0x24>
8021e880:	d0a00d17 	ldw	r2,-32716(gp)
8021e884:	103ee83a 	callr	r2
8021e888:	00000106 	br	8021e890 <alt_get_errno+0x28>
8021e88c:	d0a03704 	addi	r2,gp,-32548
}
8021e890:	e037883a 	mov	sp,fp
8021e894:	dfc00117 	ldw	ra,4(sp)
8021e898:	df000017 	ldw	fp,0(sp)
8021e89c:	dec00204 	addi	sp,sp,8
8021e8a0:	f800283a 	ret

8021e8a4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
8021e8a4:	defffb04 	addi	sp,sp,-20
8021e8a8:	dfc00415 	stw	ra,16(sp)
8021e8ac:	df000315 	stw	fp,12(sp)
8021e8b0:	df000304 	addi	fp,sp,12
8021e8b4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
8021e8b8:	e0bfff17 	ldw	r2,-4(fp)
8021e8bc:	10000616 	blt	r2,zero,8021e8d8 <close+0x34>
8021e8c0:	e0bfff17 	ldw	r2,-4(fp)
8021e8c4:	10c00324 	muli	r3,r2,12
8021e8c8:	00a008b4 	movhi	r2,32802
8021e8cc:	10960304 	addi	r2,r2,22540
8021e8d0:	1885883a 	add	r2,r3,r2
8021e8d4:	00000106 	br	8021e8dc <close+0x38>
8021e8d8:	0005883a 	mov	r2,zero
8021e8dc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
8021e8e0:	e0bffd17 	ldw	r2,-12(fp)
8021e8e4:	10001926 	beq	r2,zero,8021e94c <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
8021e8e8:	e0bffd17 	ldw	r2,-12(fp)
8021e8ec:	10800017 	ldw	r2,0(r2)
8021e8f0:	10800417 	ldw	r2,16(r2)
8021e8f4:	10000626 	beq	r2,zero,8021e910 <close+0x6c>
8021e8f8:	e0bffd17 	ldw	r2,-12(fp)
8021e8fc:	10800017 	ldw	r2,0(r2)
8021e900:	10800417 	ldw	r2,16(r2)
8021e904:	e13ffd17 	ldw	r4,-12(fp)
8021e908:	103ee83a 	callr	r2
8021e90c:	00000106 	br	8021e914 <close+0x70>
8021e910:	0005883a 	mov	r2,zero
8021e914:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
8021e918:	e13fff17 	ldw	r4,-4(fp)
8021e91c:	021f0180 	call	8021f018 <alt_release_fd>
    if (rval < 0)
8021e920:	e0bffe17 	ldw	r2,-8(fp)
8021e924:	1000070e 	bge	r2,zero,8021e944 <close+0xa0>
    {
      ALT_ERRNO = -rval;
8021e928:	021e8680 	call	8021e868 <alt_get_errno>
8021e92c:	1007883a 	mov	r3,r2
8021e930:	e0bffe17 	ldw	r2,-8(fp)
8021e934:	0085c83a 	sub	r2,zero,r2
8021e938:	18800015 	stw	r2,0(r3)
      return -1;
8021e93c:	00bfffc4 	movi	r2,-1
8021e940:	00000706 	br	8021e960 <close+0xbc>
    }
    return 0;
8021e944:	0005883a 	mov	r2,zero
8021e948:	00000506 	br	8021e960 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021e94c:	021e8680 	call	8021e868 <alt_get_errno>
8021e950:	1007883a 	mov	r3,r2
8021e954:	00801444 	movi	r2,81
8021e958:	18800015 	stw	r2,0(r3)
    return -1;
8021e95c:	00bfffc4 	movi	r2,-1
  }
}
8021e960:	e037883a 	mov	sp,fp
8021e964:	dfc00117 	ldw	ra,4(sp)
8021e968:	df000017 	ldw	fp,0(sp)
8021e96c:	dec00204 	addi	sp,sp,8
8021e970:	f800283a 	ret

8021e974 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8021e974:	deffff04 	addi	sp,sp,-4
8021e978:	df000015 	stw	fp,0(sp)
8021e97c:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8021e980:	0001883a 	nop
8021e984:	e037883a 	mov	sp,fp
8021e988:	df000017 	ldw	fp,0(sp)
8021e98c:	dec00104 	addi	sp,sp,4
8021e990:	f800283a 	ret

8021e994 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
8021e994:	defffc04 	addi	sp,sp,-16
8021e998:	df000315 	stw	fp,12(sp)
8021e99c:	df000304 	addi	fp,sp,12
8021e9a0:	e13ffd15 	stw	r4,-12(fp)
8021e9a4:	e17ffe15 	stw	r5,-8(fp)
8021e9a8:	e1bfff15 	stw	r6,-4(fp)
  return len;
8021e9ac:	e0bfff17 	ldw	r2,-4(fp)
}
8021e9b0:	e037883a 	mov	sp,fp
8021e9b4:	df000017 	ldw	fp,0(sp)
8021e9b8:	dec00104 	addi	sp,sp,4
8021e9bc:	f800283a 	ret

8021e9c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021e9c0:	defffe04 	addi	sp,sp,-8
8021e9c4:	dfc00115 	stw	ra,4(sp)
8021e9c8:	df000015 	stw	fp,0(sp)
8021e9cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021e9d0:	d0a00d17 	ldw	r2,-32716(gp)
8021e9d4:	10000326 	beq	r2,zero,8021e9e4 <alt_get_errno+0x24>
8021e9d8:	d0a00d17 	ldw	r2,-32716(gp)
8021e9dc:	103ee83a 	callr	r2
8021e9e0:	00000106 	br	8021e9e8 <alt_get_errno+0x28>
8021e9e4:	d0a03704 	addi	r2,gp,-32548
}
8021e9e8:	e037883a 	mov	sp,fp
8021e9ec:	dfc00117 	ldw	ra,4(sp)
8021e9f0:	df000017 	ldw	fp,0(sp)
8021e9f4:	dec00204 	addi	sp,sp,8
8021e9f8:	f800283a 	ret

8021e9fc <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
8021e9fc:	defffb04 	addi	sp,sp,-20
8021ea00:	dfc00415 	stw	ra,16(sp)
8021ea04:	df000315 	stw	fp,12(sp)
8021ea08:	df000304 	addi	fp,sp,12
8021ea0c:	e13ffe15 	stw	r4,-8(fp)
8021ea10:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ea14:	e0bffe17 	ldw	r2,-8(fp)
8021ea18:	10000616 	blt	r2,zero,8021ea34 <fstat+0x38>
8021ea1c:	e0bffe17 	ldw	r2,-8(fp)
8021ea20:	10c00324 	muli	r3,r2,12
8021ea24:	00a008b4 	movhi	r2,32802
8021ea28:	10960304 	addi	r2,r2,22540
8021ea2c:	1885883a 	add	r2,r3,r2
8021ea30:	00000106 	br	8021ea38 <fstat+0x3c>
8021ea34:	0005883a 	mov	r2,zero
8021ea38:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
8021ea3c:	e0bffd17 	ldw	r2,-12(fp)
8021ea40:	10001026 	beq	r2,zero,8021ea84 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
8021ea44:	e0bffd17 	ldw	r2,-12(fp)
8021ea48:	10800017 	ldw	r2,0(r2)
8021ea4c:	10800817 	ldw	r2,32(r2)
8021ea50:	10000726 	beq	r2,zero,8021ea70 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
8021ea54:	e0bffd17 	ldw	r2,-12(fp)
8021ea58:	10800017 	ldw	r2,0(r2)
8021ea5c:	10800817 	ldw	r2,32(r2)
8021ea60:	e17fff17 	ldw	r5,-4(fp)
8021ea64:	e13ffd17 	ldw	r4,-12(fp)
8021ea68:	103ee83a 	callr	r2
8021ea6c:	00000a06 	br	8021ea98 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
8021ea70:	e0bfff17 	ldw	r2,-4(fp)
8021ea74:	00c80004 	movi	r3,8192
8021ea78:	10c00115 	stw	r3,4(r2)
      return 0;
8021ea7c:	0005883a 	mov	r2,zero
8021ea80:	00000506 	br	8021ea98 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021ea84:	021e9c00 	call	8021e9c0 <alt_get_errno>
8021ea88:	1007883a 	mov	r3,r2
8021ea8c:	00801444 	movi	r2,81
8021ea90:	18800015 	stw	r2,0(r3)
    return -1;
8021ea94:	00bfffc4 	movi	r2,-1
  }
}
8021ea98:	e037883a 	mov	sp,fp
8021ea9c:	dfc00117 	ldw	ra,4(sp)
8021eaa0:	df000017 	ldw	fp,0(sp)
8021eaa4:	dec00204 	addi	sp,sp,8
8021eaa8:	f800283a 	ret

8021eaac <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
8021eaac:	defff004 	addi	sp,sp,-64
8021eab0:	df000f15 	stw	fp,60(sp)
8021eab4:	df000f04 	addi	fp,sp,60
8021eab8:	e13ffd15 	stw	r4,-12(fp)
8021eabc:	e17ffe15 	stw	r5,-8(fp)
8021eac0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
8021eac4:	00bffa84 	movi	r2,-22
8021eac8:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021eacc:	e0bffd17 	ldw	r2,-12(fp)
8021ead0:	10800828 	cmpgeui	r2,r2,32
8021ead4:	1000501e 	bne	r2,zero,8021ec18 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021ead8:	0005303a 	rdctl	r2,status
8021eadc:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021eae0:	e0fff617 	ldw	r3,-40(fp)
8021eae4:	00bfff84 	movi	r2,-2
8021eae8:	1884703a 	and	r2,r3,r2
8021eaec:	1001703a 	wrctl	status,r2
  
  return context;
8021eaf0:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
8021eaf4:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
8021eaf8:	00a008b4 	movhi	r2,32802
8021eafc:	109c7404 	addi	r2,r2,29136
8021eb00:	e0fffd17 	ldw	r3,-12(fp)
8021eb04:	180690fa 	slli	r3,r3,3
8021eb08:	10c5883a 	add	r2,r2,r3
8021eb0c:	e0ffff17 	ldw	r3,-4(fp)
8021eb10:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
8021eb14:	00a008b4 	movhi	r2,32802
8021eb18:	109c7404 	addi	r2,r2,29136
8021eb1c:	e0fffd17 	ldw	r3,-12(fp)
8021eb20:	180690fa 	slli	r3,r3,3
8021eb24:	10c5883a 	add	r2,r2,r3
8021eb28:	10800104 	addi	r2,r2,4
8021eb2c:	e0fffe17 	ldw	r3,-8(fp)
8021eb30:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
8021eb34:	e0bfff17 	ldw	r2,-4(fp)
8021eb38:	10001926 	beq	r2,zero,8021eba0 <alt_irq_register+0xf4>
8021eb3c:	e0bffd17 	ldw	r2,-12(fp)
8021eb40:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021eb44:	0005303a 	rdctl	r2,status
8021eb48:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021eb4c:	e0fff717 	ldw	r3,-36(fp)
8021eb50:	00bfff84 	movi	r2,-2
8021eb54:	1884703a 	and	r2,r3,r2
8021eb58:	1001703a 	wrctl	status,r2
  
  return context;
8021eb5c:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021eb60:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
8021eb64:	00c00044 	movi	r3,1
8021eb68:	e0bff217 	ldw	r2,-56(fp)
8021eb6c:	1884983a 	sll	r2,r3,r2
8021eb70:	1007883a 	mov	r3,r2
8021eb74:	d0a03817 	ldw	r2,-32544(gp)
8021eb78:	1884b03a 	or	r2,r3,r2
8021eb7c:	d0a03815 	stw	r2,-32544(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021eb80:	d0a03817 	ldw	r2,-32544(gp)
8021eb84:	100170fa 	wrctl	ienable,r2
8021eb88:	e0bff817 	ldw	r2,-32(fp)
8021eb8c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021eb90:	e0bff917 	ldw	r2,-28(fp)
8021eb94:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021eb98:	0005883a 	mov	r2,zero
8021eb9c:	00001906 	br	8021ec04 <alt_irq_register+0x158>
8021eba0:	e0bffd17 	ldw	r2,-12(fp)
8021eba4:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021eba8:	0005303a 	rdctl	r2,status
8021ebac:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021ebb0:	e0fffa17 	ldw	r3,-24(fp)
8021ebb4:	00bfff84 	movi	r2,-2
8021ebb8:	1884703a 	and	r2,r3,r2
8021ebbc:	1001703a 	wrctl	status,r2
  
  return context;
8021ebc0:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021ebc4:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
8021ebc8:	00c00044 	movi	r3,1
8021ebcc:	e0bff417 	ldw	r2,-48(fp)
8021ebd0:	1884983a 	sll	r2,r3,r2
8021ebd4:	0084303a 	nor	r2,zero,r2
8021ebd8:	1007883a 	mov	r3,r2
8021ebdc:	d0a03817 	ldw	r2,-32544(gp)
8021ebe0:	1884703a 	and	r2,r3,r2
8021ebe4:	d0a03815 	stw	r2,-32544(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021ebe8:	d0a03817 	ldw	r2,-32544(gp)
8021ebec:	100170fa 	wrctl	ienable,r2
8021ebf0:	e0bffb17 	ldw	r2,-20(fp)
8021ebf4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021ebf8:	e0bffc17 	ldw	r2,-16(fp)
8021ebfc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021ec00:	0005883a 	mov	r2,zero
8021ec04:	e0bff115 	stw	r2,-60(fp)
8021ec08:	e0bff317 	ldw	r2,-52(fp)
8021ec0c:	e0bff515 	stw	r2,-44(fp)
8021ec10:	e0bff517 	ldw	r2,-44(fp)
8021ec14:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
8021ec18:	e0bff117 	ldw	r2,-60(fp)
}
8021ec1c:	e037883a 	mov	sp,fp
8021ec20:	df000017 	ldw	fp,0(sp)
8021ec24:	dec00104 	addi	sp,sp,4
8021ec28:	f800283a 	ret

8021ec2c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ec2c:	defffe04 	addi	sp,sp,-8
8021ec30:	dfc00115 	stw	ra,4(sp)
8021ec34:	df000015 	stw	fp,0(sp)
8021ec38:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ec3c:	d0a00d17 	ldw	r2,-32716(gp)
8021ec40:	10000326 	beq	r2,zero,8021ec50 <alt_get_errno+0x24>
8021ec44:	d0a00d17 	ldw	r2,-32716(gp)
8021ec48:	103ee83a 	callr	r2
8021ec4c:	00000106 	br	8021ec54 <alt_get_errno+0x28>
8021ec50:	d0a03704 	addi	r2,gp,-32548
}
8021ec54:	e037883a 	mov	sp,fp
8021ec58:	dfc00117 	ldw	ra,4(sp)
8021ec5c:	df000017 	ldw	fp,0(sp)
8021ec60:	dec00204 	addi	sp,sp,8
8021ec64:	f800283a 	ret

8021ec68 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
8021ec68:	deffed04 	addi	sp,sp,-76
8021ec6c:	dfc01215 	stw	ra,72(sp)
8021ec70:	df001115 	stw	fp,68(sp)
8021ec74:	df001104 	addi	fp,sp,68
8021ec78:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ec7c:	e0bfff17 	ldw	r2,-4(fp)
8021ec80:	10000616 	blt	r2,zero,8021ec9c <isatty+0x34>
8021ec84:	e0bfff17 	ldw	r2,-4(fp)
8021ec88:	10c00324 	muli	r3,r2,12
8021ec8c:	00a008b4 	movhi	r2,32802
8021ec90:	10960304 	addi	r2,r2,22540
8021ec94:	1885883a 	add	r2,r3,r2
8021ec98:	00000106 	br	8021eca0 <isatty+0x38>
8021ec9c:	0005883a 	mov	r2,zero
8021eca0:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
8021eca4:	e0bfef17 	ldw	r2,-68(fp)
8021eca8:	10000e26 	beq	r2,zero,8021ece4 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
8021ecac:	e0bfef17 	ldw	r2,-68(fp)
8021ecb0:	10800017 	ldw	r2,0(r2)
8021ecb4:	10800817 	ldw	r2,32(r2)
8021ecb8:	1000021e 	bne	r2,zero,8021ecc4 <isatty+0x5c>
    {
      return 1;
8021ecbc:	00800044 	movi	r2,1
8021ecc0:	00000d06 	br	8021ecf8 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
8021ecc4:	e0bff004 	addi	r2,fp,-64
8021ecc8:	100b883a 	mov	r5,r2
8021eccc:	e13fff17 	ldw	r4,-4(fp)
8021ecd0:	021e9fc0 	call	8021e9fc <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
8021ecd4:	e0bff117 	ldw	r2,-60(fp)
8021ecd8:	10880020 	cmpeqi	r2,r2,8192
8021ecdc:	10803fcc 	andi	r2,r2,255
8021ece0:	00000506 	br	8021ecf8 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021ece4:	021ec2c0 	call	8021ec2c <alt_get_errno>
8021ece8:	1007883a 	mov	r3,r2
8021ecec:	00801444 	movi	r2,81
8021ecf0:	18800015 	stw	r2,0(r3)
    return 0;
8021ecf4:	0005883a 	mov	r2,zero
  }
}
8021ecf8:	e037883a 	mov	sp,fp
8021ecfc:	dfc00117 	ldw	ra,4(sp)
8021ed00:	df000017 	ldw	fp,0(sp)
8021ed04:	dec00204 	addi	sp,sp,8
8021ed08:	f800283a 	ret

8021ed0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021ed0c:	defffe04 	addi	sp,sp,-8
8021ed10:	dfc00115 	stw	ra,4(sp)
8021ed14:	df000015 	stw	fp,0(sp)
8021ed18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021ed1c:	d0a00d17 	ldw	r2,-32716(gp)
8021ed20:	10000326 	beq	r2,zero,8021ed30 <alt_get_errno+0x24>
8021ed24:	d0a00d17 	ldw	r2,-32716(gp)
8021ed28:	103ee83a 	callr	r2
8021ed2c:	00000106 	br	8021ed34 <alt_get_errno+0x28>
8021ed30:	d0a03704 	addi	r2,gp,-32548
}
8021ed34:	e037883a 	mov	sp,fp
8021ed38:	dfc00117 	ldw	ra,4(sp)
8021ed3c:	df000017 	ldw	fp,0(sp)
8021ed40:	dec00204 	addi	sp,sp,8
8021ed44:	f800283a 	ret

8021ed48 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
8021ed48:	defff904 	addi	sp,sp,-28
8021ed4c:	dfc00615 	stw	ra,24(sp)
8021ed50:	df000515 	stw	fp,20(sp)
8021ed54:	df000504 	addi	fp,sp,20
8021ed58:	e13ffd15 	stw	r4,-12(fp)
8021ed5c:	e17ffe15 	stw	r5,-8(fp)
8021ed60:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
8021ed64:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ed68:	e0bffd17 	ldw	r2,-12(fp)
8021ed6c:	10000616 	blt	r2,zero,8021ed88 <lseek+0x40>
8021ed70:	e0bffd17 	ldw	r2,-12(fp)
8021ed74:	10c00324 	muli	r3,r2,12
8021ed78:	00a008b4 	movhi	r2,32802
8021ed7c:	10960304 	addi	r2,r2,22540
8021ed80:	1885883a 	add	r2,r3,r2
8021ed84:	00000106 	br	8021ed8c <lseek+0x44>
8021ed88:	0005883a 	mov	r2,zero
8021ed8c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
8021ed90:	e0bffc17 	ldw	r2,-16(fp)
8021ed94:	10001026 	beq	r2,zero,8021edd8 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
8021ed98:	e0bffc17 	ldw	r2,-16(fp)
8021ed9c:	10800017 	ldw	r2,0(r2)
8021eda0:	10800717 	ldw	r2,28(r2)
8021eda4:	10000926 	beq	r2,zero,8021edcc <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
8021eda8:	e0bffc17 	ldw	r2,-16(fp)
8021edac:	10800017 	ldw	r2,0(r2)
8021edb0:	10800717 	ldw	r2,28(r2)
8021edb4:	e1bfff17 	ldw	r6,-4(fp)
8021edb8:	e17ffe17 	ldw	r5,-8(fp)
8021edbc:	e13ffc17 	ldw	r4,-16(fp)
8021edc0:	103ee83a 	callr	r2
8021edc4:	e0bffb15 	stw	r2,-20(fp)
8021edc8:	00000506 	br	8021ede0 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
8021edcc:	00bfde84 	movi	r2,-134
8021edd0:	e0bffb15 	stw	r2,-20(fp)
8021edd4:	00000206 	br	8021ede0 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
8021edd8:	00bfebc4 	movi	r2,-81
8021eddc:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
8021ede0:	e0bffb17 	ldw	r2,-20(fp)
8021ede4:	1000070e 	bge	r2,zero,8021ee04 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
8021ede8:	021ed0c0 	call	8021ed0c <alt_get_errno>
8021edec:	1007883a 	mov	r3,r2
8021edf0:	e0bffb17 	ldw	r2,-20(fp)
8021edf4:	0085c83a 	sub	r2,zero,r2
8021edf8:	18800015 	stw	r2,0(r3)
    rc = -1;
8021edfc:	00bfffc4 	movi	r2,-1
8021ee00:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8021ee04:	e0bffb17 	ldw	r2,-20(fp)
}
8021ee08:	e037883a 	mov	sp,fp
8021ee0c:	dfc00117 	ldw	ra,4(sp)
8021ee10:	df000017 	ldw	fp,0(sp)
8021ee14:	dec00204 	addi	sp,sp,8
8021ee18:	f800283a 	ret

8021ee1c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
8021ee1c:	defffd04 	addi	sp,sp,-12
8021ee20:	dfc00215 	stw	ra,8(sp)
8021ee24:	df000115 	stw	fp,4(sp)
8021ee28:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
8021ee2c:	0009883a 	mov	r4,zero
8021ee30:	021f4680 	call	8021f468 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
8021ee34:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
8021ee38:	021f4a00 	call	8021f4a0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
8021ee3c:	01a008b4 	movhi	r6,32802
8021ee40:	31932a04 	addi	r6,r6,19624
8021ee44:	016008b4 	movhi	r5,32802
8021ee48:	29532a04 	addi	r5,r5,19624
8021ee4c:	012008b4 	movhi	r4,32802
8021ee50:	21132a04 	addi	r4,r4,19624
8021ee54:	02230440 	call	80223044 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
8021ee58:	0222b900 	call	80222b90 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
8021ee5c:	012008b4 	movhi	r4,32802
8021ee60:	210afc04 	addi	r4,r4,11248
8021ee64:	02237e80 	call	802237e8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8021ee68:	d0a03917 	ldw	r2,-32540(gp)
8021ee6c:	d0e03a17 	ldw	r3,-32536(gp)
8021ee70:	d1203b17 	ldw	r4,-32532(gp)
8021ee74:	200d883a 	mov	r6,r4
8021ee78:	180b883a 	mov	r5,r3
8021ee7c:	1009883a 	mov	r4,r2
8021ee80:	020dad00 	call	8020dad0 <main>
8021ee84:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8021ee88:	01000044 	movi	r4,1
8021ee8c:	021e8a40 	call	8021e8a4 <close>
  exit (result);
8021ee90:	e13fff17 	ldw	r4,-4(fp)
8021ee94:	02237fc0 	call	802237fc <exit>

8021ee98 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8021ee98:	defffe04 	addi	sp,sp,-8
8021ee9c:	df000115 	stw	fp,4(sp)
8021eea0:	df000104 	addi	fp,sp,4
8021eea4:	e13fff15 	stw	r4,-4(fp)
}
8021eea8:	0001883a 	nop
8021eeac:	e037883a 	mov	sp,fp
8021eeb0:	df000017 	ldw	fp,0(sp)
8021eeb4:	dec00104 	addi	sp,sp,4
8021eeb8:	f800283a 	ret

8021eebc <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
8021eebc:	defffe04 	addi	sp,sp,-8
8021eec0:	df000115 	stw	fp,4(sp)
8021eec4:	df000104 	addi	fp,sp,4
8021eec8:	e13fff15 	stw	r4,-4(fp)
}
8021eecc:	0001883a 	nop
8021eed0:	e037883a 	mov	sp,fp
8021eed4:	df000017 	ldw	fp,0(sp)
8021eed8:	dec00104 	addi	sp,sp,4
8021eedc:	f800283a 	ret

8021eee0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021eee0:	defffe04 	addi	sp,sp,-8
8021eee4:	dfc00115 	stw	ra,4(sp)
8021eee8:	df000015 	stw	fp,0(sp)
8021eeec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021eef0:	d0a00d17 	ldw	r2,-32716(gp)
8021eef4:	10000326 	beq	r2,zero,8021ef04 <alt_get_errno+0x24>
8021eef8:	d0a00d17 	ldw	r2,-32716(gp)
8021eefc:	103ee83a 	callr	r2
8021ef00:	00000106 	br	8021ef08 <alt_get_errno+0x28>
8021ef04:	d0a03704 	addi	r2,gp,-32548
}
8021ef08:	e037883a 	mov	sp,fp
8021ef0c:	dfc00117 	ldw	ra,4(sp)
8021ef10:	df000017 	ldw	fp,0(sp)
8021ef14:	dec00204 	addi	sp,sp,8
8021ef18:	f800283a 	ret

8021ef1c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
8021ef1c:	defff904 	addi	sp,sp,-28
8021ef20:	dfc00615 	stw	ra,24(sp)
8021ef24:	df000515 	stw	fp,20(sp)
8021ef28:	df000504 	addi	fp,sp,20
8021ef2c:	e13ffd15 	stw	r4,-12(fp)
8021ef30:	e17ffe15 	stw	r5,-8(fp)
8021ef34:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021ef38:	e0bffd17 	ldw	r2,-12(fp)
8021ef3c:	10000616 	blt	r2,zero,8021ef58 <read+0x3c>
8021ef40:	e0bffd17 	ldw	r2,-12(fp)
8021ef44:	10c00324 	muli	r3,r2,12
8021ef48:	00a008b4 	movhi	r2,32802
8021ef4c:	10960304 	addi	r2,r2,22540
8021ef50:	1885883a 	add	r2,r3,r2
8021ef54:	00000106 	br	8021ef5c <read+0x40>
8021ef58:	0005883a 	mov	r2,zero
8021ef5c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8021ef60:	e0bffb17 	ldw	r2,-20(fp)
8021ef64:	10002226 	beq	r2,zero,8021eff0 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8021ef68:	e0bffb17 	ldw	r2,-20(fp)
8021ef6c:	10800217 	ldw	r2,8(r2)
8021ef70:	108000cc 	andi	r2,r2,3
8021ef74:	10800060 	cmpeqi	r2,r2,1
8021ef78:	1000181e 	bne	r2,zero,8021efdc <read+0xc0>
        (fd->dev->read))
8021ef7c:	e0bffb17 	ldw	r2,-20(fp)
8021ef80:	10800017 	ldw	r2,0(r2)
8021ef84:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8021ef88:	10001426 	beq	r2,zero,8021efdc <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
8021ef8c:	e0bffb17 	ldw	r2,-20(fp)
8021ef90:	10800017 	ldw	r2,0(r2)
8021ef94:	10800517 	ldw	r2,20(r2)
8021ef98:	e0ffff17 	ldw	r3,-4(fp)
8021ef9c:	180d883a 	mov	r6,r3
8021efa0:	e17ffe17 	ldw	r5,-8(fp)
8021efa4:	e13ffb17 	ldw	r4,-20(fp)
8021efa8:	103ee83a 	callr	r2
8021efac:	e0bffc15 	stw	r2,-16(fp)
8021efb0:	e0bffc17 	ldw	r2,-16(fp)
8021efb4:	1000070e 	bge	r2,zero,8021efd4 <read+0xb8>
        {
          ALT_ERRNO = -rval;
8021efb8:	021eee00 	call	8021eee0 <alt_get_errno>
8021efbc:	1007883a 	mov	r3,r2
8021efc0:	e0bffc17 	ldw	r2,-16(fp)
8021efc4:	0085c83a 	sub	r2,zero,r2
8021efc8:	18800015 	stw	r2,0(r3)
          return -1;
8021efcc:	00bfffc4 	movi	r2,-1
8021efd0:	00000c06 	br	8021f004 <read+0xe8>
        }
        return rval;
8021efd4:	e0bffc17 	ldw	r2,-16(fp)
8021efd8:	00000a06 	br	8021f004 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
8021efdc:	021eee00 	call	8021eee0 <alt_get_errno>
8021efe0:	1007883a 	mov	r3,r2
8021efe4:	00800344 	movi	r2,13
8021efe8:	18800015 	stw	r2,0(r3)
8021efec:	00000406 	br	8021f000 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
8021eff0:	021eee00 	call	8021eee0 <alt_get_errno>
8021eff4:	1007883a 	mov	r3,r2
8021eff8:	00801444 	movi	r2,81
8021effc:	18800015 	stw	r2,0(r3)
  }
  return -1;
8021f000:	00bfffc4 	movi	r2,-1
}
8021f004:	e037883a 	mov	sp,fp
8021f008:	dfc00117 	ldw	ra,4(sp)
8021f00c:	df000017 	ldw	fp,0(sp)
8021f010:	dec00204 	addi	sp,sp,8
8021f014:	f800283a 	ret

8021f018 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
8021f018:	defffe04 	addi	sp,sp,-8
8021f01c:	df000115 	stw	fp,4(sp)
8021f020:	df000104 	addi	fp,sp,4
8021f024:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
8021f028:	e0bfff17 	ldw	r2,-4(fp)
8021f02c:	108000d0 	cmplti	r2,r2,3
8021f030:	10000d1e 	bne	r2,zero,8021f068 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
8021f034:	00a008b4 	movhi	r2,32802
8021f038:	10960304 	addi	r2,r2,22540
8021f03c:	e0ffff17 	ldw	r3,-4(fp)
8021f040:	18c00324 	muli	r3,r3,12
8021f044:	10c5883a 	add	r2,r2,r3
8021f048:	10800204 	addi	r2,r2,8
8021f04c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
8021f050:	00a008b4 	movhi	r2,32802
8021f054:	10960304 	addi	r2,r2,22540
8021f058:	e0ffff17 	ldw	r3,-4(fp)
8021f05c:	18c00324 	muli	r3,r3,12
8021f060:	10c5883a 	add	r2,r2,r3
8021f064:	10000015 	stw	zero,0(r2)
  }
}
8021f068:	0001883a 	nop
8021f06c:	e037883a 	mov	sp,fp
8021f070:	df000017 	ldw	fp,0(sp)
8021f074:	dec00104 	addi	sp,sp,4
8021f078:	f800283a 	ret

8021f07c <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
8021f07c:	defff904 	addi	sp,sp,-28
8021f080:	df000615 	stw	fp,24(sp)
8021f084:	df000604 	addi	fp,sp,24
8021f088:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021f08c:	0005303a 	rdctl	r2,status
8021f090:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021f094:	e0fffe17 	ldw	r3,-8(fp)
8021f098:	00bfff84 	movi	r2,-2
8021f09c:	1884703a 	and	r2,r3,r2
8021f0a0:	1001703a 	wrctl	status,r2
  
  return context;
8021f0a4:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
8021f0a8:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
8021f0ac:	d0a00f17 	ldw	r2,-32708(gp)
8021f0b0:	10c000c4 	addi	r3,r2,3
8021f0b4:	00bfff04 	movi	r2,-4
8021f0b8:	1884703a 	and	r2,r3,r2
8021f0bc:	d0a00f15 	stw	r2,-32708(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
8021f0c0:	d0e00f17 	ldw	r3,-32708(gp)
8021f0c4:	e0bfff17 	ldw	r2,-4(fp)
8021f0c8:	1887883a 	add	r3,r3,r2
8021f0cc:	00a00b74 	movhi	r2,32813
8021f0d0:	10920004 	addi	r2,r2,18432
8021f0d4:	10c0062e 	bgeu	r2,r3,8021f0f0 <sbrk+0x74>
8021f0d8:	e0bffb17 	ldw	r2,-20(fp)
8021f0dc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021f0e0:	e0bffa17 	ldw	r2,-24(fp)
8021f0e4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
8021f0e8:	00bfffc4 	movi	r2,-1
8021f0ec:	00000b06 	br	8021f11c <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
8021f0f0:	d0a00f17 	ldw	r2,-32708(gp)
8021f0f4:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
8021f0f8:	d0e00f17 	ldw	r3,-32708(gp)
8021f0fc:	e0bfff17 	ldw	r2,-4(fp)
8021f100:	1885883a 	add	r2,r3,r2
8021f104:	d0a00f15 	stw	r2,-32708(gp)
8021f108:	e0bffb17 	ldw	r2,-20(fp)
8021f10c:	e0bffc15 	stw	r2,-16(fp)
8021f110:	e0bffc17 	ldw	r2,-16(fp)
8021f114:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
8021f118:	e0bffd17 	ldw	r2,-12(fp)
} 
8021f11c:	e037883a 	mov	sp,fp
8021f120:	df000017 	ldw	fp,0(sp)
8021f124:	dec00104 	addi	sp,sp,4
8021f128:	f800283a 	ret

8021f12c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
8021f12c:	defffa04 	addi	sp,sp,-24
8021f130:	df000515 	stw	fp,20(sp)
8021f134:	df000504 	addi	fp,sp,20
8021f138:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021f13c:	0005303a 	rdctl	r2,status
8021f140:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021f144:	e0fffc17 	ldw	r3,-16(fp)
8021f148:	00bfff84 	movi	r2,-2
8021f14c:	1884703a 	and	r2,r3,r2
8021f150:	1001703a 	wrctl	status,r2
  
  return context;
8021f154:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
8021f158:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
8021f15c:	e0bfff17 	ldw	r2,-4(fp)
8021f160:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
8021f164:	e0bffd17 	ldw	r2,-12(fp)
8021f168:	10800017 	ldw	r2,0(r2)
8021f16c:	e0fffd17 	ldw	r3,-12(fp)
8021f170:	18c00117 	ldw	r3,4(r3)
8021f174:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
8021f178:	e0bffd17 	ldw	r2,-12(fp)
8021f17c:	10800117 	ldw	r2,4(r2)
8021f180:	e0fffd17 	ldw	r3,-12(fp)
8021f184:	18c00017 	ldw	r3,0(r3)
8021f188:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
8021f18c:	e0bffd17 	ldw	r2,-12(fp)
8021f190:	e0fffd17 	ldw	r3,-12(fp)
8021f194:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
8021f198:	e0bffd17 	ldw	r2,-12(fp)
8021f19c:	e0fffd17 	ldw	r3,-12(fp)
8021f1a0:	10c00015 	stw	r3,0(r2)
8021f1a4:	e0bffb17 	ldw	r2,-20(fp)
8021f1a8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021f1ac:	e0bffe17 	ldw	r2,-8(fp)
8021f1b0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
8021f1b4:	0001883a 	nop
8021f1b8:	e037883a 	mov	sp,fp
8021f1bc:	df000017 	ldw	fp,0(sp)
8021f1c0:	dec00104 	addi	sp,sp,4
8021f1c4:	f800283a 	ret

8021f1c8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
8021f1c8:	defffb04 	addi	sp,sp,-20
8021f1cc:	dfc00415 	stw	ra,16(sp)
8021f1d0:	df000315 	stw	fp,12(sp)
8021f1d4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
8021f1d8:	d0a01017 	ldw	r2,-32704(gp)
8021f1dc:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
8021f1e0:	d0a03d17 	ldw	r2,-32524(gp)
8021f1e4:	10800044 	addi	r2,r2,1
8021f1e8:	d0a03d15 	stw	r2,-32524(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8021f1ec:	00002e06 	br	8021f2a8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
8021f1f0:	e0bffd17 	ldw	r2,-12(fp)
8021f1f4:	10800017 	ldw	r2,0(r2)
8021f1f8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
8021f1fc:	e0bffd17 	ldw	r2,-12(fp)
8021f200:	10800403 	ldbu	r2,16(r2)
8021f204:	10803fcc 	andi	r2,r2,255
8021f208:	10000426 	beq	r2,zero,8021f21c <alt_tick+0x54>
8021f20c:	d0a03d17 	ldw	r2,-32524(gp)
8021f210:	1000021e 	bne	r2,zero,8021f21c <alt_tick+0x54>
    {
      alarm->rollover = 0;
8021f214:	e0bffd17 	ldw	r2,-12(fp)
8021f218:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
8021f21c:	e0bffd17 	ldw	r2,-12(fp)
8021f220:	10800217 	ldw	r2,8(r2)
8021f224:	d0e03d17 	ldw	r3,-32524(gp)
8021f228:	18801d36 	bltu	r3,r2,8021f2a0 <alt_tick+0xd8>
8021f22c:	e0bffd17 	ldw	r2,-12(fp)
8021f230:	10800403 	ldbu	r2,16(r2)
8021f234:	10803fcc 	andi	r2,r2,255
8021f238:	1000191e 	bne	r2,zero,8021f2a0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
8021f23c:	e0bffd17 	ldw	r2,-12(fp)
8021f240:	10800317 	ldw	r2,12(r2)
8021f244:	e0fffd17 	ldw	r3,-12(fp)
8021f248:	18c00517 	ldw	r3,20(r3)
8021f24c:	1809883a 	mov	r4,r3
8021f250:	103ee83a 	callr	r2
8021f254:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
8021f258:	e0bfff17 	ldw	r2,-4(fp)
8021f25c:	1000031e 	bne	r2,zero,8021f26c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
8021f260:	e13ffd17 	ldw	r4,-12(fp)
8021f264:	021f12c0 	call	8021f12c <alt_alarm_stop>
8021f268:	00000d06 	br	8021f2a0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
8021f26c:	e0bffd17 	ldw	r2,-12(fp)
8021f270:	10c00217 	ldw	r3,8(r2)
8021f274:	e0bfff17 	ldw	r2,-4(fp)
8021f278:	1887883a 	add	r3,r3,r2
8021f27c:	e0bffd17 	ldw	r2,-12(fp)
8021f280:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
8021f284:	e0bffd17 	ldw	r2,-12(fp)
8021f288:	10c00217 	ldw	r3,8(r2)
8021f28c:	d0a03d17 	ldw	r2,-32524(gp)
8021f290:	1880032e 	bgeu	r3,r2,8021f2a0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
8021f294:	e0bffd17 	ldw	r2,-12(fp)
8021f298:	00c00044 	movi	r3,1
8021f29c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
8021f2a0:	e0bffe17 	ldw	r2,-8(fp)
8021f2a4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
8021f2a8:	e0fffd17 	ldw	r3,-12(fp)
8021f2ac:	d0a01004 	addi	r2,gp,-32704
8021f2b0:	18bfcf1e 	bne	r3,r2,8021f1f0 <__reset+0xfa1ff1f0>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
8021f2b4:	0001883a 	nop
}
8021f2b8:	0001883a 	nop
8021f2bc:	e037883a 	mov	sp,fp
8021f2c0:	dfc00117 	ldw	ra,4(sp)
8021f2c4:	df000017 	ldw	fp,0(sp)
8021f2c8:	dec00204 	addi	sp,sp,8
8021f2cc:	f800283a 	ret

8021f2d0 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
8021f2d0:	defffd04 	addi	sp,sp,-12
8021f2d4:	dfc00215 	stw	ra,8(sp)
8021f2d8:	df000115 	stw	fp,4(sp)
8021f2dc:	df000104 	addi	fp,sp,4
8021f2e0:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
8021f2e4:	e13fff17 	ldw	r4,-4(fp)
8021f2e8:	021e7400 	call	8021e740 <alt_busy_sleep>
}
8021f2ec:	e037883a 	mov	sp,fp
8021f2f0:	dfc00117 	ldw	ra,4(sp)
8021f2f4:	df000017 	ldw	fp,0(sp)
8021f2f8:	dec00204 	addi	sp,sp,8
8021f2fc:	f800283a 	ret

8021f300 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021f300:	defffe04 	addi	sp,sp,-8
8021f304:	dfc00115 	stw	ra,4(sp)
8021f308:	df000015 	stw	fp,0(sp)
8021f30c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021f310:	d0a00d17 	ldw	r2,-32716(gp)
8021f314:	10000326 	beq	r2,zero,8021f324 <alt_get_errno+0x24>
8021f318:	d0a00d17 	ldw	r2,-32716(gp)
8021f31c:	103ee83a 	callr	r2
8021f320:	00000106 	br	8021f328 <alt_get_errno+0x28>
8021f324:	d0a03704 	addi	r2,gp,-32548
}
8021f328:	e037883a 	mov	sp,fp
8021f32c:	dfc00117 	ldw	ra,4(sp)
8021f330:	df000017 	ldw	fp,0(sp)
8021f334:	dec00204 	addi	sp,sp,8
8021f338:	f800283a 	ret

8021f33c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
8021f33c:	defff904 	addi	sp,sp,-28
8021f340:	dfc00615 	stw	ra,24(sp)
8021f344:	df000515 	stw	fp,20(sp)
8021f348:	df000504 	addi	fp,sp,20
8021f34c:	e13ffd15 	stw	r4,-12(fp)
8021f350:	e17ffe15 	stw	r5,-8(fp)
8021f354:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021f358:	e0bffd17 	ldw	r2,-12(fp)
8021f35c:	10000616 	blt	r2,zero,8021f378 <write+0x3c>
8021f360:	e0bffd17 	ldw	r2,-12(fp)
8021f364:	10c00324 	muli	r3,r2,12
8021f368:	00a008b4 	movhi	r2,32802
8021f36c:	10960304 	addi	r2,r2,22540
8021f370:	1885883a 	add	r2,r3,r2
8021f374:	00000106 	br	8021f37c <write+0x40>
8021f378:	0005883a 	mov	r2,zero
8021f37c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
8021f380:	e0bffb17 	ldw	r2,-20(fp)
8021f384:	10002126 	beq	r2,zero,8021f40c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
8021f388:	e0bffb17 	ldw	r2,-20(fp)
8021f38c:	10800217 	ldw	r2,8(r2)
8021f390:	108000cc 	andi	r2,r2,3
8021f394:	10001826 	beq	r2,zero,8021f3f8 <write+0xbc>
8021f398:	e0bffb17 	ldw	r2,-20(fp)
8021f39c:	10800017 	ldw	r2,0(r2)
8021f3a0:	10800617 	ldw	r2,24(r2)
8021f3a4:	10001426 	beq	r2,zero,8021f3f8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
8021f3a8:	e0bffb17 	ldw	r2,-20(fp)
8021f3ac:	10800017 	ldw	r2,0(r2)
8021f3b0:	10800617 	ldw	r2,24(r2)
8021f3b4:	e0ffff17 	ldw	r3,-4(fp)
8021f3b8:	180d883a 	mov	r6,r3
8021f3bc:	e17ffe17 	ldw	r5,-8(fp)
8021f3c0:	e13ffb17 	ldw	r4,-20(fp)
8021f3c4:	103ee83a 	callr	r2
8021f3c8:	e0bffc15 	stw	r2,-16(fp)
8021f3cc:	e0bffc17 	ldw	r2,-16(fp)
8021f3d0:	1000070e 	bge	r2,zero,8021f3f0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
8021f3d4:	021f3000 	call	8021f300 <alt_get_errno>
8021f3d8:	1007883a 	mov	r3,r2
8021f3dc:	e0bffc17 	ldw	r2,-16(fp)
8021f3e0:	0085c83a 	sub	r2,zero,r2
8021f3e4:	18800015 	stw	r2,0(r3)
        return -1;
8021f3e8:	00bfffc4 	movi	r2,-1
8021f3ec:	00000c06 	br	8021f420 <write+0xe4>
      }
      return rval;
8021f3f0:	e0bffc17 	ldw	r2,-16(fp)
8021f3f4:	00000a06 	br	8021f420 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
8021f3f8:	021f3000 	call	8021f300 <alt_get_errno>
8021f3fc:	1007883a 	mov	r3,r2
8021f400:	00800344 	movi	r2,13
8021f404:	18800015 	stw	r2,0(r3)
8021f408:	00000406 	br	8021f41c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8021f40c:	021f3000 	call	8021f300 <alt_get_errno>
8021f410:	1007883a 	mov	r3,r2
8021f414:	00801444 	movi	r2,81
8021f418:	18800015 	stw	r2,0(r3)
  }
  return -1;
8021f41c:	00bfffc4 	movi	r2,-1
}
8021f420:	e037883a 	mov	sp,fp
8021f424:	dfc00117 	ldw	ra,4(sp)
8021f428:	df000017 	ldw	fp,0(sp)
8021f42c:	dec00204 	addi	sp,sp,8
8021f430:	f800283a 	ret

8021f434 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
8021f434:	defffd04 	addi	sp,sp,-12
8021f438:	dfc00215 	stw	ra,8(sp)
8021f43c:	df000115 	stw	fp,4(sp)
8021f440:	df000104 	addi	fp,sp,4
8021f444:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
8021f448:	d1600a04 	addi	r5,gp,-32728
8021f44c:	e13fff17 	ldw	r4,-4(fp)
8021f450:	0222aec0 	call	80222aec <alt_dev_llist_insert>
}
8021f454:	e037883a 	mov	sp,fp
8021f458:	dfc00117 	ldw	ra,4(sp)
8021f45c:	df000017 	ldw	fp,0(sp)
8021f460:	dec00204 	addi	sp,sp,8
8021f464:	f800283a 	ret

8021f468 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
8021f468:	defffd04 	addi	sp,sp,-12
8021f46c:	dfc00215 	stw	ra,8(sp)
8021f470:	df000115 	stw	fp,4(sp)
8021f474:	df000104 	addi	fp,sp,4
8021f478:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
8021f47c:	022357c0 	call	8022357c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
8021f480:	00800044 	movi	r2,1
8021f484:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
8021f488:	0001883a 	nop
8021f48c:	e037883a 	mov	sp,fp
8021f490:	dfc00117 	ldw	ra,4(sp)
8021f494:	df000017 	ldw	fp,0(sp)
8021f498:	dec00204 	addi	sp,sp,8
8021f49c:	f800283a 	ret

8021f4a0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
8021f4a0:	defffe04 	addi	sp,sp,-8
8021f4a4:	dfc00115 	stw	ra,4(sp)
8021f4a8:	df000015 	stw	fp,0(sp)
8021f4ac:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
8021f4b0:	01c0fa04 	movi	r7,1000
8021f4b4:	01800204 	movi	r6,8
8021f4b8:	000b883a 	mov	r5,zero
8021f4bc:	01204034 	movhi	r4,33024
8021f4c0:	21022004 	addi	r4,r4,2176
8021f4c4:	02200680 	call	80220068 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
8021f4c8:	018001c4 	movi	r6,7
8021f4cc:	000b883a 	mov	r5,zero
8021f4d0:	012008b4 	movhi	r4,32802
8021f4d4:	21166e04 	addi	r4,r4,22968
8021f4d8:	021f6ec0 	call	8021f6ec <altera_avalon_jtag_uart_init>
8021f4dc:	012008b4 	movhi	r4,32802
8021f4e0:	21166404 	addi	r4,r4,22928
8021f4e4:	021f4340 	call	8021f434 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
8021f4e8:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
8021f4ec:	018002c4 	movi	r6,11
8021f4f0:	000b883a 	mov	r5,zero
8021f4f4:	012008b4 	movhi	r4,32802
8021f4f8:	211a8604 	addi	r4,r4,27160
8021f4fc:	02201f40 	call	802201f4 <altera_avalon_uart_init>
8021f500:	012008b4 	movhi	r4,32802
8021f504:	211a7c04 	addi	r4,r4,27120
8021f508:	021f4340 	call	8021f434 <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
8021f50c:	00a008b4 	movhi	r2,32802
8021f510:	109ab004 	addi	r2,r2,27328
8021f514:	10c00717 	ldw	r3,28(r2)
8021f518:	00a008b4 	movhi	r2,32802
8021f51c:	109ab004 	addi	r2,r2,27328
8021f520:	10800817 	ldw	r2,32(r2)
8021f524:	100d883a 	mov	r6,r2
8021f528:	180b883a 	mov	r5,r3
8021f52c:	012008b4 	movhi	r4,32802
8021f530:	211ab004 	addi	r4,r4,27328
8021f534:	02226ac0 	call	802226ac <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
8021f538:	00a008b4 	movhi	r2,32802
8021f53c:	109ac804 	addi	r2,r2,27424
8021f540:	10c00717 	ldw	r3,28(r2)
8021f544:	00a008b4 	movhi	r2,32802
8021f548:	109ac804 	addi	r2,r2,27424
8021f54c:	10800817 	ldw	r2,32(r2)
8021f550:	100d883a 	mov	r6,r2
8021f554:	180b883a 	mov	r5,r3
8021f558:	012008b4 	movhi	r4,32802
8021f55c:	211ac804 	addi	r4,r4,27424
8021f560:	02226ac0 	call	802226ac <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
8021f564:	012008b4 	movhi	r4,32802
8021f568:	211ae004 	addi	r4,r4,27520
8021f56c:	021f4340 	call	8021f434 <alt_dev_reg>
}
8021f570:	0001883a 	nop
8021f574:	e037883a 	mov	sp,fp
8021f578:	dfc00117 	ldw	ra,4(sp)
8021f57c:	df000017 	ldw	fp,0(sp)
8021f580:	dec00204 	addi	sp,sp,8
8021f584:	f800283a 	ret

8021f588 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8021f588:	defffa04 	addi	sp,sp,-24
8021f58c:	dfc00515 	stw	ra,20(sp)
8021f590:	df000415 	stw	fp,16(sp)
8021f594:	df000404 	addi	fp,sp,16
8021f598:	e13ffd15 	stw	r4,-12(fp)
8021f59c:	e17ffe15 	stw	r5,-8(fp)
8021f5a0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f5a4:	e0bffd17 	ldw	r2,-12(fp)
8021f5a8:	10800017 	ldw	r2,0(r2)
8021f5ac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
8021f5b0:	e0bffc17 	ldw	r2,-16(fp)
8021f5b4:	10c00a04 	addi	r3,r2,40
8021f5b8:	e0bffd17 	ldw	r2,-12(fp)
8021f5bc:	10800217 	ldw	r2,8(r2)
8021f5c0:	100f883a 	mov	r7,r2
8021f5c4:	e1bfff17 	ldw	r6,-4(fp)
8021f5c8:	e17ffe17 	ldw	r5,-8(fp)
8021f5cc:	1809883a 	mov	r4,r3
8021f5d0:	021fbb00 	call	8021fbb0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
8021f5d4:	e037883a 	mov	sp,fp
8021f5d8:	dfc00117 	ldw	ra,4(sp)
8021f5dc:	df000017 	ldw	fp,0(sp)
8021f5e0:	dec00204 	addi	sp,sp,8
8021f5e4:	f800283a 	ret

8021f5e8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
8021f5e8:	defffa04 	addi	sp,sp,-24
8021f5ec:	dfc00515 	stw	ra,20(sp)
8021f5f0:	df000415 	stw	fp,16(sp)
8021f5f4:	df000404 	addi	fp,sp,16
8021f5f8:	e13ffd15 	stw	r4,-12(fp)
8021f5fc:	e17ffe15 	stw	r5,-8(fp)
8021f600:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f604:	e0bffd17 	ldw	r2,-12(fp)
8021f608:	10800017 	ldw	r2,0(r2)
8021f60c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
8021f610:	e0bffc17 	ldw	r2,-16(fp)
8021f614:	10c00a04 	addi	r3,r2,40
8021f618:	e0bffd17 	ldw	r2,-12(fp)
8021f61c:	10800217 	ldw	r2,8(r2)
8021f620:	100f883a 	mov	r7,r2
8021f624:	e1bfff17 	ldw	r6,-4(fp)
8021f628:	e17ffe17 	ldw	r5,-8(fp)
8021f62c:	1809883a 	mov	r4,r3
8021f630:	021fdcc0 	call	8021fdcc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
8021f634:	e037883a 	mov	sp,fp
8021f638:	dfc00117 	ldw	ra,4(sp)
8021f63c:	df000017 	ldw	fp,0(sp)
8021f640:	dec00204 	addi	sp,sp,8
8021f644:	f800283a 	ret

8021f648 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
8021f648:	defffc04 	addi	sp,sp,-16
8021f64c:	dfc00315 	stw	ra,12(sp)
8021f650:	df000215 	stw	fp,8(sp)
8021f654:	df000204 	addi	fp,sp,8
8021f658:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
8021f65c:	e0bfff17 	ldw	r2,-4(fp)
8021f660:	10800017 	ldw	r2,0(r2)
8021f664:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
8021f668:	e0bffe17 	ldw	r2,-8(fp)
8021f66c:	10c00a04 	addi	r3,r2,40
8021f670:	e0bfff17 	ldw	r2,-4(fp)
8021f674:	10800217 	ldw	r2,8(r2)
8021f678:	100b883a 	mov	r5,r2
8021f67c:	1809883a 	mov	r4,r3
8021f680:	021fa580 	call	8021fa58 <altera_avalon_jtag_uart_close>
}
8021f684:	e037883a 	mov	sp,fp
8021f688:	dfc00117 	ldw	ra,4(sp)
8021f68c:	df000017 	ldw	fp,0(sp)
8021f690:	dec00204 	addi	sp,sp,8
8021f694:	f800283a 	ret

8021f698 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
8021f698:	defffa04 	addi	sp,sp,-24
8021f69c:	dfc00515 	stw	ra,20(sp)
8021f6a0:	df000415 	stw	fp,16(sp)
8021f6a4:	df000404 	addi	fp,sp,16
8021f6a8:	e13ffd15 	stw	r4,-12(fp)
8021f6ac:	e17ffe15 	stw	r5,-8(fp)
8021f6b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
8021f6b4:	e0bffd17 	ldw	r2,-12(fp)
8021f6b8:	10800017 	ldw	r2,0(r2)
8021f6bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
8021f6c0:	e0bffc17 	ldw	r2,-16(fp)
8021f6c4:	10800a04 	addi	r2,r2,40
8021f6c8:	e1bfff17 	ldw	r6,-4(fp)
8021f6cc:	e17ffe17 	ldw	r5,-8(fp)
8021f6d0:	1009883a 	mov	r4,r2
8021f6d4:	021fac00 	call	8021fac0 <altera_avalon_jtag_uart_ioctl>
}
8021f6d8:	e037883a 	mov	sp,fp
8021f6dc:	dfc00117 	ldw	ra,4(sp)
8021f6e0:	df000017 	ldw	fp,0(sp)
8021f6e4:	dec00204 	addi	sp,sp,8
8021f6e8:	f800283a 	ret

8021f6ec <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
8021f6ec:	defffa04 	addi	sp,sp,-24
8021f6f0:	dfc00515 	stw	ra,20(sp)
8021f6f4:	df000415 	stw	fp,16(sp)
8021f6f8:	df000404 	addi	fp,sp,16
8021f6fc:	e13ffd15 	stw	r4,-12(fp)
8021f700:	e17ffe15 	stw	r5,-8(fp)
8021f704:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021f708:	e0bffd17 	ldw	r2,-12(fp)
8021f70c:	00c00044 	movi	r3,1
8021f710:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
8021f714:	e0bffd17 	ldw	r2,-12(fp)
8021f718:	10800017 	ldw	r2,0(r2)
8021f71c:	10800104 	addi	r2,r2,4
8021f720:	1007883a 	mov	r3,r2
8021f724:	e0bffd17 	ldw	r2,-12(fp)
8021f728:	10800817 	ldw	r2,32(r2)
8021f72c:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
8021f730:	e0bffe17 	ldw	r2,-8(fp)
8021f734:	e0ffff17 	ldw	r3,-4(fp)
8021f738:	d8000015 	stw	zero,0(sp)
8021f73c:	e1fffd17 	ldw	r7,-12(fp)
8021f740:	01a008b4 	movhi	r6,32802
8021f744:	31bdeb04 	addi	r6,r6,-2132
8021f748:	180b883a 	mov	r5,r3
8021f74c:	1009883a 	mov	r4,r2
8021f750:	0222ce00 	call	80222ce0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
8021f754:	e0bffd17 	ldw	r2,-12(fp)
8021f758:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
8021f75c:	e0bffd17 	ldw	r2,-12(fp)
8021f760:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8021f764:	d0e03c17 	ldw	r3,-32528(gp)
8021f768:	e1fffd17 	ldw	r7,-12(fp)
8021f76c:	01a008b4 	movhi	r6,32802
8021f770:	31be6e04 	addi	r6,r6,-1608
8021f774:	180b883a 	mov	r5,r3
8021f778:	1009883a 	mov	r4,r2
8021f77c:	022295c0 	call	8022295c <alt_alarm_start>
8021f780:	1000040e 	bge	r2,zero,8021f794 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
8021f784:	e0fffd17 	ldw	r3,-12(fp)
8021f788:	00a00034 	movhi	r2,32768
8021f78c:	10bfffc4 	addi	r2,r2,-1
8021f790:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
8021f794:	0001883a 	nop
8021f798:	e037883a 	mov	sp,fp
8021f79c:	dfc00117 	ldw	ra,4(sp)
8021f7a0:	df000017 	ldw	fp,0(sp)
8021f7a4:	dec00204 	addi	sp,sp,8
8021f7a8:	f800283a 	ret

8021f7ac <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
8021f7ac:	defff804 	addi	sp,sp,-32
8021f7b0:	df000715 	stw	fp,28(sp)
8021f7b4:	df000704 	addi	fp,sp,28
8021f7b8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
8021f7bc:	e0bfff17 	ldw	r2,-4(fp)
8021f7c0:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
8021f7c4:	e0bffb17 	ldw	r2,-20(fp)
8021f7c8:	10800017 	ldw	r2,0(r2)
8021f7cc:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f7d0:	e0bffc17 	ldw	r2,-16(fp)
8021f7d4:	10800104 	addi	r2,r2,4
8021f7d8:	10800037 	ldwio	r2,0(r2)
8021f7dc:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
8021f7e0:	e0bffd17 	ldw	r2,-12(fp)
8021f7e4:	1080c00c 	andi	r2,r2,768
8021f7e8:	10006d26 	beq	r2,zero,8021f9a0 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
8021f7ec:	e0bffd17 	ldw	r2,-12(fp)
8021f7f0:	1080400c 	andi	r2,r2,256
8021f7f4:	10003526 	beq	r2,zero,8021f8cc <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
8021f7f8:	00800074 	movhi	r2,1
8021f7fc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f800:	e0bffb17 	ldw	r2,-20(fp)
8021f804:	10800a17 	ldw	r2,40(r2)
8021f808:	10800044 	addi	r2,r2,1
8021f80c:	1081ffcc 	andi	r2,r2,2047
8021f810:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
8021f814:	e0bffb17 	ldw	r2,-20(fp)
8021f818:	10c00b17 	ldw	r3,44(r2)
8021f81c:	e0bffe17 	ldw	r2,-8(fp)
8021f820:	18801526 	beq	r3,r2,8021f878 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
8021f824:	e0bffc17 	ldw	r2,-16(fp)
8021f828:	10800037 	ldwio	r2,0(r2)
8021f82c:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
8021f830:	e0bff917 	ldw	r2,-28(fp)
8021f834:	10a0000c 	andi	r2,r2,32768
8021f838:	10001126 	beq	r2,zero,8021f880 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
8021f83c:	e0bffb17 	ldw	r2,-20(fp)
8021f840:	10800a17 	ldw	r2,40(r2)
8021f844:	e0fff917 	ldw	r3,-28(fp)
8021f848:	1809883a 	mov	r4,r3
8021f84c:	e0fffb17 	ldw	r3,-20(fp)
8021f850:	1885883a 	add	r2,r3,r2
8021f854:	10800e04 	addi	r2,r2,56
8021f858:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f85c:	e0bffb17 	ldw	r2,-20(fp)
8021f860:	10800a17 	ldw	r2,40(r2)
8021f864:	10800044 	addi	r2,r2,1
8021f868:	10c1ffcc 	andi	r3,r2,2047
8021f86c:	e0bffb17 	ldw	r2,-20(fp)
8021f870:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
8021f874:	003fe206 	br	8021f800 <__reset+0xfa1ff800>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
8021f878:	0001883a 	nop
8021f87c:	00000106 	br	8021f884 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
8021f880:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
8021f884:	e0bff917 	ldw	r2,-28(fp)
8021f888:	10bfffec 	andhi	r2,r2,65535
8021f88c:	10000f26 	beq	r2,zero,8021f8cc <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021f890:	e0bffb17 	ldw	r2,-20(fp)
8021f894:	10c00817 	ldw	r3,32(r2)
8021f898:	00bfff84 	movi	r2,-2
8021f89c:	1886703a 	and	r3,r3,r2
8021f8a0:	e0bffb17 	ldw	r2,-20(fp)
8021f8a4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
8021f8a8:	e0bffc17 	ldw	r2,-16(fp)
8021f8ac:	10800104 	addi	r2,r2,4
8021f8b0:	1007883a 	mov	r3,r2
8021f8b4:	e0bffb17 	ldw	r2,-20(fp)
8021f8b8:	10800817 	ldw	r2,32(r2)
8021f8bc:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f8c0:	e0bffc17 	ldw	r2,-16(fp)
8021f8c4:	10800104 	addi	r2,r2,4
8021f8c8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
8021f8cc:	e0bffd17 	ldw	r2,-12(fp)
8021f8d0:	1080800c 	andi	r2,r2,512
8021f8d4:	103fbe26 	beq	r2,zero,8021f7d0 <__reset+0xfa1ff7d0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
8021f8d8:	e0bffd17 	ldw	r2,-12(fp)
8021f8dc:	1004d43a 	srli	r2,r2,16
8021f8e0:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
8021f8e4:	00001406 	br	8021f938 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
8021f8e8:	e0bffc17 	ldw	r2,-16(fp)
8021f8ec:	e0fffb17 	ldw	r3,-20(fp)
8021f8f0:	18c00d17 	ldw	r3,52(r3)
8021f8f4:	e13ffb17 	ldw	r4,-20(fp)
8021f8f8:	20c7883a 	add	r3,r4,r3
8021f8fc:	18c20e04 	addi	r3,r3,2104
8021f900:	18c00003 	ldbu	r3,0(r3)
8021f904:	18c03fcc 	andi	r3,r3,255
8021f908:	18c0201c 	xori	r3,r3,128
8021f90c:	18ffe004 	addi	r3,r3,-128
8021f910:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021f914:	e0bffb17 	ldw	r2,-20(fp)
8021f918:	10800d17 	ldw	r2,52(r2)
8021f91c:	10800044 	addi	r2,r2,1
8021f920:	10c1ffcc 	andi	r3,r2,2047
8021f924:	e0bffb17 	ldw	r2,-20(fp)
8021f928:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
8021f92c:	e0bffa17 	ldw	r2,-24(fp)
8021f930:	10bfffc4 	addi	r2,r2,-1
8021f934:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
8021f938:	e0bffa17 	ldw	r2,-24(fp)
8021f93c:	10000526 	beq	r2,zero,8021f954 <altera_avalon_jtag_uart_irq+0x1a8>
8021f940:	e0bffb17 	ldw	r2,-20(fp)
8021f944:	10c00d17 	ldw	r3,52(r2)
8021f948:	e0bffb17 	ldw	r2,-20(fp)
8021f94c:	10800c17 	ldw	r2,48(r2)
8021f950:	18bfe51e 	bne	r3,r2,8021f8e8 <__reset+0xfa1ff8e8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
8021f954:	e0bffa17 	ldw	r2,-24(fp)
8021f958:	103f9d26 	beq	r2,zero,8021f7d0 <__reset+0xfa1ff7d0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8021f95c:	e0bffb17 	ldw	r2,-20(fp)
8021f960:	10c00817 	ldw	r3,32(r2)
8021f964:	00bfff44 	movi	r2,-3
8021f968:	1886703a 	and	r3,r3,r2
8021f96c:	e0bffb17 	ldw	r2,-20(fp)
8021f970:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021f974:	e0bffb17 	ldw	r2,-20(fp)
8021f978:	10800017 	ldw	r2,0(r2)
8021f97c:	10800104 	addi	r2,r2,4
8021f980:	1007883a 	mov	r3,r2
8021f984:	e0bffb17 	ldw	r2,-20(fp)
8021f988:	10800817 	ldw	r2,32(r2)
8021f98c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
8021f990:	e0bffc17 	ldw	r2,-16(fp)
8021f994:	10800104 	addi	r2,r2,4
8021f998:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
8021f99c:	003f8c06 	br	8021f7d0 <__reset+0xfa1ff7d0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
8021f9a0:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
8021f9a4:	0001883a 	nop
8021f9a8:	e037883a 	mov	sp,fp
8021f9ac:	df000017 	ldw	fp,0(sp)
8021f9b0:	dec00104 	addi	sp,sp,4
8021f9b4:	f800283a 	ret

8021f9b8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
8021f9b8:	defff804 	addi	sp,sp,-32
8021f9bc:	df000715 	stw	fp,28(sp)
8021f9c0:	df000704 	addi	fp,sp,28
8021f9c4:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
8021f9c8:	e0bffb17 	ldw	r2,-20(fp)
8021f9cc:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
8021f9d0:	e0bff917 	ldw	r2,-28(fp)
8021f9d4:	10800017 	ldw	r2,0(r2)
8021f9d8:	10800104 	addi	r2,r2,4
8021f9dc:	10800037 	ldwio	r2,0(r2)
8021f9e0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
8021f9e4:	e0bffa17 	ldw	r2,-24(fp)
8021f9e8:	1081000c 	andi	r2,r2,1024
8021f9ec:	10000b26 	beq	r2,zero,8021fa1c <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
8021f9f0:	e0bff917 	ldw	r2,-28(fp)
8021f9f4:	10800017 	ldw	r2,0(r2)
8021f9f8:	10800104 	addi	r2,r2,4
8021f9fc:	1007883a 	mov	r3,r2
8021fa00:	e0bff917 	ldw	r2,-28(fp)
8021fa04:	10800817 	ldw	r2,32(r2)
8021fa08:	10810014 	ori	r2,r2,1024
8021fa0c:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
8021fa10:	e0bff917 	ldw	r2,-28(fp)
8021fa14:	10000915 	stw	zero,36(r2)
8021fa18:	00000a06 	br	8021fa44 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
8021fa1c:	e0bff917 	ldw	r2,-28(fp)
8021fa20:	10c00917 	ldw	r3,36(r2)
8021fa24:	00a00034 	movhi	r2,32768
8021fa28:	10bfff04 	addi	r2,r2,-4
8021fa2c:	10c00536 	bltu	r2,r3,8021fa44 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
8021fa30:	e0bff917 	ldw	r2,-28(fp)
8021fa34:	10800917 	ldw	r2,36(r2)
8021fa38:	10c00044 	addi	r3,r2,1
8021fa3c:	e0bff917 	ldw	r2,-28(fp)
8021fa40:	10c00915 	stw	r3,36(r2)
8021fa44:	d0a03c17 	ldw	r2,-32528(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
8021fa48:	e037883a 	mov	sp,fp
8021fa4c:	df000017 	ldw	fp,0(sp)
8021fa50:	dec00104 	addi	sp,sp,4
8021fa54:	f800283a 	ret

8021fa58 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
8021fa58:	defffd04 	addi	sp,sp,-12
8021fa5c:	df000215 	stw	fp,8(sp)
8021fa60:	df000204 	addi	fp,sp,8
8021fa64:	e13ffe15 	stw	r4,-8(fp)
8021fa68:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8021fa6c:	00000506 	br	8021fa84 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
8021fa70:	e0bfff17 	ldw	r2,-4(fp)
8021fa74:	1090000c 	andi	r2,r2,16384
8021fa78:	10000226 	beq	r2,zero,8021fa84 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
8021fa7c:	00bffd44 	movi	r2,-11
8021fa80:	00000b06 	br	8021fab0 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8021fa84:	e0bffe17 	ldw	r2,-8(fp)
8021fa88:	10c00d17 	ldw	r3,52(r2)
8021fa8c:	e0bffe17 	ldw	r2,-8(fp)
8021fa90:	10800c17 	ldw	r2,48(r2)
8021fa94:	18800526 	beq	r3,r2,8021faac <altera_avalon_jtag_uart_close+0x54>
8021fa98:	e0bffe17 	ldw	r2,-8(fp)
8021fa9c:	10c00917 	ldw	r3,36(r2)
8021faa0:	e0bffe17 	ldw	r2,-8(fp)
8021faa4:	10800117 	ldw	r2,4(r2)
8021faa8:	18bff136 	bltu	r3,r2,8021fa70 <__reset+0xfa1ffa70>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
8021faac:	0005883a 	mov	r2,zero
}
8021fab0:	e037883a 	mov	sp,fp
8021fab4:	df000017 	ldw	fp,0(sp)
8021fab8:	dec00104 	addi	sp,sp,4
8021fabc:	f800283a 	ret

8021fac0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
8021fac0:	defffa04 	addi	sp,sp,-24
8021fac4:	df000515 	stw	fp,20(sp)
8021fac8:	df000504 	addi	fp,sp,20
8021facc:	e13ffd15 	stw	r4,-12(fp)
8021fad0:	e17ffe15 	stw	r5,-8(fp)
8021fad4:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
8021fad8:	00bff9c4 	movi	r2,-25
8021fadc:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
8021fae0:	e0bffe17 	ldw	r2,-8(fp)
8021fae4:	10da8060 	cmpeqi	r3,r2,27137
8021fae8:	1800031e 	bne	r3,zero,8021faf8 <altera_avalon_jtag_uart_ioctl+0x38>
8021faec:	109a80a0 	cmpeqi	r2,r2,27138
8021faf0:	1000181e 	bne	r2,zero,8021fb54 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
8021faf4:	00002906 	br	8021fb9c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
8021faf8:	e0bffd17 	ldw	r2,-12(fp)
8021fafc:	10c00117 	ldw	r3,4(r2)
8021fb00:	00a00034 	movhi	r2,32768
8021fb04:	10bfffc4 	addi	r2,r2,-1
8021fb08:	18802126 	beq	r3,r2,8021fb90 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
8021fb0c:	e0bfff17 	ldw	r2,-4(fp)
8021fb10:	10800017 	ldw	r2,0(r2)
8021fb14:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
8021fb18:	e0bffc17 	ldw	r2,-16(fp)
8021fb1c:	10800090 	cmplti	r2,r2,2
8021fb20:	1000061e 	bne	r2,zero,8021fb3c <altera_avalon_jtag_uart_ioctl+0x7c>
8021fb24:	e0fffc17 	ldw	r3,-16(fp)
8021fb28:	00a00034 	movhi	r2,32768
8021fb2c:	10bfffc4 	addi	r2,r2,-1
8021fb30:	18800226 	beq	r3,r2,8021fb3c <altera_avalon_jtag_uart_ioctl+0x7c>
8021fb34:	e0bffc17 	ldw	r2,-16(fp)
8021fb38:	00000206 	br	8021fb44 <altera_avalon_jtag_uart_ioctl+0x84>
8021fb3c:	00a00034 	movhi	r2,32768
8021fb40:	10bfff84 	addi	r2,r2,-2
8021fb44:	e0fffd17 	ldw	r3,-12(fp)
8021fb48:	18800115 	stw	r2,4(r3)
      rc = 0;
8021fb4c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8021fb50:	00000f06 	br	8021fb90 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
8021fb54:	e0bffd17 	ldw	r2,-12(fp)
8021fb58:	10c00117 	ldw	r3,4(r2)
8021fb5c:	00a00034 	movhi	r2,32768
8021fb60:	10bfffc4 	addi	r2,r2,-1
8021fb64:	18800c26 	beq	r3,r2,8021fb98 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
8021fb68:	e0bffd17 	ldw	r2,-12(fp)
8021fb6c:	10c00917 	ldw	r3,36(r2)
8021fb70:	e0bffd17 	ldw	r2,-12(fp)
8021fb74:	10800117 	ldw	r2,4(r2)
8021fb78:	1885803a 	cmpltu	r2,r3,r2
8021fb7c:	10c03fcc 	andi	r3,r2,255
8021fb80:	e0bfff17 	ldw	r2,-4(fp)
8021fb84:	10c00015 	stw	r3,0(r2)
      rc = 0;
8021fb88:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
8021fb8c:	00000206 	br	8021fb98 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
8021fb90:	0001883a 	nop
8021fb94:	00000106 	br	8021fb9c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
8021fb98:	0001883a 	nop

  default:
    break;
  }

  return rc;
8021fb9c:	e0bffb17 	ldw	r2,-20(fp)
}
8021fba0:	e037883a 	mov	sp,fp
8021fba4:	df000017 	ldw	fp,0(sp)
8021fba8:	dec00104 	addi	sp,sp,4
8021fbac:	f800283a 	ret

8021fbb0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
8021fbb0:	defff304 	addi	sp,sp,-52
8021fbb4:	dfc00c15 	stw	ra,48(sp)
8021fbb8:	df000b15 	stw	fp,44(sp)
8021fbbc:	df000b04 	addi	fp,sp,44
8021fbc0:	e13ffc15 	stw	r4,-16(fp)
8021fbc4:	e17ffd15 	stw	r5,-12(fp)
8021fbc8:	e1bffe15 	stw	r6,-8(fp)
8021fbcc:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
8021fbd0:	e0bffd17 	ldw	r2,-12(fp)
8021fbd4:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8021fbd8:	00004706 	br	8021fcf8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
8021fbdc:	e0bffc17 	ldw	r2,-16(fp)
8021fbe0:	10800a17 	ldw	r2,40(r2)
8021fbe4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
8021fbe8:	e0bffc17 	ldw	r2,-16(fp)
8021fbec:	10800b17 	ldw	r2,44(r2)
8021fbf0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
8021fbf4:	e0fff717 	ldw	r3,-36(fp)
8021fbf8:	e0bff817 	ldw	r2,-32(fp)
8021fbfc:	18800536 	bltu	r3,r2,8021fc14 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
8021fc00:	e0fff717 	ldw	r3,-36(fp)
8021fc04:	e0bff817 	ldw	r2,-32(fp)
8021fc08:	1885c83a 	sub	r2,r3,r2
8021fc0c:	e0bff615 	stw	r2,-40(fp)
8021fc10:	00000406 	br	8021fc24 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
8021fc14:	00c20004 	movi	r3,2048
8021fc18:	e0bff817 	ldw	r2,-32(fp)
8021fc1c:	1885c83a 	sub	r2,r3,r2
8021fc20:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021fc24:	e0bff617 	ldw	r2,-40(fp)
8021fc28:	10001e26 	beq	r2,zero,8021fca4 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
8021fc2c:	e0fffe17 	ldw	r3,-8(fp)
8021fc30:	e0bff617 	ldw	r2,-40(fp)
8021fc34:	1880022e 	bgeu	r3,r2,8021fc40 <altera_avalon_jtag_uart_read+0x90>
        n = space;
8021fc38:	e0bffe17 	ldw	r2,-8(fp)
8021fc3c:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
8021fc40:	e0bffc17 	ldw	r2,-16(fp)
8021fc44:	10c00e04 	addi	r3,r2,56
8021fc48:	e0bff817 	ldw	r2,-32(fp)
8021fc4c:	1885883a 	add	r2,r3,r2
8021fc50:	e1bff617 	ldw	r6,-40(fp)
8021fc54:	100b883a 	mov	r5,r2
8021fc58:	e13ff517 	ldw	r4,-44(fp)
8021fc5c:	020fa280 	call	8020fa28 <memcpy>
      ptr   += n;
8021fc60:	e0fff517 	ldw	r3,-44(fp)
8021fc64:	e0bff617 	ldw	r2,-40(fp)
8021fc68:	1885883a 	add	r2,r3,r2
8021fc6c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
8021fc70:	e0fffe17 	ldw	r3,-8(fp)
8021fc74:	e0bff617 	ldw	r2,-40(fp)
8021fc78:	1885c83a 	sub	r2,r3,r2
8021fc7c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021fc80:	e0fff817 	ldw	r3,-32(fp)
8021fc84:	e0bff617 	ldw	r2,-40(fp)
8021fc88:	1885883a 	add	r2,r3,r2
8021fc8c:	10c1ffcc 	andi	r3,r2,2047
8021fc90:	e0bffc17 	ldw	r2,-16(fp)
8021fc94:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
8021fc98:	e0bffe17 	ldw	r2,-8(fp)
8021fc9c:	00bfcf16 	blt	zero,r2,8021fbdc <__reset+0xfa1ffbdc>
8021fca0:	00000106 	br	8021fca8 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
8021fca4:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
8021fca8:	e0fff517 	ldw	r3,-44(fp)
8021fcac:	e0bffd17 	ldw	r2,-12(fp)
8021fcb0:	1880141e 	bne	r3,r2,8021fd04 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
8021fcb4:	e0bfff17 	ldw	r2,-4(fp)
8021fcb8:	1090000c 	andi	r2,r2,16384
8021fcbc:	1000131e 	bne	r2,zero,8021fd0c <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
8021fcc0:	0001883a 	nop
8021fcc4:	e0bffc17 	ldw	r2,-16(fp)
8021fcc8:	10c00a17 	ldw	r3,40(r2)
8021fccc:	e0bff717 	ldw	r2,-36(fp)
8021fcd0:	1880051e 	bne	r3,r2,8021fce8 <altera_avalon_jtag_uart_read+0x138>
8021fcd4:	e0bffc17 	ldw	r2,-16(fp)
8021fcd8:	10c00917 	ldw	r3,36(r2)
8021fcdc:	e0bffc17 	ldw	r2,-16(fp)
8021fce0:	10800117 	ldw	r2,4(r2)
8021fce4:	18bff736 	bltu	r3,r2,8021fcc4 <__reset+0xfa1ffcc4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
8021fce8:	e0bffc17 	ldw	r2,-16(fp)
8021fcec:	10c00a17 	ldw	r3,40(r2)
8021fcf0:	e0bff717 	ldw	r2,-36(fp)
8021fcf4:	18800726 	beq	r3,r2,8021fd14 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
8021fcf8:	e0bffe17 	ldw	r2,-8(fp)
8021fcfc:	00bfb716 	blt	zero,r2,8021fbdc <__reset+0xfa1ffbdc>
8021fd00:	00000506 	br	8021fd18 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
8021fd04:	0001883a 	nop
8021fd08:	00000306 	br	8021fd18 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
8021fd0c:	0001883a 	nop
8021fd10:	00000106 	br	8021fd18 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
8021fd14:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
8021fd18:	e0fff517 	ldw	r3,-44(fp)
8021fd1c:	e0bffd17 	ldw	r2,-12(fp)
8021fd20:	18801826 	beq	r3,r2,8021fd84 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021fd24:	0005303a 	rdctl	r2,status
8021fd28:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021fd2c:	e0fffb17 	ldw	r3,-20(fp)
8021fd30:	00bfff84 	movi	r2,-2
8021fd34:	1884703a 	and	r2,r3,r2
8021fd38:	1001703a 	wrctl	status,r2
  
  return context;
8021fd3c:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
8021fd40:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
8021fd44:	e0bffc17 	ldw	r2,-16(fp)
8021fd48:	10800817 	ldw	r2,32(r2)
8021fd4c:	10c00054 	ori	r3,r2,1
8021fd50:	e0bffc17 	ldw	r2,-16(fp)
8021fd54:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021fd58:	e0bffc17 	ldw	r2,-16(fp)
8021fd5c:	10800017 	ldw	r2,0(r2)
8021fd60:	10800104 	addi	r2,r2,4
8021fd64:	1007883a 	mov	r3,r2
8021fd68:	e0bffc17 	ldw	r2,-16(fp)
8021fd6c:	10800817 	ldw	r2,32(r2)
8021fd70:	18800035 	stwio	r2,0(r3)
8021fd74:	e0bffa17 	ldw	r2,-24(fp)
8021fd78:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021fd7c:	e0bff917 	ldw	r2,-28(fp)
8021fd80:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
8021fd84:	e0fff517 	ldw	r3,-44(fp)
8021fd88:	e0bffd17 	ldw	r2,-12(fp)
8021fd8c:	18800426 	beq	r3,r2,8021fda0 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
8021fd90:	e0fff517 	ldw	r3,-44(fp)
8021fd94:	e0bffd17 	ldw	r2,-12(fp)
8021fd98:	1885c83a 	sub	r2,r3,r2
8021fd9c:	00000606 	br	8021fdb8 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
8021fda0:	e0bfff17 	ldw	r2,-4(fp)
8021fda4:	1090000c 	andi	r2,r2,16384
8021fda8:	10000226 	beq	r2,zero,8021fdb4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
8021fdac:	00bffd44 	movi	r2,-11
8021fdb0:	00000106 	br	8021fdb8 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
8021fdb4:	00bffec4 	movi	r2,-5
}
8021fdb8:	e037883a 	mov	sp,fp
8021fdbc:	dfc00117 	ldw	ra,4(sp)
8021fdc0:	df000017 	ldw	fp,0(sp)
8021fdc4:	dec00204 	addi	sp,sp,8
8021fdc8:	f800283a 	ret

8021fdcc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
8021fdcc:	defff304 	addi	sp,sp,-52
8021fdd0:	dfc00c15 	stw	ra,48(sp)
8021fdd4:	df000b15 	stw	fp,44(sp)
8021fdd8:	df000b04 	addi	fp,sp,44
8021fddc:	e13ffc15 	stw	r4,-16(fp)
8021fde0:	e17ffd15 	stw	r5,-12(fp)
8021fde4:	e1bffe15 	stw	r6,-8(fp)
8021fde8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
8021fdec:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
8021fdf0:	e0bffd17 	ldw	r2,-12(fp)
8021fdf4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8021fdf8:	00003706 	br	8021fed8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
8021fdfc:	e0bffc17 	ldw	r2,-16(fp)
8021fe00:	10800c17 	ldw	r2,48(r2)
8021fe04:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
8021fe08:	e0bffc17 	ldw	r2,-16(fp)
8021fe0c:	10800d17 	ldw	r2,52(r2)
8021fe10:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
8021fe14:	e0fff917 	ldw	r3,-28(fp)
8021fe18:	e0bff517 	ldw	r2,-44(fp)
8021fe1c:	1880062e 	bgeu	r3,r2,8021fe38 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
8021fe20:	e0fff517 	ldw	r3,-44(fp)
8021fe24:	e0bff917 	ldw	r2,-28(fp)
8021fe28:	1885c83a 	sub	r2,r3,r2
8021fe2c:	10bfffc4 	addi	r2,r2,-1
8021fe30:	e0bff615 	stw	r2,-40(fp)
8021fe34:	00000b06 	br	8021fe64 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
8021fe38:	e0bff517 	ldw	r2,-44(fp)
8021fe3c:	10000526 	beq	r2,zero,8021fe54 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
8021fe40:	00c20004 	movi	r3,2048
8021fe44:	e0bff917 	ldw	r2,-28(fp)
8021fe48:	1885c83a 	sub	r2,r3,r2
8021fe4c:	e0bff615 	stw	r2,-40(fp)
8021fe50:	00000406 	br	8021fe64 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
8021fe54:	00c1ffc4 	movi	r3,2047
8021fe58:	e0bff917 	ldw	r2,-28(fp)
8021fe5c:	1885c83a 	sub	r2,r3,r2
8021fe60:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
8021fe64:	e0bff617 	ldw	r2,-40(fp)
8021fe68:	10001e26 	beq	r2,zero,8021fee4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
8021fe6c:	e0fffe17 	ldw	r3,-8(fp)
8021fe70:	e0bff617 	ldw	r2,-40(fp)
8021fe74:	1880022e 	bgeu	r3,r2,8021fe80 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
8021fe78:	e0bffe17 	ldw	r2,-8(fp)
8021fe7c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
8021fe80:	e0bffc17 	ldw	r2,-16(fp)
8021fe84:	10c20e04 	addi	r3,r2,2104
8021fe88:	e0bff917 	ldw	r2,-28(fp)
8021fe8c:	1885883a 	add	r2,r3,r2
8021fe90:	e1bff617 	ldw	r6,-40(fp)
8021fe94:	e17ffd17 	ldw	r5,-12(fp)
8021fe98:	1009883a 	mov	r4,r2
8021fe9c:	020fa280 	call	8020fa28 <memcpy>
      ptr   += n;
8021fea0:	e0fffd17 	ldw	r3,-12(fp)
8021fea4:	e0bff617 	ldw	r2,-40(fp)
8021fea8:	1885883a 	add	r2,r3,r2
8021feac:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
8021feb0:	e0fffe17 	ldw	r3,-8(fp)
8021feb4:	e0bff617 	ldw	r2,-40(fp)
8021feb8:	1885c83a 	sub	r2,r3,r2
8021febc:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021fec0:	e0fff917 	ldw	r3,-28(fp)
8021fec4:	e0bff617 	ldw	r2,-40(fp)
8021fec8:	1885883a 	add	r2,r3,r2
8021fecc:	10c1ffcc 	andi	r3,r2,2047
8021fed0:	e0bffc17 	ldw	r2,-16(fp)
8021fed4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
8021fed8:	e0bffe17 	ldw	r2,-8(fp)
8021fedc:	00bfc716 	blt	zero,r2,8021fdfc <__reset+0xfa1ffdfc>
8021fee0:	00000106 	br	8021fee8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8021fee4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021fee8:	0005303a 	rdctl	r2,status
8021feec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021fef0:	e0fffb17 	ldw	r3,-20(fp)
8021fef4:	00bfff84 	movi	r2,-2
8021fef8:	1884703a 	and	r2,r3,r2
8021fefc:	1001703a 	wrctl	status,r2
  
  return context;
8021ff00:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
8021ff04:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
8021ff08:	e0bffc17 	ldw	r2,-16(fp)
8021ff0c:	10800817 	ldw	r2,32(r2)
8021ff10:	10c00094 	ori	r3,r2,2
8021ff14:	e0bffc17 	ldw	r2,-16(fp)
8021ff18:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
8021ff1c:	e0bffc17 	ldw	r2,-16(fp)
8021ff20:	10800017 	ldw	r2,0(r2)
8021ff24:	10800104 	addi	r2,r2,4
8021ff28:	1007883a 	mov	r3,r2
8021ff2c:	e0bffc17 	ldw	r2,-16(fp)
8021ff30:	10800817 	ldw	r2,32(r2)
8021ff34:	18800035 	stwio	r2,0(r3)
8021ff38:	e0bffa17 	ldw	r2,-24(fp)
8021ff3c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021ff40:	e0bff817 	ldw	r2,-32(fp)
8021ff44:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
8021ff48:	e0bffe17 	ldw	r2,-8(fp)
8021ff4c:	0080100e 	bge	zero,r2,8021ff90 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
8021ff50:	e0bfff17 	ldw	r2,-4(fp)
8021ff54:	1090000c 	andi	r2,r2,16384
8021ff58:	1000101e 	bne	r2,zero,8021ff9c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
8021ff5c:	0001883a 	nop
8021ff60:	e0bffc17 	ldw	r2,-16(fp)
8021ff64:	10c00d17 	ldw	r3,52(r2)
8021ff68:	e0bff517 	ldw	r2,-44(fp)
8021ff6c:	1880051e 	bne	r3,r2,8021ff84 <altera_avalon_jtag_uart_write+0x1b8>
8021ff70:	e0bffc17 	ldw	r2,-16(fp)
8021ff74:	10c00917 	ldw	r3,36(r2)
8021ff78:	e0bffc17 	ldw	r2,-16(fp)
8021ff7c:	10800117 	ldw	r2,4(r2)
8021ff80:	18bff736 	bltu	r3,r2,8021ff60 <__reset+0xfa1fff60>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
8021ff84:	e0bffc17 	ldw	r2,-16(fp)
8021ff88:	10800917 	ldw	r2,36(r2)
8021ff8c:	1000051e 	bne	r2,zero,8021ffa4 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
8021ff90:	e0bffe17 	ldw	r2,-8(fp)
8021ff94:	00bfd016 	blt	zero,r2,8021fed8 <__reset+0xfa1ffed8>
8021ff98:	00000306 	br	8021ffa8 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
8021ff9c:	0001883a 	nop
8021ffa0:	00000106 	br	8021ffa8 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
8021ffa4:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
8021ffa8:	e0fffd17 	ldw	r3,-12(fp)
8021ffac:	e0bff717 	ldw	r2,-36(fp)
8021ffb0:	18800426 	beq	r3,r2,8021ffc4 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
8021ffb4:	e0fffd17 	ldw	r3,-12(fp)
8021ffb8:	e0bff717 	ldw	r2,-36(fp)
8021ffbc:	1885c83a 	sub	r2,r3,r2
8021ffc0:	00000606 	br	8021ffdc <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
8021ffc4:	e0bfff17 	ldw	r2,-4(fp)
8021ffc8:	1090000c 	andi	r2,r2,16384
8021ffcc:	10000226 	beq	r2,zero,8021ffd8 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
8021ffd0:	00bffd44 	movi	r2,-11
8021ffd4:	00000106 	br	8021ffdc <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
8021ffd8:	00bffec4 	movi	r2,-5
}
8021ffdc:	e037883a 	mov	sp,fp
8021ffe0:	dfc00117 	ldw	ra,4(sp)
8021ffe4:	df000017 	ldw	fp,0(sp)
8021ffe8:	dec00204 	addi	sp,sp,8
8021ffec:	f800283a 	ret

8021fff0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
8021fff0:	defffa04 	addi	sp,sp,-24
8021fff4:	dfc00515 	stw	ra,20(sp)
8021fff8:	df000415 	stw	fp,16(sp)
8021fffc:	df000404 	addi	fp,sp,16
80220000:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
80220004:	0007883a 	mov	r3,zero
80220008:	e0bfff17 	ldw	r2,-4(fp)
8022000c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
80220010:	e0bfff17 	ldw	r2,-4(fp)
80220014:	10800104 	addi	r2,r2,4
80220018:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8022001c:	0005303a 	rdctl	r2,status
80220020:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220024:	e0fffd17 	ldw	r3,-12(fp)
80220028:	00bfff84 	movi	r2,-2
8022002c:	1884703a 	and	r2,r3,r2
80220030:	1001703a 	wrctl	status,r2
  
  return context;
80220034:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
80220038:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
8022003c:	021f1c80 	call	8021f1c8 <alt_tick>
80220040:	e0bffc17 	ldw	r2,-16(fp)
80220044:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220048:	e0bffe17 	ldw	r2,-8(fp)
8022004c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
80220050:	0001883a 	nop
80220054:	e037883a 	mov	sp,fp
80220058:	dfc00117 	ldw	ra,4(sp)
8022005c:	df000017 	ldw	fp,0(sp)
80220060:	dec00204 	addi	sp,sp,8
80220064:	f800283a 	ret

80220068 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
80220068:	defff804 	addi	sp,sp,-32
8022006c:	dfc00715 	stw	ra,28(sp)
80220070:	df000615 	stw	fp,24(sp)
80220074:	df000604 	addi	fp,sp,24
80220078:	e13ffc15 	stw	r4,-16(fp)
8022007c:	e17ffd15 	stw	r5,-12(fp)
80220080:	e1bffe15 	stw	r6,-8(fp)
80220084:	e1ffff15 	stw	r7,-4(fp)
80220088:	e0bfff17 	ldw	r2,-4(fp)
8022008c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
80220090:	d0a03c17 	ldw	r2,-32528(gp)
80220094:	1000021e 	bne	r2,zero,802200a0 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
80220098:	e0bffb17 	ldw	r2,-20(fp)
8022009c:	d0a03c15 	stw	r2,-32528(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
802200a0:	e0bffc17 	ldw	r2,-16(fp)
802200a4:	10800104 	addi	r2,r2,4
802200a8:	00c001c4 	movi	r3,7
802200ac:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
802200b0:	d8000015 	stw	zero,0(sp)
802200b4:	e1fffc17 	ldw	r7,-16(fp)
802200b8:	01a008b4 	movhi	r6,32802
802200bc:	31bffc04 	addi	r6,r6,-16
802200c0:	e17ffe17 	ldw	r5,-8(fp)
802200c4:	e13ffd17 	ldw	r4,-12(fp)
802200c8:	0222ce00 	call	80222ce0 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
802200cc:	0001883a 	nop
802200d0:	e037883a 	mov	sp,fp
802200d4:	dfc00117 	ldw	ra,4(sp)
802200d8:	df000017 	ldw	fp,0(sp)
802200dc:	dec00204 	addi	sp,sp,8
802200e0:	f800283a 	ret

802200e4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
802200e4:	defffa04 	addi	sp,sp,-24
802200e8:	dfc00515 	stw	ra,20(sp)
802200ec:	df000415 	stw	fp,16(sp)
802200f0:	df000404 	addi	fp,sp,16
802200f4:	e13ffd15 	stw	r4,-12(fp)
802200f8:	e17ffe15 	stw	r5,-8(fp)
802200fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80220100:	e0bffd17 	ldw	r2,-12(fp)
80220104:	10800017 	ldw	r2,0(r2)
80220108:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
8022010c:	e0bffc17 	ldw	r2,-16(fp)
80220110:	10c00a04 	addi	r3,r2,40
80220114:	e0bffd17 	ldw	r2,-12(fp)
80220118:	10800217 	ldw	r2,8(r2)
8022011c:	100f883a 	mov	r7,r2
80220120:	e1bfff17 	ldw	r6,-4(fp)
80220124:	e17ffe17 	ldw	r5,-8(fp)
80220128:	1809883a 	mov	r4,r3
8022012c:	02205f80 	call	802205f8 <altera_avalon_uart_read>
      fd->fd_flags);
}
80220130:	e037883a 	mov	sp,fp
80220134:	dfc00117 	ldw	ra,4(sp)
80220138:	df000017 	ldw	fp,0(sp)
8022013c:	dec00204 	addi	sp,sp,8
80220140:	f800283a 	ret

80220144 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
80220144:	defffa04 	addi	sp,sp,-24
80220148:	dfc00515 	stw	ra,20(sp)
8022014c:	df000415 	stw	fp,16(sp)
80220150:	df000404 	addi	fp,sp,16
80220154:	e13ffd15 	stw	r4,-12(fp)
80220158:	e17ffe15 	stw	r5,-8(fp)
8022015c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80220160:	e0bffd17 	ldw	r2,-12(fp)
80220164:	10800017 	ldw	r2,0(r2)
80220168:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
8022016c:	e0bffc17 	ldw	r2,-16(fp)
80220170:	10c00a04 	addi	r3,r2,40
80220174:	e0bffd17 	ldw	r2,-12(fp)
80220178:	10800217 	ldw	r2,8(r2)
8022017c:	100f883a 	mov	r7,r2
80220180:	e1bfff17 	ldw	r6,-4(fp)
80220184:	e17ffe17 	ldw	r5,-8(fp)
80220188:	1809883a 	mov	r4,r3
8022018c:	02208100 	call	80220810 <altera_avalon_uart_write>
      fd->fd_flags);
}
80220190:	e037883a 	mov	sp,fp
80220194:	dfc00117 	ldw	ra,4(sp)
80220198:	df000017 	ldw	fp,0(sp)
8022019c:	dec00204 	addi	sp,sp,8
802201a0:	f800283a 	ret

802201a4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
802201a4:	defffc04 	addi	sp,sp,-16
802201a8:	dfc00315 	stw	ra,12(sp)
802201ac:	df000215 	stw	fp,8(sp)
802201b0:	df000204 	addi	fp,sp,8
802201b4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
802201b8:	e0bfff17 	ldw	r2,-4(fp)
802201bc:	10800017 	ldw	r2,0(r2)
802201c0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
802201c4:	e0bffe17 	ldw	r2,-8(fp)
802201c8:	10c00a04 	addi	r3,r2,40
802201cc:	e0bfff17 	ldw	r2,-4(fp)
802201d0:	10800217 	ldw	r2,8(r2)
802201d4:	100b883a 	mov	r5,r2
802201d8:	1809883a 	mov	r4,r3
802201dc:	02205680 	call	80220568 <altera_avalon_uart_close>
}
802201e0:	e037883a 	mov	sp,fp
802201e4:	dfc00117 	ldw	ra,4(sp)
802201e8:	df000017 	ldw	fp,0(sp)
802201ec:	dec00204 	addi	sp,sp,8
802201f0:	f800283a 	ret

802201f4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
802201f4:	defff804 	addi	sp,sp,-32
802201f8:	dfc00715 	stw	ra,28(sp)
802201fc:	df000615 	stw	fp,24(sp)
80220200:	df000604 	addi	fp,sp,24
80220204:	e13ffd15 	stw	r4,-12(fp)
80220208:	e17ffe15 	stw	r5,-8(fp)
8022020c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
80220210:	e0bffd17 	ldw	r2,-12(fp)
80220214:	10800017 	ldw	r2,0(r2)
80220218:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
8022021c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80220220:	1000041e 	bne	r2,zero,80220234 <altera_avalon_uart_init+0x40>
80220224:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80220228:	1000021e 	bne	r2,zero,80220234 <altera_avalon_uart_init+0x40>
8022022c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80220230:	10000226 	beq	r2,zero,8022023c <altera_avalon_uart_init+0x48>
80220234:	00800044 	movi	r2,1
80220238:	00000106 	br	80220240 <altera_avalon_uart_init+0x4c>
8022023c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80220240:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
80220244:	e0bffc17 	ldw	r2,-16(fp)
80220248:	10000f1e 	bne	r2,zero,80220288 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
8022024c:	e0bffd17 	ldw	r2,-12(fp)
80220250:	00c32004 	movi	r3,3200
80220254:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
80220258:	e0bffb17 	ldw	r2,-20(fp)
8022025c:	10800304 	addi	r2,r2,12
80220260:	e0fffd17 	ldw	r3,-12(fp)
80220264:	18c00117 	ldw	r3,4(r3)
80220268:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
8022026c:	d8000015 	stw	zero,0(sp)
80220270:	e1fffd17 	ldw	r7,-12(fp)
80220274:	01a008b4 	movhi	r6,32802
80220278:	3180a804 	addi	r6,r6,672
8022027c:	e17fff17 	ldw	r5,-4(fp)
80220280:	e13ffe17 	ldw	r4,-8(fp)
80220284:	0222ce00 	call	80222ce0 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
80220288:	0001883a 	nop
8022028c:	e037883a 	mov	sp,fp
80220290:	dfc00117 	ldw	ra,4(sp)
80220294:	df000017 	ldw	fp,0(sp)
80220298:	dec00204 	addi	sp,sp,8
8022029c:	f800283a 	ret

802202a0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
802202a0:	defffa04 	addi	sp,sp,-24
802202a4:	dfc00515 	stw	ra,20(sp)
802202a8:	df000415 	stw	fp,16(sp)
802202ac:	df000404 	addi	fp,sp,16
802202b0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
802202b4:	e0bfff17 	ldw	r2,-4(fp)
802202b8:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
802202bc:	e0bffc17 	ldw	r2,-16(fp)
802202c0:	10800017 	ldw	r2,0(r2)
802202c4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
802202c8:	e0bffd17 	ldw	r2,-12(fp)
802202cc:	10800204 	addi	r2,r2,8
802202d0:	10800037 	ldwio	r2,0(r2)
802202d4:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
802202d8:	e0bffd17 	ldw	r2,-12(fp)
802202dc:	10800204 	addi	r2,r2,8
802202e0:	0007883a 	mov	r3,zero
802202e4:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
802202e8:	e0bffd17 	ldw	r2,-12(fp)
802202ec:	10800204 	addi	r2,r2,8
802202f0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
802202f4:	e0bffe17 	ldw	r2,-8(fp)
802202f8:	1080200c 	andi	r2,r2,128
802202fc:	10000326 	beq	r2,zero,8022030c <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
80220300:	e17ffe17 	ldw	r5,-8(fp)
80220304:	e13ffc17 	ldw	r4,-16(fp)
80220308:	022033c0 	call	8022033c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
8022030c:	e0bffe17 	ldw	r2,-8(fp)
80220310:	1081100c 	andi	r2,r2,1088
80220314:	10000326 	beq	r2,zero,80220324 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
80220318:	e17ffe17 	ldw	r5,-8(fp)
8022031c:	e13ffc17 	ldw	r4,-16(fp)
80220320:	02204200 	call	80220420 <altera_avalon_uart_txirq>
  }
  

}
80220324:	0001883a 	nop
80220328:	e037883a 	mov	sp,fp
8022032c:	dfc00117 	ldw	ra,4(sp)
80220330:	df000017 	ldw	fp,0(sp)
80220334:	dec00204 	addi	sp,sp,8
80220338:	f800283a 	ret

8022033c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
8022033c:	defffc04 	addi	sp,sp,-16
80220340:	df000315 	stw	fp,12(sp)
80220344:	df000304 	addi	fp,sp,12
80220348:	e13ffe15 	stw	r4,-8(fp)
8022034c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
80220350:	e0bfff17 	ldw	r2,-4(fp)
80220354:	108000cc 	andi	r2,r2,3
80220358:	10002c1e 	bne	r2,zero,8022040c <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
8022035c:	e0bffe17 	ldw	r2,-8(fp)
80220360:	10800317 	ldw	r2,12(r2)
80220364:	e0bffe17 	ldw	r2,-8(fp)
80220368:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
8022036c:	e0bffe17 	ldw	r2,-8(fp)
80220370:	10800317 	ldw	r2,12(r2)
80220374:	10800044 	addi	r2,r2,1
80220378:	10800fcc 	andi	r2,r2,63
8022037c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
80220380:	e0bffe17 	ldw	r2,-8(fp)
80220384:	10800317 	ldw	r2,12(r2)
80220388:	e0fffe17 	ldw	r3,-8(fp)
8022038c:	18c00017 	ldw	r3,0(r3)
80220390:	18c00037 	ldwio	r3,0(r3)
80220394:	1809883a 	mov	r4,r3
80220398:	e0fffe17 	ldw	r3,-8(fp)
8022039c:	1885883a 	add	r2,r3,r2
802203a0:	10800704 	addi	r2,r2,28
802203a4:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
802203a8:	e0bffe17 	ldw	r2,-8(fp)
802203ac:	e0fffd17 	ldw	r3,-12(fp)
802203b0:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802203b4:	e0bffe17 	ldw	r2,-8(fp)
802203b8:	10800317 	ldw	r2,12(r2)
802203bc:	10800044 	addi	r2,r2,1
802203c0:	10800fcc 	andi	r2,r2,63
802203c4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
802203c8:	e0bffe17 	ldw	r2,-8(fp)
802203cc:	10c00217 	ldw	r3,8(r2)
802203d0:	e0bffd17 	ldw	r2,-12(fp)
802203d4:	18800e1e 	bne	r3,r2,80220410 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802203d8:	e0bffe17 	ldw	r2,-8(fp)
802203dc:	10c00117 	ldw	r3,4(r2)
802203e0:	00bfdfc4 	movi	r2,-129
802203e4:	1886703a 	and	r3,r3,r2
802203e8:	e0bffe17 	ldw	r2,-8(fp)
802203ec:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
802203f0:	e0bffe17 	ldw	r2,-8(fp)
802203f4:	10800017 	ldw	r2,0(r2)
802203f8:	10800304 	addi	r2,r2,12
802203fc:	e0fffe17 	ldw	r3,-8(fp)
80220400:	18c00117 	ldw	r3,4(r3)
80220404:	10c00035 	stwio	r3,0(r2)
80220408:	00000106 	br	80220410 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
8022040c:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
80220410:	e037883a 	mov	sp,fp
80220414:	df000017 	ldw	fp,0(sp)
80220418:	dec00104 	addi	sp,sp,4
8022041c:	f800283a 	ret

80220420 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80220420:	defffb04 	addi	sp,sp,-20
80220424:	df000415 	stw	fp,16(sp)
80220428:	df000404 	addi	fp,sp,16
8022042c:	e13ffc15 	stw	r4,-16(fp)
80220430:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
80220434:	e0bffc17 	ldw	r2,-16(fp)
80220438:	10c00417 	ldw	r3,16(r2)
8022043c:	e0bffc17 	ldw	r2,-16(fp)
80220440:	10800517 	ldw	r2,20(r2)
80220444:	18803226 	beq	r3,r2,80220510 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80220448:	e0bffc17 	ldw	r2,-16(fp)
8022044c:	10800617 	ldw	r2,24(r2)
80220450:	1080008c 	andi	r2,r2,2
80220454:	10000326 	beq	r2,zero,80220464 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80220458:	e0bffd17 	ldw	r2,-12(fp)
8022045c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80220460:	10001d26 	beq	r2,zero,802204d8 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
80220464:	e0bffc17 	ldw	r2,-16(fp)
80220468:	10800417 	ldw	r2,16(r2)
8022046c:	e0bffc17 	ldw	r2,-16(fp)
80220470:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
80220474:	e0bffc17 	ldw	r2,-16(fp)
80220478:	10800017 	ldw	r2,0(r2)
8022047c:	10800104 	addi	r2,r2,4
80220480:	e0fffc17 	ldw	r3,-16(fp)
80220484:	18c00417 	ldw	r3,16(r3)
80220488:	e13ffc17 	ldw	r4,-16(fp)
8022048c:	20c7883a 	add	r3,r4,r3
80220490:	18c01704 	addi	r3,r3,92
80220494:	18c00003 	ldbu	r3,0(r3)
80220498:	18c03fcc 	andi	r3,r3,255
8022049c:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
802204a0:	e0bffc17 	ldw	r2,-16(fp)
802204a4:	10800417 	ldw	r2,16(r2)
802204a8:	10800044 	addi	r2,r2,1
802204ac:	e0fffc17 	ldw	r3,-16(fp)
802204b0:	18800415 	stw	r2,16(r3)
802204b4:	10c00fcc 	andi	r3,r2,63
802204b8:	e0bffc17 	ldw	r2,-16(fp)
802204bc:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
802204c0:	e0bffc17 	ldw	r2,-16(fp)
802204c4:	10800117 	ldw	r2,4(r2)
802204c8:	10c01014 	ori	r3,r2,64
802204cc:	e0bffc17 	ldw	r2,-16(fp)
802204d0:	10c00115 	stw	r3,4(r2)
802204d4:	00000e06 	br	80220510 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
802204d8:	e0bffc17 	ldw	r2,-16(fp)
802204dc:	10800017 	ldw	r2,0(r2)
802204e0:	10800204 	addi	r2,r2,8
802204e4:	10800037 	ldwio	r2,0(r2)
802204e8:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
802204ec:	e0bffd17 	ldw	r2,-12(fp)
802204f0:	1082000c 	andi	r2,r2,2048
802204f4:	1000061e 	bne	r2,zero,80220510 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
802204f8:	e0bffc17 	ldw	r2,-16(fp)
802204fc:	10c00117 	ldw	r3,4(r2)
80220500:	00bfefc4 	movi	r2,-65
80220504:	1886703a 	and	r3,r3,r2
80220508:	e0bffc17 	ldw	r2,-16(fp)
8022050c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
80220510:	e0bffc17 	ldw	r2,-16(fp)
80220514:	10c00417 	ldw	r3,16(r2)
80220518:	e0bffc17 	ldw	r2,-16(fp)
8022051c:	10800517 	ldw	r2,20(r2)
80220520:	1880061e 	bne	r3,r2,8022053c <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80220524:	e0bffc17 	ldw	r2,-16(fp)
80220528:	10c00117 	ldw	r3,4(r2)
8022052c:	00beefc4 	movi	r2,-1089
80220530:	1886703a 	and	r3,r3,r2
80220534:	e0bffc17 	ldw	r2,-16(fp)
80220538:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8022053c:	e0bffc17 	ldw	r2,-16(fp)
80220540:	10800017 	ldw	r2,0(r2)
80220544:	10800304 	addi	r2,r2,12
80220548:	e0fffc17 	ldw	r3,-16(fp)
8022054c:	18c00117 	ldw	r3,4(r3)
80220550:	10c00035 	stwio	r3,0(r2)
}
80220554:	0001883a 	nop
80220558:	e037883a 	mov	sp,fp
8022055c:	df000017 	ldw	fp,0(sp)
80220560:	dec00104 	addi	sp,sp,4
80220564:	f800283a 	ret

80220568 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
80220568:	defffd04 	addi	sp,sp,-12
8022056c:	df000215 	stw	fp,8(sp)
80220570:	df000204 	addi	fp,sp,8
80220574:	e13ffe15 	stw	r4,-8(fp)
80220578:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
8022057c:	00000506 	br	80220594 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80220580:	e0bfff17 	ldw	r2,-4(fp)
80220584:	1090000c 	andi	r2,r2,16384
80220588:	10000226 	beq	r2,zero,80220594 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
8022058c:	00bffd44 	movi	r2,-11
80220590:	00000606 	br	802205ac <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80220594:	e0bffe17 	ldw	r2,-8(fp)
80220598:	10c00417 	ldw	r3,16(r2)
8022059c:	e0bffe17 	ldw	r2,-8(fp)
802205a0:	10800517 	ldw	r2,20(r2)
802205a4:	18bff61e 	bne	r3,r2,80220580 <__reset+0xfa200580>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
802205a8:	0005883a 	mov	r2,zero
}
802205ac:	e037883a 	mov	sp,fp
802205b0:	df000017 	ldw	fp,0(sp)
802205b4:	dec00104 	addi	sp,sp,4
802205b8:	f800283a 	ret

802205bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802205bc:	defffe04 	addi	sp,sp,-8
802205c0:	dfc00115 	stw	ra,4(sp)
802205c4:	df000015 	stw	fp,0(sp)
802205c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802205cc:	d0a00d17 	ldw	r2,-32716(gp)
802205d0:	10000326 	beq	r2,zero,802205e0 <alt_get_errno+0x24>
802205d4:	d0a00d17 	ldw	r2,-32716(gp)
802205d8:	103ee83a 	callr	r2
802205dc:	00000106 	br	802205e4 <alt_get_errno+0x28>
802205e0:	d0a03704 	addi	r2,gp,-32548
}
802205e4:	e037883a 	mov	sp,fp
802205e8:	dfc00117 	ldw	ra,4(sp)
802205ec:	df000017 	ldw	fp,0(sp)
802205f0:	dec00204 	addi	sp,sp,8
802205f4:	f800283a 	ret

802205f8 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
802205f8:	defff204 	addi	sp,sp,-56
802205fc:	dfc00d15 	stw	ra,52(sp)
80220600:	df000c15 	stw	fp,48(sp)
80220604:	df000c04 	addi	fp,sp,48
80220608:	e13ffc15 	stw	r4,-16(fp)
8022060c:	e17ffd15 	stw	r5,-12(fp)
80220610:	e1bffe15 	stw	r6,-8(fp)
80220614:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
80220618:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
8022061c:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
80220620:	e0bfff17 	ldw	r2,-4(fp)
80220624:	1090000c 	andi	r2,r2,16384
80220628:	1005003a 	cmpeq	r2,r2,zero
8022062c:	10803fcc 	andi	r2,r2,255
80220630:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
80220634:	00001306 	br	80220684 <altera_avalon_uart_read+0x8c>
    {
      count++;
80220638:	e0bff517 	ldw	r2,-44(fp)
8022063c:	10800044 	addi	r2,r2,1
80220640:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
80220644:	e0bffd17 	ldw	r2,-12(fp)
80220648:	10c00044 	addi	r3,r2,1
8022064c:	e0fffd15 	stw	r3,-12(fp)
80220650:	e0fffc17 	ldw	r3,-16(fp)
80220654:	18c00217 	ldw	r3,8(r3)
80220658:	e13ffc17 	ldw	r4,-16(fp)
8022065c:	20c7883a 	add	r3,r4,r3
80220660:	18c00704 	addi	r3,r3,28
80220664:	18c00003 	ldbu	r3,0(r3)
80220668:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
8022066c:	e0bffc17 	ldw	r2,-16(fp)
80220670:	10800217 	ldw	r2,8(r2)
80220674:	10800044 	addi	r2,r2,1
80220678:	10c00fcc 	andi	r3,r2,63
8022067c:	e0bffc17 	ldw	r2,-16(fp)
80220680:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
80220684:	e0fff517 	ldw	r3,-44(fp)
80220688:	e0bffe17 	ldw	r2,-8(fp)
8022068c:	1880050e 	bge	r3,r2,802206a4 <altera_avalon_uart_read+0xac>
80220690:	e0bffc17 	ldw	r2,-16(fp)
80220694:	10c00217 	ldw	r3,8(r2)
80220698:	e0bffc17 	ldw	r2,-16(fp)
8022069c:	10800317 	ldw	r2,12(r2)
802206a0:	18bfe51e 	bne	r3,r2,80220638 <__reset+0xfa200638>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
802206a4:	e0bff517 	ldw	r2,-44(fp)
802206a8:	1000251e 	bne	r2,zero,80220740 <altera_avalon_uart_read+0x148>
802206ac:	e0bffc17 	ldw	r2,-16(fp)
802206b0:	10c00217 	ldw	r3,8(r2)
802206b4:	e0bffc17 	ldw	r2,-16(fp)
802206b8:	10800317 	ldw	r2,12(r2)
802206bc:	1880201e 	bne	r3,r2,80220740 <altera_avalon_uart_read+0x148>
    {
      if (!block)
802206c0:	e0bff617 	ldw	r2,-40(fp)
802206c4:	1000071e 	bne	r2,zero,802206e4 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
802206c8:	02205bc0 	call	802205bc <alt_get_errno>
802206cc:	1007883a 	mov	r3,r2
802206d0:	008002c4 	movi	r2,11
802206d4:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
802206d8:	00800044 	movi	r2,1
802206dc:	e0bff405 	stb	r2,-48(fp)
        break;
802206e0:	00001b06 	br	80220750 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802206e4:	0005303a 	rdctl	r2,status
802206e8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802206ec:	e0fff917 	ldw	r3,-28(fp)
802206f0:	00bfff84 	movi	r2,-2
802206f4:	1884703a 	and	r2,r3,r2
802206f8:	1001703a 	wrctl	status,r2
  
  return context;
802206fc:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
80220700:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80220704:	e0bffc17 	ldw	r2,-16(fp)
80220708:	10800117 	ldw	r2,4(r2)
8022070c:	10c02014 	ori	r3,r2,128
80220710:	e0bffc17 	ldw	r2,-16(fp)
80220714:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80220718:	e0bffc17 	ldw	r2,-16(fp)
8022071c:	10800017 	ldw	r2,0(r2)
80220720:	10800304 	addi	r2,r2,12
80220724:	e0fffc17 	ldw	r3,-16(fp)
80220728:	18c00117 	ldw	r3,4(r3)
8022072c:	10c00035 	stwio	r3,0(r2)
80220730:	e0bff817 	ldw	r2,-32(fp)
80220734:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220738:	e0bffa17 	ldw	r2,-24(fp)
8022073c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
80220740:	e0bff517 	ldw	r2,-44(fp)
80220744:	1000021e 	bne	r2,zero,80220750 <altera_avalon_uart_read+0x158>
80220748:	e0bffe17 	ldw	r2,-8(fp)
8022074c:	103fcd1e 	bne	r2,zero,80220684 <__reset+0xfa200684>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220750:	0005303a 	rdctl	r2,status
80220754:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220758:	e0fffb17 	ldw	r3,-20(fp)
8022075c:	00bfff84 	movi	r2,-2
80220760:	1884703a 	and	r2,r3,r2
80220764:	1001703a 	wrctl	status,r2
  
  return context;
80220768:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
8022076c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80220770:	e0bffc17 	ldw	r2,-16(fp)
80220774:	10800117 	ldw	r2,4(r2)
80220778:	10c02014 	ori	r3,r2,128
8022077c:	e0bffc17 	ldw	r2,-16(fp)
80220780:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80220784:	e0bffc17 	ldw	r2,-16(fp)
80220788:	10800017 	ldw	r2,0(r2)
8022078c:	10800304 	addi	r2,r2,12
80220790:	e0fffc17 	ldw	r3,-16(fp)
80220794:	18c00117 	ldw	r3,4(r3)
80220798:	10c00035 	stwio	r3,0(r2)
8022079c:	e0bff817 	ldw	r2,-32(fp)
802207a0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802207a4:	e0bff717 	ldw	r2,-36(fp)
802207a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
802207ac:	e0bff403 	ldbu	r2,-48(fp)
802207b0:	10000226 	beq	r2,zero,802207bc <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
802207b4:	00bffd44 	movi	r2,-11
802207b8:	00000106 	br	802207c0 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
802207bc:	e0bff517 	ldw	r2,-44(fp)
  }
}
802207c0:	e037883a 	mov	sp,fp
802207c4:	dfc00117 	ldw	ra,4(sp)
802207c8:	df000017 	ldw	fp,0(sp)
802207cc:	dec00204 	addi	sp,sp,8
802207d0:	f800283a 	ret

802207d4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802207d4:	defffe04 	addi	sp,sp,-8
802207d8:	dfc00115 	stw	ra,4(sp)
802207dc:	df000015 	stw	fp,0(sp)
802207e0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802207e4:	d0a00d17 	ldw	r2,-32716(gp)
802207e8:	10000326 	beq	r2,zero,802207f8 <alt_get_errno+0x24>
802207ec:	d0a00d17 	ldw	r2,-32716(gp)
802207f0:	103ee83a 	callr	r2
802207f4:	00000106 	br	802207fc <alt_get_errno+0x28>
802207f8:	d0a03704 	addi	r2,gp,-32548
}
802207fc:	e037883a 	mov	sp,fp
80220800:	dfc00117 	ldw	ra,4(sp)
80220804:	df000017 	ldw	fp,0(sp)
80220808:	dec00204 	addi	sp,sp,8
8022080c:	f800283a 	ret

80220810 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80220810:	defff204 	addi	sp,sp,-56
80220814:	dfc00d15 	stw	ra,52(sp)
80220818:	df000c15 	stw	fp,48(sp)
8022081c:	df000c04 	addi	fp,sp,48
80220820:	e13ffc15 	stw	r4,-16(fp)
80220824:	e17ffd15 	stw	r5,-12(fp)
80220828:	e1bffe15 	stw	r6,-8(fp)
8022082c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
80220830:	e0bffe17 	ldw	r2,-8(fp)
80220834:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
80220838:	e0bfff17 	ldw	r2,-4(fp)
8022083c:	1090000c 	andi	r2,r2,16384
80220840:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80220844:	00003c06 	br	80220938 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80220848:	e0bffc17 	ldw	r2,-16(fp)
8022084c:	10800517 	ldw	r2,20(r2)
80220850:	10800044 	addi	r2,r2,1
80220854:	10800fcc 	andi	r2,r2,63
80220858:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
8022085c:	e0bffc17 	ldw	r2,-16(fp)
80220860:	10c00417 	ldw	r3,16(r2)
80220864:	e0bff717 	ldw	r2,-36(fp)
80220868:	1880221e 	bne	r3,r2,802208f4 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
8022086c:	e0bff517 	ldw	r2,-44(fp)
80220870:	10000526 	beq	r2,zero,80220888 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
80220874:	02207d40 	call	802207d4 <alt_get_errno>
80220878:	1007883a 	mov	r3,r2
8022087c:	008002c4 	movi	r2,11
80220880:	18800015 	stw	r2,0(r3)
        break;
80220884:	00002e06 	br	80220940 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220888:	0005303a 	rdctl	r2,status
8022088c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220890:	e0fff917 	ldw	r3,-28(fp)
80220894:	00bfff84 	movi	r2,-2
80220898:	1884703a 	and	r2,r3,r2
8022089c:	1001703a 	wrctl	status,r2
  
  return context;
802208a0:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
802208a4:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
802208a8:	e0bffc17 	ldw	r2,-16(fp)
802208ac:	10800117 	ldw	r2,4(r2)
802208b0:	10c11014 	ori	r3,r2,1088
802208b4:	e0bffc17 	ldw	r2,-16(fp)
802208b8:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802208bc:	e0bffc17 	ldw	r2,-16(fp)
802208c0:	10800017 	ldw	r2,0(r2)
802208c4:	10800304 	addi	r2,r2,12
802208c8:	e0fffc17 	ldw	r3,-16(fp)
802208cc:	18c00117 	ldw	r3,4(r3)
802208d0:	10c00035 	stwio	r3,0(r2)
802208d4:	e0bff817 	ldw	r2,-32(fp)
802208d8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802208dc:	e0bff617 	ldw	r2,-40(fp)
802208e0:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
802208e4:	e0bffc17 	ldw	r2,-16(fp)
802208e8:	10c00417 	ldw	r3,16(r2)
802208ec:	e0bff717 	ldw	r2,-36(fp)
802208f0:	18bffc26 	beq	r3,r2,802208e4 <__reset+0xfa2008e4>
      }
    }

    count--;
802208f4:	e0bff417 	ldw	r2,-48(fp)
802208f8:	10bfffc4 	addi	r2,r2,-1
802208fc:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80220900:	e0bffc17 	ldw	r2,-16(fp)
80220904:	10c00517 	ldw	r3,20(r2)
80220908:	e0bffd17 	ldw	r2,-12(fp)
8022090c:	11000044 	addi	r4,r2,1
80220910:	e13ffd15 	stw	r4,-12(fp)
80220914:	10800003 	ldbu	r2,0(r2)
80220918:	1009883a 	mov	r4,r2
8022091c:	e0bffc17 	ldw	r2,-16(fp)
80220920:	10c5883a 	add	r2,r2,r3
80220924:	10801704 	addi	r2,r2,92
80220928:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
8022092c:	e0bffc17 	ldw	r2,-16(fp)
80220930:	e0fff717 	ldw	r3,-36(fp)
80220934:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
80220938:	e0bff417 	ldw	r2,-48(fp)
8022093c:	103fc21e 	bne	r2,zero,80220848 <__reset+0xfa200848>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220940:	0005303a 	rdctl	r2,status
80220944:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220948:	e0fffb17 	ldw	r3,-20(fp)
8022094c:	00bfff84 	movi	r2,-2
80220950:	1884703a 	and	r2,r3,r2
80220954:	1001703a 	wrctl	status,r2
  
  return context;
80220958:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
8022095c:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80220960:	e0bffc17 	ldw	r2,-16(fp)
80220964:	10800117 	ldw	r2,4(r2)
80220968:	10c11014 	ori	r3,r2,1088
8022096c:	e0bffc17 	ldw	r2,-16(fp)
80220970:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80220974:	e0bffc17 	ldw	r2,-16(fp)
80220978:	10800017 	ldw	r2,0(r2)
8022097c:	10800304 	addi	r2,r2,12
80220980:	e0fffc17 	ldw	r3,-16(fp)
80220984:	18c00117 	ldw	r3,4(r3)
80220988:	10c00035 	stwio	r3,0(r2)
8022098c:	e0bff817 	ldw	r2,-32(fp)
80220990:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220994:	e0bffa17 	ldw	r2,-24(fp)
80220998:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
8022099c:	e0fffe17 	ldw	r3,-8(fp)
802209a0:	e0bff417 	ldw	r2,-48(fp)
802209a4:	1885c83a 	sub	r2,r3,r2
}
802209a8:	e037883a 	mov	sp,fp
802209ac:	dfc00117 	ldw	ra,4(sp)
802209b0:	df000017 	ldw	fp,0(sp)
802209b4:	dec00204 	addi	sp,sp,8
802209b8:	f800283a 	ret

802209bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802209bc:	defffe04 	addi	sp,sp,-8
802209c0:	dfc00115 	stw	ra,4(sp)
802209c4:	df000015 	stw	fp,0(sp)
802209c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802209cc:	d0a00d17 	ldw	r2,-32716(gp)
802209d0:	10000326 	beq	r2,zero,802209e0 <alt_get_errno+0x24>
802209d4:	d0a00d17 	ldw	r2,-32716(gp)
802209d8:	103ee83a 	callr	r2
802209dc:	00000106 	br	802209e4 <alt_get_errno+0x28>
802209e0:	d0a03704 	addi	r2,gp,-32548
}
802209e4:	e037883a 	mov	sp,fp
802209e8:	dfc00117 	ldw	ra,4(sp)
802209ec:	df000017 	ldw	fp,0(sp)
802209f0:	dec00204 	addi	sp,sp,8
802209f4:	f800283a 	ret

802209f8 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
802209f8:	defffc04 	addi	sp,sp,-16
802209fc:	df000315 	stw	fp,12(sp)
80220a00:	df000304 	addi	fp,sp,12
80220a04:	e13ffd15 	stw	r4,-12(fp)
80220a08:	e17ffe15 	stw	r5,-8(fp)
80220a0c:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80220a10:	e0bffd17 	ldw	r2,-12(fp)
80220a14:	10800037 	ldwio	r2,0(r2)
80220a18:	1080010c 	andi	r2,r2,4
80220a1c:	10000226 	beq	r2,zero,80220a28 <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
80220a20:	00bff904 	movi	r2,-28
80220a24:	00001506 	br	80220a7c <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
80220a28:	e0bfff17 	ldw	r2,-4(fp)
80220a2c:	10800017 	ldw	r2,0(r2)
80220a30:	1007883a 	mov	r3,r2
80220a34:	e0bffe17 	ldw	r2,-8(fp)
80220a38:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
80220a3c:	e0bffe17 	ldw	r2,-8(fp)
80220a40:	10800104 	addi	r2,r2,4
80220a44:	e0ffff17 	ldw	r3,-4(fp)
80220a48:	18c00117 	ldw	r3,4(r3)
80220a4c:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
80220a50:	e0bffe17 	ldw	r2,-8(fp)
80220a54:	10800204 	addi	r2,r2,8
80220a58:	e0ffff17 	ldw	r3,-4(fp)
80220a5c:	18c00217 	ldw	r3,8(r3)
80220a60:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
80220a64:	e0bffe17 	ldw	r2,-8(fp)
80220a68:	10800304 	addi	r2,r2,12
80220a6c:	e0ffff17 	ldw	r3,-4(fp)
80220a70:	18c00317 	ldw	r3,12(r3)
80220a74:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
80220a78:	0005883a 	mov	r2,zero
}
80220a7c:	e037883a 	mov	sp,fp
80220a80:	df000017 	ldw	fp,0(sp)
80220a84:	dec00104 	addi	sp,sp,4
80220a88:	f800283a 	ret

80220a8c <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
80220a8c:	defffc04 	addi	sp,sp,-16
80220a90:	df000315 	stw	fp,12(sp)
80220a94:	df000304 	addi	fp,sp,12
80220a98:	e13ffd15 	stw	r4,-12(fp)
80220a9c:	e17ffe15 	stw	r5,-8(fp)
80220aa0:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80220aa4:	e0bffd17 	ldw	r2,-12(fp)
80220aa8:	10800037 	ldwio	r2,0(r2)
80220aac:	1080010c 	andi	r2,r2,4
80220ab0:	10000226 	beq	r2,zero,80220abc <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
80220ab4:	00bff904 	movi	r2,-28
80220ab8:	00003b06 	br	80220ba8 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
80220abc:	e0bfff17 	ldw	r2,-4(fp)
80220ac0:	10800017 	ldw	r2,0(r2)
80220ac4:	1007883a 	mov	r3,r2
80220ac8:	e0bffe17 	ldw	r2,-8(fp)
80220acc:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80220ad0:	e0bffe17 	ldw	r2,-8(fp)
80220ad4:	10800104 	addi	r2,r2,4
80220ad8:	e0ffff17 	ldw	r3,-4(fp)
80220adc:	18c00117 	ldw	r3,4(r3)
80220ae0:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
80220ae4:	e0bffe17 	ldw	r2,-8(fp)
80220ae8:	10800204 	addi	r2,r2,8
80220aec:	e0ffff17 	ldw	r3,-4(fp)
80220af0:	18c00217 	ldw	r3,8(r3)
80220af4:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80220af8:	e0bffe17 	ldw	r2,-8(fp)
80220afc:	10800304 	addi	r2,r2,12
80220b00:	e0ffff17 	ldw	r3,-4(fp)
80220b04:	18c0030b 	ldhu	r3,12(r3)
80220b08:	18ffffcc 	andi	r3,r3,65535
80220b0c:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80220b10:	e0bffe17 	ldw	r2,-8(fp)
80220b14:	10800384 	addi	r2,r2,14
80220b18:	e0ffff17 	ldw	r3,-4(fp)
80220b1c:	18c00383 	ldbu	r3,14(r3)
80220b20:	18c03fcc 	andi	r3,r3,255
80220b24:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
80220b28:	e0bffe17 	ldw	r2,-8(fp)
80220b2c:	108003c4 	addi	r2,r2,15
80220b30:	e0ffff17 	ldw	r3,-4(fp)
80220b34:	18c003c3 	ldbu	r3,15(r3)
80220b38:	18c03fcc 	andi	r3,r3,255
80220b3c:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
80220b40:	e0bffe17 	ldw	r2,-8(fp)
80220b44:	10800404 	addi	r2,r2,16
80220b48:	e0ffff17 	ldw	r3,-4(fp)
80220b4c:	18c0040b 	ldhu	r3,16(r3)
80220b50:	18ffffcc 	andi	r3,r3,65535
80220b54:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
80220b58:	e0bffe17 	ldw	r2,-8(fp)
80220b5c:	10800484 	addi	r2,r2,18
80220b60:	e0ffff17 	ldw	r3,-4(fp)
80220b64:	18c0048b 	ldhu	r3,18(r3)
80220b68:	18ffffcc 	andi	r3,r3,65535
80220b6c:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
80220b70:	e0bffe17 	ldw	r2,-8(fp)
80220b74:	10800504 	addi	r2,r2,20
80220b78:	0007883a 	mov	r3,zero
80220b7c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80220b80:	e0bffe17 	ldw	r2,-8(fp)
80220b84:	10800604 	addi	r2,r2,24
80220b88:	0007883a 	mov	r3,zero
80220b8c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80220b90:	e0bffe17 	ldw	r2,-8(fp)
80220b94:	10800704 	addi	r2,r2,28
80220b98:	e0ffff17 	ldw	r3,-4(fp)
80220b9c:	18c00717 	ldw	r3,28(r3)
80220ba0:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
80220ba4:	0005883a 	mov	r2,zero
}
80220ba8:	e037883a 	mov	sp,fp
80220bac:	df000017 	ldw	fp,0(sp)
80220bb0:	dec00104 	addi	sp,sp,4
80220bb4:	f800283a 	ret

80220bb8 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80220bb8:	defff804 	addi	sp,sp,-32
80220bbc:	dfc00715 	stw	ra,28(sp)
80220bc0:	df000615 	stw	fp,24(sp)
80220bc4:	df000604 	addi	fp,sp,24
80220bc8:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
80220bcc:	e0bfff17 	ldw	r2,-4(fp)
80220bd0:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
80220bd4:	e0bffa17 	ldw	r2,-24(fp)
80220bd8:	10801783 	ldbu	r2,94(r2)
80220bdc:	10803fcc 	andi	r2,r2,255
80220be0:	10001126 	beq	r2,zero,80220c28 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80220be4:	e0bffa17 	ldw	r2,-24(fp)
80220be8:	10800617 	ldw	r2,24(r2)
80220bec:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80220bf0:	1007883a 	mov	r3,r2
80220bf4:	00bffdc4 	movi	r2,-9
80220bf8:	1884703a 	and	r2,r3,r2
80220bfc:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80220c00:	e0bffa17 	ldw	r2,-24(fp)
80220c04:	10800617 	ldw	r2,24(r2)
80220c08:	e0fffb17 	ldw	r3,-20(fp)
80220c0c:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
80220c10:	e0bffa17 	ldw	r2,-24(fp)
80220c14:	10800617 	ldw	r2,24(r2)
80220c18:	10800404 	addi	r2,r2,16
80220c1c:	00c00044 	movi	r3,1
80220c20:	10c00035 	stwio	r3,0(r2)
80220c24:	00001106 	br	80220c6c <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80220c28:	e0bffa17 	ldw	r2,-24(fp)
80220c2c:	10800317 	ldw	r2,12(r2)
80220c30:	10800104 	addi	r2,r2,4
80220c34:	10800037 	ldwio	r2,0(r2)
80220c38:	1007883a 	mov	r3,r2
80220c3c:	00bffbc4 	movi	r2,-17
80220c40:	1884703a 	and	r2,r3,r2
80220c44:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80220c48:	e0bffa17 	ldw	r2,-24(fp)
80220c4c:	10800317 	ldw	r2,12(r2)
80220c50:	10800104 	addi	r2,r2,4
80220c54:	e0fffb17 	ldw	r3,-20(fp)
80220c58:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80220c5c:	e0bffa17 	ldw	r2,-24(fp)
80220c60:	10800317 	ldw	r2,12(r2)
80220c64:	00c08004 	movi	r3,512
80220c68:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
80220c6c:	e0bffa17 	ldw	r2,-24(fp)
80220c70:	10800b17 	ldw	r2,44(r2)
80220c74:	10001226 	beq	r2,zero,80220cc0 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220c78:	0005303a 	rdctl	r2,status
80220c7c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220c80:	e0fffd17 	ldw	r3,-12(fp)
80220c84:	00bfff84 	movi	r2,-2
80220c88:	1884703a 	and	r2,r3,r2
80220c8c:	1001703a 	wrctl	status,r2
  
  return context;
80220c90:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
80220c94:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80220c98:	e0bffa17 	ldw	r2,-24(fp)
80220c9c:	10800b17 	ldw	r2,44(r2)
80220ca0:	e0fffa17 	ldw	r3,-24(fp)
80220ca4:	18c00c17 	ldw	r3,48(r3)
80220ca8:	1809883a 	mov	r4,r3
80220cac:	103ee83a 	callr	r2
80220cb0:	e0bffc17 	ldw	r2,-16(fp)
80220cb4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220cb8:	e0bffe17 	ldw	r2,-8(fp)
80220cbc:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80220cc0:	e0bffa17 	ldw	r2,-24(fp)
80220cc4:	10801783 	ldbu	r2,94(r2)
80220cc8:	10803fcc 	andi	r2,r2,255
80220ccc:	10000a26 	beq	r2,zero,80220cf8 <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80220cd0:	e0bffa17 	ldw	r2,-24(fp)
80220cd4:	10800617 	ldw	r2,24(r2)
80220cd8:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80220cdc:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80220ce0:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80220ce4:	e0bffa17 	ldw	r2,-24(fp)
80220ce8:	10800617 	ldw	r2,24(r2)
80220cec:	e0fffb17 	ldw	r3,-20(fp)
80220cf0:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
80220cf4:	00000c06 	br	80220d28 <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80220cf8:	e0bffa17 	ldw	r2,-24(fp)
80220cfc:	10800317 	ldw	r2,12(r2)
80220d00:	10800104 	addi	r2,r2,4
80220d04:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
80220d08:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80220d0c:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80220d10:	e0bffa17 	ldw	r2,-24(fp)
80220d14:	10800317 	ldw	r2,12(r2)
80220d18:	10800104 	addi	r2,r2,4
80220d1c:	e0fffb17 	ldw	r3,-20(fp)
80220d20:	10c00035 	stwio	r3,0(r2)
    }

    return;
80220d24:	0001883a 	nop
}
80220d28:	e037883a 	mov	sp,fp
80220d2c:	dfc00117 	ldw	ra,4(sp)
80220d30:	df000017 	ldw	fp,0(sp)
80220d34:	dec00204 	addi	sp,sp,8
80220d38:	f800283a 	ret

80220d3c <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80220d3c:	defffb04 	addi	sp,sp,-20
80220d40:	df000415 	stw	fp,16(sp)
80220d44:	df000404 	addi	fp,sp,16
80220d48:	e13ffc15 	stw	r4,-16(fp)
80220d4c:	e17ffd15 	stw	r5,-12(fp)
80220d50:	e1bffe15 	stw	r6,-8(fp)
80220d54:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80220d58:	e0bffc17 	ldw	r2,-16(fp)
80220d5c:	10c01217 	ldw	r3,72(r2)
80220d60:	e0800117 	ldw	r2,4(fp)
80220d64:	18800436 	bltu	r3,r2,80220d78 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80220d68:	e0bffc17 	ldw	r2,-16(fp)
80220d6c:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80220d70:	10803fcc 	andi	r2,r2,255
80220d74:	10000226 	beq	r2,zero,80220d80 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80220d78:	00bffa84 	movi	r2,-22
80220d7c:	00000e06 	br	80220db8 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80220d80:	e0bffd17 	ldw	r2,-12(fp)
80220d84:	e0fffe17 	ldw	r3,-8(fp)
80220d88:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80220d8c:	e0bffd17 	ldw	r2,-12(fp)
80220d90:	e0ffff17 	ldw	r3,-4(fp)
80220d94:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80220d98:	e0bffd17 	ldw	r2,-12(fp)
80220d9c:	e0c00117 	ldw	r3,4(fp)
80220da0:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80220da4:	e0800217 	ldw	r2,8(fp)
80220da8:	10e00034 	orhi	r3,r2,32768
80220dac:	e0bffd17 	ldw	r2,-12(fp)
80220db0:	10c00315 	stw	r3,12(r2)
    
    return 0;
80220db4:	0005883a 	mov	r2,zero
}
80220db8:	e037883a 	mov	sp,fp
80220dbc:	df000017 	ldw	fp,0(sp)
80220dc0:	dec00104 	addi	sp,sp,4
80220dc4:	f800283a 	ret

80220dc8 <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80220dc8:	defff604 	addi	sp,sp,-40
80220dcc:	df000915 	stw	fp,36(sp)
80220dd0:	df000904 	addi	fp,sp,36
80220dd4:	e13ff715 	stw	r4,-36(fp)
80220dd8:	e17ff815 	stw	r5,-32(fp)
80220ddc:	e1bff915 	stw	r6,-28(fp)
80220de0:	e1fffa15 	stw	r7,-24(fp)
80220de4:	e1800317 	ldw	r6,12(fp)
80220de8:	e1400417 	ldw	r5,16(fp)
80220dec:	e1000517 	ldw	r4,20(fp)
80220df0:	e0c00617 	ldw	r3,24(fp)
80220df4:	e0800717 	ldw	r2,28(fp)
80220df8:	e1bffb0d 	sth	r6,-20(fp)
80220dfc:	e17ffc05 	stb	r5,-16(fp)
80220e00:	e13ffd05 	stb	r4,-12(fp)
80220e04:	e0fffe0d 	sth	r3,-8(fp)
80220e08:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
80220e0c:	e0bff717 	ldw	r2,-36(fp)
80220e10:	10c01217 	ldw	r3,72(r2)
80220e14:	e0800117 	ldw	r2,4(fp)
80220e18:	18801936 	bltu	r3,r2,80220e80 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
80220e1c:	e13ff717 	ldw	r4,-36(fp)
80220e20:	20801317 	ldw	r2,76(r4)
80220e24:	20c01417 	ldw	r3,80(r4)
80220e28:	e13ffe0b 	ldhu	r4,-8(fp)
80220e2c:	213fffcc 	andi	r4,r4,65535
80220e30:	2015883a 	mov	r10,r4
80220e34:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
80220e38:	1ac01136 	bltu	r3,r11,80220e80 <alt_msgdma_construct_extended_descriptor+0xb8>
80220e3c:	58c0011e 	bne	r11,r3,80220e44 <alt_msgdma_construct_extended_descriptor+0x7c>
80220e40:	12800f36 	bltu	r2,r10,80220e80 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80220e44:	e13ff717 	ldw	r4,-36(fp)
80220e48:	20801317 	ldw	r2,76(r4)
80220e4c:	20c01417 	ldw	r3,80(r4)
80220e50:	e13fff0b 	ldhu	r4,-4(fp)
80220e54:	213fffcc 	andi	r4,r4,65535
80220e58:	2011883a 	mov	r8,r4
80220e5c:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80220e60:	1a400736 	bltu	r3,r9,80220e80 <alt_msgdma_construct_extended_descriptor+0xb8>
80220e64:	48c0011e 	bne	r9,r3,80220e6c <alt_msgdma_construct_extended_descriptor+0xa4>
80220e68:	12000536 	bltu	r2,r8,80220e80 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80220e6c:	e0bff717 	ldw	r2,-36(fp)
80220e70:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80220e74:	10803fcc 	andi	r2,r2,255
80220e78:	10800060 	cmpeqi	r2,r2,1
80220e7c:	1000021e 	bne	r2,zero,80220e88 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80220e80:	00bffa84 	movi	r2,-22
80220e84:	00002106 	br	80220f0c <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80220e88:	e0bff817 	ldw	r2,-32(fp)
80220e8c:	e0fff917 	ldw	r3,-28(fp)
80220e90:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
80220e94:	e0bff817 	ldw	r2,-32(fp)
80220e98:	e0fffa17 	ldw	r3,-24(fp)
80220e9c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80220ea0:	e0bff817 	ldw	r2,-32(fp)
80220ea4:	e0c00117 	ldw	r3,4(fp)
80220ea8:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80220eac:	e0bff817 	ldw	r2,-32(fp)
80220eb0:	e0fffb0b 	ldhu	r3,-20(fp)
80220eb4:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
80220eb8:	e0bff817 	ldw	r2,-32(fp)
80220ebc:	e0fffc03 	ldbu	r3,-16(fp)
80220ec0:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
80220ec4:	e0bff817 	ldw	r2,-32(fp)
80220ec8:	e0fffd03 	ldbu	r3,-12(fp)
80220ecc:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
80220ed0:	e0bff817 	ldw	r2,-32(fp)
80220ed4:	e0fffe0b 	ldhu	r3,-8(fp)
80220ed8:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
80220edc:	e0bff817 	ldw	r2,-32(fp)
80220ee0:	e0ffff0b 	ldhu	r3,-4(fp)
80220ee4:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
80220ee8:	e0bff817 	ldw	r2,-32(fp)
80220eec:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
80220ef0:	e0bff817 	ldw	r2,-32(fp)
80220ef4:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80220ef8:	e0800217 	ldw	r2,8(fp)
80220efc:	10e00034 	orhi	r3,r2,32768
80220f00:	e0bff817 	ldw	r2,-32(fp)
80220f04:	10c00715 	stw	r3,28(r2)

  return 0 ;
80220f08:	0005883a 	mov	r2,zero

}
80220f0c:	e037883a 	mov	sp,fp
80220f10:	df000017 	ldw	fp,0(sp)
80220f14:	dec00104 	addi	sp,sp,4
80220f18:	f800283a 	ret

80220f1c <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80220f1c:	defff004 	addi	sp,sp,-64
80220f20:	dfc00f15 	stw	ra,60(sp)
80220f24:	df000e15 	stw	fp,56(sp)
80220f28:	df000e04 	addi	fp,sp,56
80220f2c:	e13ffd15 	stw	r4,-12(fp)
80220f30:	e17ffe15 	stw	r5,-8(fp)
80220f34:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
80220f38:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
80220f3c:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
80220f40:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80220f44:	e0bffd17 	ldw	r2,-12(fp)
80220f48:	10800317 	ldw	r2,12(r2)
80220f4c:	10800204 	addi	r2,r2,8
80220f50:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80220f54:	10bfffcc 	andi	r2,r2,65535
80220f58:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80220f5c:	e0bffd17 	ldw	r2,-12(fp)
80220f60:	10800317 	ldw	r2,12(r2)
80220f64:	10800204 	addi	r2,r2,8
80220f68:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80220f6c:	1004d43a 	srli	r2,r2,16
80220f70:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80220f74:	e0bffd17 	ldw	r2,-12(fp)
80220f78:	10800917 	ldw	r2,36(r2)
80220f7c:	e0fff617 	ldw	r3,-40(fp)
80220f80:	1880042e 	bgeu	r3,r2,80220f94 <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
80220f84:	e0bffd17 	ldw	r2,-12(fp)
80220f88:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80220f8c:	e0fff517 	ldw	r3,-44(fp)
80220f90:	18800236 	bltu	r3,r2,80220f9c <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
80220f94:	00bff904 	movi	r2,-28
80220f98:	00008f06 	br	802211d8 <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80220f9c:	00800804 	movi	r2,32
80220fa0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80220fa4:	0005303a 	rdctl	r2,status
80220fa8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80220fac:	e0fff717 	ldw	r3,-36(fp)
80220fb0:	00bfff84 	movi	r2,-2
80220fb4:	1884703a 	and	r2,r3,r2
80220fb8:	1001703a 	wrctl	status,r2
  
  return context;
80220fbc:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80220fc0:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80220fc4:	e0bffd17 	ldw	r2,-12(fp)
80220fc8:	10800317 	ldw	r2,12(r2)
80220fcc:	10800104 	addi	r2,r2,4
80220fd0:	e0fff317 	ldw	r3,-52(fp)
80220fd4:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80220fd8:	e0bffd17 	ldw	r2,-12(fp)
80220fdc:	10800317 	ldw	r2,12(r2)
80220fe0:	e0fffd17 	ldw	r3,-12(fp)
80220fe4:	18c00317 	ldw	r3,12(r3)
80220fe8:	18c00037 	ldwio	r3,0(r3)
80220fec:	10c00035 	stwio	r3,0(r2)
80220ff0:	e0bff417 	ldw	r2,-48(fp)
80220ff4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80220ff8:	e0bffc17 	ldw	r2,-16(fp)
80220ffc:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80221000:	e0bffe17 	ldw	r2,-8(fp)
80221004:	10001a26 	beq	r2,zero,80221070 <alt_msgdma_descriptor_async_transfer+0x154>
80221008:	e0bfff17 	ldw	r2,-4(fp)
8022100c:	1000181e 	bne	r2,zero,80221070 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80221010:	00000d06 	br	80221048 <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80221014:	01000044 	movi	r4,1
80221018:	021e7400 	call	8021e740 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8022101c:	e0bff20b 	ldhu	r2,-56(fp)
80221020:	1084e230 	cmpltui	r2,r2,5000
80221024:	1000051e 	bne	r2,zero,8022103c <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
80221028:	012008b4 	movhi	r4,32802
8022102c:	21135304 	addi	r4,r4,19788
80221030:	02233140 	call	80223314 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80221034:	00bff084 	movi	r2,-62
80221038:	00006706 	br	802211d8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
8022103c:	e0bff20b 	ldhu	r2,-56(fp)
80221040:	10800044 	addi	r2,r2,1
80221044:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80221048:	e0bffd17 	ldw	r2,-12(fp)
8022104c:	10c00317 	ldw	r3,12(r2)
80221050:	e0bffd17 	ldw	r2,-12(fp)
80221054:	10800417 	ldw	r2,16(r2)
80221058:	e1bffe17 	ldw	r6,-8(fp)
8022105c:	100b883a 	mov	r5,r2
80221060:	1809883a 	mov	r4,r3
80221064:	02209f80 	call	802209f8 <alt_msgdma_write_standard_descriptor>
80221068:	103fea1e 	bne	r2,zero,80221014 <__reset+0xfa201014>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
8022106c:	00001f06 	br	802210ec <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80221070:	e0bffe17 	ldw	r2,-8(fp)
80221074:	10001b1e 	bne	r2,zero,802210e4 <alt_msgdma_descriptor_async_transfer+0x1c8>
80221078:	e0bfff17 	ldw	r2,-4(fp)
8022107c:	10001926 	beq	r2,zero,802210e4 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
80221080:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80221084:	00000d06 	br	802210bc <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80221088:	01000044 	movi	r4,1
8022108c:	021e7400 	call	8021e740 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80221090:	e0bff20b 	ldhu	r2,-56(fp)
80221094:	1084e230 	cmpltui	r2,r2,5000
80221098:	1000051e 	bne	r2,zero,802210b0 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
8022109c:	012008b4 	movhi	r4,32802
802210a0:	21136904 	addi	r4,r4,19876
802210a4:	02233140 	call	80223314 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802210a8:	00bff084 	movi	r2,-62
802210ac:	00004a06 	br	802211d8 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
802210b0:	e0bff20b 	ldhu	r2,-56(fp)
802210b4:	10800044 	addi	r2,r2,1
802210b8:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802210bc:	e0bffd17 	ldw	r2,-12(fp)
802210c0:	10c00317 	ldw	r3,12(r2)
802210c4:	e0bffd17 	ldw	r2,-12(fp)
802210c8:	10800417 	ldw	r2,16(r2)
802210cc:	e1bfff17 	ldw	r6,-4(fp)
802210d0:	100b883a 	mov	r5,r2
802210d4:	1809883a 	mov	r4,r3
802210d8:	0220a8c0 	call	80220a8c <alt_msgdma_write_extended_descriptor>
802210dc:	103fea1e 	bne	r2,zero,80221088 <__reset+0xfa201088>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802210e0:	00000206 	br	802210ec <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
802210e4:	00bfffc4 	movi	r2,-1
802210e8:	00003b06 	br	802211d8 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
802210ec:	e0bffd17 	ldw	r2,-12(fp)
802210f0:	10800b17 	ldw	r2,44(r2)
802210f4:	10001c26 	beq	r2,zero,80221168 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
802210f8:	e0bffd17 	ldw	r2,-12(fp)
802210fc:	10c00d17 	ldw	r3,52(r2)
80221100:	e0bff317 	ldw	r2,-52(fp)
80221104:	1884b03a 	or	r2,r3,r2
80221108:	10800514 	ori	r2,r2,20
8022110c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80221110:	e0fff317 	ldw	r3,-52(fp)
80221114:	00bff7c4 	movi	r2,-33
80221118:	1884703a 	and	r2,r3,r2
8022111c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80221120:	0005303a 	rdctl	r2,status
80221124:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80221128:	e0fffa17 	ldw	r3,-24(fp)
8022112c:	00bfff84 	movi	r2,-2
80221130:	1884703a 	and	r2,r3,r2
80221134:	1001703a 	wrctl	status,r2
  
  return context;
80221138:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
8022113c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80221140:	e0bffd17 	ldw	r2,-12(fp)
80221144:	10800317 	ldw	r2,12(r2)
80221148:	10800104 	addi	r2,r2,4
8022114c:	e0fff317 	ldw	r3,-52(fp)
80221150:	10c00035 	stwio	r3,0(r2)
80221154:	e0bff417 	ldw	r2,-48(fp)
80221158:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8022115c:	e0bff817 	ldw	r2,-32(fp)
80221160:	1001703a 	wrctl	status,r2
80221164:	00001b06 	br	802211d4 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
80221168:	e0bffd17 	ldw	r2,-12(fp)
8022116c:	10c00d17 	ldw	r3,52(r2)
80221170:	e0bff317 	ldw	r2,-52(fp)
80221174:	1884b03a 	or	r2,r3,r2
80221178:	10800114 	ori	r2,r2,4
8022117c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
80221180:	e0fff317 	ldw	r3,-52(fp)
80221184:	00bff3c4 	movi	r2,-49
80221188:	1884703a 	and	r2,r3,r2
8022118c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80221190:	0005303a 	rdctl	r2,status
80221194:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80221198:	e0fffb17 	ldw	r3,-20(fp)
8022119c:	00bfff84 	movi	r2,-2
802211a0:	1884703a 	and	r2,r3,r2
802211a4:	1001703a 	wrctl	status,r2
  
  return context;
802211a8:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
802211ac:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802211b0:	e0bffd17 	ldw	r2,-12(fp)
802211b4:	10800317 	ldw	r2,12(r2)
802211b8:	10800104 	addi	r2,r2,4
802211bc:	e0fff317 	ldw	r3,-52(fp)
802211c0:	10c00035 	stwio	r3,0(r2)
802211c4:	e0bff417 	ldw	r2,-48(fp)
802211c8:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802211cc:	e0bff917 	ldw	r2,-28(fp)
802211d0:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
802211d4:	0005883a 	mov	r2,zero
}
802211d8:	e037883a 	mov	sp,fp
802211dc:	dfc00117 	ldw	ra,4(sp)
802211e0:	df000017 	ldw	fp,0(sp)
802211e4:	dec00204 	addi	sp,sp,8
802211e8:	f800283a 	ret

802211ec <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
802211ec:	defff004 	addi	sp,sp,-64
802211f0:	dfc00f15 	stw	ra,60(sp)
802211f4:	df000e15 	stw	fp,56(sp)
802211f8:	df000e04 	addi	fp,sp,56
802211fc:	e13ffd15 	stw	r4,-12(fp)
80221200:	e17ffe15 	stw	r5,-8(fp)
80221204:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
80221208:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
8022120c:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
80221210:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
80221214:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80221218:	e0bffd17 	ldw	r2,-12(fp)
8022121c:	10800317 	ldw	r2,12(r2)
80221220:	10800204 	addi	r2,r2,8
80221224:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80221228:	10bfffcc 	andi	r2,r2,65535
8022122c:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80221230:	e0bffd17 	ldw	r2,-12(fp)
80221234:	10800317 	ldw	r2,12(r2)
80221238:	10800204 	addi	r2,r2,8
8022123c:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80221240:	1004d43a 	srli	r2,r2,16
80221244:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
80221248:	00807804 	movi	r2,480
8022124c:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80221250:	00001906 	br	802212b8 <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
80221254:	01000044 	movi	r4,1
80221258:	021e7400 	call	8021e740 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
8022125c:	e0bff30b 	ldhu	r2,-52(fp)
80221260:	1084e230 	cmpltui	r2,r2,5000
80221264:	1000051e 	bne	r2,zero,8022127c <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
80221268:	012008b4 	movhi	r4,32802
8022126c:	21137f04 	addi	r4,r4,19964
80221270:	02233140 	call	80223314 <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
80221274:	00bff084 	movi	r2,-62
80221278:	0000b506 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
8022127c:	e0bff30b 	ldhu	r2,-52(fp)
80221280:	10800044 	addi	r2,r2,1
80221284:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80221288:	e0bffd17 	ldw	r2,-12(fp)
8022128c:	10800317 	ldw	r2,12(r2)
80221290:	10800204 	addi	r2,r2,8
80221294:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
80221298:	10bfffcc 	andi	r2,r2,65535
8022129c:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802212a0:	e0bffd17 	ldw	r2,-12(fp)
802212a4:	10800317 	ldw	r2,12(r2)
802212a8:	10800204 	addi	r2,r2,8
802212ac:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
802212b0:	1004d43a 	srli	r2,r2,16
802212b4:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802212b8:	e0bffd17 	ldw	r2,-12(fp)
802212bc:	10800917 	ldw	r2,36(r2)
802212c0:	e0fff517 	ldw	r3,-44(fp)
802212c4:	18bfe32e 	bgeu	r3,r2,80221254 <__reset+0xfa201254>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
802212c8:	e0bffd17 	ldw	r2,-12(fp)
802212cc:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802212d0:	e0fff417 	ldw	r3,-48(fp)
802212d4:	18bfdf2e 	bgeu	r3,r2,80221254 <__reset+0xfa201254>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802212d8:	0005303a 	rdctl	r2,status
802212dc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802212e0:	e0fffc17 	ldw	r3,-16(fp)
802212e4:	00bfff84 	movi	r2,-2
802212e8:	1884703a 	and	r2,r3,r2
802212ec:	1001703a 	wrctl	status,r2
  
  return context;
802212f0:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
802212f4:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
802212f8:	e0bffd17 	ldw	r2,-12(fp)
802212fc:	10800317 	ldw	r2,12(r2)
80221300:	10800104 	addi	r2,r2,4
80221304:	00c00804 	movi	r3,32
80221308:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8022130c:	e0bffd17 	ldw	r2,-12(fp)
80221310:	10800317 	ldw	r2,12(r2)
80221314:	e0fffd17 	ldw	r3,-12(fp)
80221318:	18c00317 	ldw	r3,12(r3)
8022131c:	18c00037 	ldwio	r3,0(r3)
80221320:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80221324:	e0bffe17 	ldw	r2,-8(fp)
80221328:	10001b26 	beq	r2,zero,80221398 <alt_msgdma_descriptor_sync_transfer+0x1ac>
8022132c:	e0bfff17 	ldw	r2,-4(fp)
80221330:	1000191e 	bne	r2,zero,80221398 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
80221334:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80221338:	00000d06 	br	80221370 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
8022133c:	01000044 	movi	r4,1
80221340:	021e7400 	call	8021e740 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80221344:	e0bff30b 	ldhu	r2,-52(fp)
80221348:	1084e230 	cmpltui	r2,r2,5000
8022134c:	1000051e 	bne	r2,zero,80221364 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
80221350:	012008b4 	movhi	r4,32802
80221354:	21139304 	addi	r4,r4,20044
80221358:	02233140 	call	80223314 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
8022135c:	00bff084 	movi	r2,-62
80221360:	00007b06 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
80221364:	e0bff30b 	ldhu	r2,-52(fp)
80221368:	10800044 	addi	r2,r2,1
8022136c:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80221370:	e0bffd17 	ldw	r2,-12(fp)
80221374:	10c00317 	ldw	r3,12(r2)
80221378:	e0bffd17 	ldw	r2,-12(fp)
8022137c:	10800417 	ldw	r2,16(r2)
80221380:	e1bffe17 	ldw	r6,-8(fp)
80221384:	100b883a 	mov	r5,r2
80221388:	1809883a 	mov	r4,r3
8022138c:	02209f80 	call	802209f8 <alt_msgdma_write_standard_descriptor>
80221390:	103fea1e 	bne	r2,zero,8022133c <__reset+0xfa20133c>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80221394:	00001f06 	br	80221414 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80221398:	e0bffe17 	ldw	r2,-8(fp)
8022139c:	10001b1e 	bne	r2,zero,8022140c <alt_msgdma_descriptor_sync_transfer+0x220>
802213a0:	e0bfff17 	ldw	r2,-4(fp)
802213a4:	10001926 	beq	r2,zero,8022140c <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
802213a8:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802213ac:	00000d06 	br	802213e4 <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
802213b0:	01000044 	movi	r4,1
802213b4:	021e7400 	call	8021e740 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802213b8:	e0bff30b 	ldhu	r2,-52(fp)
802213bc:	1084e230 	cmpltui	r2,r2,5000
802213c0:	1000051e 	bne	r2,zero,802213d8 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
802213c4:	012008b4 	movhi	r4,32802
802213c8:	2113a404 	addi	r4,r4,20112
802213cc:	02233140 	call	80223314 <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802213d0:	00bff084 	movi	r2,-62
802213d4:	00005e06 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
802213d8:	e0bff30b 	ldhu	r2,-52(fp)
802213dc:	10800044 	addi	r2,r2,1
802213e0:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
802213e4:	e0bffd17 	ldw	r2,-12(fp)
802213e8:	10c00317 	ldw	r3,12(r2)
802213ec:	e0bffd17 	ldw	r2,-12(fp)
802213f0:	10800417 	ldw	r2,16(r2)
802213f4:	e1bfff17 	ldw	r6,-4(fp)
802213f8:	100b883a 	mov	r5,r2
802213fc:	1809883a 	mov	r4,r3
80221400:	0220a8c0 	call	80220a8c <alt_msgdma_write_extended_descriptor>
80221404:	103fea1e 	bne	r2,zero,802213b0 <__reset+0xfa2013b0>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80221408:	00000206 	br	80221414 <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8022140c:	00bfffc4 	movi	r2,-1
80221410:	00004f06 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80221414:	e0bffd17 	ldw	r2,-12(fp)
80221418:	10800317 	ldw	r2,12(r2)
8022141c:	10800104 	addi	r2,r2,4
80221420:	e0fffd17 	ldw	r3,-12(fp)
80221424:	19000d17 	ldw	r4,52(r3)
80221428:	00fff2c4 	movi	r3,-53
8022142c:	20c6703a 	and	r3,r4,r3
80221430:	18c00114 	ori	r3,r3,4
80221434:	10c00035 	stwio	r3,0(r2)
80221438:	e0bff717 	ldw	r2,-36(fp)
8022143c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80221440:	e0bff917 	ldw	r2,-28(fp)
80221444:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
80221448:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
8022144c:	e0bffd17 	ldw	r2,-12(fp)
80221450:	10800317 	ldw	r2,12(r2)
80221454:	10800037 	ldwio	r2,0(r2)
80221458:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
8022145c:	00001106 	br	802214a4 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
80221460:	01000044 	movi	r4,1
80221464:	021e7400 	call	8021e740 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80221468:	e0bff30b 	ldhu	r2,-52(fp)
8022146c:	1084e230 	cmpltui	r2,r2,5000
80221470:	1000051e 	bne	r2,zero,80221488 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
80221474:	012008b4 	movhi	r4,32802
80221478:	2113b504 	addi	r4,r4,20180
8022147c:	02233140 	call	80223314 <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
80221480:	00bff084 	movi	r2,-62
80221484:	00003206 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
80221488:	e0bff30b 	ldhu	r2,-52(fp)
8022148c:	10800044 	addi	r2,r2,1
80221490:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80221494:	e0bffd17 	ldw	r2,-12(fp)
80221498:	10800317 	ldw	r2,12(r2)
8022149c:	10800037 	ldwio	r2,0(r2)
802214a0:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
802214a4:	e0fff217 	ldw	r3,-56(fp)
802214a8:	e0bff817 	ldw	r2,-32(fp)
802214ac:	1884703a 	and	r2,r3,r2
802214b0:	1000031e 	bne	r2,zero,802214c0 <alt_msgdma_descriptor_sync_transfer+0x2d4>
802214b4:	e0bff217 	ldw	r2,-56(fp)
802214b8:	1080004c 	andi	r2,r2,1
802214bc:	103fe81e 	bne	r2,zero,80221460 <__reset+0xfa201460>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
802214c0:	e0fff217 	ldw	r3,-56(fp)
802214c4:	e0bff817 	ldw	r2,-32(fp)
802214c8:	1884703a 	and	r2,r3,r2
802214cc:	10000226 	beq	r2,zero,802214d8 <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
802214d0:	e0bff817 	ldw	r2,-32(fp)
802214d4:	00001e06 	br	80221550 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
802214d8:	e0bffd17 	ldw	r2,-12(fp)
802214dc:	10800317 	ldw	r2,12(r2)
802214e0:	10800104 	addi	r2,r2,4
802214e4:	10800037 	ldwio	r2,0(r2)
802214e8:	10800814 	ori	r2,r2,32
802214ec:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802214f0:	0005303a 	rdctl	r2,status
802214f4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802214f8:	e0fffa17 	ldw	r3,-24(fp)
802214fc:	00bfff84 	movi	r2,-2
80221500:	1884703a 	and	r2,r3,r2
80221504:	1001703a 	wrctl	status,r2
  
  return context;
80221508:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8022150c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80221510:	e0bffd17 	ldw	r2,-12(fp)
80221514:	10800317 	ldw	r2,12(r2)
80221518:	10800104 	addi	r2,r2,4
8022151c:	e0fff617 	ldw	r3,-40(fp)
80221520:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80221524:	e0bffd17 	ldw	r2,-12(fp)
80221528:	10800317 	ldw	r2,12(r2)
8022152c:	e0fffd17 	ldw	r3,-12(fp)
80221530:	18c00317 	ldw	r3,12(r3)
80221534:	18c00037 	ldwio	r3,0(r3)
80221538:	10c00035 	stwio	r3,0(r2)
8022153c:	e0bff717 	ldw	r2,-36(fp)
80221540:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80221544:	e0bffb17 	ldw	r2,-20(fp)
80221548:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
8022154c:	0005883a 	mov	r2,zero

}
80221550:	e037883a 	mov	sp,fp
80221554:	dfc00117 	ldw	ra,4(sp)
80221558:	df000017 	ldw	fp,0(sp)
8022155c:	dec00204 	addi	sp,sp,8
80221560:	f800283a 	ret

80221564 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
80221564:	defff804 	addi	sp,sp,-32
80221568:	dfc00715 	stw	ra,28(sp)
8022156c:	df000615 	stw	fp,24(sp)
80221570:	df000604 	addi	fp,sp,24
80221574:	e13ffc15 	stw	r4,-16(fp)
80221578:	e17ffd15 	stw	r5,-12(fp)
8022157c:	e1bffe15 	stw	r6,-8(fp)
80221580:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
80221584:	e0800217 	ldw	r2,8(fp)
80221588:	d8800115 	stw	r2,4(sp)
8022158c:	e0bfff17 	ldw	r2,-4(fp)
80221590:	d8800015 	stw	r2,0(sp)
80221594:	e1fffe17 	ldw	r7,-8(fp)
80221598:	000d883a 	mov	r6,zero
8022159c:	e17ffd17 	ldw	r5,-12(fp)
802215a0:	e13ffc17 	ldw	r4,-16(fp)
802215a4:	0220d3c0 	call	80220d3c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
802215a8:	e037883a 	mov	sp,fp
802215ac:	dfc00117 	ldw	ra,4(sp)
802215b0:	df000017 	ldw	fp,0(sp)
802215b4:	dec00204 	addi	sp,sp,8
802215b8:	f800283a 	ret

802215bc <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
802215bc:	defff804 	addi	sp,sp,-32
802215c0:	dfc00715 	stw	ra,28(sp)
802215c4:	df000615 	stw	fp,24(sp)
802215c8:	df000604 	addi	fp,sp,24
802215cc:	e13ffc15 	stw	r4,-16(fp)
802215d0:	e17ffd15 	stw	r5,-12(fp)
802215d4:	e1bffe15 	stw	r6,-8(fp)
802215d8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
802215dc:	e0800217 	ldw	r2,8(fp)
802215e0:	d8800115 	stw	r2,4(sp)
802215e4:	e0bfff17 	ldw	r2,-4(fp)
802215e8:	d8800015 	stw	r2,0(sp)
802215ec:	000f883a 	mov	r7,zero
802215f0:	e1bffe17 	ldw	r6,-8(fp)
802215f4:	e17ffd17 	ldw	r5,-12(fp)
802215f8:	e13ffc17 	ldw	r4,-16(fp)
802215fc:	0220d3c0 	call	80220d3c <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
80221600:	e037883a 	mov	sp,fp
80221604:	dfc00117 	ldw	ra,4(sp)
80221608:	df000017 	ldw	fp,0(sp)
8022160c:	dec00204 	addi	sp,sp,8
80221610:	f800283a 	ret

80221614 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80221614:	defff804 	addi	sp,sp,-32
80221618:	dfc00715 	stw	ra,28(sp)
8022161c:	df000615 	stw	fp,24(sp)
80221620:	df000604 	addi	fp,sp,24
80221624:	e13ffc15 	stw	r4,-16(fp)
80221628:	e17ffd15 	stw	r5,-12(fp)
8022162c:	e1bffe15 	stw	r6,-8(fp)
80221630:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80221634:	e0800317 	ldw	r2,12(fp)
80221638:	d8800115 	stw	r2,4(sp)
8022163c:	e0800217 	ldw	r2,8(fp)
80221640:	d8800015 	stw	r2,0(sp)
80221644:	e1ffff17 	ldw	r7,-4(fp)
80221648:	e1bffe17 	ldw	r6,-8(fp)
8022164c:	e17ffd17 	ldw	r5,-12(fp)
80221650:	e13ffc17 	ldw	r4,-16(fp)
80221654:	0220d3c0 	call	80220d3c <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80221658:	e037883a 	mov	sp,fp
8022165c:	dfc00117 	ldw	ra,4(sp)
80221660:	df000017 	ldw	fp,0(sp)
80221664:	dec00204 	addi	sp,sp,8
80221668:	f800283a 	ret

8022166c <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
8022166c:	defff004 	addi	sp,sp,-64
80221670:	dfc00f15 	stw	ra,60(sp)
80221674:	df000e15 	stw	fp,56(sp)
80221678:	df000e04 	addi	fp,sp,56
8022167c:	e13ff915 	stw	r4,-28(fp)
80221680:	e17ffa15 	stw	r5,-24(fp)
80221684:	e1bffb15 	stw	r6,-20(fp)
80221688:	e1fffc15 	stw	r7,-16(fp)
8022168c:	e1000317 	ldw	r4,12(fp)
80221690:	e0c00417 	ldw	r3,16(fp)
80221694:	e0800517 	ldw	r2,20(fp)
80221698:	e13ffd0d 	sth	r4,-12(fp)
8022169c:	e0fffe05 	stb	r3,-8(fp)
802216a0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
802216a4:	e0bffd0b 	ldhu	r2,-12(fp)
802216a8:	e0fffe03 	ldbu	r3,-8(fp)
802216ac:	e13fff0b 	ldhu	r4,-4(fp)
802216b0:	d9000615 	stw	r4,24(sp)
802216b4:	d8000515 	stw	zero,20(sp)
802216b8:	d8c00415 	stw	r3,16(sp)
802216bc:	d8000315 	stw	zero,12(sp)
802216c0:	d8800215 	stw	r2,8(sp)
802216c4:	e0800217 	ldw	r2,8(fp)
802216c8:	d8800115 	stw	r2,4(sp)
802216cc:	e0bffc17 	ldw	r2,-16(fp)
802216d0:	d8800015 	stw	r2,0(sp)
802216d4:	e1fffb17 	ldw	r7,-20(fp)
802216d8:	000d883a 	mov	r6,zero
802216dc:	e17ffa17 	ldw	r5,-24(fp)
802216e0:	e13ff917 	ldw	r4,-28(fp)
802216e4:	0220dc80 	call	80220dc8 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
802216e8:	e037883a 	mov	sp,fp
802216ec:	dfc00117 	ldw	ra,4(sp)
802216f0:	df000017 	ldw	fp,0(sp)
802216f4:	dec00204 	addi	sp,sp,8
802216f8:	f800283a 	ret

802216fc <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
802216fc:	defff004 	addi	sp,sp,-64
80221700:	dfc00f15 	stw	ra,60(sp)
80221704:	df000e15 	stw	fp,56(sp)
80221708:	df000e04 	addi	fp,sp,56
8022170c:	e13ff915 	stw	r4,-28(fp)
80221710:	e17ffa15 	stw	r5,-24(fp)
80221714:	e1bffb15 	stw	r6,-20(fp)
80221718:	e1fffc15 	stw	r7,-16(fp)
8022171c:	e1000317 	ldw	r4,12(fp)
80221720:	e0c00417 	ldw	r3,16(fp)
80221724:	e0800517 	ldw	r2,20(fp)
80221728:	e13ffd0d 	sth	r4,-12(fp)
8022172c:	e0fffe05 	stb	r3,-8(fp)
80221730:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
80221734:	e0bffd0b 	ldhu	r2,-12(fp)
80221738:	e0fffe03 	ldbu	r3,-8(fp)
8022173c:	e13fff0b 	ldhu	r4,-4(fp)
80221740:	d8000615 	stw	zero,24(sp)
80221744:	d9000515 	stw	r4,20(sp)
80221748:	d8000415 	stw	zero,16(sp)
8022174c:	d8c00315 	stw	r3,12(sp)
80221750:	d8800215 	stw	r2,8(sp)
80221754:	e0800217 	ldw	r2,8(fp)
80221758:	d8800115 	stw	r2,4(sp)
8022175c:	e0bffc17 	ldw	r2,-16(fp)
80221760:	d8800015 	stw	r2,0(sp)
80221764:	000f883a 	mov	r7,zero
80221768:	e1bffb17 	ldw	r6,-20(fp)
8022176c:	e17ffa17 	ldw	r5,-24(fp)
80221770:	e13ff917 	ldw	r4,-28(fp)
80221774:	0220dc80 	call	80220dc8 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
80221778:	e037883a 	mov	sp,fp
8022177c:	dfc00117 	ldw	ra,4(sp)
80221780:	df000017 	ldw	fp,0(sp)
80221784:	dec00204 	addi	sp,sp,8
80221788:	f800283a 	ret

8022178c <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
8022178c:	deffee04 	addi	sp,sp,-72
80221790:	dfc01115 	stw	ra,68(sp)
80221794:	df001015 	stw	fp,64(sp)
80221798:	df001004 	addi	fp,sp,64
8022179c:	e13ff715 	stw	r4,-36(fp)
802217a0:	e17ff815 	stw	r5,-32(fp)
802217a4:	e1bff915 	stw	r6,-28(fp)
802217a8:	e1fffa15 	stw	r7,-24(fp)
802217ac:	e1800417 	ldw	r6,16(fp)
802217b0:	e1400517 	ldw	r5,20(fp)
802217b4:	e1000617 	ldw	r4,24(fp)
802217b8:	e0c00717 	ldw	r3,28(fp)
802217bc:	e0800817 	ldw	r2,32(fp)
802217c0:	e1bffb0d 	sth	r6,-20(fp)
802217c4:	e17ffc05 	stb	r5,-16(fp)
802217c8:	e13ffd05 	stb	r4,-12(fp)
802217cc:	e0fffe0d 	sth	r3,-8(fp)
802217d0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
802217d4:	e0bffb0b 	ldhu	r2,-20(fp)
802217d8:	e0fffc03 	ldbu	r3,-16(fp)
802217dc:	e13ffd03 	ldbu	r4,-12(fp)
802217e0:	e17ffe0b 	ldhu	r5,-8(fp)
802217e4:	e1bfff0b 	ldhu	r6,-4(fp)
802217e8:	d9800615 	stw	r6,24(sp)
802217ec:	d9400515 	stw	r5,20(sp)
802217f0:	d9000415 	stw	r4,16(sp)
802217f4:	d8c00315 	stw	r3,12(sp)
802217f8:	d8800215 	stw	r2,8(sp)
802217fc:	e0800317 	ldw	r2,12(fp)
80221800:	d8800115 	stw	r2,4(sp)
80221804:	e0800217 	ldw	r2,8(fp)
80221808:	d8800015 	stw	r2,0(sp)
8022180c:	e1fffa17 	ldw	r7,-24(fp)
80221810:	e1bff917 	ldw	r6,-28(fp)
80221814:	e17ff817 	ldw	r5,-32(fp)
80221818:	e13ff717 	ldw	r4,-36(fp)
8022181c:	0220dc80 	call	80220dc8 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80221820:	e037883a 	mov	sp,fp
80221824:	dfc00117 	ldw	ra,4(sp)
80221828:	df000017 	ldw	fp,0(sp)
8022182c:	dec00204 	addi	sp,sp,8
80221830:	f800283a 	ret

80221834 <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80221834:	defffb04 	addi	sp,sp,-20
80221838:	df000415 	stw	fp,16(sp)
8022183c:	df000404 	addi	fp,sp,16
80221840:	e13ffc15 	stw	r4,-16(fp)
80221844:	e17ffd15 	stw	r5,-12(fp)
80221848:	e1bffe15 	stw	r6,-8(fp)
8022184c:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
80221850:	e0bffc17 	ldw	r2,-16(fp)
80221854:	10c01217 	ldw	r3,72(r2)
80221858:	e0800117 	ldw	r2,4(fp)
8022185c:	18800436 	bltu	r3,r2,80221870 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
80221860:	e0bffc17 	ldw	r2,-16(fp)
80221864:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
80221868:	10803fcc 	andi	r2,r2,255
8022186c:	10000226 	beq	r2,zero,80221878 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80221870:	00bffa84 	movi	r2,-22
80221874:	00001406 	br	802218c8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
80221878:	e0bffd17 	ldw	r2,-12(fp)
8022187c:	e0fffe17 	ldw	r3,-8(fp)
80221880:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80221884:	e0bffd17 	ldw	r2,-12(fp)
80221888:	e0ffff17 	ldw	r3,-4(fp)
8022188c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80221890:	e0bffd17 	ldw	r2,-12(fp)
80221894:	e0c00117 	ldw	r3,4(fp)
80221898:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
8022189c:	e0fffd17 	ldw	r3,-12(fp)
802218a0:	e0bffd17 	ldw	r2,-12(fp)
802218a4:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
802218a8:	e0c00217 	ldw	r3,8(fp)
802218ac:	00900034 	movhi	r2,16384
802218b0:	10bfffc4 	addi	r2,r2,-1
802218b4:	1884703a 	and	r2,r3,r2
802218b8:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
802218bc:	e0bffd17 	ldw	r2,-12(fp)
802218c0:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
802218c4:	0005883a 	mov	r2,zero
}
802218c8:	e037883a 	mov	sp,fp
802218cc:	df000017 	ldw	fp,0(sp)
802218d0:	dec00104 	addi	sp,sp,4
802218d4:	f800283a 	ret

802218d8 <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
802218d8:	defff404 	addi	sp,sp,-48
802218dc:	df000b15 	stw	fp,44(sp)
802218e0:	df000b04 	addi	fp,sp,44
802218e4:	e13ff715 	stw	r4,-36(fp)
802218e8:	e17ff815 	stw	r5,-32(fp)
802218ec:	e1bff915 	stw	r6,-28(fp)
802218f0:	e1fffa15 	stw	r7,-24(fp)
802218f4:	e1800517 	ldw	r6,20(fp)
802218f8:	e1400617 	ldw	r5,24(fp)
802218fc:	e1000717 	ldw	r4,28(fp)
80221900:	e0c00817 	ldw	r3,32(fp)
80221904:	e0800917 	ldw	r2,36(fp)
80221908:	e1bffb0d 	sth	r6,-20(fp)
8022190c:	e17ffc05 	stb	r5,-16(fp)
80221910:	e13ffd05 	stb	r4,-12(fp)
80221914:	e0fffe0d 	sth	r3,-8(fp)
80221918:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
8022191c:	e0bff717 	ldw	r2,-36(fp)
80221920:	10c01217 	ldw	r3,72(r2)
80221924:	e0800317 	ldw	r2,12(fp)
80221928:	18801936 	bltu	r3,r2,80221990 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
8022192c:	e13ff717 	ldw	r4,-36(fp)
80221930:	20801317 	ldw	r2,76(r4)
80221934:	20c01417 	ldw	r3,80(r4)
80221938:	e13ffe0b 	ldhu	r4,-8(fp)
8022193c:	213fffcc 	andi	r4,r4,65535
80221940:	2015883a 	mov	r10,r4
80221944:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
80221948:	1ac01136 	bltu	r3,r11,80221990 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
8022194c:	58c0011e 	bne	r11,r3,80221954 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
80221950:	12800f36 	bltu	r2,r10,80221990 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80221954:	e13ff717 	ldw	r4,-36(fp)
80221958:	20801317 	ldw	r2,76(r4)
8022195c:	20c01417 	ldw	r3,80(r4)
80221960:	e13fff0b 	ldhu	r4,-4(fp)
80221964:	213fffcc 	andi	r4,r4,65535
80221968:	2011883a 	mov	r8,r4
8022196c:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
80221970:	1a400736 	bltu	r3,r9,80221990 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
80221974:	48c0011e 	bne	r9,r3,8022197c <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
80221978:	12000536 	bltu	r2,r8,80221990 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
8022197c:	e0bff717 	ldw	r2,-36(fp)
80221980:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
80221984:	10803fcc 	andi	r2,r2,255
80221988:	10800060 	cmpeqi	r2,r2,1
8022198c:	1000021e 	bne	r2,zero,80221998 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80221990:	00bffa84 	movi	r2,-22
80221994:	00003106 	br	80221a5c <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
80221998:	e0bff817 	ldw	r2,-32(fp)
8022199c:	e0fff917 	ldw	r3,-28(fp)
802219a0:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
802219a4:	e0bff817 	ldw	r2,-32(fp)
802219a8:	e0fffa17 	ldw	r3,-24(fp)
802219ac:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
802219b0:	e0bff817 	ldw	r2,-32(fp)
802219b4:	e0c00117 	ldw	r3,4(fp)
802219b8:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
802219bc:	e0bff817 	ldw	r2,-32(fp)
802219c0:	e0c00217 	ldw	r3,8(fp)
802219c4:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
802219c8:	e0bff817 	ldw	r2,-32(fp)
802219cc:	e0c00317 	ldw	r3,12(fp)
802219d0:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
802219d4:	e0bff817 	ldw	r2,-32(fp)
802219d8:	e0fffb0b 	ldhu	r3,-20(fp)
802219dc:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
802219e0:	e0bff817 	ldw	r2,-32(fp)
802219e4:	e0fffc03 	ldbu	r3,-16(fp)
802219e8:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
802219ec:	e0bff817 	ldw	r2,-32(fp)
802219f0:	e0fffd03 	ldbu	r3,-12(fp)
802219f4:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
802219f8:	e0bff817 	ldw	r2,-32(fp)
802219fc:	e0fffe0b 	ldhu	r3,-8(fp)
80221a00:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
80221a04:	e0bff817 	ldw	r2,-32(fp)
80221a08:	e0ffff0b 	ldhu	r3,-4(fp)
80221a0c:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
80221a10:	e0bff817 	ldw	r2,-32(fp)
80221a14:	1019883a 	mov	r12,r2
80221a18:	001b883a 	mov	r13,zero
80221a1c:	e33ff515 	stw	r12,-44(fp)
80221a20:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
80221a24:	e0fff517 	ldw	r3,-44(fp)
80221a28:	e0bff817 	ldw	r2,-32(fp)
80221a2c:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
80221a30:	e0fff617 	ldw	r3,-40(fp)
80221a34:	e0bff817 	ldw	r2,-32(fp)
80221a38:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80221a3c:	e0c00417 	ldw	r3,16(fp)
80221a40:	00900034 	movhi	r2,16384
80221a44:	10bfffc4 	addi	r2,r2,-1
80221a48:	1884703a 	and	r2,r3,r2
80221a4c:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
80221a50:	e0bff817 	ldw	r2,-32(fp)
80221a54:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
80221a58:	0005883a 	mov	r2,zero
}
80221a5c:	e037883a 	mov	sp,fp
80221a60:	df000017 	ldw	fp,0(sp)
80221a64:	dec00104 	addi	sp,sp,4
80221a68:	f800283a 	ret

80221a6c <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
80221a6c:	defff804 	addi	sp,sp,-32
80221a70:	dfc00715 	stw	ra,28(sp)
80221a74:	df000615 	stw	fp,24(sp)
80221a78:	df000604 	addi	fp,sp,24
80221a7c:	e13ffc15 	stw	r4,-16(fp)
80221a80:	e17ffd15 	stw	r5,-12(fp)
80221a84:	e1bffe15 	stw	r6,-8(fp)
80221a88:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80221a8c:	e0800317 	ldw	r2,12(fp)
80221a90:	d8800115 	stw	r2,4(sp)
80221a94:	e0800217 	ldw	r2,8(fp)
80221a98:	d8800015 	stw	r2,0(sp)
80221a9c:	e1ffff17 	ldw	r7,-4(fp)
80221aa0:	e1bffe17 	ldw	r6,-8(fp)
80221aa4:	e17ffd17 	ldw	r5,-12(fp)
80221aa8:	e13ffc17 	ldw	r4,-16(fp)
80221aac:	02218340 	call	80221834 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
80221ab0:	e037883a 	mov	sp,fp
80221ab4:	dfc00117 	ldw	ra,4(sp)
80221ab8:	df000017 	ldw	fp,0(sp)
80221abc:	dec00204 	addi	sp,sp,8
80221ac0:	f800283a 	ret

80221ac4 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80221ac4:	defff804 	addi	sp,sp,-32
80221ac8:	dfc00715 	stw	ra,28(sp)
80221acc:	df000615 	stw	fp,24(sp)
80221ad0:	df000604 	addi	fp,sp,24
80221ad4:	e13ffc15 	stw	r4,-16(fp)
80221ad8:	e17ffd15 	stw	r5,-12(fp)
80221adc:	e1bffe15 	stw	r6,-8(fp)
80221ae0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80221ae4:	e0800217 	ldw	r2,8(fp)
80221ae8:	d8800115 	stw	r2,4(sp)
80221aec:	e0bfff17 	ldw	r2,-4(fp)
80221af0:	d8800015 	stw	r2,0(sp)
80221af4:	e1fffe17 	ldw	r7,-8(fp)
80221af8:	000d883a 	mov	r6,zero
80221afc:	e17ffd17 	ldw	r5,-12(fp)
80221b00:	e13ffc17 	ldw	r4,-16(fp)
80221b04:	02218340 	call	80221834 <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
80221b08:	e037883a 	mov	sp,fp
80221b0c:	dfc00117 	ldw	ra,4(sp)
80221b10:	df000017 	ldw	fp,0(sp)
80221b14:	dec00204 	addi	sp,sp,8
80221b18:	f800283a 	ret

80221b1c <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
80221b1c:	defff804 	addi	sp,sp,-32
80221b20:	dfc00715 	stw	ra,28(sp)
80221b24:	df000615 	stw	fp,24(sp)
80221b28:	df000604 	addi	fp,sp,24
80221b2c:	e13ffc15 	stw	r4,-16(fp)
80221b30:	e17ffd15 	stw	r5,-12(fp)
80221b34:	e1bffe15 	stw	r6,-8(fp)
80221b38:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80221b3c:	e0800217 	ldw	r2,8(fp)
80221b40:	d8800115 	stw	r2,4(sp)
80221b44:	e0bfff17 	ldw	r2,-4(fp)
80221b48:	d8800015 	stw	r2,0(sp)
80221b4c:	000f883a 	mov	r7,zero
80221b50:	e1bffe17 	ldw	r6,-8(fp)
80221b54:	e17ffd17 	ldw	r5,-12(fp)
80221b58:	e13ffc17 	ldw	r4,-16(fp)
80221b5c:	02218340 	call	80221834 <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
80221b60:	e037883a 	mov	sp,fp
80221b64:	dfc00117 	ldw	ra,4(sp)
80221b68:	df000017 	ldw	fp,0(sp)
80221b6c:	dec00204 	addi	sp,sp,8
80221b70:	f800283a 	ret

80221b74 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
80221b74:	deffee04 	addi	sp,sp,-72
80221b78:	dfc01115 	stw	ra,68(sp)
80221b7c:	df001015 	stw	fp,64(sp)
80221b80:	df001004 	addi	fp,sp,64
80221b84:	e13ff915 	stw	r4,-28(fp)
80221b88:	e17ffa15 	stw	r5,-24(fp)
80221b8c:	e1bffb15 	stw	r6,-20(fp)
80221b90:	e1fffc15 	stw	r7,-16(fp)
80221b94:	e1000417 	ldw	r4,16(fp)
80221b98:	e0c00517 	ldw	r3,20(fp)
80221b9c:	e0800617 	ldw	r2,24(fp)
80221ba0:	e13ffd0d 	sth	r4,-12(fp)
80221ba4:	e0fffe05 	stb	r3,-8(fp)
80221ba8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
80221bac:	e0bffd0b 	ldhu	r2,-12(fp)
80221bb0:	e0fffe03 	ldbu	r3,-8(fp)
80221bb4:	e13fff0b 	ldhu	r4,-4(fp)
80221bb8:	d9000815 	stw	r4,32(sp)
80221bbc:	d8000715 	stw	zero,28(sp)
80221bc0:	d8c00615 	stw	r3,24(sp)
80221bc4:	d8000515 	stw	zero,20(sp)
80221bc8:	d8800415 	stw	r2,16(sp)
80221bcc:	e0800317 	ldw	r2,12(fp)
80221bd0:	d8800315 	stw	r2,12(sp)
80221bd4:	e0800217 	ldw	r2,8(fp)
80221bd8:	d8800215 	stw	r2,8(sp)
80221bdc:	e0bffc17 	ldw	r2,-16(fp)
80221be0:	d8800115 	stw	r2,4(sp)
80221be4:	e0bffb17 	ldw	r2,-20(fp)
80221be8:	d8800015 	stw	r2,0(sp)
80221bec:	000f883a 	mov	r7,zero
80221bf0:	000d883a 	mov	r6,zero
80221bf4:	e17ffa17 	ldw	r5,-24(fp)
80221bf8:	e13ff917 	ldw	r4,-28(fp)
80221bfc:	02218d80 	call	802218d8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
80221c00:	e037883a 	mov	sp,fp
80221c04:	dfc00117 	ldw	ra,4(sp)
80221c08:	df000017 	ldw	fp,0(sp)
80221c0c:	dec00204 	addi	sp,sp,8
80221c10:	f800283a 	ret

80221c14 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80221c14:	deffee04 	addi	sp,sp,-72
80221c18:	dfc01115 	stw	ra,68(sp)
80221c1c:	df001015 	stw	fp,64(sp)
80221c20:	df001004 	addi	fp,sp,64
80221c24:	e13ff915 	stw	r4,-28(fp)
80221c28:	e17ffa15 	stw	r5,-24(fp)
80221c2c:	e1bffb15 	stw	r6,-20(fp)
80221c30:	e1fffc15 	stw	r7,-16(fp)
80221c34:	e1000417 	ldw	r4,16(fp)
80221c38:	e0c00517 	ldw	r3,20(fp)
80221c3c:	e0800617 	ldw	r2,24(fp)
80221c40:	e13ffd0d 	sth	r4,-12(fp)
80221c44:	e0fffe05 	stb	r3,-8(fp)
80221c48:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80221c4c:	e0bffd0b 	ldhu	r2,-12(fp)
80221c50:	e0fffe03 	ldbu	r3,-8(fp)
80221c54:	e13fff0b 	ldhu	r4,-4(fp)
80221c58:	d8000815 	stw	zero,32(sp)
80221c5c:	d9000715 	stw	r4,28(sp)
80221c60:	d8000615 	stw	zero,24(sp)
80221c64:	d8c00515 	stw	r3,20(sp)
80221c68:	d8800415 	stw	r2,16(sp)
80221c6c:	e0800317 	ldw	r2,12(fp)
80221c70:	d8800315 	stw	r2,12(sp)
80221c74:	e0800217 	ldw	r2,8(fp)
80221c78:	d8800215 	stw	r2,8(sp)
80221c7c:	d8000115 	stw	zero,4(sp)
80221c80:	d8000015 	stw	zero,0(sp)
80221c84:	e1fffc17 	ldw	r7,-16(fp)
80221c88:	e1bffb17 	ldw	r6,-20(fp)
80221c8c:	e17ffa17 	ldw	r5,-24(fp)
80221c90:	e13ff917 	ldw	r4,-28(fp)
80221c94:	02218d80 	call	802218d8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
80221c98:	e037883a 	mov	sp,fp
80221c9c:	dfc00117 	ldw	ra,4(sp)
80221ca0:	df000017 	ldw	fp,0(sp)
80221ca4:	dec00204 	addi	sp,sp,8
80221ca8:	f800283a 	ret

80221cac <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80221cac:	deffec04 	addi	sp,sp,-80
80221cb0:	dfc01315 	stw	ra,76(sp)
80221cb4:	df001215 	stw	fp,72(sp)
80221cb8:	df001204 	addi	fp,sp,72
80221cbc:	e13ff715 	stw	r4,-36(fp)
80221cc0:	e17ff815 	stw	r5,-32(fp)
80221cc4:	e1bff915 	stw	r6,-28(fp)
80221cc8:	e1fffa15 	stw	r7,-24(fp)
80221ccc:	e1800617 	ldw	r6,24(fp)
80221cd0:	e1400717 	ldw	r5,28(fp)
80221cd4:	e1000817 	ldw	r4,32(fp)
80221cd8:	e0c00917 	ldw	r3,36(fp)
80221cdc:	e0800a17 	ldw	r2,40(fp)
80221ce0:	e1bffb0d 	sth	r6,-20(fp)
80221ce4:	e17ffc05 	stb	r5,-16(fp)
80221ce8:	e13ffd05 	stb	r4,-12(fp)
80221cec:	e0fffe0d 	sth	r3,-8(fp)
80221cf0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
80221cf4:	e0bffb0b 	ldhu	r2,-20(fp)
80221cf8:	e0fffc03 	ldbu	r3,-16(fp)
80221cfc:	e13ffd03 	ldbu	r4,-12(fp)
80221d00:	e17ffe0b 	ldhu	r5,-8(fp)
80221d04:	e1bfff0b 	ldhu	r6,-4(fp)
80221d08:	d9800815 	stw	r6,32(sp)
80221d0c:	d9400715 	stw	r5,28(sp)
80221d10:	d9000615 	stw	r4,24(sp)
80221d14:	d8c00515 	stw	r3,20(sp)
80221d18:	d8800415 	stw	r2,16(sp)
80221d1c:	e0800517 	ldw	r2,20(fp)
80221d20:	d8800315 	stw	r2,12(sp)
80221d24:	e0800417 	ldw	r2,16(fp)
80221d28:	d8800215 	stw	r2,8(sp)
80221d2c:	e0800317 	ldw	r2,12(fp)
80221d30:	d8800115 	stw	r2,4(sp)
80221d34:	e0800217 	ldw	r2,8(fp)
80221d38:	d8800015 	stw	r2,0(sp)
80221d3c:	e1fffa17 	ldw	r7,-24(fp)
80221d40:	e1bff917 	ldw	r6,-28(fp)
80221d44:	e17ff817 	ldw	r5,-32(fp)
80221d48:	e13ff717 	ldw	r4,-36(fp)
80221d4c:	02218d80 	call	802218d8 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
80221d50:	e037883a 	mov	sp,fp
80221d54:	dfc00117 	ldw	ra,4(sp)
80221d58:	df000017 	ldw	fp,0(sp)
80221d5c:	dec00204 	addi	sp,sp,8
80221d60:	f800283a 	ret

80221d64 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
80221d64:	defffc04 	addi	sp,sp,-16
80221d68:	df000315 	stw	fp,12(sp)
80221d6c:	df000304 	addi	fp,sp,12
80221d70:	e13ffe15 	stw	r4,-8(fp)
80221d74:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
80221d78:	e0bfff17 	ldw	r2,-4(fp)
80221d7c:	1000021e 	bne	r2,zero,80221d88 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80221d80:	00bffa84 	movi	r2,-22
80221d84:	00002f06 	br	80221e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
80221d88:	e0bfff17 	ldw	r2,-4(fp)
80221d8c:	10c00317 	ldw	r3,12(r2)
80221d90:	e0bfff17 	ldw	r2,-4(fp)
80221d94:	18800226 	beq	r3,r2,80221da0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80221d98:	00bffa84 	movi	r2,-22
80221d9c:	00002906 	br	80221e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
80221da0:	e0bffe17 	ldw	r2,-8(fp)
80221da4:	10800017 	ldw	r2,0(r2)
80221da8:	1000051e 	bne	r2,zero,80221dc0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
80221dac:	e0bffe17 	ldw	r2,-8(fp)
80221db0:	e0ffff17 	ldw	r3,-4(fp)
80221db4:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
80221db8:	0005883a 	mov	r2,zero
80221dbc:	00002106 	br	80221e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
80221dc0:	e0bffe17 	ldw	r2,-8(fp)
80221dc4:	10c00017 	ldw	r3,0(r2)
80221dc8:	e0bfff17 	ldw	r2,-4(fp)
80221dcc:	1880021e 	bne	r3,r2,80221dd8 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80221dd0:	00bffa84 	movi	r2,-22
80221dd4:	00001b06 	br	80221e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80221dd8:	e0bffe17 	ldw	r2,-8(fp)
80221ddc:	10800017 	ldw	r2,0(r2)
80221de0:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80221de4:	00000906 	br	80221e0c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
80221de8:	e0bffd17 	ldw	r2,-12(fp)
80221dec:	10c00317 	ldw	r3,12(r2)
80221df0:	e0bfff17 	ldw	r2,-4(fp)
80221df4:	1880021e 	bne	r3,r2,80221e00 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80221df8:	00bffa84 	movi	r2,-22
80221dfc:	00001106 	br	80221e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80221e00:	e0bffd17 	ldw	r2,-12(fp)
80221e04:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
80221e08:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80221e0c:	e0bffd17 	ldw	r2,-12(fp)
80221e10:	10800317 	ldw	r2,12(r2)
80221e14:	e0fffe17 	ldw	r3,-8(fp)
80221e18:	18c00017 	ldw	r3,0(r3)
80221e1c:	10fff21e 	bne	r2,r3,80221de8 <__reset+0xfa201de8>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
80221e20:	e0ffff17 	ldw	r3,-4(fp)
80221e24:	e0bffd17 	ldw	r2,-12(fp)
80221e28:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
80221e2c:	e0bffe17 	ldw	r2,-8(fp)
80221e30:	10800017 	ldw	r2,0(r2)
80221e34:	1007883a 	mov	r3,r2
80221e38:	e0bfff17 	ldw	r2,-4(fp)
80221e3c:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
80221e40:	0005883a 	mov	r2,zero
}
80221e44:	e037883a 	mov	sp,fp
80221e48:	df000017 	ldw	fp,0(sp)
80221e4c:	dec00104 	addi	sp,sp,4
80221e50:	f800283a 	ret

80221e54 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
80221e54:	defff804 	addi	sp,sp,-32
80221e58:	df000715 	stw	fp,28(sp)
80221e5c:	df000704 	addi	fp,sp,28
80221e60:	e13ffe15 	stw	r4,-8(fp)
80221e64:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
80221e68:	e13fff17 	ldw	r4,-4(fp)
80221e6c:	2000021e 	bne	r4,zero,80221e78 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80221e70:	00bffa84 	movi	r2,-22
80221e74:	00005906 	br	80221fdc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
80221e78:	e13fff17 	ldw	r4,-4(fp)
80221e7c:	2015883a 	mov	r10,r4
80221e80:	0017883a 	mov	r11,zero
80221e84:	e2bffc15 	stw	r10,-16(fp)
80221e88:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80221e8c:	e13fff17 	ldw	r4,-4(fp)
80221e90:	21400317 	ldw	r5,12(r4)
80221e94:	e13ffc17 	ldw	r4,-16(fp)
80221e98:	2900041e 	bne	r5,r4,80221eac <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
80221e9c:	e13fff17 	ldw	r4,-4(fp)
80221ea0:	21400b17 	ldw	r5,44(r4)
80221ea4:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80221ea8:	29000226 	beq	r5,r4,80221eb4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80221eac:	00bffa84 	movi	r2,-22
80221eb0:	00004a06 	br	80221fdc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
80221eb4:	e13ffe17 	ldw	r4,-8(fp)
80221eb8:	21000017 	ldw	r4,0(r4)
80221ebc:	2000051e 	bne	r4,zero,80221ed4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
80221ec0:	e0bffe17 	ldw	r2,-8(fp)
80221ec4:	e0ffff17 	ldw	r3,-4(fp)
80221ec8:	10c00015 	stw	r3,0(r2)
        return 0;
80221ecc:	0005883a 	mov	r2,zero
80221ed0:	00004206 	br	80221fdc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
80221ed4:	e13ffe17 	ldw	r4,-8(fp)
80221ed8:	21400017 	ldw	r5,0(r4)
80221edc:	e13fff17 	ldw	r4,-4(fp)
80221ee0:	2900021e 	bne	r5,r4,80221eec <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80221ee4:	00bffa84 	movi	r2,-22
80221ee8:	00003c06 	br	80221fdc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80221eec:	e13ffe17 	ldw	r4,-8(fp)
80221ef0:	21000017 	ldw	r4,0(r4)
80221ef4:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
80221ef8:	e13ffe17 	ldw	r4,-8(fp)
80221efc:	21000017 	ldw	r4,0(r4)
80221f00:	2011883a 	mov	r8,r4
80221f04:	0013883a 	mov	r9,zero
80221f08:	e23ffa15 	stw	r8,-24(fp)
80221f0c:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80221f10:	00001806 	br	80221f74 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
80221f14:	e13fff17 	ldw	r4,-4(fp)
80221f18:	200d883a 	mov	r6,r4
80221f1c:	000f883a 	mov	r7,zero
80221f20:	e1bffc15 	stw	r6,-16(fp)
80221f24:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
80221f28:	e13ff917 	ldw	r4,-28(fp)
80221f2c:	21400317 	ldw	r5,12(r4)
80221f30:	e13ffc17 	ldw	r4,-16(fp)
80221f34:	2900061e 	bne	r5,r4,80221f50 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
80221f38:	e13ff917 	ldw	r4,-28(fp)
80221f3c:	21400b17 	ldw	r5,44(r4)
80221f40:	e13ffd17 	ldw	r4,-12(fp)
80221f44:	2900021e 	bne	r5,r4,80221f50 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80221f48:	00bffa84 	movi	r2,-22
80221f4c:	00002306 	br	80221fdc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
80221f50:	e13ff917 	ldw	r4,-28(fp)
80221f54:	21000317 	ldw	r4,12(r4)
80221f58:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
80221f5c:	e13ff917 	ldw	r4,-28(fp)
80221f60:	21000b17 	ldw	r4,44(r4)
80221f64:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
80221f68:	e13ffc17 	ldw	r4,-16(fp)
80221f6c:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
80221f70:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80221f74:	e13ff917 	ldw	r4,-28(fp)
80221f78:	21400317 	ldw	r5,12(r4)
80221f7c:	e13ffa17 	ldw	r4,-24(fp)
80221f80:	293fe41e 	bne	r5,r4,80221f14 <__reset+0xfa201f14>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
80221f84:	e13ff917 	ldw	r4,-28(fp)
80221f88:	21400b17 	ldw	r5,44(r4)
80221f8c:	e13ffb17 	ldw	r4,-20(fp)
80221f90:	293fe01e 	bne	r5,r4,80221f14 <__reset+0xfa201f14>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
80221f94:	e13fff17 	ldw	r4,-4(fp)
80221f98:	2005883a 	mov	r2,r4
80221f9c:	0007883a 	mov	r3,zero
80221fa0:	e0bffc15 	stw	r2,-16(fp)
80221fa4:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
80221fa8:	e0fffc17 	ldw	r3,-16(fp)
80221fac:	e0bff917 	ldw	r2,-28(fp)
80221fb0:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
80221fb4:	e0fffd17 	ldw	r3,-12(fp)
80221fb8:	e0bff917 	ldw	r2,-28(fp)
80221fbc:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
80221fc0:	e0fffa17 	ldw	r3,-24(fp)
80221fc4:	e0bfff17 	ldw	r2,-4(fp)
80221fc8:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
80221fcc:	e0fffb17 	ldw	r3,-20(fp)
80221fd0:	e0bfff17 	ldw	r2,-4(fp)
80221fd4:	10c00b15 	stw	r3,44(r2)
    return 0;
80221fd8:	0005883a 	mov	r2,zero
}
80221fdc:	e037883a 	mov	sp,fp
80221fe0:	df000017 	ldw	fp,0(sp)
80221fe4:	dec00104 	addi	sp,sp,4
80221fe8:	f800283a 	ret

80221fec <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
80221fec:	defff804 	addi	sp,sp,-32
80221ff0:	dfc00715 	stw	ra,28(sp)
80221ff4:	df000615 	stw	fp,24(sp)
80221ff8:	df000604 	addi	fp,sp,24
80221ffc:	e13ffd15 	stw	r4,-12(fp)
80222000:	2807883a 	mov	r3,r5
80222004:	3005883a 	mov	r2,r6
80222008:	e0fffe05 	stb	r3,-8(fp)
8022200c:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
80222010:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
80222014:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
80222018:	e0bffd17 	ldw	r2,-12(fp)
8022201c:	1000021e 	bne	r2,zero,80222028 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
80222020:	00bffa84 	movi	r2,-22
80222024:	00002f06 	br	802220e4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
80222028:	e0bffd17 	ldw	r2,-12(fp)
8022202c:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
80222030:	00000d06 	br	80222068 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
80222034:	e0bffa17 	ldw	r2,-24(fp)
80222038:	10800717 	ldw	r2,28(r2)
8022203c:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80222040:	e0bffc17 	ldw	r2,-16(fp)
80222044:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
80222048:	e0bffa17 	ldw	r2,-24(fp)
8022204c:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80222050:	e0bffa17 	ldw	r2,-24(fp)
80222054:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
80222058:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
8022205c:	e0bffb17 	ldw	r2,-20(fp)
80222060:	10800044 	addi	r2,r2,1
80222064:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
80222068:	e0bffa17 	ldw	r2,-24(fp)
8022206c:	10c00317 	ldw	r3,12(r2)
80222070:	e0bffd17 	ldw	r2,-12(fp)
80222074:	18bfef1e 	bne	r3,r2,80222034 <__reset+0xfa202034>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
80222078:	e0bffa17 	ldw	r2,-24(fp)
8022207c:	10800717 	ldw	r2,28(r2)
80222080:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
80222084:	e0bffe03 	ldbu	r2,-8(fp)
80222088:	10000726 	beq	r2,zero,802220a8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
8022208c:	e0fffc17 	ldw	r3,-16(fp)
80222090:	00b00034 	movhi	r2,49152
80222094:	10bfffc4 	addi	r2,r2,-1
80222098:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
8022209c:	e0bffa17 	ldw	r2,-24(fp)
802220a0:	10c00715 	stw	r3,28(r2)
802220a4:	00000406 	br	802220b8 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
802220a8:	e0bffc17 	ldw	r2,-16(fp)
802220ac:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
802220b0:	e0bffa17 	ldw	r2,-24(fp)
802220b4:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
802220b8:	e0bffb17 	ldw	r2,-20(fp)
802220bc:	10800044 	addi	r2,r2,1
802220c0:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
802220c4:	e0bfff03 	ldbu	r2,-4(fp)
802220c8:	10000526 	beq	r2,zero,802220e0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
802220cc:	e0bffb17 	ldw	r2,-20(fp)
802220d0:	1004917a 	slli	r2,r2,5
802220d4:	100b883a 	mov	r5,r2
802220d8:	e13ffd17 	ldw	r4,-12(fp)
802220dc:	0222a880 	call	80222a88 <alt_dcache_flush>
    }
    
    return 0;
802220e0:	0005883a 	mov	r2,zero
}
802220e4:	e037883a 	mov	sp,fp
802220e8:	dfc00117 	ldw	ra,4(sp)
802220ec:	df000017 	ldw	fp,0(sp)
802220f0:	dec00204 	addi	sp,sp,8
802220f4:	f800283a 	ret

802220f8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
802220f8:	defff404 	addi	sp,sp,-48
802220fc:	dfc00b15 	stw	ra,44(sp)
80222100:	df000a15 	stw	fp,40(sp)
80222104:	df000a04 	addi	fp,sp,40
80222108:	e13ffd15 	stw	r4,-12(fp)
8022210c:	3009883a 	mov	r4,r6
80222110:	e17ffe05 	stb	r5,-8(fp)
80222114:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
80222118:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8022211c:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
80222120:	e13ffd17 	ldw	r4,-12(fp)
80222124:	2000021e 	bne	r4,zero,80222130 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
80222128:	00bffa84 	movi	r2,-22
8022212c:	00003e06 	br	80222228 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
80222130:	e13ffd17 	ldw	r4,-12(fp)
80222134:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
80222138:	e13ffd17 	ldw	r4,-12(fp)
8022213c:	2005883a 	mov	r2,r4
80222140:	0007883a 	mov	r3,zero
80222144:	e0bff915 	stw	r2,-28(fp)
80222148:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8022214c:	00001306 	br	8022219c <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
80222150:	e0bff617 	ldw	r2,-40(fp)
80222154:	10800f17 	ldw	r2,60(r2)
80222158:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
8022215c:	e0bff817 	ldw	r2,-32(fp)
80222160:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
80222164:	e0bff617 	ldw	r2,-40(fp)
80222168:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
8022216c:	e0bff617 	ldw	r2,-40(fp)
80222170:	10800317 	ldw	r2,12(r2)
80222174:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
80222178:	e0bff617 	ldw	r2,-40(fp)
8022217c:	10800b17 	ldw	r2,44(r2)
80222180:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
80222184:	e0bffb17 	ldw	r2,-20(fp)
80222188:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
8022218c:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
80222190:	e0bff717 	ldw	r2,-36(fp)
80222194:	10800044 	addi	r2,r2,1
80222198:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
8022219c:	e0bff617 	ldw	r2,-40(fp)
802221a0:	10c00317 	ldw	r3,12(r2)
802221a4:	e0bff917 	ldw	r2,-28(fp)
802221a8:	18bfe91e 	bne	r3,r2,80222150 <__reset+0xfa202150>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
802221ac:	e0bff617 	ldw	r2,-40(fp)
802221b0:	10c00b17 	ldw	r3,44(r2)
802221b4:	e0bffa17 	ldw	r2,-24(fp)
802221b8:	18bfe51e 	bne	r3,r2,80222150 <__reset+0xfa202150>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
802221bc:	e0bff617 	ldw	r2,-40(fp)
802221c0:	10800f17 	ldw	r2,60(r2)
802221c4:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
802221c8:	e0bffe03 	ldbu	r2,-8(fp)
802221cc:	10000726 	beq	r2,zero,802221ec <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
802221d0:	e0fff817 	ldw	r3,-32(fp)
802221d4:	00b00034 	movhi	r2,49152
802221d8:	10bfffc4 	addi	r2,r2,-1
802221dc:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
802221e0:	e0bff617 	ldw	r2,-40(fp)
802221e4:	10c00f15 	stw	r3,60(r2)
802221e8:	00000406 	br	802221fc <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
802221ec:	e0bff817 	ldw	r2,-32(fp)
802221f0:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
802221f4:	e0bff617 	ldw	r2,-40(fp)
802221f8:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
802221fc:	e0bff717 	ldw	r2,-36(fp)
80222200:	10800044 	addi	r2,r2,1
80222204:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
80222208:	e0bfff03 	ldbu	r2,-4(fp)
8022220c:	10000526 	beq	r2,zero,80222224 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
80222210:	e0bff717 	ldw	r2,-36(fp)
80222214:	100491ba 	slli	r2,r2,6
80222218:	100b883a 	mov	r5,r2
8022221c:	e13ffd17 	ldw	r4,-12(fp)
80222220:	0222a880 	call	80222a88 <alt_dcache_flush>
    }
    
    return 0;
80222224:	0005883a 	mov	r2,zero
}
80222228:	e037883a 	mov	sp,fp
8022222c:	dfc00117 	ldw	ra,4(sp)
80222230:	df000017 	ldw	fp,0(sp)
80222234:	dec00204 	addi	sp,sp,8
80222238:	f800283a 	ret

8022223c <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
8022223c:	deffef04 	addi	sp,sp,-68
80222240:	df001015 	stw	fp,64(sp)
80222244:	df001004 	addi	fp,sp,64
80222248:	e13ffb15 	stw	r4,-20(fp)
8022224c:	e17ffc15 	stw	r5,-16(fp)
80222250:	e1bffd15 	stw	r6,-12(fp)
80222254:	3807883a 	mov	r3,r7
80222258:	e0800117 	ldw	r2,4(fp)
8022225c:	e0fffe05 	stb	r3,-8(fp)
80222260:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
80222264:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
80222268:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
8022226c:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
80222270:	e0bffc17 	ldw	r2,-16(fp)
80222274:	e0bff915 	stw	r2,-28(fp)
80222278:	e0bffd17 	ldw	r2,-12(fp)
8022227c:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
80222280:	e0bffb17 	ldw	r2,-20(fp)
80222284:	10800617 	ldw	r2,24(r2)
80222288:	10800037 	ldwio	r2,0(r2)
8022228c:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
80222290:	e0bff017 	ldw	r2,-64(fp)
80222294:	1080004c 	andi	r2,r2,1
80222298:	10000226 	beq	r2,zero,802222a4 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
8022229c:	00bffc04 	movi	r2,-16
802222a0:	00009206 	br	802224ec <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
802222a4:	00800804 	movi	r2,32
802222a8:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802222ac:	0005303a 	rdctl	r2,status
802222b0:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802222b4:	e0fff517 	ldw	r3,-44(fp)
802222b8:	00bfff84 	movi	r2,-2
802222bc:	1884703a 	and	r2,r3,r2
802222c0:	1001703a 	wrctl	status,r2
  
  return context;
802222c4:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
802222c8:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
802222cc:	e0bffb17 	ldw	r2,-20(fp)
802222d0:	10800317 	ldw	r2,12(r2)
802222d4:	10800104 	addi	r2,r2,4
802222d8:	e0fff117 	ldw	r3,-60(fp)
802222dc:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
802222e0:	e0bffb17 	ldw	r2,-20(fp)
802222e4:	10800317 	ldw	r2,12(r2)
802222e8:	e0fffb17 	ldw	r3,-20(fp)
802222ec:	18c00317 	ldw	r3,12(r3)
802222f0:	18c00037 	ldwio	r3,0(r3)
802222f4:	10c00035 	stwio	r3,0(r2)
802222f8:	e0bff217 	ldw	r2,-56(fp)
802222fc:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222300:	e0bff317 	ldw	r2,-52(fp)
80222304:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
80222308:	e0bffb17 	ldw	r2,-20(fp)
8022230c:	10800b17 	ldw	r2,44(r2)
80222310:	10002326 	beq	r2,zero,802223a0 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
80222314:	e0bffb17 	ldw	r2,-20(fp)
80222318:	10c00d17 	ldw	r3,52(r2)
8022231c:	e0bff117 	ldw	r2,-60(fp)
80222320:	1884b03a 	or	r2,r3,r2
80222324:	10800514 	ori	r2,r2,20
80222328:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
8022232c:	e0fff117 	ldw	r3,-60(fp)
80222330:	00bff7c4 	movi	r2,-33
80222334:	1884703a 	and	r2,r3,r2
80222338:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8022233c:	e0bff017 	ldw	r2,-64(fp)
80222340:	10800214 	ori	r2,r2,8
80222344:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222348:	0005303a 	rdctl	r2,status
8022234c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222350:	e0fff717 	ldw	r3,-36(fp)
80222354:	00bfff84 	movi	r2,-2
80222358:	1884703a 	and	r2,r3,r2
8022235c:	1001703a 	wrctl	status,r2
  
  return context;
80222360:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
80222364:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80222368:	e0bffb17 	ldw	r2,-20(fp)
8022236c:	10800317 	ldw	r2,12(r2)
80222370:	10800104 	addi	r2,r2,4
80222374:	e0fff117 	ldw	r3,-60(fp)
80222378:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8022237c:	e0bffb17 	ldw	r2,-20(fp)
80222380:	10800617 	ldw	r2,24(r2)
80222384:	e0fff017 	ldw	r3,-64(fp)
80222388:	10c00035 	stwio	r3,0(r2)
8022238c:	e0bff217 	ldw	r2,-56(fp)
80222390:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222394:	e0bff417 	ldw	r2,-48(fp)
80222398:	1001703a 	wrctl	status,r2
8022239c:	00002306 	br	8022242c <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
802223a0:	e0bffb17 	ldw	r2,-20(fp)
802223a4:	10c00d17 	ldw	r3,52(r2)
802223a8:	e0bff117 	ldw	r2,-60(fp)
802223ac:	1884b03a 	or	r2,r3,r2
802223b0:	10800114 	ori	r2,r2,4
802223b4:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
802223b8:	e0fff117 	ldw	r3,-60(fp)
802223bc:	00bff3c4 	movi	r2,-49
802223c0:	1884703a 	and	r2,r3,r2
802223c4:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
802223c8:	e0fff017 	ldw	r3,-64(fp)
802223cc:	00bffdc4 	movi	r2,-9
802223d0:	1884703a 	and	r2,r3,r2
802223d4:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802223d8:	0005303a 	rdctl	r2,status
802223dc:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802223e0:	e0fff817 	ldw	r3,-32(fp)
802223e4:	00bfff84 	movi	r2,-2
802223e8:	1884703a 	and	r2,r3,r2
802223ec:	1001703a 	wrctl	status,r2
  
  return context;
802223f0:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
802223f4:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
802223f8:	e0bffb17 	ldw	r2,-20(fp)
802223fc:	10800317 	ldw	r2,12(r2)
80222400:	10800104 	addi	r2,r2,4
80222404:	e0fff117 	ldw	r3,-60(fp)
80222408:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
8022240c:	e0bffb17 	ldw	r2,-20(fp)
80222410:	10800617 	ldw	r2,24(r2)
80222414:	e0fff017 	ldw	r3,-64(fp)
80222418:	10c00035 	stwio	r3,0(r2)
8022241c:	e0bff217 	ldw	r2,-56(fp)
80222420:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222424:	e0bff617 	ldw	r2,-40(fp)
80222428:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
8022242c:	e0bffb17 	ldw	r2,-20(fp)
80222430:	10800617 	ldw	r2,24(r2)
80222434:	10800104 	addi	r2,r2,4
80222438:	e0fff917 	ldw	r3,-28(fp)
8022243c:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
80222440:	e0bffb17 	ldw	r2,-20(fp)
80222444:	10800617 	ldw	r2,24(r2)
80222448:	10800204 	addi	r2,r2,8
8022244c:	e0fffa17 	ldw	r3,-24(fp)
80222450:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
80222454:	e0bffe03 	ldbu	r2,-8(fp)
80222458:	10000426 	beq	r2,zero,8022246c <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
8022245c:	e0bff017 	ldw	r2,-64(fp)
80222460:	10800414 	ori	r2,r2,16
80222464:	e0bff015 	stw	r2,-64(fp)
80222468:	00000406 	br	8022247c <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
8022246c:	e0fff017 	ldw	r3,-64(fp)
80222470:	00bffbc4 	movi	r2,-17
80222474:	1884703a 	and	r2,r3,r2
80222478:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
8022247c:	e0bfff03 	ldbu	r2,-4(fp)
80222480:	10000e26 	beq	r2,zero,802224bc <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
80222484:	e0bff017 	ldw	r2,-64(fp)
80222488:	10800094 	ori	r2,r2,2
8022248c:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
80222490:	e0bffb17 	ldw	r2,-20(fp)
80222494:	10800617 	ldw	r2,24(r2)
80222498:	10800304 	addi	r2,r2,12
8022249c:	10800037 	ldwio	r2,0(r2)
802224a0:	10000a1e 	bne	r2,zero,802224cc <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
802224a4:	e0bffb17 	ldw	r2,-20(fp)
802224a8:	10800617 	ldw	r2,24(r2)
802224ac:	10800304 	addi	r2,r2,12
802224b0:	00c03fc4 	movi	r3,255
802224b4:	10c00035 	stwio	r3,0(r2)
802224b8:	00000406 	br	802224cc <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
802224bc:	e0fff017 	ldw	r3,-64(fp)
802224c0:	00bfff44 	movi	r2,-3
802224c4:	1884703a 	and	r2,r3,r2
802224c8:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
802224cc:	e0bff017 	ldw	r2,-64(fp)
802224d0:	10800054 	ori	r2,r2,1
802224d4:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
802224d8:	e0bffb17 	ldw	r2,-20(fp)
802224dc:	10800617 	ldw	r2,24(r2)
802224e0:	e0fff017 	ldw	r3,-64(fp)
802224e4:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
802224e8:	0005883a 	mov	r2,zero
}
802224ec:	e037883a 	mov	sp,fp
802224f0:	df000017 	ldw	fp,0(sp)
802224f4:	dec00104 	addi	sp,sp,4
802224f8:	f800283a 	ret

802224fc <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
802224fc:	defff504 	addi	sp,sp,-44
80222500:	dfc00a15 	stw	ra,40(sp)
80222504:	df000915 	stw	fp,36(sp)
80222508:	dc400815 	stw	r17,32(sp)
8022250c:	dc000715 	stw	r16,28(sp)
80222510:	df000904 	addi	fp,sp,36
80222514:	e13ff815 	stw	r4,-32(fp)
80222518:	e17ff915 	stw	r5,-28(fp)
8022251c:	300b883a 	mov	r5,r6
80222520:	3809883a 	mov	r4,r7
80222524:	e0c00217 	ldw	r3,8(fp)
80222528:	e0800317 	ldw	r2,12(fp)
8022252c:	e17ffa05 	stb	r5,-24(fp)
80222530:	e13ffb05 	stb	r4,-20(fp)
80222534:	e0fffc05 	stb	r3,-16(fp)
80222538:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
8022253c:	e0bffc03 	ldbu	r2,-16(fp)
80222540:	e0fffd03 	ldbu	r3,-12(fp)
80222544:	180d883a 	mov	r6,r3
80222548:	100b883a 	mov	r5,r2
8022254c:	e13ff917 	ldw	r4,-28(fp)
80222550:	0221fec0 	call	80221fec <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
80222554:	10000226 	beq	r2,zero,80222560 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
80222558:	00bffa84 	movi	r2,-22
8022255c:	00000b06 	br	8022258c <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
80222560:	e0bff917 	ldw	r2,-28(fp)
80222564:	1021883a 	mov	r16,r2
80222568:	0023883a 	mov	r17,zero
8022256c:	e0fffa03 	ldbu	r3,-24(fp)
80222570:	e0bffb03 	ldbu	r2,-20(fp)
80222574:	d8800015 	stw	r2,0(sp)
80222578:	180f883a 	mov	r7,r3
8022257c:	800b883a 	mov	r5,r16
80222580:	880d883a 	mov	r6,r17
80222584:	e13ff817 	ldw	r4,-32(fp)
80222588:	022223c0 	call	8022223c <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
8022258c:	e6fffe04 	addi	sp,fp,-8
80222590:	dfc00317 	ldw	ra,12(sp)
80222594:	df000217 	ldw	fp,8(sp)
80222598:	dc400117 	ldw	r17,4(sp)
8022259c:	dc000017 	ldw	r16,0(sp)
802225a0:	dec00404 	addi	sp,sp,16
802225a4:	f800283a 	ret

802225a8 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
802225a8:	defff504 	addi	sp,sp,-44
802225ac:	dfc00a15 	stw	ra,40(sp)
802225b0:	df000915 	stw	fp,36(sp)
802225b4:	dc400815 	stw	r17,32(sp)
802225b8:	dc000715 	stw	r16,28(sp)
802225bc:	df000904 	addi	fp,sp,36
802225c0:	e13ff815 	stw	r4,-32(fp)
802225c4:	e17ff915 	stw	r5,-28(fp)
802225c8:	300b883a 	mov	r5,r6
802225cc:	3809883a 	mov	r4,r7
802225d0:	e0c00217 	ldw	r3,8(fp)
802225d4:	e0800317 	ldw	r2,12(fp)
802225d8:	e17ffa05 	stb	r5,-24(fp)
802225dc:	e13ffb05 	stb	r4,-20(fp)
802225e0:	e0fffc05 	stb	r3,-16(fp)
802225e4:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
802225e8:	e0bffc03 	ldbu	r2,-16(fp)
802225ec:	e0fffd03 	ldbu	r3,-12(fp)
802225f0:	180d883a 	mov	r6,r3
802225f4:	100b883a 	mov	r5,r2
802225f8:	e13ff917 	ldw	r4,-28(fp)
802225fc:	02220f80 	call	802220f8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
80222600:	10000226 	beq	r2,zero,8022260c <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
80222604:	00bffa84 	movi	r2,-22
80222608:	00000b06 	br	80222638 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
8022260c:	e0bff917 	ldw	r2,-28(fp)
80222610:	1021883a 	mov	r16,r2
80222614:	0023883a 	mov	r17,zero
80222618:	e0fffa03 	ldbu	r3,-24(fp)
8022261c:	e0bffb03 	ldbu	r2,-20(fp)
80222620:	d8800015 	stw	r2,0(sp)
80222624:	180f883a 	mov	r7,r3
80222628:	800b883a 	mov	r5,r16
8022262c:	880d883a 	mov	r6,r17
80222630:	e13ff817 	ldw	r4,-32(fp)
80222634:	022223c0 	call	8022223c <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
80222638:	e6fffe04 	addi	sp,fp,-8
8022263c:	dfc00317 	ldw	ra,12(sp)
80222640:	df000217 	ldw	fp,8(sp)
80222644:	dc400117 	ldw	r17,4(sp)
80222648:	dc000017 	ldw	r16,0(sp)
8022264c:	dec00404 	addi	sp,sp,16
80222650:	f800283a 	ret

80222654 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
80222654:	defffc04 	addi	sp,sp,-16
80222658:	dfc00315 	stw	ra,12(sp)
8022265c:	df000215 	stw	fp,8(sp)
80222660:	df000204 	addi	fp,sp,8
80222664:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
80222668:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
8022266c:	d1601204 	addi	r5,gp,-32696
80222670:	e13fff17 	ldw	r4,-4(fp)
80222674:	0222c500 	call	80222c50 <alt_find_dev>
80222678:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8022267c:	e0bffe17 	ldw	r2,-8(fp)
80222680:	1000041e 	bne	r2,zero,80222694 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
80222684:	02209bc0 	call	802209bc <alt_get_errno>
80222688:	1007883a 	mov	r3,r2
8022268c:	008004c4 	movi	r2,19
80222690:	18800015 	stw	r2,0(r3)
    }

    return dev;
80222694:	e0bffe17 	ldw	r2,-8(fp)
}
80222698:	e037883a 	mov	sp,fp
8022269c:	dfc00117 	ldw	ra,4(sp)
802226a0:	df000017 	ldw	fp,0(sp)
802226a4:	dec00204 	addi	sp,sp,8
802226a8:	f800283a 	ret

802226ac <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
802226ac:	defff804 	addi	sp,sp,-32
802226b0:	dfc00715 	stw	ra,28(sp)
802226b4:	df000615 	stw	fp,24(sp)
802226b8:	df000604 	addi	fp,sp,24
802226bc:	e13ffd15 	stw	r4,-12(fp)
802226c0:	e17ffe15 	stw	r5,-8(fp)
802226c4:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
802226c8:	e0bffd17 	ldw	r2,-12(fp)
802226cc:	10801783 	ldbu	r2,94(r2)
802226d0:	10803fcc 	andi	r2,r2,255
802226d4:	10000b26 	beq	r2,zero,80222704 <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
802226d8:	e0bffd17 	ldw	r2,-12(fp)
802226dc:	10800617 	ldw	r2,24(r2)
802226e0:	00c00104 	movi	r3,4
802226e4:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
802226e8:	0001883a 	nop
802226ec:	e0bffd17 	ldw	r2,-12(fp)
802226f0:	10800617 	ldw	r2,24(r2)
802226f4:	10800037 	ldwio	r2,0(r2)
802226f8:	1080010c 	andi	r2,r2,4
802226fc:	1005d0ba 	srai	r2,r2,2
80222700:	103ffa1e 	bne	r2,zero,802226ec <__reset+0xfa2026ec>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80222704:	e0bffd17 	ldw	r2,-12(fp)
80222708:	10800317 	ldw	r2,12(r2)
8022270c:	10800104 	addi	r2,r2,4
80222710:	00c00084 	movi	r3,2
80222714:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
80222718:	0001883a 	nop
8022271c:	e0bffd17 	ldw	r2,-12(fp)
80222720:	10800317 	ldw	r2,12(r2)
80222724:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
80222728:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8022272c:	103ffb1e 	bne	r2,zero,8022271c <__reset+0xfa20271c>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
80222730:	e0bffd17 	ldw	r2,-12(fp)
80222734:	10800317 	ldw	r2,12(r2)
80222738:	10800104 	addi	r2,r2,4
8022273c:	10800037 	ldwio	r2,0(r2)
80222740:	1007883a 	mov	r3,r2
80222744:	00bffbc4 	movi	r2,-17
80222748:	1884703a 	and	r2,r3,r2
8022274c:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80222750:	e0bffb17 	ldw	r2,-20(fp)
80222754:	10800814 	ori	r2,r2,32
80222758:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8022275c:	e0bffd17 	ldw	r2,-12(fp)
80222760:	10800317 	ldw	r2,12(r2)
80222764:	10800104 	addi	r2,r2,4
80222768:	e0fffb17 	ldw	r3,-20(fp)
8022276c:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
80222770:	e0bffd17 	ldw	r2,-12(fp)
80222774:	10800317 	ldw	r2,12(r2)
80222778:	e0fffd17 	ldw	r3,-12(fp)
8022277c:	18c00317 	ldw	r3,12(r3)
80222780:	18c00037 	ldwio	r3,0(r3)
80222784:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
80222788:	e0bffd17 	ldw	r2,-12(fp)
8022278c:	10801783 	ldbu	r2,94(r2)
80222790:	10803fcc 	andi	r2,r2,255
80222794:	10000826 	beq	r2,zero,802227b8 <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
80222798:	e0bffd17 	ldw	r2,-12(fp)
8022279c:	10800617 	ldw	r2,24(r2)
802227a0:	10800404 	addi	r2,r2,16
802227a4:	e0fffd17 	ldw	r3,-12(fp)
802227a8:	18c00617 	ldw	r3,24(r3)
802227ac:	18c00404 	addi	r3,r3,16
802227b0:	18c00037 	ldwio	r3,0(r3)
802227b4:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
802227b8:	d1601204 	addi	r5,gp,-32696
802227bc:	e13ffd17 	ldw	r4,-12(fp)
802227c0:	0222aec0 	call	80222aec <alt_dev_llist_insert>
802227c4:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
802227c8:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
802227cc:	e0bffc17 	ldw	r2,-16(fp)
802227d0:	1000081e 	bne	r2,zero,802227f4 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
802227d4:	d8000015 	stw	zero,0(sp)
802227d8:	e1fffd17 	ldw	r7,-12(fp)
802227dc:	01a008b4 	movhi	r6,32802
802227e0:	3182ee04 	addi	r6,r6,3000
802227e4:	e17fff17 	ldw	r5,-4(fp)
802227e8:	e13ffe17 	ldw	r4,-8(fp)
802227ec:	0222ce00 	call	80222ce0 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
802227f0:	00000406 	br	80222804 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
802227f4:	012008b4 	movhi	r4,32802
802227f8:	2113c704 	addi	r4,r4,20252
802227fc:	02233140 	call	80223314 <alt_printf>
    }
    
    return;
80222800:	0001883a 	nop

}
80222804:	e037883a 	mov	sp,fp
80222808:	dfc00117 	ldw	ra,4(sp)
8022280c:	df000017 	ldw	fp,0(sp)
80222810:	dec00204 	addi	sp,sp,8
80222814:	f800283a 	ret

80222818 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
80222818:	defffb04 	addi	sp,sp,-20
8022281c:	df000415 	stw	fp,16(sp)
80222820:	df000404 	addi	fp,sp,16
80222824:	e13ffc15 	stw	r4,-16(fp)
80222828:	e17ffd15 	stw	r5,-12(fp)
8022282c:	e1bffe15 	stw	r6,-8(fp)
80222830:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
80222834:	e0bffc17 	ldw	r2,-16(fp)
80222838:	e0fffd17 	ldw	r3,-12(fp)
8022283c:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
80222840:	e0bffc17 	ldw	r2,-16(fp)
80222844:	e0ffff17 	ldw	r3,-4(fp)
80222848:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8022284c:	e0bffc17 	ldw	r2,-16(fp)
80222850:	e0fffe17 	ldw	r3,-8(fp)
80222854:	10c00d15 	stw	r3,52(r2)

    return ;
80222858:	0001883a 	nop
}
8022285c:	e037883a 	mov	sp,fp
80222860:	df000017 	ldw	fp,0(sp)
80222864:	dec00104 	addi	sp,sp,4
80222868:	f800283a 	ret

8022286c <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8022286c:	defffc04 	addi	sp,sp,-16
80222870:	dfc00315 	stw	ra,12(sp)
80222874:	df000215 	stw	fp,8(sp)
80222878:	df000204 	addi	fp,sp,8
8022287c:	e13ffe15 	stw	r4,-8(fp)
80222880:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
80222884:	000d883a 	mov	r6,zero
80222888:	e17fff17 	ldw	r5,-4(fp)
8022288c:	e13ffe17 	ldw	r4,-8(fp)
80222890:	0220f1c0 	call	80220f1c <alt_msgdma_descriptor_async_transfer>

}
80222894:	e037883a 	mov	sp,fp
80222898:	dfc00117 	ldw	ra,4(sp)
8022289c:	df000017 	ldw	fp,0(sp)
802228a0:	dec00204 	addi	sp,sp,8
802228a4:	f800283a 	ret

802228a8 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
802228a8:	defffc04 	addi	sp,sp,-16
802228ac:	dfc00315 	stw	ra,12(sp)
802228b0:	df000215 	stw	fp,8(sp)
802228b4:	df000204 	addi	fp,sp,8
802228b8:	e13ffe15 	stw	r4,-8(fp)
802228bc:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
802228c0:	e1bfff17 	ldw	r6,-4(fp)
802228c4:	000b883a 	mov	r5,zero
802228c8:	e13ffe17 	ldw	r4,-8(fp)
802228cc:	0220f1c0 	call	80220f1c <alt_msgdma_descriptor_async_transfer>
}
802228d0:	e037883a 	mov	sp,fp
802228d4:	dfc00117 	ldw	ra,4(sp)
802228d8:	df000017 	ldw	fp,0(sp)
802228dc:	dec00204 	addi	sp,sp,8
802228e0:	f800283a 	ret

802228e4 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
802228e4:	defffc04 	addi	sp,sp,-16
802228e8:	dfc00315 	stw	ra,12(sp)
802228ec:	df000215 	stw	fp,8(sp)
802228f0:	df000204 	addi	fp,sp,8
802228f4:	e13ffe15 	stw	r4,-8(fp)
802228f8:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
802228fc:	000d883a 	mov	r6,zero
80222900:	e17fff17 	ldw	r5,-4(fp)
80222904:	e13ffe17 	ldw	r4,-8(fp)
80222908:	02211ec0 	call	802211ec <alt_msgdma_descriptor_sync_transfer>
}
8022290c:	e037883a 	mov	sp,fp
80222910:	dfc00117 	ldw	ra,4(sp)
80222914:	df000017 	ldw	fp,0(sp)
80222918:	dec00204 	addi	sp,sp,8
8022291c:	f800283a 	ret

80222920 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
80222920:	defffc04 	addi	sp,sp,-16
80222924:	dfc00315 	stw	ra,12(sp)
80222928:	df000215 	stw	fp,8(sp)
8022292c:	df000204 	addi	fp,sp,8
80222930:	e13ffe15 	stw	r4,-8(fp)
80222934:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
80222938:	e1bfff17 	ldw	r6,-4(fp)
8022293c:	000b883a 	mov	r5,zero
80222940:	e13ffe17 	ldw	r4,-8(fp)
80222944:	02211ec0 	call	802211ec <alt_msgdma_descriptor_sync_transfer>
}
80222948:	e037883a 	mov	sp,fp
8022294c:	dfc00117 	ldw	ra,4(sp)
80222950:	df000017 	ldw	fp,0(sp)
80222954:	dec00204 	addi	sp,sp,8
80222958:	f800283a 	ret

8022295c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8022295c:	defff504 	addi	sp,sp,-44
80222960:	df000a15 	stw	fp,40(sp)
80222964:	df000a04 	addi	fp,sp,40
80222968:	e13ffc15 	stw	r4,-16(fp)
8022296c:	e17ffd15 	stw	r5,-12(fp)
80222970:	e1bffe15 	stw	r6,-8(fp)
80222974:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
80222978:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8022297c:	d0a03c17 	ldw	r2,-32528(gp)
  
  if (alt_ticks_per_second ())
80222980:	10003c26 	beq	r2,zero,80222a74 <alt_alarm_start+0x118>
  {
    if (alarm)
80222984:	e0bffc17 	ldw	r2,-16(fp)
80222988:	10003826 	beq	r2,zero,80222a6c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8022298c:	e0bffc17 	ldw	r2,-16(fp)
80222990:	e0fffe17 	ldw	r3,-8(fp)
80222994:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
80222998:	e0bffc17 	ldw	r2,-16(fp)
8022299c:	e0ffff17 	ldw	r3,-4(fp)
802229a0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802229a4:	0005303a 	rdctl	r2,status
802229a8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802229ac:	e0fff917 	ldw	r3,-28(fp)
802229b0:	00bfff84 	movi	r2,-2
802229b4:	1884703a 	and	r2,r3,r2
802229b8:	1001703a 	wrctl	status,r2
  
  return context;
802229bc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
802229c0:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802229c4:	d0a03d17 	ldw	r2,-32524(gp)
      
      current_nticks = alt_nticks();
802229c8:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
802229cc:	e0fffd17 	ldw	r3,-12(fp)
802229d0:	e0bff617 	ldw	r2,-40(fp)
802229d4:	1885883a 	add	r2,r3,r2
802229d8:	10c00044 	addi	r3,r2,1
802229dc:	e0bffc17 	ldw	r2,-16(fp)
802229e0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
802229e4:	e0bffc17 	ldw	r2,-16(fp)
802229e8:	10c00217 	ldw	r3,8(r2)
802229ec:	e0bff617 	ldw	r2,-40(fp)
802229f0:	1880042e 	bgeu	r3,r2,80222a04 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
802229f4:	e0bffc17 	ldw	r2,-16(fp)
802229f8:	00c00044 	movi	r3,1
802229fc:	10c00405 	stb	r3,16(r2)
80222a00:	00000206 	br	80222a0c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
80222a04:	e0bffc17 	ldw	r2,-16(fp)
80222a08:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
80222a0c:	e0bffc17 	ldw	r2,-16(fp)
80222a10:	d0e01004 	addi	r3,gp,-32704
80222a14:	e0fffa15 	stw	r3,-24(fp)
80222a18:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80222a1c:	e0bffb17 	ldw	r2,-20(fp)
80222a20:	e0fffa17 	ldw	r3,-24(fp)
80222a24:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80222a28:	e0bffa17 	ldw	r2,-24(fp)
80222a2c:	10c00017 	ldw	r3,0(r2)
80222a30:	e0bffb17 	ldw	r2,-20(fp)
80222a34:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80222a38:	e0bffa17 	ldw	r2,-24(fp)
80222a3c:	10800017 	ldw	r2,0(r2)
80222a40:	e0fffb17 	ldw	r3,-20(fp)
80222a44:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80222a48:	e0bffa17 	ldw	r2,-24(fp)
80222a4c:	e0fffb17 	ldw	r3,-20(fp)
80222a50:	10c00015 	stw	r3,0(r2)
80222a54:	e0bff817 	ldw	r2,-32(fp)
80222a58:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222a5c:	e0bff717 	ldw	r2,-36(fp)
80222a60:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
80222a64:	0005883a 	mov	r2,zero
80222a68:	00000306 	br	80222a78 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
80222a6c:	00bffa84 	movi	r2,-22
80222a70:	00000106 	br	80222a78 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
80222a74:	00bfde84 	movi	r2,-134
  }
}
80222a78:	e037883a 	mov	sp,fp
80222a7c:	df000017 	ldw	fp,0(sp)
80222a80:	dec00104 	addi	sp,sp,4
80222a84:	f800283a 	ret

80222a88 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
80222a88:	defffd04 	addi	sp,sp,-12
80222a8c:	df000215 	stw	fp,8(sp)
80222a90:	df000204 	addi	fp,sp,8
80222a94:	e13ffe15 	stw	r4,-8(fp)
80222a98:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80222a9c:	0001883a 	nop
80222aa0:	e037883a 	mov	sp,fp
80222aa4:	df000017 	ldw	fp,0(sp)
80222aa8:	dec00104 	addi	sp,sp,4
80222aac:	f800283a 	ret

80222ab0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80222ab0:	defffe04 	addi	sp,sp,-8
80222ab4:	dfc00115 	stw	ra,4(sp)
80222ab8:	df000015 	stw	fp,0(sp)
80222abc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80222ac0:	d0a00d17 	ldw	r2,-32716(gp)
80222ac4:	10000326 	beq	r2,zero,80222ad4 <alt_get_errno+0x24>
80222ac8:	d0a00d17 	ldw	r2,-32716(gp)
80222acc:	103ee83a 	callr	r2
80222ad0:	00000106 	br	80222ad8 <alt_get_errno+0x28>
80222ad4:	d0a03704 	addi	r2,gp,-32548
}
80222ad8:	e037883a 	mov	sp,fp
80222adc:	dfc00117 	ldw	ra,4(sp)
80222ae0:	df000017 	ldw	fp,0(sp)
80222ae4:	dec00204 	addi	sp,sp,8
80222ae8:	f800283a 	ret

80222aec <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
80222aec:	defffa04 	addi	sp,sp,-24
80222af0:	dfc00515 	stw	ra,20(sp)
80222af4:	df000415 	stw	fp,16(sp)
80222af8:	df000404 	addi	fp,sp,16
80222afc:	e13ffe15 	stw	r4,-8(fp)
80222b00:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
80222b04:	e0bffe17 	ldw	r2,-8(fp)
80222b08:	10000326 	beq	r2,zero,80222b18 <alt_dev_llist_insert+0x2c>
80222b0c:	e0bffe17 	ldw	r2,-8(fp)
80222b10:	10800217 	ldw	r2,8(r2)
80222b14:	1000061e 	bne	r2,zero,80222b30 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
80222b18:	0222ab00 	call	80222ab0 <alt_get_errno>
80222b1c:	1007883a 	mov	r3,r2
80222b20:	00800584 	movi	r2,22
80222b24:	18800015 	stw	r2,0(r3)
    return -EINVAL;
80222b28:	00bffa84 	movi	r2,-22
80222b2c:	00001306 	br	80222b7c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
80222b30:	e0bffe17 	ldw	r2,-8(fp)
80222b34:	e0ffff17 	ldw	r3,-4(fp)
80222b38:	e0fffc15 	stw	r3,-16(fp)
80222b3c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
80222b40:	e0bffd17 	ldw	r2,-12(fp)
80222b44:	e0fffc17 	ldw	r3,-16(fp)
80222b48:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
80222b4c:	e0bffc17 	ldw	r2,-16(fp)
80222b50:	10c00017 	ldw	r3,0(r2)
80222b54:	e0bffd17 	ldw	r2,-12(fp)
80222b58:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
80222b5c:	e0bffc17 	ldw	r2,-16(fp)
80222b60:	10800017 	ldw	r2,0(r2)
80222b64:	e0fffd17 	ldw	r3,-12(fp)
80222b68:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
80222b6c:	e0bffc17 	ldw	r2,-16(fp)
80222b70:	e0fffd17 	ldw	r3,-12(fp)
80222b74:	10c00015 	stw	r3,0(r2)

  return 0;  
80222b78:	0005883a 	mov	r2,zero
}
80222b7c:	e037883a 	mov	sp,fp
80222b80:	dfc00117 	ldw	ra,4(sp)
80222b84:	df000017 	ldw	fp,0(sp)
80222b88:	dec00204 	addi	sp,sp,8
80222b8c:	f800283a 	ret

80222b90 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
80222b90:	defffd04 	addi	sp,sp,-12
80222b94:	dfc00215 	stw	ra,8(sp)
80222b98:	df000115 	stw	fp,4(sp)
80222b9c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80222ba0:	00a008b4 	movhi	r2,32802
80222ba4:	108f3804 	addi	r2,r2,15584
80222ba8:	e0bfff15 	stw	r2,-4(fp)
80222bac:	00000606 	br	80222bc8 <_do_ctors+0x38>
        (*ctor) (); 
80222bb0:	e0bfff17 	ldw	r2,-4(fp)
80222bb4:	10800017 	ldw	r2,0(r2)
80222bb8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
80222bbc:	e0bfff17 	ldw	r2,-4(fp)
80222bc0:	10bfff04 	addi	r2,r2,-4
80222bc4:	e0bfff15 	stw	r2,-4(fp)
80222bc8:	e0ffff17 	ldw	r3,-4(fp)
80222bcc:	00a008b4 	movhi	r2,32802
80222bd0:	108f3904 	addi	r2,r2,15588
80222bd4:	18bff62e 	bgeu	r3,r2,80222bb0 <__reset+0xfa202bb0>
        (*ctor) (); 
}
80222bd8:	0001883a 	nop
80222bdc:	e037883a 	mov	sp,fp
80222be0:	dfc00117 	ldw	ra,4(sp)
80222be4:	df000017 	ldw	fp,0(sp)
80222be8:	dec00204 	addi	sp,sp,8
80222bec:	f800283a 	ret

80222bf0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
80222bf0:	defffd04 	addi	sp,sp,-12
80222bf4:	dfc00215 	stw	ra,8(sp)
80222bf8:	df000115 	stw	fp,4(sp)
80222bfc:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80222c00:	00a008b4 	movhi	r2,32802
80222c04:	108f3804 	addi	r2,r2,15584
80222c08:	e0bfff15 	stw	r2,-4(fp)
80222c0c:	00000606 	br	80222c28 <_do_dtors+0x38>
        (*dtor) (); 
80222c10:	e0bfff17 	ldw	r2,-4(fp)
80222c14:	10800017 	ldw	r2,0(r2)
80222c18:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
80222c1c:	e0bfff17 	ldw	r2,-4(fp)
80222c20:	10bfff04 	addi	r2,r2,-4
80222c24:	e0bfff15 	stw	r2,-4(fp)
80222c28:	e0ffff17 	ldw	r3,-4(fp)
80222c2c:	00a008b4 	movhi	r2,32802
80222c30:	108f3904 	addi	r2,r2,15588
80222c34:	18bff62e 	bgeu	r3,r2,80222c10 <__reset+0xfa202c10>
        (*dtor) (); 
}
80222c38:	0001883a 	nop
80222c3c:	e037883a 	mov	sp,fp
80222c40:	dfc00117 	ldw	ra,4(sp)
80222c44:	df000017 	ldw	fp,0(sp)
80222c48:	dec00204 	addi	sp,sp,8
80222c4c:	f800283a 	ret

80222c50 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
80222c50:	defffa04 	addi	sp,sp,-24
80222c54:	dfc00515 	stw	ra,20(sp)
80222c58:	df000415 	stw	fp,16(sp)
80222c5c:	df000404 	addi	fp,sp,16
80222c60:	e13ffe15 	stw	r4,-8(fp)
80222c64:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
80222c68:	e0bfff17 	ldw	r2,-4(fp)
80222c6c:	10800017 	ldw	r2,0(r2)
80222c70:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
80222c74:	e13ffe17 	ldw	r4,-8(fp)
80222c78:	020fd740 	call	8020fd74 <strlen>
80222c7c:	10800044 	addi	r2,r2,1
80222c80:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80222c84:	00000d06 	br	80222cbc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
80222c88:	e0bffc17 	ldw	r2,-16(fp)
80222c8c:	10800217 	ldw	r2,8(r2)
80222c90:	e0fffd17 	ldw	r3,-12(fp)
80222c94:	180d883a 	mov	r6,r3
80222c98:	e17ffe17 	ldw	r5,-8(fp)
80222c9c:	1009883a 	mov	r4,r2
80222ca0:	02238340 	call	80223834 <memcmp>
80222ca4:	1000021e 	bne	r2,zero,80222cb0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
80222ca8:	e0bffc17 	ldw	r2,-16(fp)
80222cac:	00000706 	br	80222ccc <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
80222cb0:	e0bffc17 	ldw	r2,-16(fp)
80222cb4:	10800017 	ldw	r2,0(r2)
80222cb8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
80222cbc:	e0fffc17 	ldw	r3,-16(fp)
80222cc0:	e0bfff17 	ldw	r2,-4(fp)
80222cc4:	18bff01e 	bne	r3,r2,80222c88 <__reset+0xfa202c88>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
80222cc8:	0005883a 	mov	r2,zero
}
80222ccc:	e037883a 	mov	sp,fp
80222cd0:	dfc00117 	ldw	ra,4(sp)
80222cd4:	df000017 	ldw	fp,0(sp)
80222cd8:	dec00204 	addi	sp,sp,8
80222cdc:	f800283a 	ret

80222ce0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
80222ce0:	defff904 	addi	sp,sp,-28
80222ce4:	dfc00615 	stw	ra,24(sp)
80222ce8:	df000515 	stw	fp,20(sp)
80222cec:	df000504 	addi	fp,sp,20
80222cf0:	e13ffc15 	stw	r4,-16(fp)
80222cf4:	e17ffd15 	stw	r5,-12(fp)
80222cf8:	e1bffe15 	stw	r6,-8(fp)
80222cfc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
80222d00:	e0800217 	ldw	r2,8(fp)
80222d04:	d8800015 	stw	r2,0(sp)
80222d08:	e1ffff17 	ldw	r7,-4(fp)
80222d0c:	e1bffe17 	ldw	r6,-8(fp)
80222d10:	e17ffd17 	ldw	r5,-12(fp)
80222d14:	e13ffc17 	ldw	r4,-16(fp)
80222d18:	0222e900 	call	80222e90 <alt_iic_isr_register>
}  
80222d1c:	e037883a 	mov	sp,fp
80222d20:	dfc00117 	ldw	ra,4(sp)
80222d24:	df000017 	ldw	fp,0(sp)
80222d28:	dec00204 	addi	sp,sp,8
80222d2c:	f800283a 	ret

80222d30 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
80222d30:	defff904 	addi	sp,sp,-28
80222d34:	df000615 	stw	fp,24(sp)
80222d38:	df000604 	addi	fp,sp,24
80222d3c:	e13ffe15 	stw	r4,-8(fp)
80222d40:	e17fff15 	stw	r5,-4(fp)
80222d44:	e0bfff17 	ldw	r2,-4(fp)
80222d48:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222d4c:	0005303a 	rdctl	r2,status
80222d50:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222d54:	e0fffb17 	ldw	r3,-20(fp)
80222d58:	00bfff84 	movi	r2,-2
80222d5c:	1884703a 	and	r2,r3,r2
80222d60:	1001703a 	wrctl	status,r2
  
  return context;
80222d64:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80222d68:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
80222d6c:	00c00044 	movi	r3,1
80222d70:	e0bffa17 	ldw	r2,-24(fp)
80222d74:	1884983a 	sll	r2,r3,r2
80222d78:	1007883a 	mov	r3,r2
80222d7c:	d0a03817 	ldw	r2,-32544(gp)
80222d80:	1884b03a 	or	r2,r3,r2
80222d84:	d0a03815 	stw	r2,-32544(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80222d88:	d0a03817 	ldw	r2,-32544(gp)
80222d8c:	100170fa 	wrctl	ienable,r2
80222d90:	e0bffc17 	ldw	r2,-16(fp)
80222d94:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222d98:	e0bffd17 	ldw	r2,-12(fp)
80222d9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80222da0:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
80222da4:	0001883a 	nop
}
80222da8:	e037883a 	mov	sp,fp
80222dac:	df000017 	ldw	fp,0(sp)
80222db0:	dec00104 	addi	sp,sp,4
80222db4:	f800283a 	ret

80222db8 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
80222db8:	defff904 	addi	sp,sp,-28
80222dbc:	df000615 	stw	fp,24(sp)
80222dc0:	df000604 	addi	fp,sp,24
80222dc4:	e13ffe15 	stw	r4,-8(fp)
80222dc8:	e17fff15 	stw	r5,-4(fp)
80222dcc:	e0bfff17 	ldw	r2,-4(fp)
80222dd0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222dd4:	0005303a 	rdctl	r2,status
80222dd8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222ddc:	e0fffb17 	ldw	r3,-20(fp)
80222de0:	00bfff84 	movi	r2,-2
80222de4:	1884703a 	and	r2,r3,r2
80222de8:	1001703a 	wrctl	status,r2
  
  return context;
80222dec:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
80222df0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
80222df4:	00c00044 	movi	r3,1
80222df8:	e0bffa17 	ldw	r2,-24(fp)
80222dfc:	1884983a 	sll	r2,r3,r2
80222e00:	0084303a 	nor	r2,zero,r2
80222e04:	1007883a 	mov	r3,r2
80222e08:	d0a03817 	ldw	r2,-32544(gp)
80222e0c:	1884703a 	and	r2,r3,r2
80222e10:	d0a03815 	stw	r2,-32544(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
80222e14:	d0a03817 	ldw	r2,-32544(gp)
80222e18:	100170fa 	wrctl	ienable,r2
80222e1c:	e0bffc17 	ldw	r2,-16(fp)
80222e20:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222e24:	e0bffd17 	ldw	r2,-12(fp)
80222e28:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
80222e2c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
80222e30:	0001883a 	nop
}
80222e34:	e037883a 	mov	sp,fp
80222e38:	df000017 	ldw	fp,0(sp)
80222e3c:	dec00104 	addi	sp,sp,4
80222e40:	f800283a 	ret

80222e44 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
80222e44:	defffc04 	addi	sp,sp,-16
80222e48:	df000315 	stw	fp,12(sp)
80222e4c:	df000304 	addi	fp,sp,12
80222e50:	e13ffe15 	stw	r4,-8(fp)
80222e54:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
80222e58:	000530fa 	rdctl	r2,ienable
80222e5c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
80222e60:	00c00044 	movi	r3,1
80222e64:	e0bfff17 	ldw	r2,-4(fp)
80222e68:	1884983a 	sll	r2,r3,r2
80222e6c:	1007883a 	mov	r3,r2
80222e70:	e0bffd17 	ldw	r2,-12(fp)
80222e74:	1884703a 	and	r2,r3,r2
80222e78:	1004c03a 	cmpne	r2,r2,zero
80222e7c:	10803fcc 	andi	r2,r2,255
}
80222e80:	e037883a 	mov	sp,fp
80222e84:	df000017 	ldw	fp,0(sp)
80222e88:	dec00104 	addi	sp,sp,4
80222e8c:	f800283a 	ret

80222e90 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
80222e90:	defff504 	addi	sp,sp,-44
80222e94:	dfc00a15 	stw	ra,40(sp)
80222e98:	df000915 	stw	fp,36(sp)
80222e9c:	df000904 	addi	fp,sp,36
80222ea0:	e13ffc15 	stw	r4,-16(fp)
80222ea4:	e17ffd15 	stw	r5,-12(fp)
80222ea8:	e1bffe15 	stw	r6,-8(fp)
80222eac:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
80222eb0:	00bffa84 	movi	r2,-22
80222eb4:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
80222eb8:	e0bffd17 	ldw	r2,-12(fp)
80222ebc:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
80222ec0:	e0bff817 	ldw	r2,-32(fp)
80222ec4:	10800808 	cmpgei	r2,r2,32
80222ec8:	1000271e 	bne	r2,zero,80222f68 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80222ecc:	0005303a 	rdctl	r2,status
80222ed0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80222ed4:	e0fffb17 	ldw	r3,-20(fp)
80222ed8:	00bfff84 	movi	r2,-2
80222edc:	1884703a 	and	r2,r3,r2
80222ee0:	1001703a 	wrctl	status,r2
  
  return context;
80222ee4:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
80222ee8:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
80222eec:	00a008b4 	movhi	r2,32802
80222ef0:	109c7404 	addi	r2,r2,29136
80222ef4:	e0fff817 	ldw	r3,-32(fp)
80222ef8:	180690fa 	slli	r3,r3,3
80222efc:	10c5883a 	add	r2,r2,r3
80222f00:	e0fffe17 	ldw	r3,-8(fp)
80222f04:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
80222f08:	00a008b4 	movhi	r2,32802
80222f0c:	109c7404 	addi	r2,r2,29136
80222f10:	e0fff817 	ldw	r3,-32(fp)
80222f14:	180690fa 	slli	r3,r3,3
80222f18:	10c5883a 	add	r2,r2,r3
80222f1c:	10800104 	addi	r2,r2,4
80222f20:	e0ffff17 	ldw	r3,-4(fp)
80222f24:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
80222f28:	e0bffe17 	ldw	r2,-8(fp)
80222f2c:	10000526 	beq	r2,zero,80222f44 <alt_iic_isr_register+0xb4>
80222f30:	e0bff817 	ldw	r2,-32(fp)
80222f34:	100b883a 	mov	r5,r2
80222f38:	e13ffc17 	ldw	r4,-16(fp)
80222f3c:	0222d300 	call	80222d30 <alt_ic_irq_enable>
80222f40:	00000406 	br	80222f54 <alt_iic_isr_register+0xc4>
80222f44:	e0bff817 	ldw	r2,-32(fp)
80222f48:	100b883a 	mov	r5,r2
80222f4c:	e13ffc17 	ldw	r4,-16(fp)
80222f50:	0222db80 	call	80222db8 <alt_ic_irq_disable>
80222f54:	e0bff715 	stw	r2,-36(fp)
80222f58:	e0bffa17 	ldw	r2,-24(fp)
80222f5c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80222f60:	e0bff917 	ldw	r2,-28(fp)
80222f64:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
80222f68:	e0bff717 	ldw	r2,-36(fp)
}
80222f6c:	e037883a 	mov	sp,fp
80222f70:	dfc00117 	ldw	ra,4(sp)
80222f74:	df000017 	ldw	fp,0(sp)
80222f78:	dec00204 	addi	sp,sp,8
80222f7c:	f800283a 	ret

80222f80 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
80222f80:	defff904 	addi	sp,sp,-28
80222f84:	dfc00615 	stw	ra,24(sp)
80222f88:	df000515 	stw	fp,20(sp)
80222f8c:	df000504 	addi	fp,sp,20
80222f90:	e13ffc15 	stw	r4,-16(fp)
80222f94:	e17ffd15 	stw	r5,-12(fp)
80222f98:	e1bffe15 	stw	r6,-8(fp)
80222f9c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
80222fa0:	e1bfff17 	ldw	r6,-4(fp)
80222fa4:	e17ffe17 	ldw	r5,-8(fp)
80222fa8:	e13ffd17 	ldw	r4,-12(fp)
80222fac:	02231c00 	call	802231c0 <open>
80222fb0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
80222fb4:	e0bffb17 	ldw	r2,-20(fp)
80222fb8:	10001c16 	blt	r2,zero,8022302c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
80222fbc:	00a008b4 	movhi	r2,32802
80222fc0:	10960304 	addi	r2,r2,22540
80222fc4:	e0fffb17 	ldw	r3,-20(fp)
80222fc8:	18c00324 	muli	r3,r3,12
80222fcc:	10c5883a 	add	r2,r2,r3
80222fd0:	10c00017 	ldw	r3,0(r2)
80222fd4:	e0bffc17 	ldw	r2,-16(fp)
80222fd8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
80222fdc:	00a008b4 	movhi	r2,32802
80222fe0:	10960304 	addi	r2,r2,22540
80222fe4:	e0fffb17 	ldw	r3,-20(fp)
80222fe8:	18c00324 	muli	r3,r3,12
80222fec:	10c5883a 	add	r2,r2,r3
80222ff0:	10800104 	addi	r2,r2,4
80222ff4:	10c00017 	ldw	r3,0(r2)
80222ff8:	e0bffc17 	ldw	r2,-16(fp)
80222ffc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
80223000:	00a008b4 	movhi	r2,32802
80223004:	10960304 	addi	r2,r2,22540
80223008:	e0fffb17 	ldw	r3,-20(fp)
8022300c:	18c00324 	muli	r3,r3,12
80223010:	10c5883a 	add	r2,r2,r3
80223014:	10800204 	addi	r2,r2,8
80223018:	10c00017 	ldw	r3,0(r2)
8022301c:	e0bffc17 	ldw	r2,-16(fp)
80223020:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
80223024:	e13ffb17 	ldw	r4,-20(fp)
80223028:	021f0180 	call	8021f018 <alt_release_fd>
  }
} 
8022302c:	0001883a 	nop
80223030:	e037883a 	mov	sp,fp
80223034:	dfc00117 	ldw	ra,4(sp)
80223038:	df000017 	ldw	fp,0(sp)
8022303c:	dec00204 	addi	sp,sp,8
80223040:	f800283a 	ret

80223044 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
80223044:	defffb04 	addi	sp,sp,-20
80223048:	dfc00415 	stw	ra,16(sp)
8022304c:	df000315 	stw	fp,12(sp)
80223050:	df000304 	addi	fp,sp,12
80223054:	e13ffd15 	stw	r4,-12(fp)
80223058:	e17ffe15 	stw	r5,-8(fp)
8022305c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
80223060:	01c07fc4 	movi	r7,511
80223064:	01800044 	movi	r6,1
80223068:	e17ffd17 	ldw	r5,-12(fp)
8022306c:	012008b4 	movhi	r4,32802
80223070:	21160604 	addi	r4,r4,22552
80223074:	0222f800 	call	80222f80 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
80223078:	01c07fc4 	movi	r7,511
8022307c:	000d883a 	mov	r6,zero
80223080:	e17ffe17 	ldw	r5,-8(fp)
80223084:	012008b4 	movhi	r4,32802
80223088:	21160304 	addi	r4,r4,22540
8022308c:	0222f800 	call	80222f80 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
80223090:	01c07fc4 	movi	r7,511
80223094:	01800044 	movi	r6,1
80223098:	e17fff17 	ldw	r5,-4(fp)
8022309c:	012008b4 	movhi	r4,32802
802230a0:	21160904 	addi	r4,r4,22564
802230a4:	0222f800 	call	80222f80 <alt_open_fd>
}  
802230a8:	0001883a 	nop
802230ac:	e037883a 	mov	sp,fp
802230b0:	dfc00117 	ldw	ra,4(sp)
802230b4:	df000017 	ldw	fp,0(sp)
802230b8:	dec00204 	addi	sp,sp,8
802230bc:	f800283a 	ret

802230c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802230c0:	defffe04 	addi	sp,sp,-8
802230c4:	dfc00115 	stw	ra,4(sp)
802230c8:	df000015 	stw	fp,0(sp)
802230cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802230d0:	d0a00d17 	ldw	r2,-32716(gp)
802230d4:	10000326 	beq	r2,zero,802230e4 <alt_get_errno+0x24>
802230d8:	d0a00d17 	ldw	r2,-32716(gp)
802230dc:	103ee83a 	callr	r2
802230e0:	00000106 	br	802230e8 <alt_get_errno+0x28>
802230e4:	d0a03704 	addi	r2,gp,-32548
}
802230e8:	e037883a 	mov	sp,fp
802230ec:	dfc00117 	ldw	ra,4(sp)
802230f0:	df000017 	ldw	fp,0(sp)
802230f4:	dec00204 	addi	sp,sp,8
802230f8:	f800283a 	ret

802230fc <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
802230fc:	defffd04 	addi	sp,sp,-12
80223100:	df000215 	stw	fp,8(sp)
80223104:	df000204 	addi	fp,sp,8
80223108:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8022310c:	e0bfff17 	ldw	r2,-4(fp)
80223110:	10800217 	ldw	r2,8(r2)
80223114:	10d00034 	orhi	r3,r2,16384
80223118:	e0bfff17 	ldw	r2,-4(fp)
8022311c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
80223120:	e03ffe15 	stw	zero,-8(fp)
80223124:	00001d06 	br	8022319c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
80223128:	00a008b4 	movhi	r2,32802
8022312c:	10960304 	addi	r2,r2,22540
80223130:	e0fffe17 	ldw	r3,-8(fp)
80223134:	18c00324 	muli	r3,r3,12
80223138:	10c5883a 	add	r2,r2,r3
8022313c:	10c00017 	ldw	r3,0(r2)
80223140:	e0bfff17 	ldw	r2,-4(fp)
80223144:	10800017 	ldw	r2,0(r2)
80223148:	1880111e 	bne	r3,r2,80223190 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8022314c:	00a008b4 	movhi	r2,32802
80223150:	10960304 	addi	r2,r2,22540
80223154:	e0fffe17 	ldw	r3,-8(fp)
80223158:	18c00324 	muli	r3,r3,12
8022315c:	10c5883a 	add	r2,r2,r3
80223160:	10800204 	addi	r2,r2,8
80223164:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
80223168:	1000090e 	bge	r2,zero,80223190 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8022316c:	e0bffe17 	ldw	r2,-8(fp)
80223170:	10c00324 	muli	r3,r2,12
80223174:	00a008b4 	movhi	r2,32802
80223178:	10960304 	addi	r2,r2,22540
8022317c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
80223180:	e0bfff17 	ldw	r2,-4(fp)
80223184:	18800226 	beq	r3,r2,80223190 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
80223188:	00bffcc4 	movi	r2,-13
8022318c:	00000806 	br	802231b0 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
80223190:	e0bffe17 	ldw	r2,-8(fp)
80223194:	10800044 	addi	r2,r2,1
80223198:	e0bffe15 	stw	r2,-8(fp)
8022319c:	d0a00c17 	ldw	r2,-32720(gp)
802231a0:	1007883a 	mov	r3,r2
802231a4:	e0bffe17 	ldw	r2,-8(fp)
802231a8:	18bfdf2e 	bgeu	r3,r2,80223128 <__reset+0xfa203128>
    }
  }
  
  /* The device is not locked */
 
  return 0;
802231ac:	0005883a 	mov	r2,zero
}
802231b0:	e037883a 	mov	sp,fp
802231b4:	df000017 	ldw	fp,0(sp)
802231b8:	dec00104 	addi	sp,sp,4
802231bc:	f800283a 	ret

802231c0 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
802231c0:	defff604 	addi	sp,sp,-40
802231c4:	dfc00915 	stw	ra,36(sp)
802231c8:	df000815 	stw	fp,32(sp)
802231cc:	df000804 	addi	fp,sp,32
802231d0:	e13ffd15 	stw	r4,-12(fp)
802231d4:	e17ffe15 	stw	r5,-8(fp)
802231d8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
802231dc:	00bfffc4 	movi	r2,-1
802231e0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
802231e4:	00bffb44 	movi	r2,-19
802231e8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
802231ec:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
802231f0:	d1600a04 	addi	r5,gp,-32728
802231f4:	e13ffd17 	ldw	r4,-12(fp)
802231f8:	0222c500 	call	80222c50 <alt_find_dev>
802231fc:	e0bff815 	stw	r2,-32(fp)
80223200:	e0bff817 	ldw	r2,-32(fp)
80223204:	1000051e 	bne	r2,zero,8022321c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
80223208:	e13ffd17 	ldw	r4,-12(fp)
8022320c:	02235a00 	call	802235a0 <alt_find_file>
80223210:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
80223214:	00800044 	movi	r2,1
80223218:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8022321c:	e0bff817 	ldw	r2,-32(fp)
80223220:	10002926 	beq	r2,zero,802232c8 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
80223224:	e13ff817 	ldw	r4,-32(fp)
80223228:	02236a80 	call	802236a8 <alt_get_fd>
8022322c:	e0bff915 	stw	r2,-28(fp)
80223230:	e0bff917 	ldw	r2,-28(fp)
80223234:	1000030e 	bge	r2,zero,80223244 <open+0x84>
    {
      status = index;
80223238:	e0bff917 	ldw	r2,-28(fp)
8022323c:	e0bffa15 	stw	r2,-24(fp)
80223240:	00002306 	br	802232d0 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
80223244:	e0bff917 	ldw	r2,-28(fp)
80223248:	10c00324 	muli	r3,r2,12
8022324c:	00a008b4 	movhi	r2,32802
80223250:	10960304 	addi	r2,r2,22540
80223254:	1885883a 	add	r2,r3,r2
80223258:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8022325c:	e0fffe17 	ldw	r3,-8(fp)
80223260:	00900034 	movhi	r2,16384
80223264:	10bfffc4 	addi	r2,r2,-1
80223268:	1886703a 	and	r3,r3,r2
8022326c:	e0bffc17 	ldw	r2,-16(fp)
80223270:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
80223274:	e0bffb17 	ldw	r2,-20(fp)
80223278:	1000051e 	bne	r2,zero,80223290 <open+0xd0>
8022327c:	e13ffc17 	ldw	r4,-16(fp)
80223280:	02230fc0 	call	802230fc <alt_file_locked>
80223284:	e0bffa15 	stw	r2,-24(fp)
80223288:	e0bffa17 	ldw	r2,-24(fp)
8022328c:	10001016 	blt	r2,zero,802232d0 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
80223290:	e0bff817 	ldw	r2,-32(fp)
80223294:	10800317 	ldw	r2,12(r2)
80223298:	10000826 	beq	r2,zero,802232bc <open+0xfc>
8022329c:	e0bff817 	ldw	r2,-32(fp)
802232a0:	10800317 	ldw	r2,12(r2)
802232a4:	e1ffff17 	ldw	r7,-4(fp)
802232a8:	e1bffe17 	ldw	r6,-8(fp)
802232ac:	e17ffd17 	ldw	r5,-12(fp)
802232b0:	e13ffc17 	ldw	r4,-16(fp)
802232b4:	103ee83a 	callr	r2
802232b8:	00000106 	br	802232c0 <open+0x100>
802232bc:	0005883a 	mov	r2,zero
802232c0:	e0bffa15 	stw	r2,-24(fp)
802232c4:	00000206 	br	802232d0 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
802232c8:	00bffb44 	movi	r2,-19
802232cc:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
802232d0:	e0bffa17 	ldw	r2,-24(fp)
802232d4:	1000090e 	bge	r2,zero,802232fc <open+0x13c>
  {
    alt_release_fd (index);  
802232d8:	e13ff917 	ldw	r4,-28(fp)
802232dc:	021f0180 	call	8021f018 <alt_release_fd>
    ALT_ERRNO = -status;
802232e0:	02230c00 	call	802230c0 <alt_get_errno>
802232e4:	1007883a 	mov	r3,r2
802232e8:	e0bffa17 	ldw	r2,-24(fp)
802232ec:	0085c83a 	sub	r2,zero,r2
802232f0:	18800015 	stw	r2,0(r3)
    return -1;
802232f4:	00bfffc4 	movi	r2,-1
802232f8:	00000106 	br	80223300 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
802232fc:	e0bff917 	ldw	r2,-28(fp)
}
80223300:	e037883a 	mov	sp,fp
80223304:	dfc00117 	ldw	ra,4(sp)
80223308:	df000017 	ldw	fp,0(sp)
8022330c:	dec00204 	addi	sp,sp,8
80223310:	f800283a 	ret

80223314 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
80223314:	defff204 	addi	sp,sp,-56
80223318:	dfc00a15 	stw	ra,40(sp)
8022331c:	df000915 	stw	fp,36(sp)
80223320:	df000904 	addi	fp,sp,36
80223324:	e13fff15 	stw	r4,-4(fp)
80223328:	e1400215 	stw	r5,8(fp)
8022332c:	e1800315 	stw	r6,12(fp)
80223330:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
80223334:	e0800204 	addi	r2,fp,8
80223338:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8022333c:	e0bfff17 	ldw	r2,-4(fp)
80223340:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
80223344:	00006f06 	br	80223504 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
80223348:	e0bff807 	ldb	r2,-32(fp)
8022334c:	10800960 	cmpeqi	r2,r2,37
80223350:	1000041e 	bne	r2,zero,80223364 <alt_printf+0x50>
        {
            alt_putchar(c);
80223354:	e0bff807 	ldb	r2,-32(fp)
80223358:	1009883a 	mov	r4,r2
8022335c:	02235400 	call	80223540 <alt_putchar>
80223360:	00006806 	br	80223504 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
80223364:	e0bff717 	ldw	r2,-36(fp)
80223368:	10c00044 	addi	r3,r2,1
8022336c:	e0fff715 	stw	r3,-36(fp)
80223370:	10800003 	ldbu	r2,0(r2)
80223374:	e0bff805 	stb	r2,-32(fp)
80223378:	e0bff807 	ldb	r2,-32(fp)
8022337c:	10006926 	beq	r2,zero,80223524 <alt_printf+0x210>
            {
                if (c == '%')
80223380:	e0bff807 	ldb	r2,-32(fp)
80223384:	10800958 	cmpnei	r2,r2,37
80223388:	1000041e 	bne	r2,zero,8022339c <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8022338c:	e0bff807 	ldb	r2,-32(fp)
80223390:	1009883a 	mov	r4,r2
80223394:	02235400 	call	80223540 <alt_putchar>
80223398:	00005a06 	br	80223504 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8022339c:	e0bff807 	ldb	r2,-32(fp)
802233a0:	108018d8 	cmpnei	r2,r2,99
802233a4:	1000081e 	bne	r2,zero,802233c8 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
802233a8:	e0bffe17 	ldw	r2,-8(fp)
802233ac:	10c00104 	addi	r3,r2,4
802233b0:	e0fffe15 	stw	r3,-8(fp)
802233b4:	10800017 	ldw	r2,0(r2)
802233b8:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
802233bc:	e13ffd17 	ldw	r4,-12(fp)
802233c0:	02235400 	call	80223540 <alt_putchar>
802233c4:	00004f06 	br	80223504 <alt_printf+0x1f0>
                }
                else if (c == 'x')
802233c8:	e0bff807 	ldb	r2,-32(fp)
802233cc:	10801e18 	cmpnei	r2,r2,120
802233d0:	1000341e 	bne	r2,zero,802234a4 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
802233d4:	e0bffe17 	ldw	r2,-8(fp)
802233d8:	10c00104 	addi	r3,r2,4
802233dc:	e0fffe15 	stw	r3,-8(fp)
802233e0:	10800017 	ldw	r2,0(r2)
802233e4:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
802233e8:	e0bffb17 	ldw	r2,-20(fp)
802233ec:	1000031e 	bne	r2,zero,802233fc <alt_printf+0xe8>
                    {
                        alt_putchar('0');
802233f0:	01000c04 	movi	r4,48
802233f4:	02235400 	call	80223540 <alt_putchar>
                        continue;
802233f8:	00004206 	br	80223504 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
802233fc:	00800704 	movi	r2,28
80223400:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
80223404:	00000306 	br	80223414 <alt_printf+0x100>
                        digit_shift -= 4;
80223408:	e0bff917 	ldw	r2,-28(fp)
8022340c:	10bfff04 	addi	r2,r2,-4
80223410:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
80223414:	00c003c4 	movi	r3,15
80223418:	e0bff917 	ldw	r2,-28(fp)
8022341c:	1884983a 	sll	r2,r3,r2
80223420:	1007883a 	mov	r3,r2
80223424:	e0bffb17 	ldw	r2,-20(fp)
80223428:	1884703a 	and	r2,r3,r2
8022342c:	103ff626 	beq	r2,zero,80223408 <__reset+0xfa203408>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
80223430:	00001906 	br	80223498 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
80223434:	00c003c4 	movi	r3,15
80223438:	e0bff917 	ldw	r2,-28(fp)
8022343c:	1884983a 	sll	r2,r3,r2
80223440:	1007883a 	mov	r3,r2
80223444:	e0bffb17 	ldw	r2,-20(fp)
80223448:	1886703a 	and	r3,r3,r2
8022344c:	e0bff917 	ldw	r2,-28(fp)
80223450:	1884d83a 	srl	r2,r3,r2
80223454:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
80223458:	e0bffc17 	ldw	r2,-16(fp)
8022345c:	108002a8 	cmpgeui	r2,r2,10
80223460:	1000041e 	bne	r2,zero,80223474 <alt_printf+0x160>
                            c = '0' + digit;
80223464:	e0bffc17 	ldw	r2,-16(fp)
80223468:	10800c04 	addi	r2,r2,48
8022346c:	e0bff805 	stb	r2,-32(fp)
80223470:	00000306 	br	80223480 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
80223474:	e0bffc17 	ldw	r2,-16(fp)
80223478:	108015c4 	addi	r2,r2,87
8022347c:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
80223480:	e0bff807 	ldb	r2,-32(fp)
80223484:	1009883a 	mov	r4,r2
80223488:	02235400 	call	80223540 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8022348c:	e0bff917 	ldw	r2,-28(fp)
80223490:	10bfff04 	addi	r2,r2,-4
80223494:	e0bff915 	stw	r2,-28(fp)
80223498:	e0bff917 	ldw	r2,-28(fp)
8022349c:	103fe50e 	bge	r2,zero,80223434 <__reset+0xfa203434>
802234a0:	00001806 	br	80223504 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
802234a4:	e0bff807 	ldb	r2,-32(fp)
802234a8:	10801cd8 	cmpnei	r2,r2,115
802234ac:	1000151e 	bne	r2,zero,80223504 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
802234b0:	e0bffe17 	ldw	r2,-8(fp)
802234b4:	10c00104 	addi	r3,r2,4
802234b8:	e0fffe15 	stw	r3,-8(fp)
802234bc:	10800017 	ldw	r2,0(r2)
802234c0:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
802234c4:	00000906 	br	802234ec <alt_printf+0x1d8>
                      alt_putchar(*s++);
802234c8:	e0bffa17 	ldw	r2,-24(fp)
802234cc:	10c00044 	addi	r3,r2,1
802234d0:	e0fffa15 	stw	r3,-24(fp)
802234d4:	10800003 	ldbu	r2,0(r2)
802234d8:	10803fcc 	andi	r2,r2,255
802234dc:	1080201c 	xori	r2,r2,128
802234e0:	10bfe004 	addi	r2,r2,-128
802234e4:	1009883a 	mov	r4,r2
802234e8:	02235400 	call	80223540 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
802234ec:	e0bffa17 	ldw	r2,-24(fp)
802234f0:	10800003 	ldbu	r2,0(r2)
802234f4:	10803fcc 	andi	r2,r2,255
802234f8:	1080201c 	xori	r2,r2,128
802234fc:	10bfe004 	addi	r2,r2,-128
80223500:	103ff11e 	bne	r2,zero,802234c8 <__reset+0xfa2034c8>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
80223504:	e0bff717 	ldw	r2,-36(fp)
80223508:	10c00044 	addi	r3,r2,1
8022350c:	e0fff715 	stw	r3,-36(fp)
80223510:	10800003 	ldbu	r2,0(r2)
80223514:	e0bff805 	stb	r2,-32(fp)
80223518:	e0bff807 	ldb	r2,-32(fp)
8022351c:	103f8a1e 	bne	r2,zero,80223348 <__reset+0xfa203348>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
80223520:	00000106 	br	80223528 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
80223524:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
80223528:	0001883a 	nop
8022352c:	e037883a 	mov	sp,fp
80223530:	dfc00117 	ldw	ra,4(sp)
80223534:	df000017 	ldw	fp,0(sp)
80223538:	dec00504 	addi	sp,sp,20
8022353c:	f800283a 	ret

80223540 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
80223540:	defffd04 	addi	sp,sp,-12
80223544:	dfc00215 	stw	ra,8(sp)
80223548:	df000115 	stw	fp,4(sp)
8022354c:	df000104 	addi	fp,sp,4
80223550:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
80223554:	d0a00317 	ldw	r2,-32756(gp)
80223558:	10800217 	ldw	r2,8(r2)
8022355c:	100b883a 	mov	r5,r2
80223560:	e13fff17 	ldw	r4,-4(fp)
80223564:	02239500 	call	80223950 <putc>
#endif
#endif
}
80223568:	e037883a 	mov	sp,fp
8022356c:	dfc00117 	ldw	ra,4(sp)
80223570:	df000017 	ldw	fp,0(sp)
80223574:	dec00204 	addi	sp,sp,8
80223578:	f800283a 	ret

8022357c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8022357c:	deffff04 	addi	sp,sp,-4
80223580:	df000015 	stw	fp,0(sp)
80223584:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
80223588:	000170fa 	wrctl	ienable,zero
}
8022358c:	0001883a 	nop
80223590:	e037883a 	mov	sp,fp
80223594:	df000017 	ldw	fp,0(sp)
80223598:	dec00104 	addi	sp,sp,4
8022359c:	f800283a 	ret

802235a0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
802235a0:	defffb04 	addi	sp,sp,-20
802235a4:	dfc00415 	stw	ra,16(sp)
802235a8:	df000315 	stw	fp,12(sp)
802235ac:	df000304 	addi	fp,sp,12
802235b0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
802235b4:	d0a00817 	ldw	r2,-32736(gp)
802235b8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
802235bc:	00003106 	br	80223684 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
802235c0:	e0bffd17 	ldw	r2,-12(fp)
802235c4:	10800217 	ldw	r2,8(r2)
802235c8:	1009883a 	mov	r4,r2
802235cc:	020fd740 	call	8020fd74 <strlen>
802235d0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
802235d4:	e0bffd17 	ldw	r2,-12(fp)
802235d8:	10c00217 	ldw	r3,8(r2)
802235dc:	e0bffe17 	ldw	r2,-8(fp)
802235e0:	10bfffc4 	addi	r2,r2,-1
802235e4:	1885883a 	add	r2,r3,r2
802235e8:	10800003 	ldbu	r2,0(r2)
802235ec:	10803fcc 	andi	r2,r2,255
802235f0:	1080201c 	xori	r2,r2,128
802235f4:	10bfe004 	addi	r2,r2,-128
802235f8:	10800bd8 	cmpnei	r2,r2,47
802235fc:	1000031e 	bne	r2,zero,8022360c <alt_find_file+0x6c>
    {
      len -= 1;
80223600:	e0bffe17 	ldw	r2,-8(fp)
80223604:	10bfffc4 	addi	r2,r2,-1
80223608:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8022360c:	e0bffe17 	ldw	r2,-8(fp)
80223610:	e0ffff17 	ldw	r3,-4(fp)
80223614:	1885883a 	add	r2,r3,r2
80223618:	10800003 	ldbu	r2,0(r2)
8022361c:	10803fcc 	andi	r2,r2,255
80223620:	1080201c 	xori	r2,r2,128
80223624:	10bfe004 	addi	r2,r2,-128
80223628:	10800be0 	cmpeqi	r2,r2,47
8022362c:	1000081e 	bne	r2,zero,80223650 <alt_find_file+0xb0>
80223630:	e0bffe17 	ldw	r2,-8(fp)
80223634:	e0ffff17 	ldw	r3,-4(fp)
80223638:	1885883a 	add	r2,r3,r2
8022363c:	10800003 	ldbu	r2,0(r2)
80223640:	10803fcc 	andi	r2,r2,255
80223644:	1080201c 	xori	r2,r2,128
80223648:	10bfe004 	addi	r2,r2,-128
8022364c:	10000a1e 	bne	r2,zero,80223678 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
80223650:	e0bffd17 	ldw	r2,-12(fp)
80223654:	10800217 	ldw	r2,8(r2)
80223658:	e0fffe17 	ldw	r3,-8(fp)
8022365c:	180d883a 	mov	r6,r3
80223660:	e17fff17 	ldw	r5,-4(fp)
80223664:	1009883a 	mov	r4,r2
80223668:	02238340 	call	80223834 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8022366c:	1000021e 	bne	r2,zero,80223678 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
80223670:	e0bffd17 	ldw	r2,-12(fp)
80223674:	00000706 	br	80223694 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
80223678:	e0bffd17 	ldw	r2,-12(fp)
8022367c:	10800017 	ldw	r2,0(r2)
80223680:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
80223684:	e0fffd17 	ldw	r3,-12(fp)
80223688:	d0a00804 	addi	r2,gp,-32736
8022368c:	18bfcc1e 	bne	r3,r2,802235c0 <__reset+0xfa2035c0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
80223690:	0005883a 	mov	r2,zero
}
80223694:	e037883a 	mov	sp,fp
80223698:	dfc00117 	ldw	ra,4(sp)
8022369c:	df000017 	ldw	fp,0(sp)
802236a0:	dec00204 	addi	sp,sp,8
802236a4:	f800283a 	ret

802236a8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
802236a8:	defffc04 	addi	sp,sp,-16
802236ac:	df000315 	stw	fp,12(sp)
802236b0:	df000304 	addi	fp,sp,12
802236b4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
802236b8:	00bffa04 	movi	r2,-24
802236bc:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
802236c0:	e03ffd15 	stw	zero,-12(fp)
802236c4:	00001906 	br	8022372c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
802236c8:	00a008b4 	movhi	r2,32802
802236cc:	10960304 	addi	r2,r2,22540
802236d0:	e0fffd17 	ldw	r3,-12(fp)
802236d4:	18c00324 	muli	r3,r3,12
802236d8:	10c5883a 	add	r2,r2,r3
802236dc:	10800017 	ldw	r2,0(r2)
802236e0:	10000f1e 	bne	r2,zero,80223720 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
802236e4:	00a008b4 	movhi	r2,32802
802236e8:	10960304 	addi	r2,r2,22540
802236ec:	e0fffd17 	ldw	r3,-12(fp)
802236f0:	18c00324 	muli	r3,r3,12
802236f4:	10c5883a 	add	r2,r2,r3
802236f8:	e0ffff17 	ldw	r3,-4(fp)
802236fc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
80223700:	d0e00c17 	ldw	r3,-32720(gp)
80223704:	e0bffd17 	ldw	r2,-12(fp)
80223708:	1880020e 	bge	r3,r2,80223714 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8022370c:	e0bffd17 	ldw	r2,-12(fp)
80223710:	d0a00c15 	stw	r2,-32720(gp)
      }
      rc = i;
80223714:	e0bffd17 	ldw	r2,-12(fp)
80223718:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8022371c:	00000606 	br	80223738 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
80223720:	e0bffd17 	ldw	r2,-12(fp)
80223724:	10800044 	addi	r2,r2,1
80223728:	e0bffd15 	stw	r2,-12(fp)
8022372c:	e0bffd17 	ldw	r2,-12(fp)
80223730:	10800810 	cmplti	r2,r2,32
80223734:	103fe41e 	bne	r2,zero,802236c8 <__reset+0xfa2036c8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
80223738:	e0bffe17 	ldw	r2,-8(fp)
}
8022373c:	e037883a 	mov	sp,fp
80223740:	df000017 	ldw	fp,0(sp)
80223744:	dec00104 	addi	sp,sp,4
80223748:	f800283a 	ret

8022374c <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8022374c:	defffe04 	addi	sp,sp,-8
80223750:	df000115 	stw	fp,4(sp)
80223754:	df000104 	addi	fp,sp,4
80223758:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8022375c:	e0bfff17 	ldw	r2,-4(fp)
80223760:	10bffe84 	addi	r2,r2,-6
80223764:	10c00428 	cmpgeui	r3,r2,16
80223768:	18001a1e 	bne	r3,zero,802237d4 <alt_exception_cause_generated_bad_addr+0x88>
8022376c:	100690ba 	slli	r3,r2,2
80223770:	00a008b4 	movhi	r2,32802
80223774:	108de104 	addi	r2,r2,14212
80223778:	1885883a 	add	r2,r3,r2
8022377c:	10800017 	ldw	r2,0(r2)
80223780:	1000683a 	jmp	r2
80223784:	802237c4 	addi	zero,r16,-30497
80223788:	802237c4 	addi	zero,r16,-30497
8022378c:	802237d4 	ori	zero,r16,35039
80223790:	802237d4 	ori	zero,r16,35039
80223794:	802237d4 	ori	zero,r16,35039
80223798:	802237c4 	addi	zero,r16,-30497
8022379c:	802237cc 	andi	zero,r16,35039
802237a0:	802237d4 	ori	zero,r16,35039
802237a4:	802237c4 	addi	zero,r16,-30497
802237a8:	802237c4 	addi	zero,r16,-30497
802237ac:	802237d4 	ori	zero,r16,35039
802237b0:	802237c4 	addi	zero,r16,-30497
802237b4:	802237cc 	andi	zero,r16,35039
802237b8:	802237d4 	ori	zero,r16,35039
802237bc:	802237d4 	ori	zero,r16,35039
802237c0:	802237c4 	addi	zero,r16,-30497
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
802237c4:	00800044 	movi	r2,1
802237c8:	00000306 	br	802237d8 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
802237cc:	0005883a 	mov	r2,zero
802237d0:	00000106 	br	802237d8 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
802237d4:	0005883a 	mov	r2,zero
  }
}
802237d8:	e037883a 	mov	sp,fp
802237dc:	df000017 	ldw	fp,0(sp)
802237e0:	dec00104 	addi	sp,sp,4
802237e4:	f800283a 	ret

802237e8 <atexit>:
802237e8:	200b883a 	mov	r5,r4
802237ec:	000f883a 	mov	r7,zero
802237f0:	000d883a 	mov	r6,zero
802237f4:	0009883a 	mov	r4,zero
802237f8:	0223a181 	jmpi	80223a18 <__register_exitproc>

802237fc <exit>:
802237fc:	defffe04 	addi	sp,sp,-8
80223800:	000b883a 	mov	r5,zero
80223804:	dc000015 	stw	r16,0(sp)
80223808:	dfc00115 	stw	ra,4(sp)
8022380c:	2021883a 	mov	r16,r4
80223810:	0223b300 	call	80223b30 <__call_exitprocs>
80223814:	00a008b4 	movhi	r2,32802
80223818:	109aed04 	addi	r2,r2,27572
8022381c:	11000017 	ldw	r4,0(r2)
80223820:	20800f17 	ldw	r2,60(r4)
80223824:	10000126 	beq	r2,zero,8022382c <exit+0x30>
80223828:	103ee83a 	callr	r2
8022382c:	8009883a 	mov	r4,r16
80223830:	0223cb00 	call	80223cb0 <_exit>

80223834 <memcmp>:
80223834:	01c000c4 	movi	r7,3
80223838:	3980192e 	bgeu	r7,r6,802238a0 <memcmp+0x6c>
8022383c:	2144b03a 	or	r2,r4,r5
80223840:	11c4703a 	and	r2,r2,r7
80223844:	10000f26 	beq	r2,zero,80223884 <memcmp+0x50>
80223848:	20800003 	ldbu	r2,0(r4)
8022384c:	28c00003 	ldbu	r3,0(r5)
80223850:	10c0151e 	bne	r2,r3,802238a8 <memcmp+0x74>
80223854:	31bfff84 	addi	r6,r6,-2
80223858:	01ffffc4 	movi	r7,-1
8022385c:	00000406 	br	80223870 <memcmp+0x3c>
80223860:	20800003 	ldbu	r2,0(r4)
80223864:	28c00003 	ldbu	r3,0(r5)
80223868:	31bfffc4 	addi	r6,r6,-1
8022386c:	10c00e1e 	bne	r2,r3,802238a8 <memcmp+0x74>
80223870:	21000044 	addi	r4,r4,1
80223874:	29400044 	addi	r5,r5,1
80223878:	31fff91e 	bne	r6,r7,80223860 <__reset+0xfa203860>
8022387c:	0005883a 	mov	r2,zero
80223880:	f800283a 	ret
80223884:	20c00017 	ldw	r3,0(r4)
80223888:	28800017 	ldw	r2,0(r5)
8022388c:	18bfee1e 	bne	r3,r2,80223848 <__reset+0xfa203848>
80223890:	31bfff04 	addi	r6,r6,-4
80223894:	21000104 	addi	r4,r4,4
80223898:	29400104 	addi	r5,r5,4
8022389c:	39bff936 	bltu	r7,r6,80223884 <__reset+0xfa203884>
802238a0:	303fe91e 	bne	r6,zero,80223848 <__reset+0xfa203848>
802238a4:	003ff506 	br	8022387c <__reset+0xfa20387c>
802238a8:	10c5c83a 	sub	r2,r2,r3
802238ac:	f800283a 	ret

802238b0 <_putc_r>:
802238b0:	defffc04 	addi	sp,sp,-16
802238b4:	dc000215 	stw	r16,8(sp)
802238b8:	dfc00315 	stw	ra,12(sp)
802238bc:	2021883a 	mov	r16,r4
802238c0:	20000226 	beq	r4,zero,802238cc <_putc_r+0x1c>
802238c4:	20800e17 	ldw	r2,56(r4)
802238c8:	10001b26 	beq	r2,zero,80223938 <_putc_r+0x88>
802238cc:	30800217 	ldw	r2,8(r6)
802238d0:	10bfffc4 	addi	r2,r2,-1
802238d4:	30800215 	stw	r2,8(r6)
802238d8:	10000a16 	blt	r2,zero,80223904 <_putc_r+0x54>
802238dc:	30800017 	ldw	r2,0(r6)
802238e0:	11400005 	stb	r5,0(r2)
802238e4:	30800017 	ldw	r2,0(r6)
802238e8:	10c00044 	addi	r3,r2,1
802238ec:	30c00015 	stw	r3,0(r6)
802238f0:	10800003 	ldbu	r2,0(r2)
802238f4:	dfc00317 	ldw	ra,12(sp)
802238f8:	dc000217 	ldw	r16,8(sp)
802238fc:	dec00404 	addi	sp,sp,16
80223900:	f800283a 	ret
80223904:	30c00617 	ldw	r3,24(r6)
80223908:	10c00616 	blt	r2,r3,80223924 <_putc_r+0x74>
8022390c:	30800017 	ldw	r2,0(r6)
80223910:	00c00284 	movi	r3,10
80223914:	11400005 	stb	r5,0(r2)
80223918:	30800017 	ldw	r2,0(r6)
8022391c:	11400003 	ldbu	r5,0(r2)
80223920:	28fff11e 	bne	r5,r3,802238e8 <__reset+0xfa2038e8>
80223924:	8009883a 	mov	r4,r16
80223928:	dfc00317 	ldw	ra,12(sp)
8022392c:	dc000217 	ldw	r16,8(sp)
80223930:	dec00404 	addi	sp,sp,16
80223934:	021c3e41 	jmpi	8021c3e4 <__swbuf_r>
80223938:	d9400015 	stw	r5,0(sp)
8022393c:	d9800115 	stw	r6,4(sp)
80223940:	02162880 	call	80216288 <__sinit>
80223944:	d9800117 	ldw	r6,4(sp)
80223948:	d9400017 	ldw	r5,0(sp)
8022394c:	003fdf06 	br	802238cc <__reset+0xfa2038cc>

80223950 <putc>:
80223950:	00a008b4 	movhi	r2,32802
80223954:	defffc04 	addi	sp,sp,-16
80223958:	109aee04 	addi	r2,r2,27576
8022395c:	dc000115 	stw	r16,4(sp)
80223960:	14000017 	ldw	r16,0(r2)
80223964:	dc400215 	stw	r17,8(sp)
80223968:	dfc00315 	stw	ra,12(sp)
8022396c:	2023883a 	mov	r17,r4
80223970:	80000226 	beq	r16,zero,8022397c <putc+0x2c>
80223974:	80800e17 	ldw	r2,56(r16)
80223978:	10001a26 	beq	r2,zero,802239e4 <putc+0x94>
8022397c:	28800217 	ldw	r2,8(r5)
80223980:	10bfffc4 	addi	r2,r2,-1
80223984:	28800215 	stw	r2,8(r5)
80223988:	10000b16 	blt	r2,zero,802239b8 <putc+0x68>
8022398c:	28800017 	ldw	r2,0(r5)
80223990:	14400005 	stb	r17,0(r2)
80223994:	28800017 	ldw	r2,0(r5)
80223998:	10c00044 	addi	r3,r2,1
8022399c:	28c00015 	stw	r3,0(r5)
802239a0:	10800003 	ldbu	r2,0(r2)
802239a4:	dfc00317 	ldw	ra,12(sp)
802239a8:	dc400217 	ldw	r17,8(sp)
802239ac:	dc000117 	ldw	r16,4(sp)
802239b0:	dec00404 	addi	sp,sp,16
802239b4:	f800283a 	ret
802239b8:	28c00617 	ldw	r3,24(r5)
802239bc:	10c00e16 	blt	r2,r3,802239f8 <putc+0xa8>
802239c0:	28800017 	ldw	r2,0(r5)
802239c4:	01000284 	movi	r4,10
802239c8:	14400005 	stb	r17,0(r2)
802239cc:	28800017 	ldw	r2,0(r5)
802239d0:	10c00003 	ldbu	r3,0(r2)
802239d4:	193ff01e 	bne	r3,r4,80223998 <__reset+0xfa203998>
802239d8:	280d883a 	mov	r6,r5
802239dc:	180b883a 	mov	r5,r3
802239e0:	00000706 	br	80223a00 <putc+0xb0>
802239e4:	8009883a 	mov	r4,r16
802239e8:	d9400015 	stw	r5,0(sp)
802239ec:	02162880 	call	80216288 <__sinit>
802239f0:	d9400017 	ldw	r5,0(sp)
802239f4:	003fe106 	br	8022397c <__reset+0xfa20397c>
802239f8:	280d883a 	mov	r6,r5
802239fc:	880b883a 	mov	r5,r17
80223a00:	8009883a 	mov	r4,r16
80223a04:	dfc00317 	ldw	ra,12(sp)
80223a08:	dc400217 	ldw	r17,8(sp)
80223a0c:	dc000117 	ldw	r16,4(sp)
80223a10:	dec00404 	addi	sp,sp,16
80223a14:	021c3e41 	jmpi	8021c3e4 <__swbuf_r>

80223a18 <__register_exitproc>:
80223a18:	defffa04 	addi	sp,sp,-24
80223a1c:	dc000315 	stw	r16,12(sp)
80223a20:	042008b4 	movhi	r16,32802
80223a24:	841aed04 	addi	r16,r16,27572
80223a28:	80c00017 	ldw	r3,0(r16)
80223a2c:	dc400415 	stw	r17,16(sp)
80223a30:	dfc00515 	stw	ra,20(sp)
80223a34:	18805217 	ldw	r2,328(r3)
80223a38:	2023883a 	mov	r17,r4
80223a3c:	10003726 	beq	r2,zero,80223b1c <__register_exitproc+0x104>
80223a40:	10c00117 	ldw	r3,4(r2)
80223a44:	010007c4 	movi	r4,31
80223a48:	20c00e16 	blt	r4,r3,80223a84 <__register_exitproc+0x6c>
80223a4c:	1a000044 	addi	r8,r3,1
80223a50:	8800221e 	bne	r17,zero,80223adc <__register_exitproc+0xc4>
80223a54:	18c00084 	addi	r3,r3,2
80223a58:	18c7883a 	add	r3,r3,r3
80223a5c:	18c7883a 	add	r3,r3,r3
80223a60:	12000115 	stw	r8,4(r2)
80223a64:	10c7883a 	add	r3,r2,r3
80223a68:	19400015 	stw	r5,0(r3)
80223a6c:	0005883a 	mov	r2,zero
80223a70:	dfc00517 	ldw	ra,20(sp)
80223a74:	dc400417 	ldw	r17,16(sp)
80223a78:	dc000317 	ldw	r16,12(sp)
80223a7c:	dec00604 	addi	sp,sp,24
80223a80:	f800283a 	ret
80223a84:	00800034 	movhi	r2,0
80223a88:	10800004 	addi	r2,r2,0
80223a8c:	10002626 	beq	r2,zero,80223b28 <__register_exitproc+0x110>
80223a90:	01006404 	movi	r4,400
80223a94:	d9400015 	stw	r5,0(sp)
80223a98:	d9800115 	stw	r6,4(sp)
80223a9c:	d9c00215 	stw	r7,8(sp)
80223aa0:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
80223aa4:	d9400017 	ldw	r5,0(sp)
80223aa8:	d9800117 	ldw	r6,4(sp)
80223aac:	d9c00217 	ldw	r7,8(sp)
80223ab0:	10001d26 	beq	r2,zero,80223b28 <__register_exitproc+0x110>
80223ab4:	81000017 	ldw	r4,0(r16)
80223ab8:	10000115 	stw	zero,4(r2)
80223abc:	02000044 	movi	r8,1
80223ac0:	22405217 	ldw	r9,328(r4)
80223ac4:	0007883a 	mov	r3,zero
80223ac8:	12400015 	stw	r9,0(r2)
80223acc:	20805215 	stw	r2,328(r4)
80223ad0:	10006215 	stw	zero,392(r2)
80223ad4:	10006315 	stw	zero,396(r2)
80223ad8:	883fde26 	beq	r17,zero,80223a54 <__reset+0xfa203a54>
80223adc:	18c9883a 	add	r4,r3,r3
80223ae0:	2109883a 	add	r4,r4,r4
80223ae4:	1109883a 	add	r4,r2,r4
80223ae8:	21802215 	stw	r6,136(r4)
80223aec:	01800044 	movi	r6,1
80223af0:	12406217 	ldw	r9,392(r2)
80223af4:	30cc983a 	sll	r6,r6,r3
80223af8:	4992b03a 	or	r9,r9,r6
80223afc:	12406215 	stw	r9,392(r2)
80223b00:	21c04215 	stw	r7,264(r4)
80223b04:	01000084 	movi	r4,2
80223b08:	893fd21e 	bne	r17,r4,80223a54 <__reset+0xfa203a54>
80223b0c:	11006317 	ldw	r4,396(r2)
80223b10:	218cb03a 	or	r6,r4,r6
80223b14:	11806315 	stw	r6,396(r2)
80223b18:	003fce06 	br	80223a54 <__reset+0xfa203a54>
80223b1c:	18805304 	addi	r2,r3,332
80223b20:	18805215 	stw	r2,328(r3)
80223b24:	003fc606 	br	80223a40 <__reset+0xfa203a40>
80223b28:	00bfffc4 	movi	r2,-1
80223b2c:	003fd006 	br	80223a70 <__reset+0xfa203a70>

80223b30 <__call_exitprocs>:
80223b30:	defff504 	addi	sp,sp,-44
80223b34:	df000915 	stw	fp,36(sp)
80223b38:	dd400615 	stw	r21,24(sp)
80223b3c:	dc800315 	stw	r18,12(sp)
80223b40:	dfc00a15 	stw	ra,40(sp)
80223b44:	ddc00815 	stw	r23,32(sp)
80223b48:	dd800715 	stw	r22,28(sp)
80223b4c:	dd000515 	stw	r20,20(sp)
80223b50:	dcc00415 	stw	r19,16(sp)
80223b54:	dc400215 	stw	r17,8(sp)
80223b58:	dc000115 	stw	r16,4(sp)
80223b5c:	d9000015 	stw	r4,0(sp)
80223b60:	2839883a 	mov	fp,r5
80223b64:	04800044 	movi	r18,1
80223b68:	057fffc4 	movi	r21,-1
80223b6c:	00a008b4 	movhi	r2,32802
80223b70:	109aed04 	addi	r2,r2,27572
80223b74:	12000017 	ldw	r8,0(r2)
80223b78:	45005217 	ldw	r20,328(r8)
80223b7c:	44c05204 	addi	r19,r8,328
80223b80:	a0001c26 	beq	r20,zero,80223bf4 <__call_exitprocs+0xc4>
80223b84:	a0800117 	ldw	r2,4(r20)
80223b88:	15ffffc4 	addi	r23,r2,-1
80223b8c:	b8000d16 	blt	r23,zero,80223bc4 <__call_exitprocs+0x94>
80223b90:	14000044 	addi	r16,r2,1
80223b94:	8421883a 	add	r16,r16,r16
80223b98:	8421883a 	add	r16,r16,r16
80223b9c:	84402004 	addi	r17,r16,128
80223ba0:	a463883a 	add	r17,r20,r17
80223ba4:	a421883a 	add	r16,r20,r16
80223ba8:	e0001e26 	beq	fp,zero,80223c24 <__call_exitprocs+0xf4>
80223bac:	80804017 	ldw	r2,256(r16)
80223bb0:	e0801c26 	beq	fp,r2,80223c24 <__call_exitprocs+0xf4>
80223bb4:	bdffffc4 	addi	r23,r23,-1
80223bb8:	843fff04 	addi	r16,r16,-4
80223bbc:	8c7fff04 	addi	r17,r17,-4
80223bc0:	bd7ff91e 	bne	r23,r21,80223ba8 <__reset+0xfa203ba8>
80223bc4:	00800034 	movhi	r2,0
80223bc8:	10800004 	addi	r2,r2,0
80223bcc:	10000926 	beq	r2,zero,80223bf4 <__call_exitprocs+0xc4>
80223bd0:	a0800117 	ldw	r2,4(r20)
80223bd4:	1000301e 	bne	r2,zero,80223c98 <__call_exitprocs+0x168>
80223bd8:	a0800017 	ldw	r2,0(r20)
80223bdc:	10003226 	beq	r2,zero,80223ca8 <__call_exitprocs+0x178>
80223be0:	a009883a 	mov	r4,r20
80223be4:	98800015 	stw	r2,0(r19)
80223be8:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
80223bec:	9d000017 	ldw	r20,0(r19)
80223bf0:	a03fe41e 	bne	r20,zero,80223b84 <__reset+0xfa203b84>
80223bf4:	dfc00a17 	ldw	ra,40(sp)
80223bf8:	df000917 	ldw	fp,36(sp)
80223bfc:	ddc00817 	ldw	r23,32(sp)
80223c00:	dd800717 	ldw	r22,28(sp)
80223c04:	dd400617 	ldw	r21,24(sp)
80223c08:	dd000517 	ldw	r20,20(sp)
80223c0c:	dcc00417 	ldw	r19,16(sp)
80223c10:	dc800317 	ldw	r18,12(sp)
80223c14:	dc400217 	ldw	r17,8(sp)
80223c18:	dc000117 	ldw	r16,4(sp)
80223c1c:	dec00b04 	addi	sp,sp,44
80223c20:	f800283a 	ret
80223c24:	a0800117 	ldw	r2,4(r20)
80223c28:	80c00017 	ldw	r3,0(r16)
80223c2c:	10bfffc4 	addi	r2,r2,-1
80223c30:	15c01426 	beq	r2,r23,80223c84 <__call_exitprocs+0x154>
80223c34:	80000015 	stw	zero,0(r16)
80223c38:	183fde26 	beq	r3,zero,80223bb4 <__reset+0xfa203bb4>
80223c3c:	95c8983a 	sll	r4,r18,r23
80223c40:	a0806217 	ldw	r2,392(r20)
80223c44:	a5800117 	ldw	r22,4(r20)
80223c48:	2084703a 	and	r2,r4,r2
80223c4c:	10000b26 	beq	r2,zero,80223c7c <__call_exitprocs+0x14c>
80223c50:	a0806317 	ldw	r2,396(r20)
80223c54:	2088703a 	and	r4,r4,r2
80223c58:	20000c1e 	bne	r4,zero,80223c8c <__call_exitprocs+0x15c>
80223c5c:	89400017 	ldw	r5,0(r17)
80223c60:	d9000017 	ldw	r4,0(sp)
80223c64:	183ee83a 	callr	r3
80223c68:	a0800117 	ldw	r2,4(r20)
80223c6c:	15bfbf1e 	bne	r2,r22,80223b6c <__reset+0xfa203b6c>
80223c70:	98800017 	ldw	r2,0(r19)
80223c74:	153fcf26 	beq	r2,r20,80223bb4 <__reset+0xfa203bb4>
80223c78:	003fbc06 	br	80223b6c <__reset+0xfa203b6c>
80223c7c:	183ee83a 	callr	r3
80223c80:	003ff906 	br	80223c68 <__reset+0xfa203c68>
80223c84:	a5c00115 	stw	r23,4(r20)
80223c88:	003feb06 	br	80223c38 <__reset+0xfa203c38>
80223c8c:	89000017 	ldw	r4,0(r17)
80223c90:	183ee83a 	callr	r3
80223c94:	003ff406 	br	80223c68 <__reset+0xfa203c68>
80223c98:	a0800017 	ldw	r2,0(r20)
80223c9c:	a027883a 	mov	r19,r20
80223ca0:	1029883a 	mov	r20,r2
80223ca4:	003fb606 	br	80223b80 <__reset+0xfa203b80>
80223ca8:	0005883a 	mov	r2,zero
80223cac:	003ffb06 	br	80223c9c <__reset+0xfa203c9c>

80223cb0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
80223cb0:	defffd04 	addi	sp,sp,-12
80223cb4:	df000215 	stw	fp,8(sp)
80223cb8:	df000204 	addi	fp,sp,8
80223cbc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
80223cc0:	0001883a 	nop
80223cc4:	e0bfff17 	ldw	r2,-4(fp)
80223cc8:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
80223ccc:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
80223cd0:	10000226 	beq	r2,zero,80223cdc <_exit+0x2c>
    ALT_SIM_FAIL();
80223cd4:	002af070 	cmpltui	zero,zero,43969
80223cd8:	00000106 	br	80223ce0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
80223cdc:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
80223ce0:	003fff06 	br	80223ce0 <__reset+0xfa203ce0>
