
*** Running vivado
    with args -log design_1_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fir_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/HLS_STANISZ/HLS/FIR_AXI4_new/Solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_fir_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13613 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1472.551 ; gain = 87.809 ; free physical = 5005 ; free virtual = 10644
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_0_0' [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/fir.v:12]
	Parameter C_S_AXI_BUNDLE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUNDLE_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUNDLE_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fir_bundle_s_axi' [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/fir_bundle_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_COEFF_0_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_COEFF_0_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_COEFF_1_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_COEFF_1_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_COEFF_2_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_COEFF_2_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_COEFF_3_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_COEFF_3_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_COEFF_4_V_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_COEFF_4_V_CTRL bound to: 7'b0110100 
	Parameter ADDR_COEFF_5_V_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_COEFF_5_V_CTRL bound to: 7'b0111100 
	Parameter ADDR_COEFF_6_V_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_COEFF_6_V_CTRL bound to: 7'b1000100 
	Parameter ADDR_COEFF_7_V_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_COEFF_7_V_CTRL bound to: 7'b1001100 
	Parameter ADDR_COEFF_8_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_COEFF_8_V_CTRL bound to: 7'b1010100 
	Parameter ADDR_COEFF_9_V_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_COEFF_9_V_CTRL bound to: 7'b1011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/fir_bundle_s_axi.v:259]
INFO: [Synth 8-6155] done synthesizing module 'fir_bundle_s_axi' (1#1) [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/fir_bundle_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Loop_STREAM_LOOP_pro' [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:93]
INFO: [Synth 8-6155] done synthesizing module 'Loop_STREAM_LOOP_pro' (2#1) [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir' (3#1) [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_0_0' (4#1) [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.301 ; gain = 135.559 ; free physical = 4946 ; free virtual = 10586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.301 ; gain = 135.559 ; free physical = 4903 ; free virtual = 10544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.301 ; gain = 135.559 ; free physical = 4903 ; free virtual = 10544
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.160 ; gain = 0.000 ; free physical = 4144 ; free virtual = 9784
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1889.160 ; gain = 0.000 ; free physical = 4142 ; free virtual = 9782
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1889.160 ; gain = 0.000 ; free physical = 4138 ; free virtual = 9778
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1889.160 ; gain = 504.418 ; free physical = 4182 ; free virtual = 9845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1889.160 ; gain = 504.418 ; free physical = 4182 ; free virtual = 9845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/lsriw/HLS_STANISZ/HLS/DMA/DMA.runs/design_1_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1889.160 ; gain = 504.418 ; free physical = 4182 ; free virtual = 9845
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_bundle_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_bundle_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_220_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_bundle_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_bundle_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1889.160 ; gain = 504.418 ; free physical = 4150 ; free virtual = 9831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 50    
+---Multipliers : 
	                32x32  Multipliers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_bundle_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Loop_STREAM_LOOP_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 42    
+---Multipliers : 
	                32x32  Multipliers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 35    
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1635]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1683]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1653]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1647]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1665]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1689]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1671]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1659]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.srcs/sources_1/bd/design_1/ipshared/90b8/hdl/verilog/Loop_STREAM_LOOP_pro.v:1677]
DSP Report: Generating DSP p_1_1_fu_280_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: register B is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: Generating DSP p_1_1_reg_496_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: register A is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: register p_1_1_reg_496_reg is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: Generating DSP p_1_1_fu_280_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: register A is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_fu_280_p2.
DSP Report: Generating DSP p_1_1_reg_496_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: register A is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: register p_1_1_reg_496_reg is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: operator p_1_1_fu_280_p2 is absorbed into DSP p_1_1_reg_496_reg.
DSP Report: Generating DSP p_1_fu_264_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_fu_264_p2.
DSP Report: register B is absorbed into DSP p_1_fu_264_p2.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_fu_264_p2.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_fu_264_p2.
DSP Report: Generating DSP p_1_reg_491_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_reg_491_reg.
DSP Report: register A is absorbed into DSP p_1_reg_491_reg.
DSP Report: register p_1_reg_491_reg is absorbed into DSP p_1_reg_491_reg.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_reg_491_reg.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_reg_491_reg.
DSP Report: Generating DSP p_1_fu_264_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_fu_264_p2.
DSP Report: register A is absorbed into DSP p_1_fu_264_p2.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_fu_264_p2.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_fu_264_p2.
DSP Report: Generating DSP p_1_reg_491_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_reg_491_reg.
DSP Report: register A is absorbed into DSP p_1_reg_491_reg.
DSP Report: register p_1_reg_491_reg is absorbed into DSP p_1_reg_491_reg.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_reg_491_reg.
DSP Report: operator p_1_fu_264_p2 is absorbed into DSP p_1_reg_491_reg.
DSP Report: Generating DSP p_1_4_fu_328_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: register B is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: Generating DSP p_1_4_reg_511_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: register A is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: register p_1_4_reg_511_reg is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: Generating DSP p_1_4_fu_328_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: register A is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_fu_328_p2.
DSP Report: Generating DSP p_1_4_reg_511_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: register A is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: register p_1_4_reg_511_reg is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: operator p_1_4_fu_328_p2 is absorbed into DSP p_1_4_reg_511_reg.
DSP Report: Generating DSP p_1_2_fu_296_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: register B is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: Generating DSP p_1_2_reg_501_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: register A is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: register p_1_2_reg_501_reg is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: Generating DSP p_1_2_fu_296_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: register A is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_fu_296_p2.
DSP Report: Generating DSP p_1_2_reg_501_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: register A is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: register p_1_2_reg_501_reg is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: operator p_1_2_fu_296_p2 is absorbed into DSP p_1_2_reg_501_reg.
DSP Report: Generating DSP p_1_3_fu_312_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: register B is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: Generating DSP p_1_3_reg_506_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: register A is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: register p_1_3_reg_506_reg is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: Generating DSP p_1_3_fu_312_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: register A is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_fu_312_p2.
DSP Report: Generating DSP p_1_3_reg_506_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: register A is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: register p_1_3_reg_506_reg is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: operator p_1_3_fu_312_p2 is absorbed into DSP p_1_3_reg_506_reg.
DSP Report: Generating DSP p_1_6_fu_360_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: register B is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: Generating DSP p_1_6_reg_521_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: register A is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: register p_1_6_reg_521_reg is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: Generating DSP p_1_6_fu_360_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: register A is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_fu_360_p2.
DSP Report: Generating DSP p_1_6_reg_521_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: register A is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: register p_1_6_reg_521_reg is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: operator p_1_6_fu_360_p2 is absorbed into DSP p_1_6_reg_521_reg.
DSP Report: Generating DSP p_2_fu_404_p2, operation Mode is: A*B.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_fu_404_p2.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_fu_404_p2.
DSP Report: Generating DSP p_2_reg_536_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_2_reg_536_reg is absorbed into DSP p_2_reg_536_reg.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_reg_536_reg.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_reg_536_reg.
DSP Report: Generating DSP p_2_fu_404_p2, operation Mode is: A*B.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_fu_404_p2.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_fu_404_p2.
DSP Report: Generating DSP p_2_reg_536_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_2_reg_536_reg is absorbed into DSP p_2_reg_536_reg.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_reg_536_reg.
DSP Report: operator p_2_fu_404_p2 is absorbed into DSP p_2_reg_536_reg.
DSP Report: Generating DSP p_1_7_fu_376_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: register B is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: Generating DSP p_1_7_reg_526_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: register A is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: register p_1_7_reg_526_reg is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: Generating DSP p_1_7_fu_376_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: register A is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_fu_376_p2.
DSP Report: Generating DSP p_1_7_reg_526_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: register A is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: register p_1_7_reg_526_reg is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: operator p_1_7_fu_376_p2 is absorbed into DSP p_1_7_reg_526_reg.
DSP Report: Generating DSP p_1_5_fu_344_p2, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: register B is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: Generating DSP p_1_5_reg_516_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: register A is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: register p_1_5_reg_516_reg is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: Generating DSP p_1_5_fu_344_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: register A is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_fu_344_p2.
DSP Report: Generating DSP p_1_5_reg_516_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: register A is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: register p_1_5_reg_516_reg is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: operator p_1_5_fu_344_p2 is absorbed into DSP p_1_5_reg_516_reg.
DSP Report: Generating DSP p_1_8_fu_392_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: Generating DSP p_1_8_reg_531_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: register p_1_8_reg_531_reg is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: Generating DSP p_1_8_fu_392_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_fu_392_p2.
DSP Report: Generating DSP p_1_8_reg_531_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: register p_1_8_reg_531_reg is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_reg_531_reg.
DSP Report: operator p_1_8_fu_392_p2 is absorbed into DSP p_1_8_reg_531_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_STREAM_LOOP_pro_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (fir_bundle_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_bundle_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[47]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[46]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[45]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[44]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[43]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[42]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[41]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[40]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[39]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[38]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[37]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[36]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[35]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[34]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[33]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[32]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[31]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[30]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[29]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[28]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[27]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[26]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[25]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[24]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[23]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[22]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[21]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[20]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[19]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[18]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_1_reg_496_reg[17]__0) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[16]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[15]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (Loop_STREAM_LOOP_pro_U0/p_1_reg_491_reg[47]__0) is unused and will be removed from module fir.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1889.160 ; gain = 504.418 ; free physical = 3690 ; free virtual = 9375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B''            | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 15     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A''*B | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Loop_STREAM_LOOP_pro | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Loop_STREAM_LOOP_pro | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1890.145 ; gain = 505.402 ; free physical = 4442 ; free virtual = 10121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1905.160 ; gain = 520.418 ; free physical = 4436 ; free virtual = 10074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4549 ; free virtual = 10188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4564 ; free virtual = 10203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4560 ; free virtual = 10199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4517 ; free virtual = 10157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4517 ; free virtual = 10157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4504 ; free virtual = 10144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4499 ; free virtual = 10140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    80|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     8|
|4     |DSP48E1_2 |     8|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |DSP48E1_5 |     1|
|8     |DSP48E1_6 |     2|
|9     |DSP48E1_7 |     1|
|10    |LUT1      |     2|
|11    |LUT2      |   195|
|12    |LUT3      |   608|
|13    |LUT4      |   154|
|14    |LUT5      |    74|
|15    |LUT6      |   124|
|16    |FDRE      |  1199|
|17    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |  2467|
|2     |  inst                      |fir                  |  2467|
|3     |    Loop_STREAM_LOOP_pro_U0 |Loop_STREAM_LOOP_pro |  1601|
|4     |    fir_bundle_s_axi_U      |fir_bundle_s_axi     |   866|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.566 ; gain = 540.824 ; free physical = 4499 ; free virtual = 10139
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 642 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1925.566 ; gain = 171.965 ; free physical = 4557 ; free virtual = 10197
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1925.574 ; gain = 540.824 ; free physical = 4557 ; free virtual = 10197
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.582 ; gain = 0.000 ; free physical = 4414 ; free virtual = 10054
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1957.582 ; gain = 584.484 ; free physical = 4493 ; free virtual = 10133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.582 ; gain = 0.000 ; free physical = 4492 ; free virtual = 10132
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fir_0_0, cache-ID = 29b9a87f74b9cba6
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.594 ; gain = 0.000 ; free physical = 4340 ; free virtual = 9983
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lsriw/HLS_STANISZ/HLS/DMA/DMA.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_0_0_utilization_synth.rpt -pb design_1_fir_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 11:16:23 2019...
