# 实验报告

## 详细叙述设计方案和设计过程

## 画出完整的顶层逻辑设计图

## 写出每一个文本文件的源程序

## 详细叙述调试中所碰到的问题及解决方案

困难一：在分配clear变量和count变量的引脚时出现错误

...
[Place 30-876] Port 'clr'  is assigned to PACKAGE_PIN 'R15'  which can only be used as the N side of a differential clock input. 
Please use the following constraint(s) to pass this DRC check:
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clr_IBUF}]
...

## 试验后的心得
