module modn_up_down_counter(clk,reset,mode,count);
input clk,reset,mode;
parameter n=4;
output reg [n-1:0]count;
always@(posedge clk or reset)
begin
if (reset==1)
begin
count<=0;
end
else 
if 
(mode==1)
begin
count<=count+1;
end
else
begin
count<=count-1;
end
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module modn_tb();
reg clk,reset,mode;
parameter n=4;
wire [n-1:0]count;
modn_up_down_counter dut(clk,reset,mode,count);
begin
always #5 clk=~clk;
end
initial begin
clk =0;
mode=1;
reset=1;
#10 reset=0;

#120 mode=0;
#100 $finish;
end
endmodule
