{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700947854071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700947854071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:30:53 2023 " "Processing started: Sat Nov 25 18:30:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700947854071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947854071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947854071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700947854401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700947854401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_controller " "Found entity 1: matriz_controller" {  } { { "matriz_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/matriz_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_button.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_button " "Found entity 1: debouncer_button" {  } { { "debouncer_button.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/debouncer_button.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file game_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_selection " "Found entity 1: game_selection" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_option_change.v 1 1 " "Found 1 design units, including 1 entities, in source file game_option_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_option_change " "Found entity 1: game_option_change" {  } { { "game_option_change.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_option_change.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file main_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700947866455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_selected_wire main_module.v(52) " "Verilog HDL Implicit Net warning at main_module.v(52): created implicit net for \"game_selected_wire\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "columns main_module.v(94) " "Verilog HDL Implicit Net warning at main_module.v(94): created implicit net for \"columns\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines main_module.v(95) " "Verilog HDL Implicit Net warning at main_module.v(95): created implicit net for \"lines\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700947866478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:clock_divider " "Elaborating entity \"clk\" for hierarchy \"clk:clock_divider\"" {  } { { "main_module.v" "clock_divider" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_button debouncer_button:btn_change_game " "Elaborating entity \"debouncer_button\" for hierarchy \"debouncer_button:btn_change_game\"" {  } { { "main_module.v" "btn_change_game" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_option_change game_option_change:change_game " "Elaborating entity \"game_option_change\" for hierarchy \"game_option_change:change_game\"" {  } { { "main_module.v" "change_game" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_selection game_selection:select_game_option " "Elaborating entity \"game_selection\" for hierarchy \"game_selection:select_game_option\"" {  } { { "main_module.v" "select_game_option" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_selected game_selection.v(10) " "Verilog HDL or VHDL warning at game_selection.v(10): object \"game_selected\" assigned a value but never read" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700947866484 "|main_module|game_selection:select_game_option"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "game_selected_option game_selection.v(17) " "Verilog HDL Event Control warning at game_selection.v(17): posedge or negedge of vector \"game_selected_option\" depends solely on its least-significant bit" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1700947866484 "|main_module|game_selection:select_game_option"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_selection.v(18) " "Verilog HDL Case Statement information at game_selection.v(18): all case item expressions in this case statement are onehot" {  } { { "game_selection.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/game_selection.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700947866484 "|main_module|game_selection:select_game_option"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:controller " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:controller\"" {  } { { "main_module.v" "controller" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(20) " "Verilog HDL assignment warning at main_controller.v(20): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(24) " "Verilog HDL assignment warning at main_controller.v(24): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(26) " "Verilog HDL assignment warning at main_controller.v(26): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 main_controller.v(28) " "Verilog HDL assignment warning at main_controller.v(28): truncated value with size 2 to match size of target (1)" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col1_in main_controller.v(33) " "Verilog HDL Always Construct warning at main_controller.v(33): variable \"col1_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col2_in main_controller.v(34) " "Verilog HDL Always Construct warning at main_controller.v(34): variable \"col2_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col3_in main_controller.v(35) " "Verilog HDL Always Construct warning at main_controller.v(35): variable \"col3_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col4_in main_controller.v(36) " "Verilog HDL Always Construct warning at main_controller.v(36): variable \"col4_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700947866485 "|main_module|main_controller:controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col5_in main_controller.v(37) " "Verilog HDL Always Construct warning at main_controller.v(37): variable \"col5_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_controller.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_controller.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700947866486 "|main_module|main_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_controller matriz_controller:matrix " "Elaborating entity \"matriz_controller\" for hierarchy \"matriz_controller:matrix\"" {  } { { "main_module.v" "matrix" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700947866500 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700947866650 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700947866659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "onOff " "No output dependent on input pin \"onOff\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|onOff"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "status " "No output dependent on input pin \"status\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "attack_button " "No output dependent on input pin \"attack_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|attack_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "save_game_button " "No output dependent on input pin \"save_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|save_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_game_button " "No output dependent on input pin \"reset_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|reset_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[0\] " "No output dependent on input pin \"columns_attack\[0\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|columns_attack[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[1\] " "No output dependent on input pin \"columns_attack\[1\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|columns_attack[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "columns_attack\[2\] " "No output dependent on input pin \"columns_attack\[2\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|columns_attack[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[0\] " "No output dependent on input pin \"rows_attack\[0\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|rows_attack[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[1\] " "No output dependent on input pin \"rows_attack\[1\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|rows_attack[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rows_attack\[2\] " "No output dependent on input pin \"rows_attack\[2\]\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|rows_attack[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_game_button " "No output dependent on input pin \"change_game_button\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|change_game_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main_module.v" "" { Text "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/main_module.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700947866664 "|main_module|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700947866664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700947866664 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700947866664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700947866664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700947866700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:31:06 2023 " "Processing ended: Sat Nov 25 18:31:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700947866700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700947866700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700947866700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700947866700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700947867885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700947867885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:31:07 2023 " "Processing started: Sat Nov 25 18:31:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700947867885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700947867885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700947867885 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700947867971 ""}
{ "Info" "0" "" "Project  = p2_02" {  } {  } 0 0 "Project  = p2_02" 0 0 "Fitter" 0 0 1700947867971 ""}
{ "Info" "0" "" "Revision = p2_02" {  } {  } 0 0 "Revision = p2_02" 0 0 "Fitter" 0 0 1700947867971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700947868010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700947868011 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p2_02 EPM240T100C5 " "Selected device EPM240T100C5 for design \"p2_02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700947868013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700947868044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700947868044 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700947870090 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700947870093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700947870172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700947870172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700947870172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700947870172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700947870172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700947870172 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 13 " "No exact pin location assignment(s) for 12 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700947870178 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1700947870193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p2_02.sdc " "Synopsys Design Constraints File file not found: 'p2_02.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700947870193 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1700947870193 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1700947870193 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700947870194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700947870194 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700947870195 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1700947870196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1700947870197 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1700947870202 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1700947870206 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1700947870206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1700947870206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700947870206 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 12 0 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 12 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700947870207 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700947870207 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700947870207 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700947870207 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700947870207 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700947870207 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700947870207 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700947870211 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700947870215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700947870341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700947870352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700947870354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700947870383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700947870383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700947870391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700947870436 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700947870436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700947870449 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1700947870449 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700947870449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700947870450 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700947870457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700947870464 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1700947870473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_02.fit.smsg " "Generated suppressed messages file D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/output_files/p2_02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700947870496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700947870521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:31:10 2023 " "Processing ended: Sat Nov 25 18:31:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700947870521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700947870521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700947870521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700947870521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700947871576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700947871577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:31:11 2023 " "Processing started: Sat Nov 25 18:31:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700947871577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700947871577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700947871577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700947871807 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700947871820 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700947871822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700947871942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:31:11 2023 " "Processing ended: Sat Nov 25 18:31:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700947871942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700947871942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700947871942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700947871942 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700947872574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700947873157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700947873157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:31:12 2023 " "Processing started: Sat Nov 25 18:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700947873157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700947873157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p2_02 -c p2_02 " "Command: quartus_sta p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700947873157 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700947873255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700947873369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700947873370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700947873406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700947873406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700947873447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700947873463 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1700947873479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p2_02.sdc " "Synopsys Design Constraints File file not found: 'p2_02.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700947873488 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700947873489 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700947873494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700947873511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:31:13 2023 " "Processing ended: Sat Nov 25 18:31:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700947873511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700947873511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700947873511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700947873511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700947874633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700947874634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 18:31:14 2023 " "Processing started: Sat Nov 25 18:31:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700947874634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700947874634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p2_02 -c p2_02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p2_02 -c p2_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700947874634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700947874998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p2_02.vo D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/modelsim/ simulation " "Generated file p2_02.vo in folder \"D:/Documents/ProjectsQuartus/MI2023.2 P2 TESTE02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700947875006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700947875024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 18:31:15 2023 " "Processing ended: Sat Nov 25 18:31:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700947875024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700947875024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700947875024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700947875024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700947875645 ""}
