Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 21 13:07:50 2022
| Host         : PHY-107106DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    182         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (422)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (433)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (422)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: gen/tick_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: lis_A/pulse_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: lis_AP/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: lis_B/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: lis_BP/pulse_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: monitor/batch_done_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: send_data/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (433)
--------------------------------------------------
 There are 433 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.343        0.000                      0                  206        0.173        0.000                      0                  206        3.000        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         4.343        0.000                      0                  206        0.173        0.000                      0                  206        4.500        0.000                       0                   176  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 lis_AP/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_AP/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 2.396ns (42.783%)  route 3.204ns (57.217%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.695    -2.352    lis_AP/clk_out
    SLICE_X1Y121         FDRE                                         r  lis_AP/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  lis_AP/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.808    -1.088    lis_AP/dead_time_reg[5]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.124    -0.964 r  lis_AP/pulse_i_7__2/O
                         net (fo=1, routed)           1.100     0.136    lis_AP/pulse_i_7__2_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.124     0.260 r  lis_AP/pulse_i_1__2/O
                         net (fo=64, routed)          1.287     1.547    lis_AP/pulse_i_1__2_n_0
    SLICE_X1Y120         LUT3 (Prop_lut3_I2_O)        0.124     1.671 r  lis_AP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.671    lis_AP/dead_time[0]_i_8__2_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.221 r  lis_AP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.221    lis_AP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  lis_AP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.335    lis_AP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  lis_AP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.449    lis_AP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.563 r  lis_AP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.563    lis_AP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  lis_AP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     2.686    lis_AP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  lis_AP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.800    lis_AP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  lis_AP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.914    lis_AP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.248 r  lis_AP/dead_time_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.248    lis_AP/dead_time_reg[28]_i_1__2_n_6
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.575     8.036    lis_AP/clk_out
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[29]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    lis_AP/dead_time_reg[29]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 lis_B/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_B/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.396ns (42.812%)  route 3.201ns (57.188%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.613    -2.434    lis_B/clk_out
    SLICE_X11Y123        FDRE                                         r  lis_B/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  lis_B/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.813    -1.165    lis_B/dead_time_reg[5]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    -1.041 r  lis_B/pulse_i_7__0/O
                         net (fo=1, routed)           1.028    -0.013    lis_B/pulse_i_7__0_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.124     0.111 r  lis_B/pulse_i_1__0/O
                         net (fo=64, routed)          1.350     1.461    lis_B/pulse_i_1__0_n_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.124     1.585 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.135 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.135    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  lis_B/dead_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    lis_B/dead_time_reg[4]_i_1__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  lis_B/dead_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.372    lis_B/dead_time_reg[8]_i_1__0_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.486 r  lis_B/dead_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    lis_B/dead_time_reg[12]_i_1__0_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.600 r  lis_B/dead_time_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.600    lis_B/dead_time_reg[16]_i_1__0_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.714 r  lis_B/dead_time_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.714    lis_B/dead_time_reg[20]_i_1__0_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.828 r  lis_B/dead_time_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.828    lis_B/dead_time_reg[24]_i_1__0_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.162 r  lis_B/dead_time_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.162    lis_B/dead_time_reg[28]_i_1__0_n_6
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500     7.961    lis_B/clk_out
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[29]/C
                         clock pessimism             -0.429     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.062     7.517    lis_B/dead_time_reg[29]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 lis_AP/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_AP/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 2.375ns (42.567%)  route 3.204ns (57.433%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.695    -2.352    lis_AP/clk_out
    SLICE_X1Y121         FDRE                                         r  lis_AP/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  lis_AP/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.808    -1.088    lis_AP/dead_time_reg[5]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.124    -0.964 r  lis_AP/pulse_i_7__2/O
                         net (fo=1, routed)           1.100     0.136    lis_AP/pulse_i_7__2_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.124     0.260 r  lis_AP/pulse_i_1__2/O
                         net (fo=64, routed)          1.287     1.547    lis_AP/pulse_i_1__2_n_0
    SLICE_X1Y120         LUT3 (Prop_lut3_I2_O)        0.124     1.671 r  lis_AP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.671    lis_AP/dead_time[0]_i_8__2_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.221 r  lis_AP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.221    lis_AP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  lis_AP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.335    lis_AP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  lis_AP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.449    lis_AP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.563 r  lis_AP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.563    lis_AP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  lis_AP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     2.686    lis_AP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  lis_AP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.800    lis_AP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  lis_AP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.914    lis_AP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.227 r  lis_AP/dead_time_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.227    lis_AP/dead_time_reg[28]_i_1__2_n_4
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.575     8.036    lis_AP/clk_out
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[31]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    lis_AP/dead_time_reg[31]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 lis_B/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_B/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.375ns (42.597%)  route 3.201ns (57.403%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.613    -2.434    lis_B/clk_out
    SLICE_X11Y123        FDRE                                         r  lis_B/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  lis_B/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.813    -1.165    lis_B/dead_time_reg[5]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    -1.041 r  lis_B/pulse_i_7__0/O
                         net (fo=1, routed)           1.028    -0.013    lis_B/pulse_i_7__0_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.124     0.111 r  lis_B/pulse_i_1__0/O
                         net (fo=64, routed)          1.350     1.461    lis_B/pulse_i_1__0_n_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.124     1.585 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.135 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.135    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  lis_B/dead_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    lis_B/dead_time_reg[4]_i_1__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  lis_B/dead_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.372    lis_B/dead_time_reg[8]_i_1__0_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.486 r  lis_B/dead_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    lis_B/dead_time_reg[12]_i_1__0_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.600 r  lis_B/dead_time_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.600    lis_B/dead_time_reg[16]_i_1__0_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.714 r  lis_B/dead_time_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.714    lis_B/dead_time_reg[20]_i_1__0_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.828 r  lis_B/dead_time_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.828    lis_B/dead_time_reg[24]_i_1__0_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.141 r  lis_B/dead_time_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.141    lis_B/dead_time_reg[28]_i_1__0_n_4
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500     7.961    lis_B/clk_out
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[31]/C
                         clock pessimism             -0.429     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.062     7.517    lis_B/dead_time_reg[31]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 lis_AP/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_AP/dead_time_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.301ns (41.795%)  route 3.204ns (58.205%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.695    -2.352    lis_AP/clk_out
    SLICE_X1Y121         FDRE                                         r  lis_AP/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  lis_AP/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.808    -1.088    lis_AP/dead_time_reg[5]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.124    -0.964 r  lis_AP/pulse_i_7__2/O
                         net (fo=1, routed)           1.100     0.136    lis_AP/pulse_i_7__2_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.124     0.260 r  lis_AP/pulse_i_1__2/O
                         net (fo=64, routed)          1.287     1.547    lis_AP/pulse_i_1__2_n_0
    SLICE_X1Y120         LUT3 (Prop_lut3_I2_O)        0.124     1.671 r  lis_AP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.671    lis_AP/dead_time[0]_i_8__2_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.221 r  lis_AP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.221    lis_AP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  lis_AP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.335    lis_AP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  lis_AP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.449    lis_AP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.563 r  lis_AP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.563    lis_AP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  lis_AP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     2.686    lis_AP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  lis_AP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.800    lis_AP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  lis_AP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.914    lis_AP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.153 r  lis_AP/dead_time_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.153    lis_AP/dead_time_reg[28]_i_1__2_n_5
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.575     8.036    lis_AP/clk_out
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[30]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    lis_AP/dead_time_reg[30]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 lis_B/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_B/dead_time_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.301ns (41.825%)  route 3.201ns (58.175%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.613    -2.434    lis_B/clk_out
    SLICE_X11Y123        FDRE                                         r  lis_B/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  lis_B/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.813    -1.165    lis_B/dead_time_reg[5]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    -1.041 r  lis_B/pulse_i_7__0/O
                         net (fo=1, routed)           1.028    -0.013    lis_B/pulse_i_7__0_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.124     0.111 r  lis_B/pulse_i_1__0/O
                         net (fo=64, routed)          1.350     1.461    lis_B/pulse_i_1__0_n_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.124     1.585 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.135 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.135    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  lis_B/dead_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    lis_B/dead_time_reg[4]_i_1__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  lis_B/dead_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.372    lis_B/dead_time_reg[8]_i_1__0_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.486 r  lis_B/dead_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    lis_B/dead_time_reg[12]_i_1__0_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.600 r  lis_B/dead_time_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.600    lis_B/dead_time_reg[16]_i_1__0_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.714 r  lis_B/dead_time_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.714    lis_B/dead_time_reg[20]_i_1__0_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.828 r  lis_B/dead_time_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.828    lis_B/dead_time_reg[24]_i_1__0_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.067 r  lis_B/dead_time_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.067    lis_B/dead_time_reg[28]_i_1__0_n_5
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500     7.961    lis_B/clk_out
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[30]/C
                         clock pessimism             -0.429     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.062     7.517    lis_B/dead_time_reg[30]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 lis_AP/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_AP/dead_time_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 2.285ns (41.626%)  route 3.204ns (58.374%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 8.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.695    -2.352    lis_AP/clk_out
    SLICE_X1Y121         FDRE                                         r  lis_AP/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  lis_AP/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.808    -1.088    lis_AP/dead_time_reg[5]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.124    -0.964 r  lis_AP/pulse_i_7__2/O
                         net (fo=1, routed)           1.100     0.136    lis_AP/pulse_i_7__2_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.124     0.260 r  lis_AP/pulse_i_1__2/O
                         net (fo=64, routed)          1.287     1.547    lis_AP/pulse_i_1__2_n_0
    SLICE_X1Y120         LUT3 (Prop_lut3_I2_O)        0.124     1.671 r  lis_AP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.671    lis_AP/dead_time[0]_i_8__2_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.221 r  lis_AP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.221    lis_AP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  lis_AP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.335    lis_AP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  lis_AP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.449    lis_AP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.563 r  lis_AP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.563    lis_AP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  lis_AP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     2.686    lis_AP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  lis_AP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.800    lis_AP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.914 r  lis_AP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.914    lis_AP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.137 r  lis_AP/dead_time_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.137    lis_AP/dead_time_reg[28]_i_1__2_n_7
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.575     8.036    lis_AP/clk_out
    SLICE_X1Y127         FDRE                                         r  lis_AP/dead_time_reg[28]/C
                         clock pessimism             -0.429     7.607    
                         clock uncertainty           -0.077     7.530    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062     7.592    lis_AP/dead_time_reg[28]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 lis_AP/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_AP/dead_time_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.282ns (41.594%)  route 3.204ns (58.406%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.695    -2.352    lis_AP/clk_out
    SLICE_X1Y121         FDRE                                         r  lis_AP/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  lis_AP/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.808    -1.088    lis_AP/dead_time_reg[5]
    SLICE_X0Y120         LUT6 (Prop_lut6_I4_O)        0.124    -0.964 r  lis_AP/pulse_i_7__2/O
                         net (fo=1, routed)           1.100     0.136    lis_AP/pulse_i_7__2_n_0
    SLICE_X0Y124         LUT6 (Prop_lut6_I5_O)        0.124     0.260 r  lis_AP/pulse_i_1__2/O
                         net (fo=64, routed)          1.287     1.547    lis_AP/pulse_i_1__2_n_0
    SLICE_X1Y120         LUT3 (Prop_lut3_I2_O)        0.124     1.671 r  lis_AP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.671    lis_AP/dead_time[0]_i_8__2_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.221 r  lis_AP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.221    lis_AP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.335 r  lis_AP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.335    lis_AP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.449 r  lis_AP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.449    lis_AP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.563 r  lis_AP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.563    lis_AP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.677 r  lis_AP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009     2.686    lis_AP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.800 r  lis_AP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.800    lis_AP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.134 r  lis_AP/dead_time_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.134    lis_AP/dead_time_reg[24]_i_1__2_n_6
    SLICE_X1Y126         FDRE                                         r  lis_AP/dead_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.574     8.035    lis_AP/clk_out
    SLICE_X1Y126         FDRE                                         r  lis_AP/dead_time_reg[25]/C
                         clock pessimism             -0.429     7.606    
                         clock uncertainty           -0.077     7.529    
    SLICE_X1Y126         FDRE (Setup_fdre_C_D)        0.062     7.591    lis_AP/dead_time_reg[25]
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 lis_B/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_B/dead_time_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 2.285ns (41.655%)  route 3.201ns (58.345%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 7.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.613    -2.434    lis_B/clk_out
    SLICE_X11Y123        FDRE                                         r  lis_B/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  lis_B/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.813    -1.165    lis_B/dead_time_reg[5]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    -1.041 r  lis_B/pulse_i_7__0/O
                         net (fo=1, routed)           1.028    -0.013    lis_B/pulse_i_7__0_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.124     0.111 r  lis_B/pulse_i_1__0/O
                         net (fo=64, routed)          1.350     1.461    lis_B/pulse_i_1__0_n_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.124     1.585 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.135 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.135    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  lis_B/dead_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    lis_B/dead_time_reg[4]_i_1__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  lis_B/dead_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.372    lis_B/dead_time_reg[8]_i_1__0_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.486 r  lis_B/dead_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    lis_B/dead_time_reg[12]_i_1__0_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.600 r  lis_B/dead_time_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.600    lis_B/dead_time_reg[16]_i_1__0_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.714 r  lis_B/dead_time_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.714    lis_B/dead_time_reg[20]_i_1__0_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.828 r  lis_B/dead_time_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.828    lis_B/dead_time_reg[24]_i_1__0_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.051 r  lis_B/dead_time_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.051    lis_B/dead_time_reg[28]_i_1__0_n_7
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.500     7.961    lis_B/clk_out
    SLICE_X11Y129        FDRE                                         r  lis_B/dead_time_reg[28]/C
                         clock pessimism             -0.429     7.532    
                         clock uncertainty           -0.077     7.455    
    SLICE_X11Y129        FDRE (Setup_fdre_C_D)        0.062     7.517    lis_B/dead_time_reg[28]
  -------------------------------------------------------------------
                         required time                          7.517    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 lis_B/dead_time_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_B/dead_time_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.282ns (41.623%)  route 3.201ns (58.377%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 7.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.613    -2.434    lis_B/clk_out
    SLICE_X11Y123        FDRE                                         r  lis_B/dead_time_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.978 r  lis_B/dead_time_reg[5]/Q
                         net (fo=3, routed)           0.813    -1.165    lis_B/dead_time_reg[5]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    -1.041 r  lis_B/pulse_i_7__0/O
                         net (fo=1, routed)           1.028    -0.013    lis_B/pulse_i_7__0_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.124     0.111 r  lis_B/pulse_i_1__0/O
                         net (fo=64, routed)          1.350     1.461    lis_B/pulse_i_1__0_n_0
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.124     1.585 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     1.585    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.135 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.135    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.249 r  lis_B/dead_time_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.249    lis_B/dead_time_reg[4]_i_1__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.363 r  lis_B/dead_time_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     2.372    lis_B/dead_time_reg[8]_i_1__0_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.486 r  lis_B/dead_time_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.486    lis_B/dead_time_reg[12]_i_1__0_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.600 r  lis_B/dead_time_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.600    lis_B/dead_time_reg[16]_i_1__0_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.714 r  lis_B/dead_time_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.714    lis_B/dead_time_reg[20]_i_1__0_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.048 r  lis_B/dead_time_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.048    lis_B/dead_time_reg[24]_i_1__0_n_6
    SLICE_X11Y128        FDRE                                         r  lis_B/dead_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.499     7.960    lis_B/clk_out
    SLICE_X11Y128        FDRE                                         r  lis_B/dead_time_reg[25]/C
                         clock pessimism             -0.429     7.531    
                         clock uncertainty           -0.077     7.454    
    SLICE_X11Y128        FDRE (Setup_fdre_C_D)        0.062     7.516    lis_B/dead_time_reg[25]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 monitor/packet_bit_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monitor/packet_bit_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.584    -0.528    monitor/clk_out
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  monitor/packet_bit_count_reg[6]/Q
                         net (fo=4, routed)           0.120    -0.267    monitor/sel0[6]
    SLICE_X6Y124         LUT4 (Prop_lut4_I0_O)        0.045    -0.222 r  monitor/packet_bit_count[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.222    monitor/packet_bit_count[7]
    SLICE_X6Y124         FDRE                                         r  monitor/packet_bit_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.851    -0.300    monitor/clk_out
    SLICE_X6Y124         FDRE                                         r  monitor/packet_bit_count_reg[7]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.120    -0.395    monitor/packet_bit_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565    -0.547    gen/clk_out
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.289    gen/counter_reg[15]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    gen/counter_reg[12]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.835    -0.317    gen/clk_out
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[15]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.442    gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.564    -0.548    gen/clk_out
    SLICE_X51Y92         FDRE                                         r  gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.117    -0.290    gen/counter_reg[3]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.182 r  gen/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    gen/counter_reg[0]_i_1_n_4
    SLICE_X51Y92         FDRE                                         r  gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.834    -0.318    gen/clk_out
    SLICE_X51Y92         FDRE                                         r  gen/counter_reg[3]/C
                         clock pessimism             -0.230    -0.548    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105    -0.443    gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.566    -0.546    gen/clk_out
    SLICE_X51Y97         FDRE                                         r  gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.117    -0.288    gen/counter_reg[23]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    gen/counter_reg[20]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.836    -0.316    gen/clk_out
    SLICE_X51Y97         FDRE                                         r  gen/counter_reg[23]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.441    gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.566    -0.546    gen/clk_out
    SLICE_X51Y98         FDRE                                         r  gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.288    gen/counter_reg[27]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    gen/counter_reg[24]_i_1_n_4
    SLICE_X51Y98         FDRE                                         r  gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.836    -0.316    gen/clk_out
    SLICE_X51Y98         FDRE                                         r  gen/counter_reg[27]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.441    gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565    -0.547    gen/clk_out
    SLICE_X51Y94         FDRE                                         r  gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.287    gen/counter_reg[11]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.179 r  gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    gen/counter_reg[8]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.835    -0.317    gen/clk_out
    SLICE_X51Y94         FDRE                                         r  gen/counter_reg[11]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105    -0.442    gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.566    -0.546    gen/clk_out
    SLICE_X51Y99         FDRE                                         r  gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.286    gen/counter_reg[31]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.178 r  gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    gen/counter_reg[28]_i_1_n_4
    SLICE_X51Y99         FDRE                                         r  gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.836    -0.316    gen/clk_out
    SLICE_X51Y99         FDRE                                         r  gen/counter_reg[31]/C
                         clock pessimism             -0.230    -0.546    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.105    -0.441    gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565    -0.547    gen/clk_out
    SLICE_X51Y96         FDRE                                         r  gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.286    gen/counter_reg[19]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.178 r  gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    gen/counter_reg[16]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.835    -0.317    gen/clk_out
    SLICE_X51Y96         FDRE                                         r  gen/counter_reg[19]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.442    gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565    -0.547    gen/clk_out
    SLICE_X51Y93         FDRE                                         r  gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.286    gen/counter_reg[7]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.178 r  gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    gen/counter_reg[4]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.835    -0.317    gen/clk_out
    SLICE_X51Y93         FDRE                                         r  gen/counter_reg[7]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.442    gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gen/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565    -0.547    gen/clk_out
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  gen/counter_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.290    gen/counter_reg[12]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  gen/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    gen/counter_reg[12]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.835    -0.317    gen/clk_out
    SLICE_X51Y95         FDRE                                         r  gen/counter_reg[12]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.442    gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X51Y92    gen/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94    gen/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94    gen/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95    gen/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95    gen/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95    gen/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y95    gen/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96    gen/counter_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92    gen/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92    gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92    gen/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92    gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y94    gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y95    gen/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_data/bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.011ns (49.498%)  route 4.093ns (50.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE                         0.000     0.000 r  send_data/bit_reg/C
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  send_data/bit_reg/Q
                         net (fo=1, routed)           4.093     4.549    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.104 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.104    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 1.182ns (20.447%)  route 4.599ns (79.553%))
  Logic Levels:           5  (FDRE=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE                         0.000     0.000 r  select_all/select_reg[1]/C
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  select_all/select_reg[1]/Q
                         net (fo=22, routed)          1.927     2.383    select_all/selection[1]
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.152     2.535 r  select_all/bit_i_19/O
                         net (fo=1, routed)           0.790     3.325    select_all/bit_i_19_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I5_O)        0.326     3.651 r  select_all/bit_i_10/O
                         net (fo=1, routed)           0.799     4.450    select_all/bit_i_10_n_0
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     4.574 r  select_all/bit_i_4/O
                         net (fo=1, routed)           1.082     5.657    select_all/bit_i_4_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I4_O)        0.124     5.781 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000     5.781    send_data/bit_reg_0
    SLICE_X5Y123         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 0.828ns (18.582%)  route 3.628ns (81.418%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.796     4.456    send_data/i[31]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  send_data/i_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 0.828ns (18.582%)  route 3.628ns (81.418%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.796     4.456    send_data/i[31]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  send_data/i_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 0.828ns (18.582%)  route 3.628ns (81.418%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.796     4.456    send_data/i[31]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  send_data/i_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 0.828ns (18.908%)  route 3.551ns (81.092%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.720     4.379    send_data/i[31]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  send_data/i_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 0.828ns (18.908%)  route 3.551ns (81.092%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.720     4.379    send_data/i[31]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  send_data/i_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 0.828ns (18.908%)  route 3.551ns (81.092%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.720     4.379    send_data/i[31]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  send_data/i_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 0.828ns (18.908%)  route 3.551ns (81.092%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.720     4.379    send_data/i[31]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  send_data/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 0.828ns (19.016%)  route 3.526ns (80.984%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  send_data/i_reg[13]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  send_data/i_reg[13]/Q
                         net (fo=2, routed)           1.002     1.458    send_data/i_reg_n_0_[13]
    SLICE_X4Y123         LUT4 (Prop_lut4_I2_O)        0.124     1.582 f  send_data/i[31]_i_10/O
                         net (fo=1, routed)           1.162     2.745    send_data/i[31]_i_10_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.124     2.869 f  send_data/i[31]_i_6/O
                         net (fo=1, routed)           0.667     3.536    send_data/i[31]_i_6_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I3_O)        0.124     3.660 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.695     4.354    send_data/i[31]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  send_data/done_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_8/current_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE                         0.000     0.000 r  count_8/q_reg[7]/C
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_8/q_reg[7]/Q
                         net (fo=2, routed)           0.075     0.203    count_8/q_reg[7]
    SLICE_X8Y118         FDRE                                         r  count_8/current_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_3/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_3/current_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE                         0.000     0.000 r  count_3/q_reg[6]/C
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_3/q_reg[6]/Q
                         net (fo=3, routed)           0.128     0.269    count_3/q_reg[6]
    SLICE_X4Y119         FDRE                                         r  count_3/current_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_8/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_8/current_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE                         0.000     0.000 r  count_8/q_reg[5]/C
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_8/q_reg[5]/Q
                         net (fo=3, routed)           0.132     0.273    count_8/q_reg[5]
    SLICE_X8Y118         FDRE                                         r  count_8/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_6/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_6/current_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDRE                         0.000     0.000 r  count_6/q_reg[6]/C
    SLICE_X6Y119         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_6/q_reg[6]/Q
                         net (fo=3, routed)           0.111     0.275    count_6/q_reg[6]
    SLICE_X5Y119         FDRE                                         r  count_6/current_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_3/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_3/current_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.066%)  route 0.135ns (48.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE                         0.000     0.000 r  count_3/q_reg[5]/C
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_3/q_reg[5]/Q
                         net (fo=3, routed)           0.135     0.276    count_3/q_reg[5]
    SLICE_X4Y119         FDRE                                         r  count_3/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_2/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_2/current_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE                         0.000     0.000 r  count_2/q_reg[6]/C
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_2/q_reg[6]/Q
                         net (fo=3, routed)           0.123     0.287    count_2/q_reg[6]
    SLICE_X11Y120        FDRE                                         r  count_2/current_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1/current_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.148ns (50.809%)  route 0.143ns (49.191%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  count_1/q_reg[4]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  count_1/q_reg[4]/Q
                         net (fo=4, routed)           0.143     0.291    count_1/q_reg[4]
    SLICE_X8Y120         FDRE                                         r  count_1/current_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1/current_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.032%)  route 0.134ns (44.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  count_1/q_reg[5]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_1/q_reg[5]/Q
                         net (fo=3, routed)           0.134     0.298    count_1/q_reg[5]
    SLICE_X8Y120         FDRE                                         r  count_1/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1/current_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.519%)  route 0.148ns (47.481%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE                         0.000     0.000 r  count_1/q_reg[0]/C
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_1/q_reg[0]/Q
                         net (fo=8, routed)           0.148     0.312    count_1/q_reg[0]
    SLICE_X8Y120         FDRE                                         r  count_1/current_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_5/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_5/current_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.203ns (64.999%)  route 0.109ns (35.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  count_5/q_reg[5]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.203     0.203 r  count_5/q_reg[5]/Q
                         net (fo=3, routed)           0.109     0.312    count_5/q_reg[5]
    SLICE_X7Y119         FDRE                                         r  count_5/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_8/q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.401ns  (logic 0.231ns (16.487%)  route 1.170ns (83.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.327    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.175    -0.152 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.822     0.669    lis_A/pulse_BP
    SLICE_X7Y118         LUT3 (Prop_lut3_I2_O)        0.056     0.725 r  lis_A/q[7]_i_1__7/O
                         net (fo=8, routed)           0.348     1.074    count_8/E[0]
    SLICE_X9Y117         FDRE                                         r  count_8/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_8/q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.401ns  (logic 0.231ns (16.487%)  route 1.170ns (83.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.327    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.175    -0.152 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.822     0.669    lis_A/pulse_BP
    SLICE_X7Y118         LUT3 (Prop_lut3_I2_O)        0.056     0.725 r  lis_A/q[7]_i_1__7/O
                         net (fo=8, routed)           0.348     1.074    count_8/E[0]
    SLICE_X9Y117         FDRE                                         r  count_8/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_8/q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.231ns (16.497%)  route 1.169ns (83.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.327    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.175    -0.152 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.822     0.669    lis_A/pulse_BP
    SLICE_X7Y118         LUT3 (Prop_lut3_I2_O)        0.056     0.725 r  lis_A/q[7]_i_1__7/O
                         net (fo=8, routed)           0.348     1.073    count_8/E[0]
    SLICE_X9Y118         FDRE                                         r  count_8/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_8/q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.231ns (16.497%)  route 1.169ns (83.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.825    -0.327    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.175    -0.152 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.822     0.669    lis_A/pulse_BP
    SLICE_X7Y118         LUT3 (Prop_lut3_I2_O)        0.056     0.725 r  lis_A/q[7]_i_1__7/O
                         net (fo=8, routed)           0.348     1.073    count_8/E[0]
    SLICE_X9Y118         FDRE                                         r  count_8/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_5/q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.175ns (13.245%)  route 1.146ns (86.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.146     1.028    count_5/batch_done
    SLICE_X5Y120         FDRE                                         r  count_5/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_5/q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.175ns (13.245%)  route 1.146ns (86.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.146     1.028    count_5/batch_done
    SLICE_X5Y120         FDRE                                         r  count_5/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_5/q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.175ns (13.245%)  route 1.146ns (86.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.146     1.028    count_5/batch_done
    SLICE_X5Y120         FDRE                                         r  count_5/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.175ns (13.256%)  route 1.145ns (86.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.145     1.027    count_3/batch_done
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.175ns (13.256%)  route 1.145ns (86.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.145     1.027    count_3/batch_done
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monitor/batch_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.175ns (13.256%)  route 1.145ns (86.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.175    -0.118 r  monitor/batch_done_reg/Q
                         net (fo=153, routed)         1.145     1.027    count_3/batch_done
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.367ns (55.292%)  route 0.297ns (44.708%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.297    -1.297    count_3/pulse_AP
    SLICE_X3Y120         FDRE                                         r  count_3/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.367ns (55.292%)  route 0.297ns (44.708%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.297    -1.297    count_3/pulse_AP
    SLICE_X3Y120         FDRE                                         r  count_3/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.664ns  (logic 0.367ns (55.292%)  route 0.297ns (44.708%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.297    -1.297    count_3/pulse_AP
    SLICE_X3Y120         FDRE                                         r  count_3/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2/q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.785ns  (logic 0.367ns (46.744%)  route 0.418ns (53.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.493    -2.046    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.367    -1.679 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.418    -1.261    count_2/pulse_BP
    SLICE_X10Y121        FDRE                                         r  count_2/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2/q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.785ns  (logic 0.367ns (46.744%)  route 0.418ns (53.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.493    -2.046    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.367    -1.679 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.418    -1.261    count_2/pulse_BP
    SLICE_X10Y121        FDRE                                         r  count_2/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_BP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2/q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.785ns  (logic 0.367ns (46.744%)  route 0.418ns (53.256%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.493    -2.046    lis_BP/clk_out
    SLICE_X9Y123         FDRE                                         r  lis_BP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.367    -1.679 r  lis_BP/pulse_reg/Q
                         net (fo=15, routed)          0.418    -1.261    count_2/pulse_BP
    SLICE_X10Y121        FDRE                                         r  count_2/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.367ns (46.903%)  route 0.415ns (53.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.415    -1.178    count_3/pulse_AP
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.367ns (46.903%)  route 0.415ns (53.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.415    -1.178    count_3/pulse_AP
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.367ns (46.903%)  route 0.415ns (53.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.415    -1.178    count_3/pulse_AP
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lis_AP/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.367ns (46.903%)  route 0.415ns (53.097%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.578    -1.961    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  lis_AP/pulse_reg/Q
                         net (fo=13, routed)          0.415    -1.178    count_3/pulse_AP
    SLICE_X3Y119         FDRE                                         r  count_3/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    instance_name/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.848 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 2.650ns (53.560%)  route 2.298ns (46.440%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.615 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.624    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.947 r  lis_A/dead_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.947    lis_A/dead_time_reg[28]_i_1_n_6
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[29]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 2.642ns (53.485%)  route 2.298ns (46.515%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.615 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.624    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.939 r  lis_A/dead_time_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.939    lis_A/dead_time_reg[28]_i_1_n_4
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[31]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 2.566ns (52.758%)  route 2.298ns (47.242%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.615 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.624    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.863 r  lis_A/dead_time_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.863    lis_A/dead_time_reg[28]_i_1_n_5
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[30]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 2.546ns (52.563%)  route 2.298ns (47.437%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.615 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.624    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X2Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.843 r  lis_A/dead_time_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.843    lis_A/dead_time_reg[28]_i_1_n_7
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y125         FDRE                                         r  lis_A/dead_time_reg[28]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 2.533ns (52.533%)  route 2.289ns (47.467%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.821 r  lis_A/dead_time_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.821    lis_A/dead_time_reg[24]_i_1_n_6
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[25]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.813ns  (logic 2.525ns (52.455%)  route 2.289ns (47.545%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.813 r  lis_A/dead_time_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.813    lis_A/dead_time_reg[24]_i_1_n_4
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[27]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 2.449ns (51.692%)  route 2.289ns (48.308%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.737 r  lis_A/dead_time_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.737    lis_A/dead_time_reg[24]_i_1_n_5
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[26]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.717ns  (logic 2.429ns (51.487%)  route 2.289ns (48.513%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.498 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.498    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X2Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.717 r  lis_A/dead_time_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.717    lis_A/dead_time_reg[24]_i_1_n_7
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.572    -1.967    lis_A/clk_out
    SLICE_X2Y124         FDRE                                         r  lis_A/dead_time_reg[24]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 2.416ns (51.353%)  route 2.289ns (48.647%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.704 r  lis_A/dead_time_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.704    lis_A/dead_time_reg[20]_i_1_n_6
    SLICE_X2Y123         FDRE                                         r  lis_A/dead_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.574    -1.965    lis_A/clk_out
    SLICE_X2Y123         FDRE                                         r  lis_A/dead_time_reg[21]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 2.408ns (51.270%)  route 2.289ns (48.730%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.289     3.256    lis_A/A_IBUF
    SLICE_X2Y118         LUT3 (Prop_lut3_I0_O)        0.124     3.380 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.380    lis_A/dead_time[0]_i_8_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.913 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.913    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.030 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.030    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.147 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.264 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.264    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.381 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.381    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.696 r  lis_A/dead_time_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.696    lis_A/dead_time_reg[20]_i_1_n_4
    SLICE_X2Y123         FDRE                                         r  lis_A/dead_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         1.574    -1.965    lis_A/clk_out
    SLICE_X2Y123         FDRE                                         r  lis_A/dead_time_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AP
                            (input port)
  Destination:            lis_AP/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.344%)  route 0.312ns (62.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AP (IN)
                         net (fo=0)                   0.000     0.000    AP
    H14                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  AP_IBUF_inst/O
                         net (fo=3, routed)           0.312     0.498    lis_AP/AP_IBUF
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.860    -0.292    lis_AP/clk_out
    SLICE_X0Y120         FDRE                                         r  lis_AP/pulse_reg/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.189ns (36.752%)  route 0.325ns (63.248%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.170     0.514    monitor/E[0]
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.852    -0.299    monitor/clk_out
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[0]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.189ns (36.752%)  route 0.325ns (63.248%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.170     0.514    monitor/E[0]
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.852    -0.299    monitor/clk_out
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[1]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.189ns (36.752%)  route 0.325ns (63.248%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.170     0.514    monitor/E[0]
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.852    -0.299    monitor/clk_out
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[2]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.189ns (36.752%)  route 0.325ns (63.248%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.170     0.514    monitor/E[0]
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.852    -0.299    monitor/clk_out
    SLICE_X6Y123         FDRE                                         r  monitor/packet_bit_count_reg[3]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.189ns (33.209%)  route 0.380ns (66.791%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.225     0.569    monitor/E[0]
    SLICE_X6Y124         FDRE                                         r  monitor/packet_bit_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.851    -0.300    monitor/clk_out
    SLICE_X6Y124         FDRE                                         r  monitor/packet_bit_count_reg[7]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/batch_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.190ns (32.769%)  route 0.390ns (67.231%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.157     0.298    select_all/selection[0]
    SLICE_X4Y121         LUT5 (Prop_lut5_I3_O)        0.049     0.347 r  select_all/batch_done_i_1/O
                         net (fo=1, routed)           0.233     0.580    monitor/batch_done_reg_0
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.859    -0.293    monitor/clk_out
    SLICE_X3Y121         FDRE                                         r  monitor/batch_done_reg/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.189ns (30.029%)  route 0.440ns (69.971%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.285     0.629    monitor/E[0]
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.851    -0.300    monitor/clk_out
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[4]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.189ns (30.029%)  route 0.440ns (69.971%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.285     0.629    monitor/E[0]
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.851    -0.300    monitor/clk_out
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[5]/C

Slack:                    inf
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monitor/packet_bit_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.189ns (30.029%)  route 0.440ns (69.971%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  select_all/select_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.156     0.297    select_all/selection[0]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.048     0.345 r  select_all/packet_bit_count[7]_i_1/O
                         net (fo=8, routed)           0.285     0.629    monitor/E[0]
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=174, routed)         0.851    -0.300    monitor/clk_out
    SLICE_X7Y124         FDRE                                         r  monitor/packet_bit_count_reg[6]/C





