INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab 3/Lab 3/Lab 3.srcs/sim_1/new/TB_4_RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_4_RCA
