# ğŸ“˜ GAA Multi-Nanosheet FET è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼  
# ğŸ“˜ GAA Multi-Nanosheet FET Process Flow

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã§ã¯ã€**å…ˆç«¯ãƒãƒ¼ãƒ‰ï¼ˆ5nmã€œ2nmä¸–ä»£ï¼‰ã§æ¡ç”¨ã•ã‚Œã‚‹GAAï¼ˆGate-All-Aroundï¼‰Multi-Nanosheet FET**ã®è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã‚’ã€**æ—¥æœ¬èªãƒ»è‹±èªä½µè¨˜å½¢å¼**ã§æ®µéšçš„ã«è§£èª¬ã—ã¾ã™ã€‚å„ã‚¹ãƒ†ãƒƒãƒ—ã¯**ç›®çš„ãƒ»æ¡ä»¶ãƒ»æŠ€è¡“è¦ç‚¹**ã®3ç‚¹ã«æ•´ç†ã•ã‚Œã€**è¡¨å½¢å¼ï¼‹å¤ªå­—ãƒ¡ãƒªãƒãƒª**ã§è¦–è¦šçš„ã«ç†è§£ã—ã‚„ã™ã„æ§‹æˆã¨ãªã£ã¦ã„ã¾ã™ã€‚

---

## ğŸ”¹ å‰ææƒ…å ± / Basic Assumptions

| é …ç›® / Item | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|-------------|----------------|------------------------|
| **æ§‹é€  / Structure** | GAA Multi-Nanosheet FETï¼ˆSi/SiGeã‚¹ã‚¿ãƒƒã‚¯æ§‹é€ ï¼‰ | GAA Multi-Nanosheet FET with Si/SiGe stacking |
| **é©ç”¨ãƒãƒ¼ãƒ‰ / Target Node** | 5nmã€œ2nm CMOSãƒ­ã‚¸ãƒƒã‚¯ | 5nmâ€“2nm CMOS logic |
| **åŸºæ¿ / Substrate** | 300 mm Si (100), på‹, TTV < 1 Âµm | 300 mm Si (100), p-type, TTV < 1 Âµm |
| **ãƒãƒ£ãƒãƒ« / Channel Stack** | Si 5nm / SiGe 10nm Ã— 3ã€œ5å±¤ | Si 5nm / SiGe 10nm Ã— 3â€“5 layers |
| **ä¸»ç›®çš„ / Main Goal** | ã‚²ãƒ¼ãƒˆã«ã‚ˆã‚‹å®Œå…¨åŒ…å›²åˆ¶å¾¡ã‚’é€šã˜ãŸSCEæŠ‘åˆ¶ | Suppression of SCE via full gate control |

---

## ğŸ”¸ Step 1ï¼šåŸºæ¿æº–å‚™ / Substrate Preparation

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | é«˜å“è³ªSOIã¾ãŸã¯ã‚¨ãƒ”ã‚¿ã‚­ã‚·ãƒ£ãƒ«SiåŸºæ¿ã‚’æº–å‚™ã™ã‚‹ | Prepare high-quality SOI or epitaxial Si substrate |
| **æ¡ä»¶ / Conditions** | 300mm Si (100), BOXåš 145nmï¼ˆSOIï¼‰ã¾ãŸã¯ã‚¨ãƒ”åš ~20nm | 300mm Si (100), BOX thickness ~145nm (SOI) or epi-layer ~20nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã‚¢ãƒ³ãƒ€ãƒ¼ã‚«ãƒƒãƒˆæ€§ã¨é›»æ°—ç‰¹æ€§ã®æœ€é©ãƒãƒ©ãƒ³ã‚¹ã‚’å–ã‚‹ | Optimize trade-off between undercut profile and electrical performance |

---

## ğŸ”¸ Step 2ï¼šSTIå½¢æˆ / Shallow Trench Isolation (STI)

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é–“ã®é›»æ°—çµ¶ç¸ã‚’ç¢ºä¿ã™ã‚‹ | Ensure electrical isolation between devices |
| **æ¡ä»¶ / Conditions** | ArFéœ²å…‰ + RIE + TEOSåŸ‹è¾¼ â†’ CMP | ArF lithography + RIE + TEOS fill â†’ CMP |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | STIå¹³å¦æ€§ãŒå¾Œå·¥ç¨‹ã®ãƒãƒ£ãƒãƒ«æ§‹é€ å½¢æˆã«å½±éŸ¿ã™ã‚‹ | STI planarity critically affects channel stack patterning |

---

## ğŸ”¸ Step 3ï¼šã‚¦ã‚§ãƒ«æ³¨å…¥ / Well Implantation

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | p-well / n-well ã‚’å½¢æˆã—ã¦ãƒãƒ£ãƒãƒ«é ˜åŸŸã‚’å®šç¾©ã™ã‚‹ | Define p-well/n-well regions for the channel |
| **æ¡ä»¶ / Conditions** | B, As, Pæ³¨å…¥ï¼ˆ~10Â¹Â³ cmâ»Â²ï¼‰ã€RTA ~1000â„ƒ | Implant B, As, P (~10Â¹Â³ cmâ»Â²), RTA at ~1000Â°C |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒŠãƒã‚·ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã¸ã®ç†±æ‹¡æ•£ã‚’æŠ‘ãˆã‚‹ã“ã¨ãŒé‡è¦ | Suppressing thermal diffusion into nanosheet stack is critical |

---

## ğŸ”¸ Step 4ï¼šãƒãƒ£ãƒãƒ«ç©å±¤å †ç© / Channel Stack Deposition

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | Si/SiGeã®å¤šå±¤æ§‹é€ ã‚’å †ç©ã—ã€å¾Œã®ãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€ ã‚’å½¢æˆã™ã‚‹ | Deposit multilayer Si/SiGe stack to form future nanosheet |
| **æ¡ä»¶ / Conditions** | RP-CVDã¾ãŸã¯UHV-CVDã€Si 5â€“8nm / SiGe 10nm Ã—3 | RP-CVD or UHV-CVD, Si 5â€“8nm / SiGe 10nm Ã—3 |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ç•Œé¢ã®ã‚·ãƒ£ãƒ¼ãƒ—ãƒã‚¹ã¨åšã•å‡ä¸€æ€§ãŒæ€§èƒ½ã«ç›´çµ | Interface sharpness and thickness uniformity are essential |

---

## ğŸ”¸ Step 5ï¼šåˆæœŸé…¸åŒ–ã¨ã‚­ãƒ£ãƒƒãƒ—å½¢æˆ / Initial Oxidation & Capping

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | ãƒãƒ£ãƒãƒ«è¡¨é¢ã‚’é…¸åŒ–ã—ã€å¾Œã®ã‚²ãƒ¼ãƒˆçµ¶ç¸è†œã®å“è³ªã‚’é«˜ã‚ã‚‹ | Oxidize channel surface to improve gate dielectric quality |
| **æ¡ä»¶ / Conditions** | ãƒ‰ãƒ©ã‚¤é…¸åŒ–ã¾ãŸã¯ALDé…¸åŒ–ã€SiOâ‚‚ ~1â€“2nm + SiNã‚­ãƒ£ãƒƒãƒ— ~5nm | Dry or ALD oxidation, SiOâ‚‚ ~1â€“2nm + SiN cap ~5nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | é…¸åŒ–ã«ã‚ˆã‚‹ãƒãƒ£ãƒãƒ«ç•Œé¢æ¬ é™¥ã®ä½æ¸›ãŒã‚«ã‚® | Interface defect suppression is critical for reliability |

---

## ğŸ”¸ Step 6ï¼šãƒãƒ¼ãƒ‰ãƒã‚¹ã‚¯å †ç©ã¨ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Hardmask Deposition & Lithography

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆç”¨ã®ãƒãƒ¼ãƒ‰ãƒã‚¹ã‚¯å±¤ã‚’å½¢æˆã—ã€ãƒŠãƒã‚·ãƒ¼ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’æç”» | Form hardmask layer and define nanosheet pattern |
| **æ¡ä»¶ / Conditions** | TiN/SiNå †ç©ã€ArFã¾ãŸã¯EUVéœ²å…‰ã€CD ~20â€“30nm | TiN/SiN deposition, ArF or EUV lithography, CD ~20â€“30nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”ã®å¿ å®Ÿãªè»¢å†™ã¨å¾Œå·¥ç¨‹è€æ€§ãŒè¦æ±‚ã•ã‚Œã‚‹ | High aspect-ratio pattern fidelity and etch resistance required |

---

## ğŸ”¸ Step 7ï¼šãƒãƒ£ãƒãƒ«ãƒ‘ã‚¿ãƒ¼ãƒ³ã‚¨ãƒƒãƒ / Stack Etch (Channel Fin Patterning)

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | ãƒãƒ£ãƒãƒ«ã‚¹ã‚¿ãƒƒã‚¯ã‚’FinçŠ¶ã«ã‚¨ãƒƒãƒãƒ³ã‚°ã—ã€ãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€ ã®å¤–å½¢ã‚’å®šç¾©ã™ã‚‹ | Etch the channel stack into fin shape to define nanosheet outline |
| **æ¡ä»¶ / Conditions** | å‚ç›´ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ã®RIEã€TiN/SiNãƒãƒ¼ãƒ‰ãƒã‚¹ã‚¯ä½¿ç”¨ | Vertical-profile RIE with TiN/SiN hardmask |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å´å£ã®ç²—ã•ãƒ»ä¸‹éƒ¨ã‚¢ãƒ³ãƒ€ãƒ¼ã‚«ãƒƒãƒˆã‚’æœ€å°åŒ–ã™ã‚‹ã‚¨ãƒƒãƒæ¡ä»¶ãŒé‡è¦ | Critical to minimize sidewall roughness and undercut at base |

---

## ğŸ”¸ Step 8ï¼šé¸æŠçš„SiGeé™¤å» / Selective SiGe Etch (Nanogap Formation)

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | SiGeçŠ ç‰²å±¤ã‚’é™¤å»ã—ã€ãƒŠãƒã‚·ãƒ¼ãƒˆé–“ã®ç©ºé–“ï¼ˆGAAã‚²ãƒ¼ãƒˆç”¨ç©ºæ´ï¼‰ã‚’å½¢æˆã™ã‚‹ | Remove SiGe sacrificial layers to form gaps for GAA gate |
| **æ¡ä»¶ / Conditions** | HClãƒ™ãƒ¼ã‚¹ã®é¸æŠã‚¨ãƒƒãƒã€Si/SiGeé¸æŠæ¯” > 100:1 | HCl-based selective etch, Si/SiGe selectivity > 100:1 |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | Siå±¤ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆï¼‰ã‚’æå‚·ã›ãšã«SiGeã®ã¿ã‚’ç¢ºå®Ÿã«é™¤å»ã™ã‚‹å¿…è¦ãŒã‚ã‚‹ | Must fully remove SiGe while preserving Si nanosheet integrity |

---

## ğŸ”¸ Step 9ï¼šå†…å´ã‚¹ãƒšãƒ¼ã‚µå †ç© / Inner Spacer Deposition

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Description (English) |
|------|----------------|------------------------|
| **ç›®çš„ / Purpose** | ãƒŠãƒã‚·ãƒ¼ãƒˆå‘¨å›²ã«çµ¶ç¸ã‚¹ãƒšãƒ¼ã‚µï¼ˆSiNç­‰ï¼‰ã‚’å½¢æˆã—ã¦ã€S/Déš”é›¢ã¨ã‚²ãƒ¼ãƒˆåŒ…å›²æº–å‚™ã‚’è¡Œã† | Form insulating inner spacers (e.g., SiN) around nanosheets for S/D isolation and gate encapsulation |
| **æ¡ä»¶ / Conditions** | ALDã¾ãŸã¯LPCVDã«ã‚ˆã‚‹SiNå †ç©ã€ã‚¢ãƒ‹ãƒ¼ãƒ«ã§å¯†ç€å¼·åŒ– | SiN deposition via ALD or LPCVD, followed by annealing |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒŠãƒã‚®ãƒ£ãƒƒãƒ—ã¸ã®å‡ä¸€å……å¡«ã¨å¾Œå·¥ç¨‹ã§ã®ã‚¹ãƒšãƒ¼ã‚µã‚¨ãƒƒãƒåˆ¶å¾¡æ€§ãŒã‚«ã‚® | Key to achieve uniform gap fill and precise etch control in later steps |

---

## ğŸ”¸ Step 10ï¼šãƒ€ãƒŸãƒ¼ã‚²ãƒ¼ãƒˆå½¢æˆ / Dummy Gate Fill

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | High-k/Metalã‚²ãƒ¼ãƒˆãƒ—ãƒ­ã‚»ã‚¹å‰ã®ãƒãƒªã‚·ãƒªã‚³ãƒ³ã«ã‚ˆã‚‹ä»®ã‚²ãƒ¼ãƒˆå½¢æˆ | Form a temporary gate using poly-Si before High-k/Metal gate process |
| **æ¡ä»¶ / Conditions** | Poly-Siå †ç© â†’ CMPå¹³å¦åŒ– | Poly-Si deposition followed by CMP planarization |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | åšã¿å‡ä¸€æ€§ã¨å¾Œå·¥ç¨‹ï¼ˆé™¤å»æ™‚ï¼‰ã®å‡¦ç†æ€§ã‚’ä¸¡ç«‹ | Balance thickness uniformity and removability in later steps |

---

## ğŸ”¸ Step 11ï¼šS/Dæ‹¡å¼µæ³¨å…¥ / Source/Drain Extension Implant

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœï¼ˆSCEï¼‰æŠ‘åˆ¶ã®ãŸã‚ã®æµ…ã„æ³¨å…¥ | Shallow implant to suppress short channel effects (SCE) |
| **æ¡ä»¶ / Conditions** | Bâº / Asâºã€10Â¹Â³â€“10Â¹â´ cmâ»Â²ã€2â€“10 keV | Bâº / Asâº, 10Â¹Â³â€“10Â¹â´ cmâ»Â², 2â€“10 keV |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ä½ã‚¨ãƒãƒ«ã‚®ãƒ¼åˆ¶å¾¡ã§ãƒŠãƒã‚·ãƒ¼ãƒˆæå‚·ã‚’æŠ‘åˆ¶ | Use low energy to minimize nanosheet damage |

---

## ğŸ”¸ Step 12ï¼šå†…å´ã‚¹ãƒšãƒ¼ã‚µãƒªã‚»ã‚¹ / Inner Spacer Etch Back

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | S/Dã‚¨ãƒ”é ˜åŸŸã‚’éœ²å‡ºã•ã›ã‚‹ãŸã‚ã®ã‚¹ãƒšãƒ¼ã‚µé™¤å» | Etch back inner spacer to expose S/D epi regions |
| **æ¡ä»¶ / Conditions** | RIEã‚¨ãƒƒãƒ + CMPèª¿æ•´ | RIE etch + optional CMP tuning |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ç²¾å¯†ãªãƒªã‚»ã‚¹åˆ¶å¾¡ã¨æ”¯æŒæ§‹é€ ä¿æŒãŒå¿…è¦ | Requires precise recess control and support retention |

---

## ğŸ”¸ Step 13ï¼šS/Dã‚¨ãƒ”ã‚¿ã‚­ã‚·ãƒ£ãƒ«æˆé•· / Raised Source/Drain Epitaxy

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ã‚½ãƒ¼ã‚¹ï¼ãƒ‰ãƒ¬ã‚¤ãƒ³ã®éš†èµ·æ§‹é€ ã«ã‚ˆã‚‹ä½æŠµæŠ—åŒ– | Grow raised S/D regions for reduced resistance |
| **æ¡ä»¶ / Conditions** | Selective Si/SiGe Epi, é«˜ã• 20â€“30 nm | Selective Si/SiGe Epi, height 20â€“30 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | çµæ™¶æ¬ é™¥ãƒ»ãƒ•ã‚¡ã‚»ãƒƒãƒˆå½¢æˆã®æŠ‘åˆ¶ãŒéµ | Suppress crystal defects and facet formation |

---

## ğŸ”¸ Step 14ï¼šãƒ€ãƒŸãƒ¼ã‚²ãƒ¼ãƒˆé™¤å» / Dummy Gate Removal

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | Polyã‚²ãƒ¼ãƒˆé™¤å»ã«ã‚ˆã‚‹High-kã‚²ãƒ¼ãƒˆã®æº–å‚™ | Remove dummy gate to prepare for High-k/Metal gate |
| **æ¡ä»¶ / Conditions** | TMAHç­‰ã®é¸æŠã‚¨ãƒƒãƒãƒ³ã‚° | Selective etch using TMAH or similar |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒŠãƒã‚·ãƒ¼ãƒˆæå‚·ã‚’é˜²ãç©ã‚„ã‹ãªé™¤å»ãƒ—ãƒ­ã‚»ã‚¹ | Gentle etch to avoid nanosheet damage |

---

## ğŸ”¸ Step 15ï¼šHigh-k/Metalã‚²ãƒ¼ãƒˆå½¢æˆ / High-k / Metal Gate Stack Deposition

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ã‚²ãƒ¼ãƒˆå…¨å‘¨ã‚’åŒ…å›²ã™ã‚‹é«˜èª˜é›»ä½“ï¼‹ãƒ¡ã‚¿ãƒ«å½¢æˆ | Form fully surrounding High-k dielectric and metal gate |
| **æ¡ä»¶ / Conditions** | ALDã«ã‚ˆã‚‹HfOâ‚‚ã€TiN/TiAlNç­‰ | HfOâ‚‚ via ALD, TiN/TiAlN stack |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å…¨é¢åŒ…å›²æ€§ã¨ã—ãã„å€¤åˆ¶å¾¡ã®ä¸¡ç«‹ | Achieve full gate wrap and threshold tuning |

---

## ğŸ”¸ Step 16ï¼šS/Dæœ¬æ³¨å…¥ / S/D Implantation

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã®æœ¬æ³¨å…¥ã«ã‚ˆã‚‹ä½æŠµæŠ—åŒ– | Main implant to reduce S/D resistance |
| **æ¡ä»¶ / Conditions** | Bâº / Asâºã€~10Â¹âµ cmâ»Â²ã€30â€“80 keV | Bâº / Asâº, ~10Â¹âµ cmâ»Â², 30â€“80 keV |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | æ‹¡æ•£æŠ‘åˆ¶ã¨ã‚¢ãƒ³ã‚°ãƒ«æ³¨å…¥ã«ã‚ˆã‚‹æå‚·é˜²æ­¢ | Use angled implantation and diffusion suppression |

---

## ğŸ”¸ Step 17ï¼šæ´»æ€§åŒ–ã‚¢ãƒ‹ãƒ¼ãƒ« / Dopant Activation Anneal

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | æ³¨å…¥ä¸ç´”ç‰©ã®æ´»æ€§åŒ–ã¨çµæ™¶ä¿®å¾© | Activate dopants and repair crystal defects |
| **æ¡ä»¶ / Conditions** | Spike RTA ~1050Â°C, æ•°ç§’ | Spike RTA at ~1050Â°C, several seconds |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | æ´»æ€§åŒ–ã¨ãƒãƒ£ãƒãƒ«ä¿æŒã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ• | Balance between activation and channel preservation |

---

## ğŸ”¸ Step 18ï¼šã‚·ãƒªã‚µã‚¤ãƒ‰å½¢æˆ / Silicide Formation

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | S/Dã¨ã‚²ãƒ¼ãƒˆã«ä½æŠµæŠ—ã‚·ãƒªã‚µã‚¤ãƒ‰ã‚’å½¢æˆ | Form low-resistance silicide on S/D and gate |
| **æ¡ä»¶ / Conditions** | Ni/Coã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ã‚¢ãƒ‹ãƒ¼ãƒ« | Ni or Co sputtering + annealing |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | éå‰°æ‹¡æ•£ã‚„ãƒŠãƒã‚·ãƒ¼ãƒˆæå‚·ã®å›é¿ | Prevent over-diffusion and nanosheet damage |

---

## ğŸ”¸ Step 19ï¼šå±¤é–“çµ¶ç¸è†œå½¢æˆ / ILD Deposition

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | é…ç·šå±¤ã¨ã®çµ¶ç¸å½¢æˆ | Electrically isolate from interconnect layers |
| **æ¡ä»¶ / Conditions** | SiOâ‚‚ã¾ãŸã¯SiCOHè†œã€PECVDã€~400 nm | SiOâ‚‚ or SiCOH by PECVD, ~400 nm thick |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã‚¹ãƒˆãƒ¬ã‚¹ã¨å……å¡«æ€§ã®ãƒãƒ©ãƒ³ã‚¹ | Balance stress and fill capability |

---

## ğŸ”¸ Step 20ï¼šCMPå¹³å¦åŒ– / ILD CMP

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ILDè¡¨é¢ã®å¹³å¦åŒ–å‡¦ç† | Planarize the ILD surface |
| **æ¡ä»¶ / Conditions** | CMPã‚¹ãƒ©ãƒªãƒ¼ + SiNã‚¹ãƒˆãƒƒãƒ—å±¤ | CMP slurry with SiN stop layer |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | éç ”ç£¨ã¨æ¬ é™¥æŠ‘åˆ¶ | Avoid over-polishing and defects |

---

## ğŸ”¸ Step 21ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Contact Hole Lithography

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | S/Dãƒ»ã‚²ãƒ¼ãƒˆã¨ã®æ¥ç¶šå­”ã‚’å®šç¾© | Define vias for connection to S/D and gate |
| **æ¡ä»¶ / Conditions** | ArFã¾ãŸã¯EUVéœ²å…‰ã€CD ~30â€“50 nm | ArF or EUV lithography, CD ~30â€“50 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | é¸æŠæ€§ã¨CDç²¾åº¦ã®é«˜ã„ãƒ—ãƒ­ã‚»ã‚¹ãŒå¿…è¦ | Requires high selectivity and CD precision |

---

## ğŸ”¸ Step 22ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆã‚¨ãƒƒãƒ / Contact Etch

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | å®šç¾©ã•ã‚ŒãŸã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«ã‚’ã‚¨ãƒƒãƒãƒ³ã‚°ã—S/Dã‚„ã‚²ãƒ¼ãƒˆã‚’éœ²å‡º | Etch defined contact holes to expose S/D or gate |
| **æ¡ä»¶ / Conditions** | ãƒ•ãƒ«ã‚ªãƒ­ã‚«ãƒ¼ãƒœãƒ³ç³»RIEã€ã‚¨ãƒƒãƒã‚¹ãƒˆãƒƒãƒ—å±¤æ´»ç”¨ | Fluorocarbon-based RIE with etch-stop layer |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã‚ªãƒ¼ãƒãƒ¼ã‚¨ãƒƒãƒã«ã‚ˆã‚‹ãƒªãƒ¼ã‚¯çµŒè·¯ç”Ÿæˆã‚’å›é¿ | Avoid leakage path formation due to over-etching |

---

## ğŸ”¸ Step 23ï¼šãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰å±¤å½¢æˆï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼‰  
**Barrier and Seed Deposition (Contact)**

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ã‚³ãƒ³ãƒ•ã‚©ãƒ¼ãƒãƒ«ãªãƒãƒªã‚¢/ã‚·ãƒ¼ãƒ‰å±¤ã‚’å½¢æˆã—éŠ…åŸ‹è¾¼ã«å‚™ãˆã‚‹ | Form conformal barrier/seed layers for Cu plating |
| **æ¡ä»¶ / Conditions** | TiN/TaNï¼ˆALDï¼‰ï¼‹ Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰ã€è†œåš ~5â€“50 nm | TiN/TaN by ALD + Cu seed via PVD, thickness ~5â€“50 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | é«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”ã§ã®è¢«è¦†æ€§ã¨ç•Œé¢å¯†ç€ãŒé‡è¦ | Crucial for high aspect-ratio step coverage and adhesion |

---

## ğŸ”¸ Step 24ï¼šéŠ…é›»è§£ãƒ¡ãƒƒã‚­ï¼ˆECPï¼‰ / Copper Electrochemical Plating

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«å†…ã‚’éŠ…ã§ãƒœã‚¤ãƒ‰ãªãå……å¡« | Void-free fill of contact holes with copper |
| **æ¡ä»¶ / Conditions** | é…¸æ€§Cuç¡«é…¸æµ´ã€é›»æµå¯†åº¦åˆ¶å¾¡ã€ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ« ~200â€“400 nm | Acidic Cu sulfate bath, controlled current density, overfill ~200â€“400 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | æ·»åŠ å‰¤ï¼ˆãƒ¬ãƒ™ãƒ©ãƒ¼ã€ã‚µãƒ—ãƒ¬ãƒƒã‚µãƒ¼ï¼‰ã®é¸å®šãŒå……å¡«å“è³ªã‚’å·¦å³ | Additive tuning (leveler/suppressor) critical for void control |

---

## ğŸ”¸ Step 25ï¼šCMPï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆéŠ…ï¼‰ / CMP of Contact Copper

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | éŠ…ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«ã®é™¤å»ã¨ILDã®å¹³å¦åŒ– | Remove Cu overfill and planarize ILD |
| **æ¡ä»¶ / Conditions** | Cuç”¨CMPã‚¹ãƒ©ãƒªãƒ¼ã€ã‚¨ãƒ³ãƒ‰ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡ | Cu-selective CMP slurry, endpoint control |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | éç ”ç£¨ã«ã‚ˆã‚‹ILDå‡¹ã¿ã‚„Cuæ®‹è†œã‚’é˜²æ­¢ | Prevent ILD erosion and residual Cu after polishing |

---

## ğŸ”¸ Step 26ï¼šILDå †ç©ï¼ˆé…ç·šå±¤ç›´å‰ï¼‰ / ILD Deposition over Contact

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ç¬¬1å±¤é…ç·šï¼ˆM1ï¼‰ã«å‘ã‘ãŸçµ¶ç¸è†œã®å½¢æˆ | Form interlayer dielectric above contacts before M1 |
| **æ¡ä»¶ / Conditions** | SiCOHã‚„SiOCãªã©ã®ä½kè†œã€PECVDã€~300â€“500 nm | Low-k film (e.g., SiCOH), PECVD, thickness ~300â€“500 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ä½å¯„ç”Ÿå®¹é‡ã¨è‰¯å¥½ãªã‚­ãƒ£ãƒƒãƒ”ãƒ³ã‚°ç‰¹æ€§ãŒæ±‚ã‚ã‚‰ã‚Œã‚‹ | Requires low parasitic capacitance and good capping properties |

---

## ğŸ”¸ Step 27ï¼šM1ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ãƒ»ã‚¨ãƒƒãƒ / M1 Lithography and Etch

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ç¬¬1å±¤ãƒ¡ã‚¿ãƒ«é…ç·šã®å½¢çŠ¶å®šç¾© | Define metal-1 wiring patterns |
| **æ¡ä»¶ / Conditions** | ArFã¾ãŸã¯EUVéœ²å…‰ã€CD ~20â€“30 nmã€RIEåŠ å·¥ | ArF/EUV lithography, CD ~20â€“30 nm, RIE |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å¾®ç´°ãƒ©ã‚¤ãƒ³ã®å½¢çŠ¶ä¿æŒã¨CDåˆ¶å¾¡ãŒé‡è¦ | Critical for line profile integrity and CD control |

---

## ğŸ”¸ Step 28ï¼šM1ãƒãƒªã‚¢ï¼ã‚·ãƒ¼ãƒ‰å½¢æˆ / Barrier and Seed Deposition for M1

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | Cué›»è§£ã‚ã£ãã«å…ˆç«‹ã¤ãƒãƒªã‚¢ã¨Cuã‚·ãƒ¼ãƒ‰å±¤å½¢æˆ | Prepare for Cu ECP by depositing barrier and seed layers |
| **æ¡ä»¶ / Conditions** | Ta/TaNï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰ã€ãƒãƒªã‚¢5â€“10 nmã€ã‚·ãƒ¼ãƒ‰ ~50 nm | Ta/TaN (ALD), Cu seed (PVD), barrier 5â€“10 nm, seed ~50 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒˆãƒ¬ãƒ³ãƒï¼ãƒ“ã‚¢å†…éƒ¨ã¸ã®å‡ä¸€å †ç©ãŒä¸å¯æ¬  | Uniform deposition into trenches and vias is essential |

---

## ğŸ”¸ Step 29ï¼šéŠ…ECPï¼ˆM1ï¼‰ / Copper ECP for M1

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒ“ã‚¢ãƒ»ãƒˆãƒ¬ãƒ³ãƒå†…ã‚’éŠ…ã§åŸ‹ã‚ã‚‹ | Fill vias/trenches with copper |
| **æ¡ä»¶ / Conditions** | é…¸æ€§Cuæµ´ã€æ·»åŠ å‰¤åˆ¶å¾¡ã€ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ« | Acidic Cu bath, additive control, overfill |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒœã‚¤ãƒ‰ãƒ•ãƒªãƒ¼ã¨å¾Œå·¥ç¨‹CMPã¸ã®æ•´åˆãŒå¿…è¦ | Void-free fill and CMP compatibility are critical |

---

## ğŸ”¸ Step 30ï¼šCMPï¼ˆM1éŠ…ï¼‰ / CMP of M1 Copper

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | éŠ…ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ•ã‚£ãƒ«é™¤å»ã¨å¹³å¦åŒ– | Remove Cu overfill and planarize the surface |
| **æ¡ä»¶ / Conditions** | CMPã‚¹ãƒ©ãƒªãƒ¼ã€Cué¸æŠæ€§é«˜ã€ã‚¨ãƒ³ãƒ‰ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡ | CMP slurry with Cu selectivity, endpoint detection |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | é¢å†…å‡ä¸€æ€§ã¨ãƒ‡ã‚£ãƒƒã‚·ãƒ¥/ã‚¨ãƒ­ãƒ¼ã‚¸ãƒ§ãƒ³æŠ‘åˆ¶ | Intra-wafer uniformity, suppression of dishing/erosion |

---

## ğŸ”¸ Step 31ï¼šå±¤é–“çµ¶ç¸è†œå †ç©ï¼ˆM1â€“M2ï¼‰  
**ILD Deposition Between M1 and M2**

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | M1ã¨M2é–“ã®çµ¶ç¸å±¤å½¢æˆï¼ˆä½kï¼‰ | Form low-k ILD between M1 and M2 |
| **æ¡ä»¶ / Conditions** | PECVDã«ã‚ˆã‚ŠSiCOHç³»ä½kè†œã€åšã• ~400 nm | SiCOH low-k film by PECVD, ~400 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | RCé…å»¶ä½æ¸›ã®ãŸã‚ã®kå€¤æœ€é©åŒ– | Optimize dielectric constant to reduce RC delay |

---

## ğŸ”¸ Step 32ï¼šä¸Šä½ãƒ¡ã‚¿ãƒ«ãƒªã‚½ãƒ»ã‚¨ãƒƒãƒï¼ˆM2ã€œMxï¼‰  
**Higher Metal Lithography and Etch (M2â€“Mx)**

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | M2ã€œæœ€ä¸Šå±¤ãƒ¡ã‚¿ãƒ«ã®ãƒ“ã‚¢ï¼ãƒ©ã‚¤ãƒ³ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | Define vias/lines for M2 to top metal layers |
| **æ¡ä»¶ / Conditions** | EUV/ArFéœ²å…‰ã€RIEã‚¨ãƒƒãƒã€CD ~20â€“30 nm | EUV/ArF lithography, RIE etch, CD ~20â€“30 nm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å¤šå±¤é…ç·šã§ã®ã‚¢ãƒ©ã‚¤ãƒ¡ãƒ³ãƒˆèª¤å·®æœ€å°åŒ– | Minimize alignment error across multiple layers |

---

## ğŸ”¸ Step 33ï¼šãƒãƒªã‚¢ãƒ»ã‚·ãƒ¼ãƒ‰ï¼éŠ…ECPï¼ˆM2ã€œMxï¼‰  
**Barrier, Seed & Cu Plating for M2â€“Mx**

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | å„é…ç·šå±¤ã®éŠ…åŸ‹è¾¼æº–å‚™ã¨å……å¡« | Prepare and fill each metal layer with Cu |
| **æ¡ä»¶ / Conditions** | TaNãƒãƒªã‚¢ï¼ˆALDï¼‰ã€Cuã‚·ãƒ¼ãƒ‰ï¼ˆPVDï¼‰ã€ECP | TaN (ALD), Cu seed (PVD), electroplating |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å¤šå±¤ç©å±¤ã«ã‚ˆã‚‹æ®‹ç•™å¿œåŠ›ã¨ãƒœã‚¤ãƒ‰åˆ¶å¾¡ | Stress and void control in multilayer stacks |

---

## ğŸ”¸ Step 34ï¼šä¸Šä½é…ç·šCMP / CMP of Higher Metal Layers

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | å„ãƒ¡ã‚¿ãƒ«å±¤ã®è¡¨é¢å¹³å¦åŒ–ã¨æ§‹é€ ç¢ºç«‹ | Planarize and define each upper metal layer |
| **æ¡ä»¶ / Conditions** | CMPã‚¹ãƒ©ãƒªãƒ¼ã€ã‚¿ãƒ¼ã‚²ãƒƒãƒˆã‚¨ãƒ³ãƒ‰ãƒã‚¤ãƒ³ãƒˆåˆ¶å¾¡ | CMP slurry with endpoint monitoring |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | RCç‰¹æ€§ãƒ»ãƒªã‚½ç²¾åº¦ç¶­æŒã®ãŸã‚ã®CMPãƒ—ãƒ­ã‚»ã‚¹æœ€é©åŒ– | Optimize CMP to maintain RC integrity and litho accuracy |

---

## ğŸ”¸ Step 35ï¼šã‚­ãƒ£ãƒƒãƒ—å±¤å †ç© / Cap Layer Deposition

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | Cué…ç·šã®é…¸åŒ–ãƒ»æ‹¡æ•£é˜²æ­¢ | Prevent oxidation and diffusion of Cu |
| **æ¡ä»¶ / Conditions** | SiN/SiCNã€PECVDã€20â€“50 nm | SiN/SiCN by PECVD, 20â€“50 nm thick |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒãƒªã‚¢æ€§èƒ½ã¨æ©Ÿæ¢°å¿œåŠ›ã®ä¸¡ç«‹ | Balance between barrier and stress characteristics |

---

## ğŸ”¸ Step 36ï¼šãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³å±¤å½¢æˆ / Passivation Layer Deposition

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | å¤–éƒ¨ç’°å¢ƒã‹ã‚‰ã®ä¿è­·å±¤å½¢æˆ | Protect device from external contamination |
| **æ¡ä»¶ / Conditions** | SiN or SiOâ‚‚ã€PECVDã€0.5â€“1.0 Âµm | SiN/SiOâ‚‚ by PECVD, 0.5â€“1.0 Âµm thick |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã‚¯ãƒ©ãƒƒã‚¯é˜²æ­¢ã¨å¯†ç€æ€§ç¢ºä¿ | Crack prevention and adhesion reliability |

---

## ğŸ”¸ Step 37ï¼šãƒ‘ãƒƒãƒ‰é–‹å£ / Pad Opening Lithography & Etch

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | UBMãƒ¡ã‚¿ãƒ«æ¥ç¶šéƒ¨ã®é–‹å£å½¢æˆ | Form openings to access UBM pads |
| **æ¡ä»¶ / Conditions** | ArFéœ²å…‰ã€RIEã§ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³é–‹å£ | ArF lithography + RIE |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | Cuãƒ€ãƒ¡ãƒ¼ã‚¸æœ€å°åŒ– | Minimize Cu damage during etch |

---

## ğŸ”¸ Step 38ï¼šUBMå½¢æˆ / Under Bump Metallization (UBM)

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒãƒ³ãƒ—å½¢æˆã®ãŸã‚ã®å¤šå±¤é‡‘å±å½¢æˆ | Form multilayer metals for bump attachment |
| **æ¡ä»¶ / Conditions** | NiV/Cu/Auç­‰ã€PVDï¼‹é›»è§£ãƒ¡ãƒƒã‚­ã€~10 Âµm | NiV/Cu/Au via PVD + electroplating, ~10 Âµm |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã¯ã‚“ã æ¿¡ã‚Œæ€§ãƒ»å¯†ç€æ€§ã®æœ€é©åŒ– | Optimize solder wettability and adhesion |

---

## ğŸ”¸ Step 39ï¼šã‚¦ã‚¨ãƒè–„åŒ– / Wafer Thinning

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒãƒƒãƒ—ã®è–„å‹åŒ–ãƒ»3Då®Ÿè£…å¯¾å¿œ | Enable thin package and 3D integration |
| **æ¡ä»¶ / Conditions** | ãƒãƒƒã‚¯ã‚°ãƒ©ã‚¤ãƒ³ãƒ‰ + CMPã€åšã• ~100 Âµmä»¥ä¸‹ | Back grinding + CMP to ~100 Âµm or less |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒãƒƒãƒ—å‰²ã‚Œãƒ»æ­ªã¿é˜²æ­¢ | Prevent cracking and warping |

---

## ğŸ”¸ Step 40ï¼šTSV & ãƒã‚¤ã‚¯ãƒ­ãƒãƒ³ãƒ—å½¢æˆ / TSV and Microbump Formation

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | 3D ICæ¥ç¶šã®ãŸã‚ã®å‚ç›´é…ç·šå½¢æˆ | Create vertical interconnects for 3D IC |
| **æ¡ä»¶ / Conditions** | DRIE + CuåŸ‹è¾¼ã€SnAgãƒãƒ³ãƒ—å½¢æˆ | DRIE, Cu fill, SnAg bump plating |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | TSVå†…ã®ãƒœã‚¤ãƒ‰ãƒ»äº€è£‚é˜²æ­¢ | Prevent voids and cracks in TSVs |

---

## ğŸ”¸ Step 41ï¼šæœ€çµ‚ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³ / Final Passivation

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ä¿¡é ¼æ€§ã®æœ€çµ‚ä¿è­· | Final environmental protection |
| **æ¡ä»¶ / Conditions** | SiN/SiOâ‚‚ã€PECVDã€~1.0 Âµm | SiN/SiOâ‚‚ by PECVD, ~1.0 Âµm thick |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | å¿œåŠ›ç·©å’Œã¨ãƒãƒƒãƒ—ä¿è­·ã®ä¸¡ç«‹ | Balance between stress relief and protection |

---

## ğŸ”¸ Step 42ï¼šã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆï¼ˆæœ€çµ‚ï¼‰/ Final Wafer Test

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒãƒƒãƒ—é›»æ°—ç‰¹æ€§ã®æœ€çµ‚æ¤œæŸ» | Final electrical test of chips |
| **æ¡ä»¶ / Conditions** | ATEã€Iâ‚—â‚‘â‚â‚–, Vâ‚œâ‚•, é…å»¶ãªã©è©•ä¾¡ | ATE, leakage, threshold, delay test |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | GAAæ§‹é€ ã®ã°ã‚‰ã¤ãæŠŠæ¡ãŒé‡è¦ | Must monitor Vt variation due to GAA |

---

## ğŸ”¸ Step 43ï¼šãƒ€ã‚¤ã‚·ãƒ³ã‚° / Wafer Dicing

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | å€‹åˆ¥ãƒãƒƒãƒ—ã¸åˆ†å‰² | Separate dies for packaging |
| **æ¡ä»¶ / Conditions** | ãƒ¬ãƒ¼ã‚¶ãƒ¼ã¾ãŸã¯ã‚½ãƒ¼ã‚¤ãƒ³ã‚° | Laser scribing or mechanical saw |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ã‚¦ã‚¨ãƒç ´æãƒ»ãƒãƒªæœ€å°åŒ– | Minimize cracks and chipping |

---

## ğŸ”¸ Step 44ï¼šãƒ€ã‚¤ã‚¢ã‚¿ãƒƒãƒ / Die Attach

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | ãƒãƒƒãƒ—ã‚’ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸åŸºæ¿ã¸å®Ÿè£… | Attach chip to substrate |
| **æ¡ä»¶ / Conditions** | æ¥ç€å‰¤ã€ç†±åœ§ç€ãªã© | Adhesive or thermal compression |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ç†±ä¼å°ã¨å¹³å¦æ€§ã®ç¢ºä¿ | Ensure good thermal path and flatness |

---

## ğŸ”¸ Step 45ï¼šãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ— or ãƒ¯ã‚¤ãƒ¤ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°  
**Flip-Chip Bonding or Wire Bonding**

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | åŸºæ¿ã¨ãƒãƒƒãƒ—ã‚’é›»æ°—çš„ã«æ¥ç¶š | Electrically connect chip and substrate |
| **æ¡ä»¶ / Conditions** | SnAgãƒªãƒ•ãƒ­ãƒ¼ or Au/Cuãƒ¯ã‚¤ãƒ¤ | SnAg reflow or Au/Cu wire |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | æ¥åˆä¿¡é ¼æ€§ã¨ç†±æ­ªã¿åˆ¶å¾¡ | Joint reliability and stress control |

---

## ğŸ”¸ Step 46ï¼šã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ã‚£ãƒ« / Underfill Application

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | æ¥åˆéƒ¨ã®æ©Ÿæ¢°çš„ä¿è­· | Protect joints against mechanical stress |
| **æ¡ä»¶ / Conditions** | ã‚¨ãƒã‚­ã‚·ç³»ææ–™ã€åŠ ç†±ç¡¬åŒ– | Epoxy material, thermal cure |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒœã‚¤ãƒ‰ãƒ¬ã‚¹å……å¡«ã€C.T.Eæ•´åˆ | Void-free fill, CTE matching |

---

## ğŸ”¸ Step 47ï¼šæœ€çµ‚è©¦é¨“ã¨ãƒãƒ¼ã‚­ãƒ³ã‚° / Final Test and Marking

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | æœ€çµ‚å“è³ªæ¤œæŸ»ã¨è£½å“ãƒãƒ¼ã‚­ãƒ³ã‚° | Final quality check and device marking |
| **æ¡ä»¶ / Conditions** | è‡ªå‹•è©¦é¨“æ©Ÿï¼ˆATEï¼‰ã€ãƒ¬ãƒ¼ã‚¶ãƒ¼å°å­— | ATE testing and laser marking |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ãƒˆãƒ¬ãƒ¼ã‚µãƒ“ãƒªãƒ†ã‚£ã¨çµ±è¨ˆç®¡ç† | Maintain traceability and statistical control |

---

## ğŸ”¸ Step 48ï¼šãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚° / Final Packaging

| é …ç›® | æ—¥æœ¬èª / Japanese | è‹±èª / English |
|------|------------------|----------------|
| **ç›®çš„ / Purpose** | é¡§å®¢å‘ã‘æœ€çµ‚ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å°æ­¢ | Final sealing and delivery-ready package |
| **æ¡ä»¶ / Conditions** | WLP / FC-CSP / FOWLP / SiPãªã© | WLP, FC-CSP, FOWLP, SiP, etc. |
| **æŠ€è¡“è¦ç‚¹ / Key Points** | ç†±è¨­è¨ˆãƒ»æ­©ç•™ã¾ã‚Šãƒ»ã‚³ã‚¹ãƒˆã®æœ€é©åŒ– | Balance between thermal design, yield, and cost |

---

