{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553734661252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553734661268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 20:57:41 2019 " "Processing started: Wed Mar 27 20:57:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553734661268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734661268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off milestone2 -c milestone2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off milestone2 -c milestone2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734661268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553734662752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553734662752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/milestonetwo/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734673297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734673297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/milestonetwo/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734673453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734673453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/milestonetwo/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734673609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734673609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734673766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734673766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone2.v 11 11 " "Found 11 design units, including 11 entities, in source file milestone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "2 automaton " "Found entity 2: automaton" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga " "Found entity 3: vga" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_c " "Found entity 4: vga_c" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "5 select_rate_divider " "Found entity 5: select_rate_divider" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "6 board_datapath " "Found entity 6: board_datapath" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "7 board_control " "Found entity 7: board_control" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "8 row_selector " "Found entity 8: row_selector" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "9 state_calculator " "Found entity 9: state_calculator" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "10 board " "Found entity 10: board" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex_decoder " "Found entity 11: hex_decoder" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734674047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734674047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "curr_rule milestone2.v(50) " "Verilog HDL Implicit Net warning at milestone2.v(50): created implicit net for \"curr_rule\"" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734674078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rule_val milestone2.v(81) " "Verilog HDL Implicit Net warning at milestone2.v(81): created implicit net for \"rule_val\"" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734674078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "milestone2 " "Elaborating entity \"milestone2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553734675172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:visual " "Elaborating entity \"vga\" for hierarchy \"vga:visual\"" {  } { { "milestone2.v" "visual" { Text "W:/milestonetwo/milestone2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734675313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga:visual\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga:visual\|vga_adapter:VGA\"" {  } { { "milestone2.v" "VGA" { Text "W:/milestonetwo/milestone2.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734675453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga:visual\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga:visual\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734675500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734675781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734675813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734675813 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553734675813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "W:/milestonetwo/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734676047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734676047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734676078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "W:/milestonetwo/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734676360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734676360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "W:/milestonetwo/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734676391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "W:/milestonetwo/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734676641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734676641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "W:/milestonetwo/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734676688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "W:/milestonetwo/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734677031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga:visual\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "W:/milestonetwo/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga:visual\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga:visual\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/milestonetwo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/milestonetwo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553734677406 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/milestonetwo/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553734677406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/milestonetwo/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553734677688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga:visual\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga:visual\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga:visual\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/milestonetwo/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_c vga:visual\|vga_c:v0 " "Elaborating entity \"vga_c\" for hierarchy \"vga:visual\|vga_c:v0\"" {  } { { "milestone2.v" "v0" { Text "W:/milestonetwo/milestone2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 milestone2.v(220) " "Verilog HDL assignment warning at milestone2.v(220): truncated value with size 32 to match size of target (4)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(222) " "Verilog HDL assignment warning at milestone2.v(222): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(224) " "Verilog HDL assignment warning at milestone2.v(224): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_x milestone2.v(220) " "Verilog HDL Always Construct warning at milestone2.v(220): inferring latch(es) for variable \"next_x\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_y milestone2.v(220) " "Verilog HDL Always Construct warning at milestone2.v(220): inferring latch(es) for variable \"next_y\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "plot milestone2.v(197) " "Output port \"plot\" at milestone2.v(197) has no driver" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_y\[0\] milestone2.v(221) " "Inferred latch for \"next_y\[0\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_y\[1\] milestone2.v(221) " "Inferred latch for \"next_y\[1\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_y\[2\] milestone2.v(221) " "Inferred latch for \"next_y\[2\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_x\[0\] milestone2.v(221) " "Inferred latch for \"next_x\[0\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_x\[1\] milestone2.v(221) " "Inferred latch for \"next_x\[1\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_x\[2\] milestone2.v(221) " "Inferred latch for \"next_x\[2\]\" at milestone2.v(221)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734677922 "|milestone2|vga:visual|vga_c:v0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "automaton automaton:a0 " "Elaborating entity \"automaton\" for hierarchy \"automaton:a0\"" {  } { { "milestone2.v" "a0" { Text "W:/milestonetwo/milestone2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678047 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cells milestone2.v(70) " "Output port \"cells\" at milestone2.v(70) has no driver" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553734678047 "|milestone2|automaton:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_control automaton:a0\|board_control:c0 " "Elaborating entity \"board_control\" for hierarchy \"automaton:a0\|board_control:c0\"" {  } { { "milestone2.v" "c0" { Text "W:/milestonetwo/milestone2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(343) " "Verilog HDL assignment warning at milestone2.v(343): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553734678172 "|milestone2|automaton:a0|board_control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_selector automaton:a0\|board_control:c0\|row_selector:r0 " "Elaborating entity \"row_selector\" for hierarchy \"automaton:a0\|board_control:c0\|row_selector:r0\"" {  } { { "milestone2.v" "r0" { Text "W:/milestonetwo/milestone2.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_calculator automaton:a0\|board_control:c0\|state_calculator:s0 " "Elaborating entity \"state_calculator\" for hierarchy \"automaton:a0\|board_control:c0\|state_calculator:s0\"" {  } { { "milestone2.v" "s0" { Text "W:/milestonetwo/milestone2.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_datapath automaton:a0\|board_datapath:d0 " "Elaborating entity \"board_datapath\" for hierarchy \"automaton:a0\|board_datapath:d0\"" {  } { { "milestone2.v" "d0" { Text "W:/milestonetwo/milestone2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board automaton:a0\|board_datapath:d0\|board:b0 " "Elaborating entity \"board\" for hierarchy \"automaton:a0\|board_datapath:d0\|board:b0\"" {  } { { "milestone2.v" "b0" { Text "W:/milestonetwo/milestone2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_rate_divider select_rate_divider:rate_divider " "Elaborating entity \"select_rate_divider\" for hierarchy \"select_rate_divider:rate_divider\"" {  } { { "milestone2.v" "rate_divider" { Text "W:/milestonetwo/milestone2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 milestone2.v(269) " "Verilog HDL assignment warning at milestone2.v(269): truncated value with size 32 to match size of target (27)" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553734678766 "|milestone2|select_rate_divider:rate_divider"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "milestone2.v(287) " "Verilog HDL Case Statement warning at milestone2.v(287): case item expression covers a value already covered by a previous case item" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 287 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1553734678766 "|milestone2|select_rate_divider:rate_divider"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "milestone2.v(270) " "Verilog HDL Case Statement information at milestone2.v(270): all case item expressions in this case statement are onehot" {  } { { "milestone2.v" "" { Text "W:/milestonetwo/milestone2.v" 270 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553734678766 "|milestone2|select_rate_divider:rate_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "milestone2.v" "h0" { Text "W:/milestonetwo/milestone2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734678891 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "HEX visual " "Port \"HEX\" does not exist in macrofunction \"visual\"" {  } { { "milestone2.v" "visual" { Text "W:/milestonetwo/milestone2.v" 41 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553734679203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553734679328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553734680078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 20:58:00 2019 " "Processing ended: Wed Mar 27 20:58:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553734680078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553734680078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553734680078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734680078 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553734681840 ""}
