<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <title>About Us | Architecture Research Lab</title>
    <link rel="stylesheet" href="stylesheets/site.css" />
  </head>

  <body style = "background-color: rgb(200, 210, 200);">
    <div class="top-nav">
      <a href="index.html">Home</a>
      <div class="dropdown">
          <a href="publications.html">Publications</a>
          <div class="dropdown-content">
              <a href="publications.html" class="dropbtn">Publications</a>
              <a href="conference-papers.html">Conference Papers</a>
              <a href="workshop-papers.html">Workshop Papers</a>
              <a href="theses.html">Theses</a>
              <a href="technical-reports.html">Technical Reports</a>
            </div>
      </div>
      <a href="presentations.html">Presentations</a>
      <div class="dropdown">
        <a class="current" href="research.html">Research</a>
        <div class="dropdown-content">
            <a class="dropbtn" href="research.html">Research</a>
            <a href="about-us.html">About Us</a>
            <a href="people.html">People</a>
        </div>
      </div>
      <div class="dropdown">
          <a href="tools.html">Tools</a>
          <div class="dropdown-content">
              <a class="dropbtn" href="tools.html">Tools</a>
              <a href="varius.html">VARIUS</a>
          </div>
      </div>
      <a href="contact.html">Contact</a>
      <img src="images/logo.png" style="float:right; padding-top:2px; padding-right: 10px;" width="auto" height="40"/>
      <img src="images/logo2.png" style="float:right; padding-top:9px; padding-right: 10px;" width="auto" height="25"/>
    </div>
    <br/>
    <h1 style="margin-left: 15px;">Computer Architecture Research Lab</h1>
    <h4 style="margin-left: 15px;">Computer Science and Engineering - The Ohio State University</h4>
    <br><hr><br>
    <img style="display: block; margin-left: auto; margin-right: auto;" src="images/arch_group1.png">
    <br/>
    <p style = "padding-left: 10px">
        The Computer Architecture Research Lab at Ohio State University is focused on developing the next generation secure and energy efficient architectures that meet the challenges of increasingly unreliable technology. More details on our research are available here.
    </p>
    <br/>
    <ul class="aboutus-ul">
        <li>
            <b>10/17/2019</b> - We were thrilled to organize MICRO-52 in Columbus! A welcome message to attendees from DK Panda and I. Pictures from the conference are available here.
        </li>
        <li>
            <b>07/01/2019</b> - Congratulations to Dr. Li Zhou on his PhD and new position at Twitter!
        </li>
        <li>
            <b>06/01/2017</b> - Congratulations to Dr. Anys Bacha on his new position as an Assistant Professor at University of Michigan-Dearborn.
        </li>
        <li>
            <b>04/25/2017</b> - Congratulations to newly minted Dr. Xiang Pan! Enjoy Qualcomm and Austin!
        </li>
        <li>
            <b>01/09/2016</b> - Congratulations to Dr. Anys Bacha!
        </li>
        <li>
            <b>01/20/2016</b> - Our new paper on voltage noise, EmerGPU: Understanding and Mitigating Resonance-Induced Voltage Noise in GPU Architectures, was accepted at ISPASS 2016.
        </li>
        <li>
            <b>11/24/2015</b> - Congratulations to Dr. Renji Thomas on his brand new PhD and good luck on his new career at Intel!
        </li>
        <li>
            <b>11/20/2015</b> - Our paper Core Tunneling: Variation-Aware Voltage Noise Mitigation in GPUs was accepted at HPCA 2016 and was nominated for the Best Paper Award. Congratulations Renji and team!
        </li>
        <li>
            <b>10/15/2015</b> - Congratulations to Dr. Naser Sedaghati on his new PhD and new job at Imagination Technologies!
        </li>
        <li>
            <b>9/05/2015</b> - Our paper “Authenticache: Harnessing Cache ECC for System Authentication” was accepted at MICRO 2015! Aloha!?
        </li>
        <li>
            <b>9/01/2014</b> Radu was promoted to Associate Professor.
        </li>
        <li>
            <b>4/14/2014</b> - Our alumnus, Timothy Miller, PhD ’12, new professor at Binghamton University, was recently awarded the Faculty Early Career Development (CAREER) award. This award supports junior faculty who exemplify the role of teacher-scholars through outstanding research, excellent education and the integration of education and research. Many congratulations Tim!
more news
        </li>
    </ul>

    <br/>
    <h2 style="text-align: center;"><span></span>Publications </h2>
    <br><hr><br>
    
    <table class="pub-table">
        <tr>
            <th>Publication</th>
            <th>Date</th>
            <th>Authors</th>
            <th>Publisher</th>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/resources/introspectre-isca2021.pdf">                    
                    IntroSpectre: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities
                    </a>
            </td>
            <td>June 2021</td>
            <td>Moein Ghaniyoun, Kristin Barber, Yinqian Zhang, Radu Teodorescu</td>
            <td>International Symposium on Computer Architecture (ISCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://dl.acm.org/doi/fullHtml/10.1145/3399670">
                    RNNFast: An Accelerator for Recurrent Neural Networks Using Domain Wall Memory
                </a>
            </td>
            <td>2020</td>
            <td>Mohammad Samavatian, Anys Bacha, Li Zhou, Radu Teodorescu</td>
            <td>ACM Journal on Emerging Technologies in Computing Systems, (JETC)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="http://web.cse.ohio-state.edu/~teodorescu.1/resources/papers/specshield_pact2019.pdf">
                SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels
                </a>
            </td>
            <td>September 2019</td>
            <td>Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu</td>
            <td>International Conference on Parallel Architectures and Compilation Techniques (PACT)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://ieeexplore.ieee.org/document/8714070">
                    Isolating Speculative Data to Prevent Transient Execution Attacks
                </a>
            </td>
            <td>2019</td>
            <td>Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu</td>
            <td>Computer Architecture Letters (CAL)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://dl.acm.org/doi/10.1145/3318216.3363312">
                    Adaptive parallel execution of deep neural networks on heterogeneous edge devices
                </a>
            </td>
            <td>2019</td>
            <td>Li Zhou, Mohammad Samavatian, Anys Bacha, Saikat Majumdar, Radu Teodorescu</td>
            <td>ACM/IEEE Symposium on Edge Computing, (SEC)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://ieeexplore.ieee.org/document/8615722">
                    NVCool: When Non-Volatile Caches Meet Cold Boot Attacks
                </a>
            </td>
            <td>2018</td>
            <td>Xiang Pan, Anys Bacha, Spencer Rudolph, Li Zhou, Yinqian Zhang, Radu Teodorescu</td>
            <td>IEEE International Conference on Computer Design (ICCD)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://dl.acm.org/doi/10.1145/3225058.3225136">
                    C-Graph: A highly efficient concurrent graph reachability query framework
                </a>
            </td>
            <td>2018</td>
            <td>Li Zhou, Ren Chen, Yinglong Xia, Radu Teodorescu</td>
            <td>International Conference on Parallel Processing (ICPP)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://ieeexplore.ieee.org/document/7967116">
                    Respin: Rethinking Near-Threshold Multiprocessor Design with Non-Volatile Memory
                </a>
            </td>
            <td>May 2017</td>
            <td>Xiang Pan, Anys Bacha and Radu Teodorescu</td>
            <td>IEEE International Parallel & Distributed Processing Symposium (IPDPS)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://ieeexplore.ieee.org/document/7783757/">
                    Snatch: Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks
                </a>
            </td>
            <td>October 2016</td>
            <td>Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa, Ulya Karpuzcu, Radu Teodorescu, Nam Sung Kim, Josep Torrellas</td>
            <td>International Symposium on Microarchitecture (MICRO)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://ieeexplore.ieee.org/document/7482076">
                    EmerGPU: Understanding and Mitigating Resonance-Induced Voltage Noise in GPU Architectures
                </a>
            </td>
            <td>April 2016</td>
            <td>Renji Thomas, Naser Sedaghati, Radu Teodorescu</td>
            <td>International Symposium on Performance Analysis of Systems and Software (ISPASS)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/thomas_hpca2016.pdf">
                    Core Tunneling: Variation-Aware Voltage Noise Mitigation in GPUs
                </a>
            </td>
            <td>March 2016</td>
            <td>Renji Thomas, Kristin Barber, Naser Sedaghati, Li Zhou, Radu Teodorescu</td>
            <td>International Symposium on High-Performance Computer Architecture (HPCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/bacha-micro15.pdf">
                    Authenticache: Harnessing Cache ECC for System Authentication
                </a>
            </td>
            <td>December 2015</td>
            <td>Anys Bacha and Radu Teodorescu</td>
            <td>International Symposium on Microarchitecture (MICRO)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/bacha-micro15.pdf">
                    Authenticache: Harnessing Cache ECC for System Authentication
                </a>
            </td>
            <td>December 2015</td>
            <td>Anys Bacha and Radu Teodorescu</td>
            <td>International Symposium on Microarchitecture (MICRO)</td>
        </tr>
        <tr>
            <td>Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors</td>
            <td>December 2014</td>
            <td>Anys Bacha and Radu Teodorescu</td>
            <td>International Symposium on Microarchitecture (MICRO)</td>
        </tr>
        <tr>
            <td>NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores
            </td>
            <td>October 2014</td>
            <td>Xiang Pan and Radu Teodorescu</td>
            <td>IEEE International Conference on Computer Design (ICCD)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/bacha-isca13.pdf">
                    Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II Processors
                </a>
            </td>
            <td>June 2013</td>
            <td>Anys Bacha and Radu Teodorescu</td>
            <td>International Symposium on Computer Architecture (ISCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/vrsync-isca12.pdf">
                    VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors
                </a>
            </td>
            <td>June 2012</td>
            <td>Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu</td>
            <td>International Symposium on Computer Architecture (ISCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/booster-hpca12.pdf">
                    Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips
                </a>
            </td>
            <td>February 2012</td>
            <td>Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu</td>
            <td>International Symposium on High-Performance Computer Architecture (HPCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/ntcvar-cal12.pdf">
                    Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units
                </a>
            </td>
            <td>2012</td>
            <td>Timothy Miller, Renji Thomas and Radu Teodorescu</td>
            <td>IEEE Computer Architecture Letters (CAL)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="http://onlinelibrary.wiley.com/doi/10.1002/cpe.2898/abstract">
                    Runtime failure rate targeting for energy-efficient reliability in chip microprocessors
                </a>
            </td>
            <td>July 2012</td>
            <td>Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu</td>
            <td>Concurrency and Computation: Practice and Experience (CCPE)</td>
        </tr>
        <tr>
            <td>StVEC: A Vector Instruction Extension for High Performance Stencil Computation</td>
            <td>October 2011</td>
            <td>Naser Sedaghati, Renji Thomas, Louis-Noel Pouchet, Radu Teodorescu, P. Sadayappan</td>
            <td>International Conference on Parallel Architectures and Compilation Techniques (PACT)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/parichute-micro2010.pdf">
                    Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches
                </a>
            </td>
            <td>December 2010</td>
            <td>Timothy Miller, James Dinan, Renji Thomas, Bruce Adcock and Radu Teodorescu</td>
            <td>International Symposium on Microarchitecture (MICRO)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-ISCA08.pdf">
                    Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors
                </a>
            </td>
            <td>June 2008</td>
            <td>Radu Teodorescu and Josep Torrellas</td>
            <td>35th International Symposium on Computer Architecture (ISCA)</td>
        </tr>
        <tr>
            <td>
                <a class="scarlet" href="https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/varius-tsm.pdf">
                    VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects
                </a>
            </td>
            <td>February 2008</td>
            <td>Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas</td>
            <td>IEEE Transactions on Semiconductor Manufacturing (IEEE TSM)</td>
        </tr>
  </body>
</html>