\hypertarget{group__RCCEx__I2C2__Clock__Source}{}\doxysection{I2\+C2 Clock Source}
\label{group__RCCEx__I2C2__Clock__Source}\index{I2C2 Clock Source@{I2C2 Clock Source}}
Collaboration diagram for I2\+C2 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}\label{group__RCCEx__I2C2__Clock__Source_ga8aad93752b3933f771ef44ad53afd6b7}} 
\#define {\bfseries RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}\label{group__RCCEx__I2C2__Clock__Source_ga6c973611f0026e17e06e140f708168d5}} 
\#define {\bfseries RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}\label{group__RCCEx__I2C2__Clock__Source_gab2d1849bb1ec2df29cab79843441e3cc}} 
\#define {\bfseries RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
