=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

Copied C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Copied file C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.filters
Done writing Tab View settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.filters
Done writing Tab View settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.filters
Done writing Tab View settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 347 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_01_a\data\processing_system7_v2_1_0.mpd line 347 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.filters
Done writing Tab View settings to:
	C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\etc\proc_module.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version not
   verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...
