<h1 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-Config10_litespecificationsandperformance(SSCorner)">Config10_lite specifications and performance (SS Corner)</h1><p> </p><h1 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-OverallSummary:">Overall Summary:</h1><p>All blocks are within the margin to be built at the 1.6GHz** target with the exception of the ioaiu with 2MB proxy cache which is currently 1.36GHz**. Some timing optimizations and a 2k SRAM is needed to close timing of this instance.</p><p> </p><p>Blocks builds:</p><ul><li><p>Synthesis Tool = Design Compiler -topographical</p></li><li><p>TSMC 7nm</p></li><li><p>target freq = 1.6GHz </p></li><li><p>Slow Corner reported: Slow process, 0.675v, 125C</p></li><li><p>5% limit on use of ULVT cells</p></li><li><p>15% clock uncertainty</p></li></ul><p> ** These were synthesized with DC_TOPO &amp; available SRAM’s [Doesn’t factor slow SRAMs, PnR, CTS...]</p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-IOAIUSummary:(noresiliency,QosEnabled)">IOAIU Summary: (no resiliency, QosEnabled)</h4><ul><li><p>Instance A-F are within a comfortable margin of the target frequency. A place&amp;route tool such as Fusion Compiler should correlate closely given they use similar constraints and SRAMs. </p></li><li><p>The “g” instance has a 2MB proxy cache and is below target. A memory compiler that can build 2k srams would greatly help this block</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="d531afc0-6464-474d-898c-496020cf4c1c" class="confluenceTable"><colgroup><col style="width: 107.0px;"/><col style="width: 122.0px;"/><col style="width: 68.0px;"/><col style="width: 63.0px;"/><col style="width: 75.0px;"/><col style="width: 76.0px;"/><col style="width: 64.0px;"/><col style="width: 85.0px;"/><col style="width: 77.0px;"/><col style="width: 73.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>IOAIU</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wData</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wAddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>useCache</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nSets</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWays</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>$size MB</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttDataBanks</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_a</strong></p></td><td data-highlight-colour="#fff0b3" class="confluenceTd"><p>1.49 GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.51 GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_c</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.60 GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_d</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.58 GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_e</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.57 GHz</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_f</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.58 GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p><strong>ioaiu_top_g</strong></p></td><td data-highlight-colour="#ff8f73" class="confluenceTd"><p>1.36 GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4096</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>2MB (SRAM)</p></td><td class="confluenceTd"><p>64 (SRAM)</p></td><td class="confluenceTd"><p>4</p></td></tr></tbody></table></div><p>useResiliency = 0 for all VictimBuffer = 1 for all</p><p> </p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DMISummary:(noresiliency,QosEnabled)">DMI Summary: (no resiliency, QosEnabled)</h4><ul><li><p>All DMI instances are within the timing closure margin at the Slow corner for various memory configurations</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="97bfe362-10fd-4e22-b241-7f0182211f00" class="confluenceTable"><colgroup><col style="width: 63.0px;"/><col style="width: 99.0px;"/><col style="width: 52.0px;"/><col style="width: 48.0px;"/><col style="width: 53.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 64.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DMI"><strong>DMI</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-achievedfrequency"><strong>achieved frequency</strong></h5><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-(target=1.6GHz)7nm">(target=1.6GHz) 7nm</h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DataWidth"><strong>Data Width</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-useAtomic"><strong>useAtomic</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-useCmc"><strong>useCmc</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-nSets"><strong>nSets</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-nWays"><strong>nWays</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-useScratchPad"><strong>useScratchPad</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-$sizeMB"><strong>$size MB</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-WrDataBuffer"><strong>Wr Data Buffer</strong></h5></td><td data-highlight-colour="#fffae6" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-qosCredits"><strong>qosCredits</strong></h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-dmi_a"><strong>dmi_a</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.51GHz">1.51 GHz</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-256b">256b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.1">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-2K">2K</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-16">16</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.2">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-2">2</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-SRAM">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-[0,0,0,0]">[0,0,0,0]</h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-dmi_b"><strong>dmi_b</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.54GHz">1.54 GHz</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-128b">128b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-0">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.3">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-4K">4K</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-16.1">16</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.4">1</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-4">4</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-SRAM.1">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-[0,0,0,0].1">[0,0,0,0]</h5></td></tr><tr><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-dmi_c"><strong>dmi_c</strong></h5></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-1.6GHz">1.6 GHz</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-256b.1">256b</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-0.1">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-0.2">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-NA">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-NA.1">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-0.3">0</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-NA.2">NA</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-SRAM.2">SRAM</h5></td><td class="confluenceTd"><h5 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-[0,0,0,0].2">[0,0,0,0]</h5></td></tr></tbody></table></div><p>useResiliency = 0 for all : Duplication = 0 for all : enableQos = 1 for all nRttCtrlEntries = 128 for all</p><p>nWttCtrlEntries = 64 for all : nDceRbEntries = 80 for all : nDmiRbEntries = 8 for all</p><p> </p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-CHIAIUSummary:(noresiliency,QosEnabled)">CHIAIU Summary: (no resiliency, QosEnabled)</h4><ul><li><p>The aiu block builds safely at the Slow corner for up to 256b data width</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="622b13a6-9169-4af4-ac9a-3cc7a2eebccf" class="confluenceTable"><colgroup><col style="width: 66.0px;"/><col style="width: 96.0px;"/><col style="width: 52.0px;"/><col style="width: 48.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/><col style="width: 63.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHIAIU</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Data Width</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Waddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nOttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nStshSnpInFlight</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nSnpInFlight</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>useResiliency</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>fnEnableQos</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>aiu_top_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>256b</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p><strong>aiu_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>128b</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>96</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr></tbody></table></div><p> </p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DCESummary:(noresiliency,QosEnabled)">DCE Summary: (no resiliency, QosEnabled)</h4><ul><li><p>The dce block is within the timing closure margin at the Slow corner with four snoop filters of various sizes</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="c59f2d4b-97c4-41a0-9c8f-6b759468bd69" class="confluenceTable"><colgroup><col style="width: 51.0px;"/><col style="width: 71.0px;"/><col style="width: 48.0px;"/><col style="width: 48.0px;"/><col style="width: 91.0px;"/><col style="width: 101.0px;"/><col style="width: 112.0px;"/><col style="width: 53.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/><col style="width: 49.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DCE</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wAdd</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWays</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter1</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter2</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>snoopfilter2&amp;3</strong></p><p><strong>sets/ways/victimEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nCachingAgents</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nAttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nTaggedMonitors</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RetryDepth</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RbCredits</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>SnpCredits</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>dce_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.52 GHz</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16k/16/28</p></td><td class="confluenceTd"><p>8k/20/2</p></td><td class="confluenceTd"><p>4k/16/20</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>6</p></td></tr></tbody></table></div><p> </p><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DIISummary:(noresiliency,QosEnabled)">DII Summary:(no resiliency, QosEnabled)</h4><ul><li><p>The dce instances can be built in the Slow corner with various data widths and Rb Credits</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="61f77c12-43a0-4b04-815d-a9457071250d" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 92.0px;"/><col style="width: 85.0px;"/><col style="width: 108.0px;"/><col style="width: 130.0px;"/><col style="width: 147.0px;"/><col style="width: 140.0px;"/><col style="width: 132.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DII</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>achieved frequency</strong></p><p>(target=1.6GHz) 7nm</p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Data Width</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>Waddr</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>RbCredits</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nRttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>nWttCtrlEntries</strong></p></td><td data-highlight-colour="#fffae6" class="confluenceTd"><p><strong>wLargestEndPoint</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_a</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.56 GHz</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>1073741824 kB</p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_b</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>24</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>67108864 kB</p></td></tr><tr><td class="confluenceTd"><p><strong>dii_top_c</strong></p></td><td data-highlight-colour="#57d9a3" class="confluenceTd"><p>1.6 GHz</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>1024 kB</p></td></tr></tbody></table></div><hr/><p /><hr/><h4 id="id-3.2Config10_liteParameterizationLimits(SSCorner)-DVESummary:(noresiliency)">DVE Summary:(no resiliency)</h4><ul><li><p>The dve meets timing of 1.6Ghz with no issues.</p></li></ul><p />