Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:13:11 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 matmultinst/am13_reg/am13_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.971ns (71.673%)  route 0.779ns (28.327%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 4.983 - 2.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.566     0.566 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.487     2.053    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.133 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     1.217     3.350    matmultinst/CLK
    DSP48_X0Y90                                                       r  matmultinst/am13_reg/am13_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y90          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      1.430     4.780 r  matmultinst/am13_reg/am13_reg/P[17]
                         net (fo=3, estimated)        0.772     5.552    matmultinst/p_0_in5_in[1]
    SLICE_X12Y224        LUT6 (Prop_lut6_I0_O)        0.043     5.595 r  matmultinst/Cx[3]_i_7/O
                         net (fo=1, routed)           0.000     5.595    matmultinst/n_8_Cx[3]_i_7
    SLICE_X12Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.841 r  matmultinst/Cx_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.007     5.848    matmultinst/n_8_Cx_reg[3]_i_1
    SLICE_X12Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.898 r  matmultinst/Cx_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     5.898    matmultinst/n_8_Cx_reg[7]_i_1
    SLICE_X12Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.948 r  matmultinst/Cx_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     5.948    matmultinst/n_8_Cx_reg[11]_i_1
    SLICE_X12Y227        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.100 r  matmultinst/Cx_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.100    matmultinst/Cx0[13]
    SLICE_X12Y227        FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
    Y31                                               0.000     2.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.000    tm3_clk_v0
    Y31                  IBUF (Prop_ibuf_I_O)         0.452     2.452 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.413     3.865    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.937 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     1.046     4.983    matmultinst/CLK
    SLICE_X12Y227                                                     r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.273     5.256    
                         clock uncertainty           -0.035     5.221    
    SLICE_X12Y227        FDRE (Setup_fdre_C_D)        0.076     5.297    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.297    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 -0.803    




