# Generated by Yosys 0.8 (Apio build) (git sha1 ebe5a35, gcc 5.5.0-12ubuntu1~14.04 -fPIC -Os)

.model top
.inputs CLK PIN_9
.outputs PIN_2 PIN_7 PIN_1 PIN_14 PIN_15 PIN_16 PIN_24 PIN_23 PIN_22 PIN_21 PIN_20 PIN_19 PIN_18 PIN_17
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=sample.sample I1=$abc$2296$n315 I2=adc_spi.r_case I3=$false O=$abc$2296$n1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=adc_spi.count[0] I1=adc_spi.count[1] I2=$abc$2296$n163 I3=$abc$2296$n164_1 O=$abc$2296$n162_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=adc_spi.count[8] I1=adc_spi.count[3] I2=adc_spi.count[5] I3=$false O=$abc$2296$n163
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=adc_spi.count[2] I1=adc_spi.count[4] I2=adc_spi.count[6] I3=adc_spi.count[7] O=$abc$2296$n164_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sample.count[0] I1=sample.count[7] I2=$abc$2296$n168 I3=$abc$2296$n169_1 O=$abc$2296$n11
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sample.count[4] I1=sample.count[5] I2=sample.count[6] I3=sample.count[8] O=$abc$2296$n168
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sample.count[9] I1=sample.count[1] I2=sample.count[2] I3=sample.count[3] O=$abc$2296$n169_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Count[1] I1=test.SPI_Master_Inst.r_SPI_Clk_Count[0] I2=$false I3=$false O=$abc$2296$n13
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$2296$n174_1 I1=$abc$2296$n214 I2=$abc$2296$n172_1 I3=test.r_CS_Inactive_Count[4] O=$abc$2296$n20
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=$abc$2296$n237 I1=$abc$2296$n214 I2=$abc$2296$n173_1 I3=$false O=$abc$2296$n172_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=test.r_SM_CS[0] I1=test.r_SM_CS[1] I2=$false I3=$false O=$abc$2296$n173_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=test.SPI_Master_Inst.o_TX_Ready I1=test.r_SM_CS[0] I2=test.r_SM_CS[1] I3=$false O=$abc$2296$n174_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$2296$n176_1 I1=test.r_CS_Inactive_Count[0] I2=$abc$2296$n177_1 I3=$false O=$abc$2296$n23
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n173_1 I2=$false I3=$false O=$abc$2296$n176_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n229 I2=$abc$2296$n173_1 I3=$abc$2296$n174_1 O=$abc$2296$n177_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$2296$n179_1 I1=$abc$2296$n180_1 I2=test.r_CS_Inactive_Count[1] I3=test.r_SM_CS[1] O=$abc$2296$n26
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111010101010
.gate SB_LUT4 I0=test.r_SM_CS[0] I1=test.SPI_Master_Inst.o_TX_Ready I2=test.r_SM_CS[1] I3=$false O=$abc$2296$n179_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$2296$n214 I1=test.r_CS_Inactive_Count[0] I2=test.r_SM_CS[0] I3=$false O=$abc$2296$n180_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$2296$n176_1 I1=test.r_CS_Inactive_Count[5] I2=$abc$2296$n182_1 I3=$false O=$abc$2296$n29
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n239 I2=$abc$2296$n173_1 I3=$abc$2296$n174_1 O=$abc$2296$n182_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$2296$n176_1 I1=test.r_CS_Inactive_Count[2] I2=$abc$2296$n184_1 I3=$false O=$abc$2296$n32
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n233 I2=$abc$2296$n173_1 I3=$abc$2296$n174_1 O=$abc$2296$n184_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=test.r_SM_CS[1] I1=test.r_SM_CS[0] I2=$false I3=$false O=$abc$2296$n40
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$2296$n176_1 I1=$abc$2296$n179_1 I2=$false I3=$false O=$abc$2296$n45
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n209 I2=test.r_SM_CS[0] I3=test.r_SM_CS[1] O=$abc$2296$n50
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111100001100
.gate SB_LUT4 I0=$abc$2296$n6 I1=adc_spi.DV I2=$false I3=$false O=$abc$2296$n209
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sample.sample I1=$abc$2296$n162_1 I2=adc_spi.r_case I3=$false O=$abc$2296$n53
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=sample.sample I1=$abc$2296$n162_1 I2=adc_spi.r_case I3=adc_spi.DV O=$abc$2296$n56
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=adc_spi.count[6] I1=sample.sample I2=$abc$2296$n311 I3=adc_spi.r_case O=$abc$2296$n61
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[0] I1=sample.sample I2=$abc$2296$n306 I3=adc_spi.r_case O=$abc$2296$n64
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=sample.sample I1=adc_spi.count[0] I2=adc_spi.count[1] I3=adc_spi.r_case O=$abc$2296$n67
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110010100000
.gate SB_LUT4 I0=adc_spi.count[2] I1=sample.sample I2=$abc$2296$n307 I3=adc_spi.r_case O=$abc$2296$n70
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[3] I1=sample.sample I2=$abc$2296$n308 I3=adc_spi.r_case O=$abc$2296$n73
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[4] I1=sample.sample I2=$abc$2296$n309 I3=adc_spi.r_case O=$abc$2296$n76
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[5] I1=sample.sample I2=$abc$2296$n310 I3=adc_spi.r_case O=$abc$2296$n79
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[7] I1=sample.sample I2=$abc$2296$n312 I3=adc_spi.r_case O=$abc$2296$n82
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=adc_spi.count[8] I1=sample.sample I2=$abc$2296$n313 I3=adc_spi.r_case O=$abc$2296$n85
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$2296$n11 I1=sample.count[0] I2=$false I3=$false O=$abc$2296$n88
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I1=sample.sample I2=$false I3=$false O=$abc$2296$n93
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=adc_spi.DV I1=$abc$2296$n314 I2=$false I3=$false O=test.SPI_Master_Inst.i_TX_DV
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test.r_SM_CS[0] I1=test.r_SM_CS[1] I2=$false I3=$false O=$abc$2296$n314
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$2296$n94 I1=test.SPI_Master_Inst.r_SPI_Clk_Count[0] I2=test.SPI_Master_Inst.i_TX_DV I3=$false O=$abc$2296$n102
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=test.SPI_Master_Inst.i_TX_DV I1=$abc$2296$n94 I2=test.SPI_Master_Inst.r_SPI_Clk_Count[0] I3=$false O=$abc$2296$n105
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=test.SPI_Master_Inst.i_TX_DV I1=$abc$2296$n94 I2=$false I3=$false O=$abc$2296$n106
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_DV I1=test.SPI_Master_Inst.o_TX_Ready I2=test.SPI_Master_Inst.r_Trailing_Edge I3=$false O=$abc$2296$n115
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Bit_Count[0] I1=test.SPI_Master_Inst.r_Trailing_Edge I2=test.SPI_Master_Inst.r_TX_DV I3=test.SPI_Master_Inst.o_TX_Ready O=$abc$2296$n116
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=test.SPI_Master_Inst.o_TX_Ready I1=$abc$2296$n115 I2=$false I3=$false O=$abc$2296$n119
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$2296$n94 I1=$abc$2296$n13 I2=$false I3=$false O=$abc$2296$n162
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Byte[7] I1=test.SPI_Master_Inst.r_TX_DV I2=$abc$2296$n215 I3=$abc$2296$n219_1 O=$abc$2296$n165
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$2296$n218 I1=$abc$2296$n217_1 I2=$abc$2296$n169 I3=test.SPI_Master_Inst.r_TX_Bit_Count[2] O=$abc$2296$n215
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_DV I1=test.SPI_Master_Inst.r_TX_Bit_Count[1] I2=$false I3=$false O=$abc$2296$n169
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Byte[6] I1=test.SPI_Master_Inst.r_TX_Byte[7] I2=test.SPI_Master_Inst.r_TX_Bit_Count[0] I3=$false O=$abc$2296$n217_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Byte[3] I1=test.SPI_Master_Inst.r_TX_Byte[2] I2=test.SPI_Master_Inst.r_TX_Bit_Count[0] I3=$false O=$abc$2296$n218
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$2296$n220 I1=$abc$2296$n221_1 I2=test.SPI_Master_Inst.r_TX_DV I3=test.SPI_Master_Inst.r_TX_Bit_Count[1] O=$abc$2296$n219_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Byte[1] I1=test.SPI_Master_Inst.r_TX_Byte[0] I2=test.SPI_Master_Inst.r_TX_Bit_Count[2] I3=test.SPI_Master_Inst.r_TX_Bit_Count[0] O=$abc$2296$n220
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_Byte[5] I1=test.SPI_Master_Inst.r_TX_Byte[4] I2=test.SPI_Master_Inst.r_TX_Bit_Count[0] I3=test.SPI_Master_Inst.r_TX_Bit_Count[2] O=$abc$2296$n221_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_DV I1=$abc$2296$n166 I2=$false I3=$false O=$abc$2296$n167
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_TX_DV I1=$abc$2296$n170 I2=$false I3=$false O=$abc$2296$n171
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[1] I1=test.SPI_Master_Inst.r_SPI_Clk_Edges[0] I2=$false I3=$false O=$abc$2296$n251
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I1=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x I2=$false I3=$false O=PIN_17
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I1=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x I3=$false O=PIN_18
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100001
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I1=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x I3=bf_test.adder_D_re.generate_N_bit_Adder[3].f.x O=PIN_19
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000001
.gate SB_LUT4 I0=$abc$2296$n229_1 I1=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x I2=$false I3=$false O=PIN_20
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I1=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x I3=bf_test.adder_D_re.generate_N_bit_Adder[3].f.x O=$abc$2296$n229_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$2296$n229_1 I1=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x I3=$false O=PIN_21
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$2296$n229_1 I1=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x I3=bf_test.adder_D_re.generate_N_bit_Adder[6].f.x O=PIN_22
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111101000000
.gate SB_LUT4 I0=$abc$2296$n233_1 I1=bf_test.adder_D_re.generate_N_bit_Adder[7].f.x I2=$false I3=$false O=PIN_23
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$2296$n229_1 I1=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x I2=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x I3=bf_test.adder_D_re.generate_N_bit_Adder[6].f.x O=$abc$2296$n233_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Count[1] I1=test.SPI_Master_Inst.r_SPI_Clk_Count[0] I2=$false I3=$false O=$abc$2296$n305
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$2296$n315 I1=$false I2=$false I3=$false O=PIN_7
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2296$n6 I1=$false I2=$false I3=$false O=PIN_16
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2296$n8 I1=$false I2=$false I3=$false O=adc_spi.SCLK
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Count[0] I1=$false I2=$false I3=$false O=$abc$2296$n14
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x I1=$false I2=$false I3=$false O=$0\count[7:0][1]
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[1] I1=$false I2=$false I3=$false O=$abc$2296$n243
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sample.count[1] I1=$false I2=$false I3=$false O=$abc$2296$n246
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[1] I1=$false I2=$false I3=$false O=$abc$2296$n247
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[1] I1=$false I2=$false I3=$false O=$abc$2296$n249
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk I1=$false I2=$false I3=$false O=$abc$2296$n253
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[0] I1=$false I2=$false I3=$false O=$abc$2296$n254
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[2] I1=$false I2=$false I3=$false O=$abc$2296$n256
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[3] I1=$false I2=$false I3=$false O=$abc$2296$n258
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[4] I1=$false I2=$false I3=$false O=$abc$2296$n260
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[2] I1=$false I2=$false I3=$false O=$abc$2296$n261
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[3] I1=$false I2=$false I3=$false O=$abc$2296$n262
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[4] I1=$false I2=$false I3=$false O=$abc$2296$n263
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[5] I1=$false I2=$false I3=$false O=$abc$2296$n264
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[6] I1=$false I2=$false I3=$false O=$abc$2296$n265
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[7] I1=$false I2=$false I3=$false O=$abc$2296$n266
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[8] I1=$false I2=$false I3=$false O=$abc$2296$n267
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[0] I1=$false I2=$false I3=$false O=$abc$2296$n268
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[2] I1=$false I2=$false I3=$false O=$abc$2296$n269
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[3] I1=$false I2=$false I3=$false O=$abc$2296$n270
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[4] I1=$false I2=$false I3=$false O=$abc$2296$n271
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=test.r_CS_Inactive_Count[5] I1=$false I2=$false I3=$false O=$abc$2296$n272
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=adc_spi.count[0] I1=$abc$2296$n205 I2=sample.sample I3=adc_spi.r_case O=$abc$2296$n263_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$2296$n162_1 I1=$abc$2296$n8 I2=$abc$2296$n263_1 I3=adc_spi.r_case O=$abc$2296$n3
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111011001111
.gate SB_LUT4 I0=$abc$2296$n214 I1=$abc$2296$n235 I2=test.r_SM_CS[0] I3=test.r_CS_Inactive_Count[3] O=$abc$2296$n265_1
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000001001111
.gate SB_LUT4 I0=test.SPI_Master_Inst.o_TX_Ready I1=test.r_SM_CS[0] I2=$abc$2296$n265_1 I3=test.r_SM_CS[1] O=$abc$2296$n35
.attr src "/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110001100000000
.gate SB_CARRY CI=$abc$2296$n254 CO=$auto$alumacc.cc:474:replace_alu$592.C[2] I0=$false I1=$abc$2296$n249
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:109|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$592.C[2] CO=$auto$alumacc.cc:474:replace_alu$592.C[3] I0=$false I1=$abc$2296$n256
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:109|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$592.C[3] CO=$auto$alumacc.cc:474:replace_alu$592.C[4] I0=$false I1=$abc$2296$n258
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:109|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$592.C[4] CO=$abc$2296$n94 I0=$false I1=$abc$2296$n260
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:109|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$2296$n268 CO=$auto$alumacc.cc:474:replace_alu$602.C[2] I0=$false I1=$abc$2296$n247
.attr src "top.v:111|SPI_Master_With_Single_CS.v:131|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$602.C[2] CO=$auto$alumacc.cc:474:replace_alu$602.C[3] I0=$false I1=$abc$2296$n269
.attr src "top.v:111|SPI_Master_With_Single_CS.v:131|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$602.C[3] CO=$auto$alumacc.cc:474:replace_alu$602.C[4] I0=$false I1=$abc$2296$n270
.attr src "top.v:111|SPI_Master_With_Single_CS.v:131|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$602.C[4] CO=$auto$alumacc.cc:474:replace_alu$602.C[5] I0=$false I1=$abc$2296$n271
.attr src "top.v:111|SPI_Master_With_Single_CS.v:131|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$602.C[5] CO=$abc$2296$n214 I0=$false I1=$abc$2296$n272
.attr src "top.v:111|SPI_Master_With_Single_CS.v:131|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c I3=$false O=$0\count[7:0][0]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c CO=$auto$alumacc.cc:474:replace_alu$607.C[2] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[2] O=$0\count[7:0][2]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$607.C[2] CO=$auto$alumacc.cc:474:replace_alu$607.C[3] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[3].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[3] O=$0\count[7:0][3]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$607.C[3] CO=$auto$alumacc.cc:474:replace_alu$607.C[4] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[3].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[4] O=$0\count[7:0][4]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$607.C[4] CO=$auto$alumacc.cc:474:replace_alu$607.C[5] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[5] O=$0\count[7:0][5]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$607.C[5] CO=$auto$alumacc.cc:474:replace_alu$607.C[6] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[6].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[6] O=$0\count[7:0][6]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$607.C[6] CO=$auto$alumacc.cc:474:replace_alu$607.C[7] I0=$false I1=bf_test.adder_D_re.generate_N_bit_Adder[6].f.x
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=bf_test.adder_D_re.generate_N_bit_Adder[7].f.x I3=$auto$alumacc.cc:474:replace_alu$607.C[7] O=$0\count[7:0][7]
.attr src "top.v:150|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$2296$n243 CO=$auto$alumacc.cc:474:replace_alu$610.C[3] I0=$false I1=$abc$2296$n261
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[3] CO=$auto$alumacc.cc:474:replace_alu$610.C[4] I0=$false I1=$abc$2296$n262
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[4] CO=$auto$alumacc.cc:474:replace_alu$610.C[5] I0=$false I1=$abc$2296$n263
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[5] CO=$auto$alumacc.cc:474:replace_alu$610.C[6] I0=$false I1=$abc$2296$n264
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[6] CO=$auto$alumacc.cc:474:replace_alu$610.C[7] I0=$false I1=$abc$2296$n265
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[7] CO=$auto$alumacc.cc:474:replace_alu$610.C[8] I0=$false I1=$abc$2296$n266
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$610.C[8] CO=$abc$2296$n205 I0=$false I1=$abc$2296$n267
.attr src "top.v:77|adc-spi.v:57|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=adc_spi.count[0] I3=$false O=$abc$2296$n306
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=adc_spi.count[0] CO=$auto$alumacc.cc:474:replace_alu$615.C[2] I0=$false I1=adc_spi.count[1]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[2] I3=$auto$alumacc.cc:474:replace_alu$615.C[2] O=$abc$2296$n307
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[2] CO=$auto$alumacc.cc:474:replace_alu$615.C[3] I0=$false I1=adc_spi.count[2]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[3] I3=$auto$alumacc.cc:474:replace_alu$615.C[3] O=$abc$2296$n308
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[3] CO=$auto$alumacc.cc:474:replace_alu$615.C[4] I0=$false I1=adc_spi.count[3]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[4] I3=$auto$alumacc.cc:474:replace_alu$615.C[4] O=$abc$2296$n309
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[4] CO=$auto$alumacc.cc:474:replace_alu$615.C[5] I0=$false I1=adc_spi.count[4]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[5] I3=$auto$alumacc.cc:474:replace_alu$615.C[5] O=$abc$2296$n310
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[5] CO=$auto$alumacc.cc:474:replace_alu$615.C[6] I0=$false I1=adc_spi.count[5]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[6] I3=$auto$alumacc.cc:474:replace_alu$615.C[6] O=$abc$2296$n311
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[6] CO=$auto$alumacc.cc:474:replace_alu$615.C[7] I0=$false I1=adc_spi.count[6]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[7] I3=$auto$alumacc.cc:474:replace_alu$615.C[7] O=$abc$2296$n312
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$615.C[7] CO=$auto$alumacc.cc:474:replace_alu$615.C[8] I0=$false I1=adc_spi.count[7]
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=adc_spi.count[8] I3=$auto$alumacc.cc:474:replace_alu$615.C[8] O=$abc$2296$n313
.attr src "top.v:77|adc-spi.v:70|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=sample.count[0] I3=$false O=$techmap\sample.$add$sampler.v:15$151_Y[0]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sample.count[0] CO=$auto$alumacc.cc:474:replace_alu$618.C[2] I0=$false I1=sample.count[1]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[2] I3=$auto$alumacc.cc:474:replace_alu$618.C[2] O=$techmap\sample.$add$sampler.v:15$151_Y[2]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[2] CO=$auto$alumacc.cc:474:replace_alu$618.C[3] I0=$false I1=sample.count[2]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[3] I3=$auto$alumacc.cc:474:replace_alu$618.C[3] O=$techmap\sample.$add$sampler.v:15$151_Y[3]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[3] CO=$auto$alumacc.cc:474:replace_alu$618.C[4] I0=$false I1=sample.count[3]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[4] I3=$auto$alumacc.cc:474:replace_alu$618.C[4] O=$techmap\sample.$add$sampler.v:15$151_Y[4]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[4] CO=$auto$alumacc.cc:474:replace_alu$618.C[5] I0=$false I1=sample.count[4]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[5] I3=$auto$alumacc.cc:474:replace_alu$618.C[5] O=$techmap\sample.$add$sampler.v:15$151_Y[5]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[5] CO=$auto$alumacc.cc:474:replace_alu$618.C[6] I0=$false I1=sample.count[5]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[6] I3=$auto$alumacc.cc:474:replace_alu$618.C[6] O=$techmap\sample.$add$sampler.v:15$151_Y[6]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[6] CO=$auto$alumacc.cc:474:replace_alu$618.C[7] I0=$false I1=sample.count[6]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[7] I3=$auto$alumacc.cc:474:replace_alu$618.C[7] O=$techmap\sample.$add$sampler.v:15$151_Y[7]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[7] CO=$auto$alumacc.cc:474:replace_alu$618.C[8] I0=$false I1=sample.count[7]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[8] I3=$auto$alumacc.cc:474:replace_alu$618.C[8] O=$techmap\sample.$add$sampler.v:15$151_Y[8]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$618.C[8] CO=$auto$alumacc.cc:474:replace_alu$618.C[9] I0=$false I1=sample.count[8]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sample.count[9] I3=$auto$alumacc.cc:474:replace_alu$618.C[9] O=$techmap\sample.$add$sampler.v:15$151_Y[9]
.attr src "top.v:88|sampler.v:15|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=test.r_CS_Inactive_Count[0] I2=$false I3=$true O=$abc$2296$n229
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=test.r_CS_Inactive_Count[0] CO=$auto$alumacc.cc:474:replace_alu$621.C[2] I0=test.r_CS_Inactive_Count[1] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.r_CS_Inactive_Count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$621.C[2] O=$abc$2296$n233
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$621.C[2] CO=$auto$alumacc.cc:474:replace_alu$621.C[3] I0=test.r_CS_Inactive_Count[2] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.r_CS_Inactive_Count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$621.C[3] O=$abc$2296$n235
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$621.C[3] CO=$auto$alumacc.cc:474:replace_alu$621.C[4] I0=test.r_CS_Inactive_Count[3] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.r_CS_Inactive_Count[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$621.C[4] O=$abc$2296$n237
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$621.C[4] CO=$auto$alumacc.cc:474:replace_alu$621.C[5] I0=test.r_CS_Inactive_Count[4] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.r_CS_Inactive_Count[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$621.C[5] O=$abc$2296$n239
.attr src "top.v:111|SPI_Master_With_Single_CS.v:133|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_SPI_Clk_Edges[0] I2=$false I3=$true O=$techmap\test.SPI_Master_Inst.$procmux$306_Y[0]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=test.SPI_Master_Inst.r_SPI_Clk_Edges[0] CO=$auto$alumacc.cc:474:replace_alu$627.C[2] I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[1] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_SPI_Clk_Edges[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$627.C[2] O=$techmap\test.SPI_Master_Inst.$procmux$306_Y[2]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$627.C[2] CO=$auto$alumacc.cc:474:replace_alu$627.C[3] I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[2] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_SPI_Clk_Edges[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$627.C[3] O=$techmap\test.SPI_Master_Inst.$procmux$306_Y[3]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$627.C[3] CO=$auto$alumacc.cc:474:replace_alu$627.C[4] I0=test.SPI_Master_Inst.r_SPI_Clk_Edges[3] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_SPI_Clk_Edges[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$627.C[4] O=$techmap\test.SPI_Master_Inst.$procmux$306_Y[4]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:115|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_TX_Bit_Count[0] I2=$false I3=$true O=$abc$2296$n166
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:186|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=test.SPI_Master_Inst.r_TX_Bit_Count[0] CO=$auto$alumacc.cc:474:replace_alu$630.C[2] I0=test.SPI_Master_Inst.r_TX_Bit_Count[1] I1=$true
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:186|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=test.SPI_Master_Inst.r_TX_Bit_Count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$630.C[2] O=$abc$2296$n170
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:186|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[0] Q=sample.count[0] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$2296$n246 E=$abc$2296$n88 Q=sample.count[1] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[2] Q=sample.count[2] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[3] Q=sample.count[3] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[4] Q=sample.count[4] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[5] Q=sample.count[5] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[6] Q=sample.count[6] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[7] Q=sample.count[7] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[8] Q=sample.count[8] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$techmap\sample.$add$sampler.v:15$151_Y[9] Q=sample.count[9] R=$abc$2296$n11
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n11 Q=sample.sample
.attr src "top.v:88|sampler.v:13|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$0\count[7:0][0] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[0].f.c
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][1] E=$abc$2296$n93 Q=bf_test.adder_D_re.generate_N_bit_Adder[1].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][2] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[2].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][3] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[3].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][4] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[4].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][5] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[5].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][6] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[6].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\count[7:0][7] E=sample.sample Q=bf_test.adder_D_re.generate_N_bit_Adder[7].f.x
.attr src "top.v:146|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$2296$n56 Q=adc_spi.DV
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n53 Q=adc_spi.r_case
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[0] E=adc_spi.r_case Q=adc_spi.DATA_OUT[0]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[1] E=adc_spi.r_case Q=adc_spi.DATA_OUT[1]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[2] E=adc_spi.r_case Q=adc_spi.DATA_OUT[2]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[3] E=adc_spi.r_case Q=adc_spi.DATA_OUT[3]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[4] E=adc_spi.r_case Q=adc_spi.DATA_OUT[4]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[5] E=adc_spi.r_case Q=adc_spi.DATA_OUT[5]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[6] E=adc_spi.r_case Q=adc_spi.DATA_OUT[6]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.shift_out.out[7] E=adc_spi.r_case Q=adc_spi.DATA_OUT[7]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$2296$n3 Q=$abc$2296$n8
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n1 Q=$abc$2296$n315
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n64 Q=adc_spi.count[0]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n67 Q=adc_spi.count[1]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n70 Q=adc_spi.count[2]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n73 Q=adc_spi.count[3]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n76 Q=adc_spi.count[4]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n79 Q=adc_spi.count[5]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n61 Q=adc_spi.count[6]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n82 Q=adc_spi.count[7]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$2296$n85 Q=adc_spi.count[8]
.attr src "top.v:77|adc-spi.v:38|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFNE C=CLK D=$abc$2296$n209 E=$abc$2296$n314 Q=$abc$2296$n6
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n23 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[0]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n26 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[1]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n32 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[2]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n35 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[3]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n20 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[4]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n29 E=test.r_SM_CS[1] Q=test.r_CS_Inactive_Count[5]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n45 E=$abc$2296$n40 Q=test.r_SM_CS[0]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFNE C=CLK D=$abc$2296$n50 E=$abc$2296$n40 Q=test.r_SM_CS[1]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:107|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:7"
.gate SB_DFFE C=adc_spi.SCLK D=PIN_9 E=$abc$2296$n315 Q=adc_spi.shift_out.out[0]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[0] E=$abc$2296$n315 Q=adc_spi.shift_out.out[1]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[1] E=$abc$2296$n315 Q=adc_spi.shift_out.out[2]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[2] E=$abc$2296$n315 Q=adc_spi.shift_out.out[3]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[3] E=$abc$2296$n315 Q=adc_spi.shift_out.out[4]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[4] E=$abc$2296$n315 Q=adc_spi.shift_out.out[5]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[5] E=$abc$2296$n315 Q=adc_spi.shift_out.out[6]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=adc_spi.SCLK D=adc_spi.shift_out.out[6] E=$abc$2296$n315 Q=adc_spi.shift_out.out[7]
.attr src "top.v:77|adc-spi.v:26|shift_reg.v:10|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$2296$n162 Q=test.SPI_Master_Inst.r_Trailing_Edge R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$techmap\test.SPI_Master_Inst.$procmux$306_Y[0] E=$abc$2296$n102 Q=test.SPI_Master_Inst.r_SPI_Clk_Edges[0] R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$2296$n251 E=$abc$2296$n102 Q=test.SPI_Master_Inst.r_SPI_Clk_Edges[1] R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$techmap\test.SPI_Master_Inst.$procmux$306_Y[2] E=$abc$2296$n102 Q=test.SPI_Master_Inst.r_SPI_Clk_Edges[2] R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$techmap\test.SPI_Master_Inst.$procmux$306_Y[3] E=$abc$2296$n102 Q=test.SPI_Master_Inst.r_SPI_Clk_Edges[3] R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$techmap\test.SPI_Master_Inst.$procmux$306_Y[4] E=$abc$2296$n102 Q=test.SPI_Master_Inst.r_SPI_Clk_Edges[4] S=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$2296$n253 E=$abc$2296$n105 Q=test.SPI_Master_Inst.r_SPI_Clk
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$2296$n14 E=$abc$2296$n106 Q=test.SPI_Master_Inst.r_SPI_Clk_Count[0] R=$abc$2296$n13
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$2296$n305 E=$abc$2296$n106 Q=test.SPI_Master_Inst.r_SPI_Clk_Count[1] R=$abc$2296$n13
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$2296$n94 Q=test.SPI_Master_Inst.o_TX_Ready R=test.SPI_Master_Inst.i_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:86|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[0] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[0]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[1] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[1]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[2] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[2]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[3] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[3]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[4] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[4]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[5] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[5]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[6] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[6]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=adc_spi.DATA_OUT[7] E=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_Byte[7]
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=test.SPI_Master_Inst.i_TX_DV Q=test.SPI_Master_Inst.r_TX_DV
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:144|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=CLK D=$abc$2296$n167 E=$abc$2296$n115 Q=test.SPI_Master_Inst.r_TX_Bit_Count[0] S=test.SPI_Master_Inst.o_TX_Ready
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:164|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$2296$n169 E=$abc$2296$n116 Q=test.SPI_Master_Inst.r_TX_Bit_Count[1] S=test.SPI_Master_Inst.o_TX_Ready
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:164|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$2296$n171 E=$abc$2296$n115 Q=test.SPI_Master_Inst.r_TX_Bit_Count[2] S=test.SPI_Master_Inst.o_TX_Ready
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:164|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$2296$n165 E=$abc$2296$n119 Q=test.SPI_Master_Inst.o_SPI_MOSI
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:164|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=test.SPI_Master_Inst.r_SPI_Clk Q=test.SPI_Master_Inst.o_SPI_Clk
.attr src "top.v:111|SPI_Master_With_Single_CS.v:82|SPI_Master.v:226|/home/misterdulister/.apio/packages/toolchain-icestorm/bin/../share/yosys/ice40/cells_map.v:2"
.names test.SPI_Master_Inst.o_TX_Ready PIN_1
1 1
.names test.SPI_Master_Inst.o_SPI_Clk PIN_14
1 1
.names test.SPI_Master_Inst.o_SPI_MOSI PIN_15
1 1
.names adc_spi.SCLK PIN_2
1 1
.names sample.sample PIN_24
1 1
.names PIN_17 Re_out[0]
1 1
.names PIN_18 Re_out[1]
1 1
.names PIN_19 Re_out[2]
1 1
.names PIN_20 Re_out[3]
1 1
.names PIN_21 Re_out[4]
1 1
.names PIN_22 Re_out[5]
1 1
.names PIN_23 Re_out[6]
1 1
.names adc_spi.DATA_OUT[0] adc_data[0]
1 1
.names adc_spi.DATA_OUT[1] adc_data[1]
1 1
.names adc_spi.DATA_OUT[2] adc_data[2]
1 1
.names adc_spi.DATA_OUT[3] adc_data[3]
1 1
.names adc_spi.DATA_OUT[4] adc_data[4]
1 1
.names adc_spi.DATA_OUT[5] adc_data[5]
1 1
.names adc_spi.DATA_OUT[6] adc_data[6]
1 1
.names adc_spi.DATA_OUT[7] adc_data[7]
1 1
.names CLK adc_spi.CLOCK
1 1
.names PIN_7 adc_spi.CS
1 1
.names PIN_9 adc_spi.DATA_IN
1 1
.names sample.sample adc_spi.SAMPLE
1 1
.names adc_spi.SCLK adc_spi.shift_out.clk
1 1
.names PIN_9 adc_spi.shift_out.d
1 1
.names PIN_7 adc_spi.shift_out.en
1 1
.names adc_spi.shift_out.out[0] adc_spi.w_data_o[0]
1 1
.names adc_spi.shift_out.out[1] adc_spi.w_data_o[1]
1 1
.names adc_spi.shift_out.out[2] adc_spi.w_data_o[2]
1 1
.names adc_spi.shift_out.out[3] adc_spi.w_data_o[3]
1 1
.names adc_spi.shift_out.out[4] adc_spi.w_data_o[4]
1 1
.names adc_spi.shift_out.out[5] adc_spi.w_data_o[5]
1 1
.names adc_spi.shift_out.out[6] adc_spi.w_data_o[6]
1 1
.names adc_spi.shift_out.out[7] adc_spi.w_data_o[7]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.A_re[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x bf_test.A_re[1]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x bf_test.A_re[2]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x bf_test.A_re[3]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x bf_test.A_re[4]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x bf_test.A_re[5]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x bf_test.A_re[6]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.A_re[7]
1 1
.names PIN_17 bf_test.D_re[0]
1 1
.names PIN_18 bf_test.D_re[1]
1 1
.names PIN_19 bf_test.D_re[2]
1 1
.names PIN_20 bf_test.D_re[3]
1 1
.names PIN_21 bf_test.D_re[4]
1 1
.names PIN_22 bf_test.D_re[5]
1 1
.names PIN_23 bf_test.D_re[6]
1 1
.names $undef bf_test.adder_D_re.answer[0]
1 1
.names PIN_17 bf_test.adder_D_re.answer[1]
1 1
.names PIN_18 bf_test.adder_D_re.answer[2]
1 1
.names PIN_19 bf_test.adder_D_re.answer[3]
1 1
.names PIN_20 bf_test.adder_D_re.answer[4]
1 1
.names PIN_21 bf_test.adder_D_re.answer[5]
1 1
.names PIN_22 bf_test.adder_D_re.answer[6]
1 1
.names PIN_23 bf_test.adder_D_re.answer[7]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_D_re.carry[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_D_re.generate_N_bit_Adder[0].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_D_re.generate_N_bit_Adder[1].f.c_in
1 1
.names PIN_17 bf_test.adder_D_re.generate_N_bit_Adder[1].f.s
1 1
.names PIN_18 bf_test.adder_D_re.generate_N_bit_Adder[2].f.s
1 1
.names PIN_19 bf_test.adder_D_re.generate_N_bit_Adder[3].f.s
1 1
.names PIN_20 bf_test.adder_D_re.generate_N_bit_Adder[4].f.s
1 1
.names PIN_21 bf_test.adder_D_re.generate_N_bit_Adder[5].f.s
1 1
.names PIN_22 bf_test.adder_D_re.generate_N_bit_Adder[6].f.s
1 1
.names PIN_23 bf_test.adder_D_re.generate_N_bit_Adder[7].f.s
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_D_re.generate_N_bit_Adder[8].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_D_re.input1[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x bf_test.adder_D_re.input1[1]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x bf_test.adder_D_re.input1[2]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x bf_test.adder_D_re.input1[3]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x bf_test.adder_D_re.input1[4]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x bf_test.adder_D_re.input1[5]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x bf_test.adder_D_re.input1[6]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_D_re.input1[7]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_D_re.input1[8]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_E_re.carry[0]
1 1
.names $undef bf_test.adder_E_re.carry[1]
1 1
.names $undef bf_test.adder_E_re.carry[2]
1 1
.names $undef bf_test.adder_E_re.carry[3]
1 1
.names $undef bf_test.adder_E_re.carry[4]
1 1
.names $undef bf_test.adder_E_re.carry[5]
1 1
.names $undef bf_test.adder_E_re.carry[6]
1 1
.names $undef bf_test.adder_E_re.carry[7]
1 1
.names $undef bf_test.adder_E_re.carry[8]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_E_re.generate_N_bit_Adder[0].f.c
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_E_re.generate_N_bit_Adder[0].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_E_re.generate_N_bit_Adder[1].f.c_in
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x bf_test.adder_E_re.generate_N_bit_Adder[1].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x bf_test.adder_E_re.generate_N_bit_Adder[2].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x bf_test.adder_E_re.generate_N_bit_Adder[3].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x bf_test.adder_E_re.generate_N_bit_Adder[4].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x bf_test.adder_E_re.generate_N_bit_Adder[5].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x bf_test.adder_E_re.generate_N_bit_Adder[6].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_E_re.generate_N_bit_Adder[7].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_E_re.generate_N_bit_Adder[8].f.x
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c bf_test.adder_E_re.input1[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x bf_test.adder_E_re.input1[1]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x bf_test.adder_E_re.input1[2]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x bf_test.adder_E_re.input1[3]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x bf_test.adder_E_re.input1[4]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x bf_test.adder_E_re.input1[5]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x bf_test.adder_E_re.input1[6]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_E_re.input1[7]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x bf_test.adder_E_re.input1[8]
1 1
.names CLK bf_test.clk
1 1
.names sample.sample bf_test.start_calc
1 1
.names PIN_17 bf_test.twid_mult_test.adder_E.answer[0]
1 1
.names PIN_18 bf_test.twid_mult_test.adder_E.answer[1]
1 1
.names $false bf_test.twid_mult_test.adder_E.carry[0]
1 1
.names $false bf_test.twid_mult_test.adder_E.carry[1]
1 1
.names PIN_19 bf_test.twid_mult_test.adder_E.carry[2]
1 1
.names PIN_17 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].f.s
1 1
.names PIN_17 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].f.x
1 1
.names PIN_18 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].f.s
1 1
.names PIN_18 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].f.x
1 1
.names PIN_19 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].f.c_out
1 1
.names PIN_19 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].f.x
1 1
.names PIN_19 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].f.c_in
1 1
.names PIN_20 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].f.x
1 1
.names PIN_21 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].f.x
1 1
.names PIN_22 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].f.x
1 1
.names PIN_23 bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].f.x
1 1
.names PIN_17 bf_test.twid_mult_test.adder_E.input1[0]
1 1
.names PIN_18 bf_test.twid_mult_test.adder_E.input1[1]
1 1
.names PIN_19 bf_test.twid_mult_test.adder_E.input1[2]
1 1
.names PIN_20 bf_test.twid_mult_test.adder_E.input1[3]
1 1
.names PIN_21 bf_test.twid_mult_test.adder_E.input1[4]
1 1
.names PIN_22 bf_test.twid_mult_test.adder_E.input1[5]
1 1
.names PIN_23 bf_test.twid_mult_test.adder_E.input1[6]
1 1
.names CLK bf_test.twid_mult_test.clk
1 1
.names PIN_17 bf_test.twid_mult_test.i_x[0]
1 1
.names PIN_18 bf_test.twid_mult_test.i_x[1]
1 1
.names PIN_19 bf_test.twid_mult_test.i_x[2]
1 1
.names PIN_20 bf_test.twid_mult_test.i_x[3]
1 1
.names PIN_21 bf_test.twid_mult_test.i_x[4]
1 1
.names PIN_22 bf_test.twid_mult_test.i_x[5]
1 1
.names PIN_23 bf_test.twid_mult_test.i_x[6]
1 1
.names CLK bf_test.twid_mult_test.multiplier_I.clk
1 1
.names PIN_17 bf_test.twid_mult_test.multiplier_I.input_0[0]
1 1
.names PIN_18 bf_test.twid_mult_test.multiplier_I.input_0[1]
1 1
.names PIN_19 bf_test.twid_mult_test.multiplier_I.input_0[2]
1 1
.names PIN_20 bf_test.twid_mult_test.multiplier_I.input_0[3]
1 1
.names PIN_21 bf_test.twid_mult_test.multiplier_I.input_0[4]
1 1
.names PIN_22 bf_test.twid_mult_test.multiplier_I.input_0[5]
1 1
.names PIN_23 bf_test.twid_mult_test.multiplier_I.input_0[6]
1 1
.names sample.sample bf_test.twid_mult_test.multiplier_I.start
1 1
.names CLK bf_test.twid_mult_test.multiplier_R.clk
1 1
.names sample.sample bf_test.twid_mult_test.multiplier_R.start
1 1
.names CLK bf_test.twid_mult_test.multiplier_Z.clk
1 1
.names PIN_17 bf_test.twid_mult_test.multiplier_Z.input_1[0]
1 1
.names PIN_18 bf_test.twid_mult_test.multiplier_Z.input_1[1]
1 1
.names sample.sample bf_test.twid_mult_test.multiplier_Z.start
1 1
.names sample.sample bf_test.twid_mult_test.start
1 1
.names PIN_17 bf_test.twid_mult_test.w_add_answer[0]
1 1
.names PIN_18 bf_test.twid_mult_test.w_add_answer[1]
1 1
.names $undef bf_test.w_d_re[0]
1 1
.names PIN_17 bf_test.w_d_re[1]
1 1
.names PIN_18 bf_test.w_d_re[2]
1 1
.names PIN_19 bf_test.w_d_re[3]
1 1
.names PIN_20 bf_test.w_d_re[4]
1 1
.names PIN_21 bf_test.w_d_re[5]
1 1
.names PIN_22 bf_test.w_d_re[6]
1 1
.names PIN_23 bf_test.w_d_re[7]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c count[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x count[1]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x count[2]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x count[3]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x count[4]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x count[5]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x count[6]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x count[7]
1 1
.names adc_spi.DV data_valid
1 1
.names CLK sample.clk
1 1
.names CLK shift_1.clk
1 1
.names adc_spi.DATA_OUT[0] shift_1.data[0]
1 1
.names adc_spi.DATA_OUT[1] shift_1.data[1]
1 1
.names adc_spi.DATA_OUT[2] shift_1.data[2]
1 1
.names adc_spi.DATA_OUT[3] shift_1.data[3]
1 1
.names adc_spi.DATA_OUT[4] shift_1.data[4]
1 1
.names adc_spi.DATA_OUT[5] shift_1.data[5]
1 1
.names adc_spi.DATA_OUT[6] shift_1.data[6]
1 1
.names adc_spi.DATA_OUT[7] shift_1.data[7]
1 1
.names adc_spi.DV shift_1.en
1 1
.names CLK test.SPI_Master_Inst.i_Clk
1 1
.names test.SPI_Master_Inst.o_TX_Ready test.SPI_Master_Inst.i_SPI_MISO
1 1
.names adc_spi.DATA_OUT[0] test.SPI_Master_Inst.i_TX_Byte[0]
1 1
.names adc_spi.DATA_OUT[1] test.SPI_Master_Inst.i_TX_Byte[1]
1 1
.names adc_spi.DATA_OUT[2] test.SPI_Master_Inst.i_TX_Byte[2]
1 1
.names adc_spi.DATA_OUT[3] test.SPI_Master_Inst.i_TX_Byte[3]
1 1
.names adc_spi.DATA_OUT[4] test.SPI_Master_Inst.i_TX_Byte[4]
1 1
.names adc_spi.DATA_OUT[5] test.SPI_Master_Inst.i_TX_Byte[5]
1 1
.names adc_spi.DATA_OUT[6] test.SPI_Master_Inst.i_TX_Byte[6]
1 1
.names adc_spi.DATA_OUT[7] test.SPI_Master_Inst.i_TX_Byte[7]
1 1
.names CLK test.i_Clk
1 1
.names test.SPI_Master_Inst.o_TX_Ready test.i_SPI_MISO
1 1
.names adc_spi.DATA_OUT[0] test.i_TX_Byte[0]
1 1
.names adc_spi.DATA_OUT[1] test.i_TX_Byte[1]
1 1
.names adc_spi.DATA_OUT[2] test.i_TX_Byte[2]
1 1
.names adc_spi.DATA_OUT[3] test.i_TX_Byte[3]
1 1
.names adc_spi.DATA_OUT[4] test.i_TX_Byte[4]
1 1
.names adc_spi.DATA_OUT[5] test.i_TX_Byte[5]
1 1
.names adc_spi.DATA_OUT[6] test.i_TX_Byte[6]
1 1
.names adc_spi.DATA_OUT[7] test.i_TX_Byte[7]
1 1
.names adc_spi.DV test.i_TX_DV
1 1
.names test.SPI_Master_Inst.o_TX_Ready test.master_ready
1 1
.names PIN_16 test.o_SPI_CS_n
1 1
.names test.SPI_Master_Inst.o_SPI_Clk test.o_SPI_Clk
1 1
.names test.SPI_Master_Inst.o_SPI_MOSI test.o_SPI_MOSI
1 1
.names test.SPI_Master_Inst.i_TX_DV test.o_TX_Ready
1 1
.names PIN_16 test.r_CS_n
1 1
.names test.SPI_Master_Inst.o_TX_Ready test.w_Master_Ready
1 1
.names test.SPI_Master_Inst.i_TX_DV tx_ready
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[0].f.c w_count[0]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[1].f.x w_count[1]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[2].f.x w_count[2]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[3].f.x w_count[3]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[4].f.x w_count[4]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[5].f.x w_count[5]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[6].f.x w_count[6]
1 1
.names bf_test.adder_D_re.generate_N_bit_Adder[7].f.x w_count[7]
1 1
.names sample.sample w_sample
1 1
.end
