{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432843905777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432843905779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 21:11:45 2015 " "Processing started: Thu May 28 21:11:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432843905779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432843905779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainFSM -c MainFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainFSM -c MainFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432843905780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432843906166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FreqDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FreqDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/FreqDivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924965 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432843924965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MainFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-Behav " "Found design unit 1: MainFSM-Behav" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924966 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432843924966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainFSM_Demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MainFSM_Demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM_Demo-Shell " "Found design unit 1: MainFSM_Demo-Shell" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM_Demo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924967 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM_Demo " "Found entity 1: MainFSM_Demo" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432843924967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432843924967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainFSM_Demo " "Elaborating entity \"MainFSM_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432843925087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk50000hz MainFSM_Demo.vhd(14) " "Verilog HDL or VHDL warning at MainFSM_Demo.vhd(14): object \"clk50000hz\" assigned a value but never read" {  } { { "MainFSM_Demo.vhd" "" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM_Demo.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432843925109 "|MainFSM_Demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_50000hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_50000hz\"" {  } { { "MainFSM_Demo.vhd" "clkdivider_50000hz" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM_Demo.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432843925162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainFSM MainFSM:uut A:behav " "Elaborating entity \"MainFSM\" using architecture \"A:behav\" for hierarchy \"MainFSM:uut\"" {  } { { "MainFSM_Demo.vhd" "uut" { Text "/home/pedro/reactiontime/Code/MainFSM_v2/MainFSM_Demo.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432843925166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432843926056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432843926685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432843926685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432843926794 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432843926794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432843926794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432843926794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432843926819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 21:12:06 2015 " "Processing ended: Thu May 28 21:12:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432843926819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432843926819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432843926819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432843926819 ""}
