Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  9 07:55:30 2023
| Host         : LAPTOP-4Q5462B7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           21 |
| No           | No                    | Yes                    |             118 |           50 |
| No           | Yes                   | No                     |             155 |           45 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |              42 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/ps2_data_s1       | rst_IBUF               |                1 |              1 |
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/ps2_clk_s1        | rst_IBUF               |                1 |              1 |
|  U_FSM/E[0]    |                                                  |                        |                1 |              3 |
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/bits_count        | rst_IBUF               |                2 |              4 |
|  clk_IBUF_BUFG | U_FSM/state[4]_i_1_n_0                           |                        |                3 |              5 |
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/rx_finish         | rst_IBUF               |                2 |              8 |
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/rx_valid          | rst_IBUF               |                2 |              8 |
|  clk_IBUF_BUFG | U_keyboard/inst/E[0]                             | rst_IBUF               |                4 |              9 |
|  U_100Hz/CLK   |                                                  | rst_IBUF               |                3 |             10 |
|  clk_IBUF_BUFG | U_keyboard/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF               |                4 |             11 |
|  clk_IBUF_BUFG |                                                  | u_led/n_reg[30]_0      |                9 |             31 |
|  clk_IBUF_BUFG |                                                  | U_door/n_reg[30]_0     |                9 |             31 |
|  clk_IBUF_BUFG |                                                  | U_in_btn/n_reg[30]_0   |                9 |             31 |
|  clk_IBUF_BUFG |                                                  | U_out_btn/n_reg[30]_0  |                9 |             31 |
|  clk_IBUF_BUFG |                                                  | U_FSM/n[30]_i_1__1_n_0 |                9 |             31 |
|  clk_IBUF_BUFG |                                                  |                        |               20 |             35 |
|  clk_IBUF_BUFG |                                                  | rst_IBUF               |               47 |            108 |
+----------------+--------------------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


