This example is a part of the blog post [Trying Formal Verification with SymbiYosys and Chisel](https://learn-fpga-easily.com/trying-formal-verification-with-symbiyosys-and-chisel/)

There are two branches, main with the original bug, fixed with the bug fixed.