
Loading design for application trce from file ram00_ram0.ncd.
Design name: ram00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: D:/LSCC/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Dec 03 14:35:55 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset D:/Clases/Arqui/2doParcial/ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.759ns  (46.9% logic, 53.1% route), 20 logic levels.

 Constraint Details:

     13.759ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.860ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.904     R15C20A.F1 to     R15C21A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C21A.B0 to     R15C21A.F0 RA00/OS01/SLICE_105
ROUTE         1     0.851     R15C21A.F0 to     R15C22B.A0 RA00/OS01/oscout13lt21
CTOF_DEL    ---     0.452     R15C22B.A0 to     R15C22B.F0 RA00/OS01/SLICE_78
ROUTE         1     0.384     R15C22B.F0 to     R15C22D.C0 RA00/OS01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C22D.C0 to     R15C22D.F0 RA00/OS01/SLICE_77
ROUTE         1     0.839     R15C22D.F0 to     R14C20A.D1 RA00/OS01/un1_oscout50_4_0
CTOF_DEL    ---     0.452     R14C20A.D1 to     R14C20A.F1 RA00/OS01/SLICE_76
ROUTE         3     0.625     R14C20A.F1 to     R14C20A.B0 RA00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO RA00/OS01/SLICE_13
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI RA00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 RA00/OS01/SLICE_12
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 RA00/OS01/sdiv_11[21] (to RA00/sclk)
                  --------
                   13.759   (46.9% logic, 53.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.676ns  (43.9% logic, 56.1% route), 19 logic levels.

 Constraint Details:

     13.676ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.943ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.618     R15C20A.F1 to     R15C20A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 RA00/OS01/SLICE_75
ROUTE         1     0.851     R15C20A.F0 to     R15C21D.A0 RA00/OS01/oscout18lt21
CTOF_DEL    ---     0.452     R15C21D.A0 to     R15C21D.F0 RA00/OS01/SLICE_79
ROUTE         2     1.641     R15C21D.F0 to     R14C20C.C1 RA00/OS01/oscout_0_sqmuxa_3
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 RA00/OS01/SLICE_67
ROUTE         2     0.862     R14C20C.F1 to     R14C20A.A0 RA00/OS01/un1_oscout50_2_0
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO RA00/OS01/SLICE_13
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI RA00/OS01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 RA00/OS01/SLICE_12
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 RA00/OS01/sdiv_11[21] (to RA00/sclk)
                  --------
                   13.676   (43.9% logic, 56.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.954ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.665ns  (46.5% logic, 53.5% route), 19 logic levels.

 Constraint Details:

     13.665ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.954ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.904     R15C20A.F1 to     R15C21A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C21A.B0 to     R15C21A.F0 RA00/OS01/SLICE_105
ROUTE         1     0.851     R15C21A.F0 to     R15C22B.A0 RA00/OS01/oscout13lt21
CTOF_DEL    ---     0.452     R15C22B.A0 to     R15C22B.F0 RA00/OS01/SLICE_78
ROUTE         1     0.384     R15C22B.F0 to     R15C22D.C0 RA00/OS01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C22D.C0 to     R15C22D.F0 RA00/OS01/SLICE_77
ROUTE         1     0.839     R15C22D.F0 to     R14C20A.D1 RA00/OS01/un1_oscout50_4_0
CTOF_DEL    ---     0.452     R14C20A.D1 to     R14C20A.F1 RA00/OS01/SLICE_76
ROUTE         3     0.625     R14C20A.F1 to     R14C20A.B0 RA00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 RA00/OS01/SLICE_13
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 RA00/OS01/sdiv_11[20] (to RA00/sclk)
                  --------
                   13.665   (46.5% logic, 53.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.613ns  (46.3% logic, 53.7% route), 19 logic levels.

 Constraint Details:

     13.613ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.006ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.904     R15C20A.F1 to     R15C21A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C21A.B0 to     R15C21A.F0 RA00/OS01/SLICE_105
ROUTE         1     0.851     R15C21A.F0 to     R15C22B.A0 RA00/OS01/oscout13lt21
CTOF_DEL    ---     0.452     R15C22B.A0 to     R15C22B.F0 RA00/OS01/SLICE_78
ROUTE         1     0.384     R15C22B.F0 to     R15C22D.C0 RA00/OS01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C22D.C0 to     R15C22D.F0 RA00/OS01/SLICE_77
ROUTE         1     0.839     R15C22D.F0 to     R14C20A.D1 RA00/OS01/un1_oscout50_4_0
CTOF_DEL    ---     0.452     R14C20A.D1 to     R14C20A.F1 RA00/OS01/SLICE_76
ROUTE         3     0.625     R14C20A.F1 to     R14C20A.B0 RA00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 RA00/OS01/SLICE_13
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 RA00/OS01/sdiv_11[19] (to RA00/sclk)
                  --------
                   13.613   (46.3% logic, 53.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.037ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.582ns  (43.5% logic, 56.5% route), 18 logic levels.

 Constraint Details:

     13.582ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.037ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.618     R15C20A.F1 to     R15C20A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 RA00/OS01/SLICE_75
ROUTE         1     0.851     R15C20A.F0 to     R15C21D.A0 RA00/OS01/oscout18lt21
CTOF_DEL    ---     0.452     R15C21D.A0 to     R15C21D.F0 RA00/OS01/SLICE_79
ROUTE         2     1.641     R15C21D.F0 to     R14C20C.C1 RA00/OS01/oscout_0_sqmuxa_3
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 RA00/OS01/SLICE_67
ROUTE         2     0.862     R14C20C.F1 to     R14C20A.A0 RA00/OS01/un1_oscout50_2_0
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 RA00/OS01/SLICE_13
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 RA00/OS01/sdiv_11[20] (to RA00/sclk)
                  --------
                   13.582   (43.5% logic, 56.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.530ns  (43.3% logic, 56.7% route), 18 logic levels.

 Constraint Details:

     13.530ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.089ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.618     R15C20A.F1 to     R15C20A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 RA00/OS01/SLICE_75
ROUTE         1     0.851     R15C20A.F0 to     R15C21D.A0 RA00/OS01/oscout18lt21
CTOF_DEL    ---     0.452     R15C21D.A0 to     R15C21D.F0 RA00/OS01/SLICE_79
ROUTE         2     1.641     R15C21D.F0 to     R14C20C.C1 RA00/OS01/oscout_0_sqmuxa_3
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 RA00/OS01/SLICE_67
ROUTE         2     0.862     R14C20C.F1 to     R14C20A.A0 RA00/OS01/un1_oscout50_2_0
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO RA00/OS01/SLICE_14
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI RA00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 RA00/OS01/SLICE_13
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 RA00/OS01/sdiv_11[19] (to RA00/sclk)
                  --------
                   13.530   (43.3% logic, 56.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.100ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[18]  (to RA00/sclk +)

   Delay:              13.519ns  (46.0% logic, 54.0% route), 18 logic levels.

 Constraint Details:

     13.519ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.100ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.904     R15C20A.F1 to     R15C21A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C21A.B0 to     R15C21A.F0 RA00/OS01/SLICE_105
ROUTE         1     0.851     R15C21A.F0 to     R15C22B.A0 RA00/OS01/oscout13lt21
CTOF_DEL    ---     0.452     R15C22B.A0 to     R15C22B.F0 RA00/OS01/SLICE_78
ROUTE         1     0.384     R15C22B.F0 to     R15C22D.C0 RA00/OS01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C22D.C0 to     R15C22D.F0 RA00/OS01/SLICE_77
ROUTE         1     0.839     R15C22D.F0 to     R14C20A.D1 RA00/OS01/un1_oscout50_4_0
CTOF_DEL    ---     0.452     R14C20A.D1 to     R14C20A.F1 RA00/OS01/SLICE_76
ROUTE         3     0.625     R14C20A.F1 to     R14C20A.B0 RA00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C21B.FCI to     R16C21B.F1 RA00/OS01/SLICE_14
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 RA00/OS01/sdiv_11[18] (to RA00/sclk)
                  --------
                   13.519   (46.0% logic, 54.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.152ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[17]  (to RA00/sclk +)

   Delay:              13.467ns  (45.8% logic, 54.2% route), 18 logic levels.

 Constraint Details:

     13.467ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.152ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.904     R15C20A.F1 to     R15C21A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C21A.B0 to     R15C21A.F0 RA00/OS01/SLICE_105
ROUTE         1     0.851     R15C21A.F0 to     R15C22B.A0 RA00/OS01/oscout13lt21
CTOF_DEL    ---     0.452     R15C22B.A0 to     R15C22B.F0 RA00/OS01/SLICE_78
ROUTE         1     0.384     R15C22B.F0 to     R15C22D.C0 RA00/OS01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R15C22D.C0 to     R15C22D.F0 RA00/OS01/SLICE_77
ROUTE         1     0.839     R15C22D.F0 to     R14C20A.D1 RA00/OS01/un1_oscout50_4_0
CTOF_DEL    ---     0.452     R14C20A.D1 to     R14C20A.F1 RA00/OS01/SLICE_76
ROUTE         3     0.625     R14C20A.F1 to     R14C20A.B0 RA00/OS01/un1_oscout50_4
CTOF_DEL    ---     0.452     R14C20A.B0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R16C21B.FCI to     R16C21B.F0 RA00/OS01/SLICE_14
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 RA00/OS01/sdiv_11[17] (to RA00/sclk)
                  --------
                   13.467   (45.8% logic, 54.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[18]  (to RA00/sclk +)

   Delay:              13.436ns  (42.9% logic, 57.1% route), 17 logic levels.

 Constraint Details:

     13.436ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.183ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.618     R15C20A.F1 to     R15C20A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 RA00/OS01/SLICE_75
ROUTE         1     0.851     R15C20A.F0 to     R15C21D.A0 RA00/OS01/oscout18lt21
CTOF_DEL    ---     0.452     R15C21D.A0 to     R15C21D.F0 RA00/OS01/SLICE_79
ROUTE         2     1.641     R15C21D.F0 to     R14C20C.C1 RA00/OS01/oscout_0_sqmuxa_3
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 RA00/OS01/SLICE_67
ROUTE         2     0.862     R14C20C.F1 to     R14C20A.A0 RA00/OS01/un1_oscout50_2_0
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C21B.FCI to     R16C21B.F1 RA00/OS01/SLICE_14
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 RA00/OS01/sdiv_11[18] (to RA00/sclk)
                  --------
                   13.436   (42.9% logic, 57.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[17]  (to RA00/sclk +)

   Delay:              13.384ns  (42.7% logic, 57.3% route), 17 logic levels.

 Constraint Details:

     13.384ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.235ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     1.667     R16C21A.Q0 to     R15C20B.B0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.452     R15C20B.B0 to     R15C20B.F0 RA00/OS01/SLICE_95
ROUTE         1     0.854     R15C20B.F0 to     R15C20A.A1 RA00/OS01/oscout13lto18_i_a2_17_1
CTOF_DEL    ---     0.452     R15C20A.A1 to     R15C20A.F1 RA00/OS01/SLICE_75
ROUTE         5     0.618     R15C20A.F1 to     R15C20A.B0 RA00/OS01/N_3_19
CTOF_DEL    ---     0.452     R15C20A.B0 to     R15C20A.F0 RA00/OS01/SLICE_75
ROUTE         1     0.851     R15C20A.F0 to     R15C21D.A0 RA00/OS01/oscout18lt21
CTOF_DEL    ---     0.452     R15C21D.A0 to     R15C21D.F0 RA00/OS01/SLICE_79
ROUTE         2     1.641     R15C21D.F0 to     R14C20C.C1 RA00/OS01/oscout_0_sqmuxa_3
CTOF_DEL    ---     0.452     R14C20C.C1 to     R14C20C.F1 RA00/OS01/SLICE_67
ROUTE         2     0.862     R14C20C.F1 to     R14C20A.A0 RA00/OS01/un1_oscout50_2_0
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 RA00/OS01/SLICE_76
ROUTE         1     1.180     R14C20A.F0 to     R16C19A.B0 RA00/OS01/un1_oscout50_i
C0TOFCO_DE  ---     0.905     R16C19A.B0 to    R16C19A.FCO RA00/OS01/SLICE_23
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI RA00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO RA00/OS01/SLICE_22
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI RA00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO RA00/OS01/SLICE_21
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI RA00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO RA00/OS01/SLICE_20
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI RA00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO RA00/OS01/SLICE_19
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI RA00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO RA00/OS01/SLICE_18
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI RA00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO RA00/OS01/SLICE_17
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI RA00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO RA00/OS01/SLICE_16
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI RA00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO RA00/OS01/SLICE_15
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI RA00/OS01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R16C21B.FCI to     R16C21B.F0 RA00/OS01/SLICE_14
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 RA00/OS01/sdiv_11[17] (to RA00/sclk)
                  --------
                   13.384   (42.7% logic, 57.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R16C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   71.896MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   71.896 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/OS01/SLICE_51.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 696 connections (75.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Dec 03 14:35:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ram00_ram0.twr -gui -msgset D:/Clases/Arqui/2doParcial/ram00/promote.xml ram00_ram0.ncd ram00_ram0.prf 
Design file:     ram00_ram0.ncd
Preference file: ram00_ram0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[15]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[15]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21A.CLK to     R16C21A.Q0 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         5     0.132     R16C21A.Q0 to     R16C21A.A0 RA00/OS01/sdiv[15]
CTOF_DEL    ---     0.101     R16C21A.A0 to     R16C21A.F0 RA00/OS01/SLICE_15
ROUTE         1     0.000     R16C21A.F0 to    R16C21A.DI0 RA00/OS01/sdiv_11[15] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[4]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[4]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_21 to RA00/OS01/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_21 to RA00/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 RA00/OS01/SLICE_21 (from RA00/sclk)
ROUTE         2     0.132     R16C19C.Q1 to     R16C19C.A1 RA00/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 RA00/OS01/SLICE_21
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 RA00/OS01/sdiv_11[4] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[6]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[6]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_20 to RA00/OS01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_20 to RA00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q1 RA00/OS01/SLICE_20 (from RA00/sclk)
ROUTE         2     0.132     R16C19D.Q1 to     R16C19D.A1 RA00/OS01/sdiv[6]
CTOF_DEL    ---     0.101     R16C19D.A1 to     R16C19D.F1 RA00/OS01/SLICE_20
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 RA00/OS01/sdiv_11[6] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[21]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[21]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_12 to RA00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_12 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21D.CLK to     R16C21D.Q0 RA00/OS01/SLICE_12 (from RA00/sclk)
ROUTE         7     0.132     R16C21D.Q0 to     R16C21D.A0 RA00/OS01/sdiv[21]
CTOF_DEL    ---     0.101     R16C21D.A0 to     R16C21D.F0 RA00/OS01/SLICE_12
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 RA00/OS01/sdiv_11[21] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[20]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[20]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_13 to RA00/OS01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_13 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q1 RA00/OS01/SLICE_13 (from RA00/sclk)
ROUTE         7     0.132     R16C21C.Q1 to     R16C21C.A1 RA00/OS01/sdiv[20]
CTOF_DEL    ---     0.101     R16C21C.A1 to     R16C21C.F1 RA00/OS01/SLICE_13
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 RA00/OS01/sdiv_11[20] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[16]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[16]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_15 to RA00/OS01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_15 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21A.CLK to     R16C21A.Q1 RA00/OS01/SLICE_15 (from RA00/sclk)
ROUTE         8     0.132     R16C21A.Q1 to     R16C21A.A1 RA00/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R16C21A.A1 to     R16C21A.F1 RA00/OS01/SLICE_15
ROUTE         1     0.000     R16C21A.F1 to    R16C21A.DI1 RA00/OS01/sdiv_11[16] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[10]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[10]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_18 to RA00/OS01/SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_18 to RA00/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q1 RA00/OS01/SLICE_18 (from RA00/sclk)
ROUTE         4     0.132     R16C20B.Q1 to     R16C20B.A1 RA00/OS01/sdiv[10]
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 RA00/OS01/SLICE_18
ROUTE         1     0.000     R16C20B.F1 to    R16C20B.DI1 RA00/OS01/sdiv_11[10] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[12]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[12]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_17 to RA00/OS01/SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_17 to RA00/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20C.CLK to     R16C20C.Q1 RA00/OS01/SLICE_17 (from RA00/sclk)
ROUTE         5     0.132     R16C20C.Q1 to     R16C20C.A1 RA00/OS01/sdiv[12]
CTOF_DEL    ---     0.101     R16C20C.A1 to     R16C20C.F1 RA00/OS01/SLICE_17
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 RA00/OS01/sdiv_11[12] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C20C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/oscout  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/oscout  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_51 to RA00/OS01/SLICE_51 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_51 to RA00/OS01/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 RA00/OS01/SLICE_51 (from RA00/sclk)
ROUTE        43     0.132      R2C19B.Q0 to      R2C19B.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 RA00/OS01/SLICE_51
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 RA00/OS01/oscout_0 (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/OS01/sdiv[2]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/OS01/sdiv[2]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/OS01/SLICE_22 to RA00/OS01/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/OS01/SLICE_22 to RA00/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q1 RA00/OS01/SLICE_22 (from RA00/sclk)
ROUTE         2     0.132     R16C19B.Q1 to     R16C19B.A1 RA00/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R16C19B.A1 to     R16C19B.F1 RA00/OS01/SLICE_22
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 RA00/OS01/sdiv_11[2] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/OS00/OSCIinst0 to RA00/OS01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R16C19B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/OS01/SLICE_51.Q0   Loads: 43
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/OS00/OSCIinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 696 connections (75.16% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

