<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19543209</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>59200941737</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.195 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>592.009 sec</Worst-caseRealTimeLatency>
            <Interval-min>19543210</Interval-min>
            <Interval-max>59200941738</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_239_1>
                <Slack>7.30</Slack>
                <TripCount>4</TripCount>
                <Latency>
                    <range>
                        <min>19543208</min>
                        <max>59200941736</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>195432080</min>
                        <max>592009417360</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4885802</min>
                        <max>14800235434</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_242_2>
                    <Slack>7.30</Slack>
                    <TripCount>4</TripCount>
                    <Latency>
                        <range>
                            <min>4885800</min>
                            <max>14800235432</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>48858000</min>
                            <max>148002354320</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>1221450</min>
                            <max>3700058858</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_242_2>
            </VITIS_LOOP_239_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>283</BRAM_18K>
            <DSP>9</DSP>
            <FF>4567</FF>
            <LUT>5090</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_patch_tile_fu_99</InstName>
                    <ModuleName>load_patch_tile</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56</InstName>
                            <ModuleName>load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <BindInstances>empty_21_fu_195_p2 add_ln50_2_fu_252_p2 add_ln50_fu_261_p2 mac_muladd_9ns_7ns_9ns_13_4_1_U1 p_mid1_fu_300_p2 mac_muladd_9ns_7ns_9ns_13_4_1_U1 add_ln54_fu_406_p2 add_ln54_1_fu_415_p2 add_ln26_9_fu_435_p2 add_ln26_4_fu_445_p2 add_ln51_fu_360_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln50_1_fu_80_p2 am_addmul_8ns_4ns_9ns_17_4_1_U11 tmp_fu_95_p2 am_addmul_8ns_4ns_9ns_17_4_1_U11</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_precompute_conv12_halo_fu_110</InstName>
                    <ModuleName>precompute_conv12_halo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242</InstName>
                            <ModuleName>precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>242</ID>
                            <BindInstances>add_ln76_fu_251_p2 add_ln26_fu_271_p2 add_ln26_1_fu_281_p2 add_ln75_2_fu_315_p2 add_ln75_fu_324_p2 add_ln82_1_fu_356_p2 add_ln76_1_fu_388_p2 add_ln26_2_fu_408_p2 add_ln26_4_fu_418_p2 ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21 ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21 add_ln80_fu_473_p2 add_ln80_1_fu_483_p2 add_ln26_5_fu_503_p2 add_ln26_3_fu_513_p2 sub_ln81_fu_549_p2 px_fu_559_p2 ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21 add_ln78_fu_565_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_single_from_c1_fu_259</InstName>
                            <ModuleName>conv2_single_from_c1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>259</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1_fu_327</InstName>
                                    <ModuleName>conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>327</ID>
                                    <BindInstances>add_ln101_fu_1035_p2 add_ln103_fu_1045_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2_fu_398</InstName>
                                    <ModuleName>conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>398</ID>
                                    <BindInstances>add_ln108_fu_617_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>c1_vec_U sub_ln77_fu_319_p2 add_ln141_1_fu_278_p2 am_addmul_8ns_3ns_9ns_18_4_1_U177 add_ln142_fu_325_p2 add_ln144_fu_335_p2 am_addmul_8ns_3ns_9ns_18_4_1_U177 add_ln142_1_fu_363_p2 add_ln141_4_fu_420_p2 add_ln141_fu_429_p2 add_ln142_2_fu_468_p2 add_ln141_3_fu_532_p2 add_ln144_1_fu_546_p2 add_ln73_fu_612_p2 add_ln82_fu_639_p2 add_ln151_fu_820_p2 add_ln143_fu_831_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_from_precomputed_conv2_fu_128</InstName>
                    <ModuleName>conv3_from_precomputed_conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>128</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261</InstName>
                            <ModuleName>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>261</ID>
                            <BindInstances>add_ln186_1_fu_436_p2 add_ln186_fu_448_p2 add_ln189_1_fu_480_p2 add_ln187_fu_652_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293</InstName>
                            <ModuleName>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>293</ID>
                            <BindInstances>tmp2_fu_476_p2 empty_fu_486_p2 sub53_fu_536_p2 yi_fu_546_p2 yi_cast_fu_552_p2 add_ln192_1_fu_600_p2 add_ln192_fu_609_p2 tmp2_mid1_fu_629_p2 p_mid1_fu_639_p2 sub53_mid1_fu_689_p2 yi_mid1_fu_699_p2 yi_cast_mid1_fu_705_p2 add_ln204_1_fu_759_p2 add_ln197_fu_803_p2 add_ln197_1_fu_813_p2 sub_ln200_fu_863_p2 xi_fu_873_p2 add_ln200_1_fu_879_p2 add_ln193_fu_1027_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>C2H_fu_348_p2 C2W_fu_354_p2 sub60_fu_360_p2 sub67_fu_366_p2 mul_8ns_8ns_16_1_1_U265 add_ln176_2_fu_409_p2 add_ln176_fu_421_p2 add_ln176_1_fu_452_p2 empty_fu_483_p2 add_ln182_fu_509_p2 add_ln189_fu_535_p2 add_ln204_fu_554_p2 add_ln177_fu_565_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>patch_U conv2_buf_U h0_3_fu_156_p2 w0_1_fu_194_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2</Name>
            <Loops>
                <VITIS_LOOP_50_1_VITIS_LOOP_51_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>173</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71293</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>173 ~ 71293</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                        <Name>VITIS_LOOP_50_1_VITIS_LOOP_51_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>169</min>
                                <max>71289</max>
                            </range>
                        </TripCount>
                        <Latency>171 ~ 71291</Latency>
                        <AbsoluteTimeLatency>1.710 us ~ 0.713 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>104</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_195_p2" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="empty_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_252_p2" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_261_p2" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_7ns_9ns_13_4_1_U1" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="mul_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_300_p2" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_7ns_9ns_13_4_1_U1" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_406_p2" SOURCE="src/srcnn.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_415_p2" SOURCE="src/srcnn.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_9_fu_435_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_4_fu_445_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_360_p2" SOURCE="src/srcnn.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_patch_tile</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>178</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>71298</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.713 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>178 ~ 71298</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>154</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>560</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_80_p2" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U11" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_95_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U11" SOURCE="src/srcnn.cpp:50" URAM="0" VARIABLE="mul_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3</Name>
            <Loops>
                <VITIS_LOOP_75_2_VITIS_LOOP_78_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>493</Best-caseLatency>
                    <Average-caseLatency>493</Average-caseLatency>
                    <Worst-caseLatency>493</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>493</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_2_VITIS_LOOP_78_3>
                        <Name>VITIS_LOOP_75_2_VITIS_LOOP_78_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>81</TripCount>
                        <Latency>491</Latency>
                        <AbsoluteTimeLatency>4.910 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_2_VITIS_LOOP_78_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>164</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>545</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_251_p2" SOURCE="src/srcnn.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_271_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_281_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_315_p2" SOURCE="src/srcnn.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_324_p2" SOURCE="src/srcnn.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_356_p2" SOURCE="src/srcnn.cpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_388_p2" SOURCE="src/srcnn.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_408_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_4_fu_418_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:78" URAM="0" VARIABLE="mul_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_473_p2" SOURCE="src/srcnn.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_483_p2" SOURCE="src/srcnn.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_5_fu_503_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_3_fu_513_p2" SOURCE="src/srcnn.cpp:26" URAM="0" VARIABLE="add_ln26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_fu_549_p2" SOURCE="src/srcnn.cpp:81" URAM="0" VARIABLE="sub_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="px_fu_559_p2" SOURCE="src/srcnn.cpp:81" URAM="0" VARIABLE="px"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21" SOURCE="src/srcnn.cpp:82" URAM="0" VARIABLE="add_ln82_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2_VITIS_LOOP_78_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_565_p2" SOURCE="src/srcnn.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1</Name>
            <Loops>
                <VITIS_LOOP_101_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.035</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_101_1>
                        <Name>VITIS_LOOP_101_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_101_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2071</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1035_p2" SOURCE="src/srcnn.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_1045_p2" SOURCE="src/srcnn.cpp:103" URAM="0" VARIABLE="add_ln103"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2</Name>
            <Loops>
                <VITIS_LOOP_108_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>388</Best-caseLatency>
                    <Average-caseLatency>388</Average-caseLatency>
                    <Worst-caseLatency>388</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>388</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_2>
                        <Name>VITIS_LOOP_108_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>386</Latency>
                        <AbsoluteTimeLatency>3.860 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>145</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_617_p2" SOURCE="src/srcnn.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_single_from_c1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>522</Best-caseLatency>
                    <Average-caseLatency>522</Average-caseLatency>
                    <Worst-caseLatency>522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>522</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2260</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>742</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>precompute_conv12_halo</Name>
            <Loops>
                <VITIS_LOOP_141_1_VITIS_LOOP_143_2>
                    <VITIS_LOOP_73_1/>
                    <VITIS_LOOP_151_3/>
                </VITIS_LOOP_141_1_VITIS_LOOP_143_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1214479</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3258727903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.145 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.587 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1214479 ~ 3258727903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_1_VITIS_LOOP_143_2>
                        <Name>VITIS_LOOP_141_1_VITIS_LOOP_143_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>25</min>
                                <max>67081</max>
                            </range>
                        </TripCount>
                        <Latency>1214475 ~ 3258727899</Latency>
                        <AbsoluteTimeLatency>12.145 ms ~ 32.587 sec</AbsoluteTimeLatency>
                        <IterationLatency>48579</IterationLatency>
                        <PipelineDepth>48579</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_73_1>
                            <Name>VITIS_LOOP_73_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>64</TripCount>
                            <Latency>31808</Latency>
                            <AbsoluteTimeLatency>0.318 ms</AbsoluteTimeLatency>
                            <IterationLatency>497</IterationLatency>
                            <PipelineDepth>497</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242</Instance>
                            </InstanceList>
                        </VITIS_LOOP_73_1>
                        <VITIS_LOOP_151_3>
                            <Name>VITIS_LOOP_151_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>16768</Latency>
                            <AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
                            <IterationLatency>524</IterationLatency>
                            <PipelineDepth>524</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_single_from_c1_fu_259</Instance>
                            </InstanceList>
                        </VITIS_LOOP_151_3>
                    </VITIS_LOOP_141_1_VITIS_LOOP_143_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2723</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2332</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="c1_vec_U" SOURCE="src/srcnn.cpp:136" URAM="0" VARIABLE="c1_vec"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_319_p2" SOURCE="src/srcnn.cpp:77" URAM="0" VARIABLE="sub_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_278_p2" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="add_ln141_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U177" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="add_ln141_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_325_p2" SOURCE="src/srcnn.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_335_p2" SOURCE="src/srcnn.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_3ns_9ns_18_4_1_U177" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_363_p2" SOURCE="src/srcnn.cpp:142" URAM="0" VARIABLE="add_ln142_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_4_fu_420_p2" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="add_ln141_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_429_p2" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_2_fu_468_p2" SOURCE="src/srcnn.cpp:142" URAM="0" VARIABLE="add_ln142_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_532_p2" SOURCE="src/srcnn.cpp:141" URAM="0" VARIABLE="add_ln141_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_546_p2" SOURCE="src/srcnn.cpp:144" URAM="0" VARIABLE="add_ln144_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_612_p2" SOURCE="src/srcnn.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_639_p2" SOURCE="src/srcnn.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_820_p2" SOURCE="src/srcnn.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1_VITIS_LOOP_143_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_831_p2" SOURCE="src/srcnn.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6</Name>
            <Loops>
                <VITIS_LOOP_186_5_VITIS_LOOP_187_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_186_5_VITIS_LOOP_187_6>
                        <Name>VITIS_LOOP_186_5_VITIS_LOOP_187_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_186_5_VITIS_LOOP_187_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>825</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>189</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_436_p2" SOURCE="src/srcnn.cpp:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_448_p2" SOURCE="src/srcnn.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_480_p2" SOURCE="src/srcnn.cpp:189" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_186_5_VITIS_LOOP_187_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_652_p2" SOURCE="src/srcnn.cpp:187" URAM="0" VARIABLE="add_ln187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8</Name>
            <Loops>
                <VITIS_LOOP_192_7_VITIS_LOOP_193_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>155</Best-caseLatency>
                    <Average-caseLatency>155</Average-caseLatency>
                    <Worst-caseLatency>155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_7_VITIS_LOOP_193_8>
                        <Name>VITIS_LOOP_192_7_VITIS_LOOP_193_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25</TripCount>
                        <Latency>153</Latency>
                        <AbsoluteTimeLatency>1.530 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_192_7_VITIS_LOOP_193_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>167</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>895</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_476_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_486_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub53_fu_536_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="sub53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="yi_fu_546_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="yi"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="yi_cast_fu_552_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="yi_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_600_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="add_ln192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_609_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_mid1_fu_629_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="tmp2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_639_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub53_mid1_fu_689_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="sub53_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="yi_mid1_fu_699_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="yi_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="yi_cast_mid1_fu_705_p2" SOURCE="src/srcnn.cpp:192" URAM="0" VARIABLE="yi_cast_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_759_p2" SOURCE="src/srcnn.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_803_p2" SOURCE="src/srcnn.cpp:197" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_1_fu_813_p2" SOURCE="src/srcnn.cpp:197" URAM="0" VARIABLE="add_ln197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln200_fu_863_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="sub_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="xi_fu_873_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="xi"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_879_p2" SOURCE="src/srcnn.cpp:200" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_7_VITIS_LOOP_193_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_1027_p2" SOURCE="src/srcnn.cpp:193" URAM="0" VARIABLE="add_ln193"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_from_precomputed_conv2</Name>
            <Loops>
                <VITIS_LOOP_176_1_VITIS_LOOP_177_2>
                    <VITIS_LOOP_182_4/>
                </VITIS_LOOP_176_1_VITIS_LOOP_177_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6787</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>441259651</Worst-caseLatency>
                    <Best-caseRealTimeLatency>67.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.413 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6787 ~ 441259651</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_1_VITIS_LOOP_177_2>
                        <Name>VITIS_LOOP_176_1_VITIS_LOOP_177_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>65025</max>
                            </range>
                        </TripCount>
                        <Latency>6786 ~ 441259650</Latency>
                        <AbsoluteTimeLatency>67.860 us ~ 4.413 sec</AbsoluteTimeLatency>
                        <IterationLatency>6786</IterationLatency>
                        <PipelineDepth>6786</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_182_4>
                            <Name>VITIS_LOOP_182_4</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>6784</Latency>
                            <AbsoluteTimeLatency>67.840 us</AbsoluteTimeLatency>
                            <IterationLatency>212</IterationLatency>
                            <PipelineDepth>212</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261</Instance>
                                <Instance>grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293</Instance>
                            </InstanceList>
                        </VITIS_LOOP_182_4>
                    </VITIS_LOOP_176_1_VITIS_LOOP_177_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>1223</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1528</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2H_fu_348_p2" SOURCE="src/srcnn.cpp:173" URAM="0" VARIABLE="C2H"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="C2W_fu_354_p2" SOURCE="src/srcnn.cpp:174" URAM="0" VARIABLE="C2W"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_360_p2" SOURCE="" URAM="0" VARIABLE="sub60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub67_fu_366_p2" SOURCE="" URAM="0" VARIABLE="sub67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U265" SOURCE="" URAM="0" VARIABLE="bound29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_2_fu_409_p2" SOURCE="src/srcnn.cpp:176" URAM="0" VARIABLE="add_ln176_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_421_p2" SOURCE="src/srcnn.cpp:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_452_p2" SOURCE="src/srcnn.cpp:176" URAM="0" VARIABLE="add_ln176_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_483_p2" SOURCE="src/srcnn.cpp:177" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_182_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_509_p2" SOURCE="src/srcnn.cpp:182" URAM="0" VARIABLE="add_ln182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_182_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_535_p2" SOURCE="src/srcnn.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_182_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_554_p2" SOURCE="src/srcnn.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_1_VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_565_p2" SOURCE="src/srcnn.cpp:177" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_239_1>
                    <VITIS_LOOP_242_2/>
                </VITIS_LOOP_239_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19543209</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>59200941737</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.195 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>592.009 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19543210 ~ 59200941738</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_239_1>
                        <Name>VITIS_LOOP_239_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>19543208 ~ 59200941736</Latency>
                        <AbsoluteTimeLatency>0.195 sec ~ 592.009 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4885802</min>
                                <max>14800235434</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4885802 ~ 14800235434</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_242_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>4</TripCount>
                            <Latency>4885800 ~ 14800235432</Latency>
                            <AbsoluteTimeLatency>48.858 ms ~ 148.002 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>1221450</min>
                                    <max>3700058858</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>1221450 ~ 3700058858</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_load_patch_tile_fu_99</Instance>
                                <Instance>grp_precompute_conv12_halo_fu_110</Instance>
                                <Instance>grp_conv3_from_precomputed_conv2_fu_128</Instance>
                            </InstanceList>
                        </VITIS_LOOP_242_2>
                    </VITIS_LOOP_239_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>283</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>98</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4567</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5090</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="patch_U" SOURCE="src/srcnn.cpp:231" URAM="0" VARIABLE="patch"/>
                <BindNode BINDTYPE="storage" BRAM="268" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv2_buf_U" SOURCE="src/srcnn.cpp:235" URAM="0" VARIABLE="conv2_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="h0_3_fu_156_p2" SOURCE="src/srcnn.cpp:240" URAM="0" VARIABLE="h0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="w0_1_fu_194_p2" SOURCE="src/srcnn.cpp:243" URAM="0" VARIABLE="w0_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="7">HW Interface, Variable, Access Location, Direction, Burst Status, Resolution, Problem</keys>
                    <column name="m_axi_">p.i, src/srcnn.cpp:31:20, write, Fail, 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_">p.i, src/srcnn.cpp:32:14, read, Fail, 214-227, Volatile or Atomic access cannot be transformed</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/srcnn.cpp:45" status="valid" parentFunction="load_patch_tile" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="src/srcnn.cpp:46" status="warning" parentFunction="load_patch_tile" variable="" isDirective="0" options="off">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS loop_flatten' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="dependence" location="src/srcnn.cpp:47" status="valid" parentFunction="load_patch_tile" variable="patch" isDirective="0" options="variable=patch inter false"/>
        <Pragma type="dependence" location="src/srcnn.cpp:48" status="valid" parentFunction="load_patch_tile" variable="patch" isDirective="0" options="variable=patch intra false"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:52" status="valid" parentFunction="load_patch_tile" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/srcnn.cpp:69" status="valid" parentFunction="conv1_all_c1_at_clamped_center" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="src/srcnn.cpp:70" status="warning" parentFunction="conv1_all_c1_at_clamped_center" variable="c1_vec" isDirective="0" options="variable=c1_vec inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'c1_vec'."/>
        </Pragma>
        <Pragma type="dependence" location="src/srcnn.cpp:71" status="warning" parentFunction="conv1_all_c1_at_clamped_center" variable="c1_vec" isDirective="0" options="variable=c1_vec intra false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'c1_vec'."/>
        </Pragma>
        <Pragma type="pipeline" location="src/srcnn.cpp:79" status="valid" parentFunction="conv1_all_c1_at_clamped_center" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="src/srcnn.cpp:96" status="valid" parentFunction="conv2_single_from_c1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="src/srcnn.cpp:100" status="valid" parentFunction="conv2_single_from_c1" variable="wrow" isDirective="0" options="variable=wrow complete dim=1"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:102" status="valid" parentFunction="conv2_single_from_c1" variable="" isDirective="0" options="II=6"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:109" status="valid" parentFunction="conv2_single_from_c1" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="src/srcnn.cpp:129" status="valid" parentFunction="precompute_conv12_halo" variable="" isDirective="0" options="off"/>
        <Pragma type="resource" location="src/srcnn.cpp:130" status="warning" parentFunction="precompute_conv12_halo" variable="conv1_w" isDirective="0" options="variable=conv1_w core=ROM_2P">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="src/srcnn.cpp:131" status="warning" parentFunction="precompute_conv12_halo" variable="conv2_w" isDirective="0" options="variable=conv2_w core=ROM_2P">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="dependence" location="src/srcnn.cpp:137" status="valid" parentFunction="precompute_conv12_halo" variable="c1_vec" isDirective="0" options="variable=c1_vec inter false"/>
        <Pragma type="dependence" location="src/srcnn.cpp:138" status="valid" parentFunction="precompute_conv12_halo" variable="c1_vec" isDirective="0" options="variable=c1_vec intra false"/>
        <Pragma type="inline" location="src/srcnn.cpp:170" status="valid" parentFunction="conv3_from_precomputed_conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="resource" location="src/srcnn.cpp:171" status="warning" parentFunction="conv3_from_precomputed_conv2" variable="conv3_w" isDirective="0" options="variable=conv3_w core=ROM_2P">
            <Msg msg_id="207-5531" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="src/srcnn.cpp:185" status="valid" parentFunction="conv3_from_precomputed_conv2" variable="k" isDirective="0" options="variable=k complete dim=0"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:188" status="valid" parentFunction="conv3_from_precomputed_conv2" variable="" isDirective="0" options="II=6"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:194" status="valid" parentFunction="conv3_from_precomputed_conv2" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="src/srcnn.cpp:227" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="src/srcnn.cpp:228" status="warning" parentFunction="srcnn" variable="" isDirective="0" options="off">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="'#pragma HLS loop_flatten' can only be applied inside loop body"/>
        </Pragma>
    </PragmaReport>
</profile>

