# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/new/Add4.v" \
"../../../../Lab6.srcs/sources_1/imports/new/AddSub4.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD16L.v" \
"../../../../Lab6.srcs/sources_1/imports/new/countUD4L.v" \
"../../../../Lab6.srcs/sources_1/imports/new/edge_detector.v" \
"../../../../Lab6.srcs/sources_1/imports/new/fa.v" \
"../../../../Lab6.srcs/sources_1/imports/new/ha.v" \
"../../../../Lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v" \
"../../../../Lab6.srcs/sources_1/imports/new/mux4bit.v" \
"../../../../Lab6.srcs/sources_1/new/pixel_address.v" \
"../../../../Lab6.srcs/sources_1/new/rgb_selector.v" \
"../../../../Lab6.srcs/sources_1/new/sync.v" \
"../../../../Lab6.srcs/sources_1/new/top.v" \
"../../../../Lab6.srcs/sim_1/imports/Downloads/test_lab6_sync.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
