
RTC_Test_New.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f0c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002fcc  08002fcc  00012fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003068  08003068  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003068  08003068  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003068  08003068  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003068  08003068  00013068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800306c  0800306c  0001306c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003070  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  080030e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  080030e0  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000089db  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001599  00000000  00000000  00028a73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0002a010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  0002a6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012338  00000000  00000000  0002ad38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009642  00000000  00000000  0003d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006dd1c  00000000  00000000  000466b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b43ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001adc  00000000  00000000  000b4420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002fb4 	.word	0x08002fb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08002fb4 	.word	0x08002fb4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b083      	sub	sp, #12
 8000238:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f000 fa89 	bl	8000750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f853 	bl	80002e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 f943 	bl	80004cc <MX_GPIO_Init>
  MX_RTC_Init();
 8000246:	f000 f8af 	bl	80003a8 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800024a:	f000 f90f 	bl	800046c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800024e:	491e      	ldr	r1, [pc, #120]	; (80002c8 <main+0x94>)
 8000250:	4b1e      	ldr	r3, [pc, #120]	; (80002cc <main+0x98>)
 8000252:	2200      	movs	r2, #0
 8000254:	0018      	movs	r0, r3
 8000256:	f001 fba1 	bl	800199c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800025a:	491d      	ldr	r1, [pc, #116]	; (80002d0 <main+0x9c>)
 800025c:	4b1b      	ldr	r3, [pc, #108]	; (80002cc <main+0x98>)
 800025e:	2200      	movs	r2, #0
 8000260:	0018      	movs	r0, r3
 8000262:	f001 fc89 	bl	8001b78 <HAL_RTC_GetDate>


	  sprintf(date,"Date: %02d.%02d.%02d\t",sDate.Date,sDate.Month,sDate.Year);
 8000266:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <main+0x9c>)
 8000268:	789b      	ldrb	r3, [r3, #2]
 800026a:	001a      	movs	r2, r3
 800026c:	4b18      	ldr	r3, [pc, #96]	; (80002d0 <main+0x9c>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	001c      	movs	r4, r3
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <main+0x9c>)
 8000274:	78db      	ldrb	r3, [r3, #3]
 8000276:	4917      	ldr	r1, [pc, #92]	; (80002d4 <main+0xa0>)
 8000278:	4817      	ldr	r0, [pc, #92]	; (80002d8 <main+0xa4>)
 800027a:	9300      	str	r3, [sp, #0]
 800027c:	0023      	movs	r3, r4
 800027e:	f002 fa2f 	bl	80026e0 <siprintf>
	  sprintf(time,"Time: %02d.%02d.%02d\r\n",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8000282:	4b11      	ldr	r3, [pc, #68]	; (80002c8 <main+0x94>)
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	001a      	movs	r2, r3
 8000288:	4b0f      	ldr	r3, [pc, #60]	; (80002c8 <main+0x94>)
 800028a:	785b      	ldrb	r3, [r3, #1]
 800028c:	001c      	movs	r4, r3
 800028e:	4b0e      	ldr	r3, [pc, #56]	; (80002c8 <main+0x94>)
 8000290:	789b      	ldrb	r3, [r3, #2]
 8000292:	4912      	ldr	r1, [pc, #72]	; (80002dc <main+0xa8>)
 8000294:	4812      	ldr	r0, [pc, #72]	; (80002e0 <main+0xac>)
 8000296:	9300      	str	r3, [sp, #0]
 8000298:	0023      	movs	r3, r4
 800029a:	f002 fa21 	bl	80026e0 <siprintf>



	  HAL_UART_Transmit(&huart1, (uint8_t *)date, sizeof(date), 300);
 800029e:	2396      	movs	r3, #150	; 0x96
 80002a0:	005b      	lsls	r3, r3, #1
 80002a2:	490d      	ldr	r1, [pc, #52]	; (80002d8 <main+0xa4>)
 80002a4:	480f      	ldr	r0, [pc, #60]	; (80002e4 <main+0xb0>)
 80002a6:	221e      	movs	r2, #30
 80002a8:	f001 fdde 	bl	8001e68 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, (uint8_t *)time, sizeof(time), 300);
 80002ac:	2396      	movs	r3, #150	; 0x96
 80002ae:	005b      	lsls	r3, r3, #1
 80002b0:	490b      	ldr	r1, [pc, #44]	; (80002e0 <main+0xac>)
 80002b2:	480c      	ldr	r0, [pc, #48]	; (80002e4 <main+0xb0>)
 80002b4:	221e      	movs	r2, #30
 80002b6:	f001 fdd7 	bl	8001e68 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80002ba:	23fa      	movs	r3, #250	; 0xfa
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 faaa 	bl	8000818 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80002c4:	e7c3      	b.n	800024e <main+0x1a>
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	200000cc 	.word	0x200000cc
 80002cc:	200000e4 	.word	0x200000e4
 80002d0:	200000e0 	.word	0x200000e0
 80002d4:	08002fcc 	.word	0x08002fcc
 80002d8:	200000ac 	.word	0x200000ac
 80002dc:	08002fe4 	.word	0x08002fe4
 80002e0:	2000008c 	.word	0x2000008c
 80002e4:	20000104 	.word	0x20000104

080002e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b097      	sub	sp, #92	; 0x5c
 80002ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	2428      	movs	r4, #40	; 0x28
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	0018      	movs	r0, r3
 80002f4:	2330      	movs	r3, #48	; 0x30
 80002f6:	001a      	movs	r2, r3
 80002f8:	2100      	movs	r1, #0
 80002fa:	f002 f9e9 	bl	80026d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fe:	2318      	movs	r3, #24
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	0018      	movs	r0, r3
 8000304:	2310      	movs	r3, #16
 8000306:	001a      	movs	r2, r3
 8000308:	2100      	movs	r1, #0
 800030a:	f002 f9e1 	bl	80026d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	0018      	movs	r0, r3
 8000312:	2314      	movs	r3, #20
 8000314:	001a      	movs	r2, r3
 8000316:	2100      	movs	r1, #0
 8000318:	f002 f9da 	bl	80026d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800031c:	0021      	movs	r1, r4
 800031e:	187b      	adds	r3, r7, r1
 8000320:	220a      	movs	r2, #10
 8000322:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000324:	187b      	adds	r3, r7, r1
 8000326:	2201      	movs	r2, #1
 8000328:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032a:	187b      	adds	r3, r7, r1
 800032c:	2210      	movs	r2, #16
 800032e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2201      	movs	r2, #1
 8000334:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2200      	movs	r2, #0
 800033a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800033c:	187b      	adds	r3, r7, r1
 800033e:	0018      	movs	r0, r3
 8000340:	f000 fcb2 	bl	8000ca8 <HAL_RCC_OscConfig>
 8000344:	1e03      	subs	r3, r0, #0
 8000346:	d001      	beq.n	800034c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000348:	f000 f8f4 	bl	8000534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800034c:	2118      	movs	r1, #24
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2207      	movs	r2, #7
 8000352:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000354:	187b      	adds	r3, r7, r1
 8000356:	2200      	movs	r2, #0
 8000358:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035a:	187b      	adds	r3, r7, r1
 800035c:	2200      	movs	r2, #0
 800035e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2200      	movs	r2, #0
 8000364:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000366:	187b      	adds	r3, r7, r1
 8000368:	2100      	movs	r1, #0
 800036a:	0018      	movs	r0, r3
 800036c:	f000 ffb6 	bl	80012dc <HAL_RCC_ClockConfig>
 8000370:	1e03      	subs	r3, r0, #0
 8000372:	d001      	beq.n	8000378 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000374:	f000 f8de 	bl	8000534 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <SystemClock_Config+0xbc>)
 800037c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	2280      	movs	r2, #128	; 0x80
 8000388:	0092      	lsls	r2, r2, #2
 800038a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	0018      	movs	r0, r3
 8000390:	f001 f8e8 	bl	8001564 <HAL_RCCEx_PeriphCLKConfig>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000398:	f000 f8cc 	bl	8000534 <Error_Handler>
  }
}
 800039c:	46c0      	nop			; (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b017      	add	sp, #92	; 0x5c
 80003a2:	bd90      	pop	{r4, r7, pc}
 80003a4:	00010001 	.word	0x00010001

080003a8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b086      	sub	sp, #24
 80003ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80003ae:	1d3b      	adds	r3, r7, #4
 80003b0:	0018      	movs	r0, r3
 80003b2:	2314      	movs	r3, #20
 80003b4:	001a      	movs	r2, r3
 80003b6:	2100      	movs	r1, #0
 80003b8:	f002 f98a 	bl	80026d0 <memset>
  RTC_DateTypeDef sDate = {0};
 80003bc:	003b      	movs	r3, r7
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80003c2:	4b28      	ldr	r3, [pc, #160]	; (8000464 <MX_RTC_Init+0xbc>)
 80003c4:	4a28      	ldr	r2, [pc, #160]	; (8000468 <MX_RTC_Init+0xc0>)
 80003c6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80003c8:	4b26      	ldr	r3, [pc, #152]	; (8000464 <MX_RTC_Init+0xbc>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80003ce:	4b25      	ldr	r3, [pc, #148]	; (8000464 <MX_RTC_Init+0xbc>)
 80003d0:	227f      	movs	r2, #127	; 0x7f
 80003d2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80003d4:	4b23      	ldr	r3, [pc, #140]	; (8000464 <MX_RTC_Init+0xbc>)
 80003d6:	22ff      	movs	r2, #255	; 0xff
 80003d8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80003da:	4b22      	ldr	r3, [pc, #136]	; (8000464 <MX_RTC_Init+0xbc>)
 80003dc:	2200      	movs	r2, #0
 80003de:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80003e0:	4b20      	ldr	r3, [pc, #128]	; (8000464 <MX_RTC_Init+0xbc>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80003e6:	4b1f      	ldr	r3, [pc, #124]	; (8000464 <MX_RTC_Init+0xbc>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80003ec:	4b1d      	ldr	r3, [pc, #116]	; (8000464 <MX_RTC_Init+0xbc>)
 80003ee:	0018      	movs	r0, r3
 80003f0:	f001 f996 	bl	8001720 <HAL_RTC_Init>
 80003f4:	1e03      	subs	r3, r0, #0
 80003f6:	d001      	beq.n	80003fc <MX_RTC_Init+0x54>
  {
    Error_Handler();
 80003f8:	f000 f89c 	bl	8000534 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2210      	movs	r2, #16
 8000400:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x20;
 8000402:	1d3b      	adds	r3, r7, #4
 8000404:	2220      	movs	r2, #32
 8000406:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x30;
 8000408:	1d3b      	adds	r3, r7, #4
 800040a:	2230      	movs	r2, #48	; 0x30
 800040c:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	2200      	movs	r2, #0
 8000412:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000414:	1d3b      	adds	r3, r7, #4
 8000416:	2200      	movs	r2, #0
 8000418:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800041a:	1d39      	adds	r1, r7, #4
 800041c:	4b11      	ldr	r3, [pc, #68]	; (8000464 <MX_RTC_Init+0xbc>)
 800041e:	2201      	movs	r2, #1
 8000420:	0018      	movs	r0, r3
 8000422:	f001 fa15 	bl	8001850 <HAL_RTC_SetTime>
 8000426:	1e03      	subs	r3, r0, #0
 8000428:	d001      	beq.n	800042e <MX_RTC_Init+0x86>
  {
    Error_Handler();
 800042a:	f000 f883 	bl	8000534 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800042e:	003b      	movs	r3, r7
 8000430:	2204      	movs	r2, #4
 8000432:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8000434:	003b      	movs	r3, r7
 8000436:	2204      	movs	r2, #4
 8000438:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x13;
 800043a:	003b      	movs	r3, r7
 800043c:	2213      	movs	r2, #19
 800043e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x23;
 8000440:	003b      	movs	r3, r7
 8000442:	2223      	movs	r2, #35	; 0x23
 8000444:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000446:	0039      	movs	r1, r7
 8000448:	4b06      	ldr	r3, [pc, #24]	; (8000464 <MX_RTC_Init+0xbc>)
 800044a:	2201      	movs	r2, #1
 800044c:	0018      	movs	r0, r3
 800044e:	f001 fb03 	bl	8001a58 <HAL_RTC_SetDate>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 8000456:	f000 f86d 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b006      	add	sp, #24
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	200000e4 	.word	0x200000e4
 8000468:	40002800 	.word	0x40002800

0800046c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000470:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000472:	4a15      	ldr	r2, [pc, #84]	; (80004c8 <MX_USART1_UART_Init+0x5c>)
 8000474:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000476:	4b13      	ldr	r3, [pc, #76]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000478:	2296      	movs	r2, #150	; 0x96
 800047a:	0212      	lsls	r2, r2, #8
 800047c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000480:	2200      	movs	r2, #0
 8000482:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000484:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000486:	2200      	movs	r2, #0
 8000488:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000492:	220c      	movs	r2, #12
 8000494:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000498:	2200      	movs	r2, #0
 800049a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 800049e:	2200      	movs	r2, #0
 80004a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ae:	4b05      	ldr	r3, [pc, #20]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f001 fc85 	bl	8001dc0 <HAL_UART_Init>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80004ba:	f000 f83b 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	20000104 	.word	0x20000104
 80004c8:	40013800 	.word	0x40013800

080004cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d2:	4b17      	ldr	r3, [pc, #92]	; (8000530 <MX_GPIO_Init+0x64>)
 80004d4:	695a      	ldr	r2, [r3, #20]
 80004d6:	4b16      	ldr	r3, [pc, #88]	; (8000530 <MX_GPIO_Init+0x64>)
 80004d8:	2180      	movs	r1, #128	; 0x80
 80004da:	0309      	lsls	r1, r1, #12
 80004dc:	430a      	orrs	r2, r1
 80004de:	615a      	str	r2, [r3, #20]
 80004e0:	4b13      	ldr	r3, [pc, #76]	; (8000530 <MX_GPIO_Init+0x64>)
 80004e2:	695a      	ldr	r2, [r3, #20]
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	031b      	lsls	r3, r3, #12
 80004e8:	4013      	ands	r3, r2
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ee:	4b10      	ldr	r3, [pc, #64]	; (8000530 <MX_GPIO_Init+0x64>)
 80004f0:	695a      	ldr	r2, [r3, #20]
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <MX_GPIO_Init+0x64>)
 80004f4:	2180      	movs	r1, #128	; 0x80
 80004f6:	03c9      	lsls	r1, r1, #15
 80004f8:	430a      	orrs	r2, r1
 80004fa:	615a      	str	r2, [r3, #20]
 80004fc:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <MX_GPIO_Init+0x64>)
 80004fe:	695a      	ldr	r2, [r3, #20]
 8000500:	2380      	movs	r3, #128	; 0x80
 8000502:	03db      	lsls	r3, r3, #15
 8000504:	4013      	ands	r3, r2
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <MX_GPIO_Init+0x64>)
 800050c:	695a      	ldr	r2, [r3, #20]
 800050e:	4b08      	ldr	r3, [pc, #32]	; (8000530 <MX_GPIO_Init+0x64>)
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	0289      	lsls	r1, r1, #10
 8000514:	430a      	orrs	r2, r1
 8000516:	615a      	str	r2, [r3, #20]
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <MX_GPIO_Init+0x64>)
 800051a:	695a      	ldr	r2, [r3, #20]
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	029b      	lsls	r3, r3, #10
 8000520:	4013      	ands	r3, r2
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b004      	add	sp, #16
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	40021000 	.word	0x40021000

08000534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000538:	b672      	cpsid	i
}
 800053a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800053c:	e7fe      	b.n	800053c <Error_Handler+0x8>
	...

08000540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000546:	4b0f      	ldr	r3, [pc, #60]	; (8000584 <HAL_MspInit+0x44>)
 8000548:	699a      	ldr	r2, [r3, #24]
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <HAL_MspInit+0x44>)
 800054c:	2101      	movs	r1, #1
 800054e:	430a      	orrs	r2, r1
 8000550:	619a      	str	r2, [r3, #24]
 8000552:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <HAL_MspInit+0x44>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	2201      	movs	r2, #1
 8000558:	4013      	ands	r3, r2
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800055e:	4b09      	ldr	r3, [pc, #36]	; (8000584 <HAL_MspInit+0x44>)
 8000560:	69da      	ldr	r2, [r3, #28]
 8000562:	4b08      	ldr	r3, [pc, #32]	; (8000584 <HAL_MspInit+0x44>)
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	0549      	lsls	r1, r1, #21
 8000568:	430a      	orrs	r2, r1
 800056a:	61da      	str	r2, [r3, #28]
 800056c:	4b05      	ldr	r3, [pc, #20]	; (8000584 <HAL_MspInit+0x44>)
 800056e:	69da      	ldr	r2, [r3, #28]
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	055b      	lsls	r3, r3, #21
 8000574:	4013      	ands	r3, r2
 8000576:	603b      	str	r3, [r7, #0]
 8000578:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	b002      	add	sp, #8
 8000580:	bd80      	pop	{r7, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	40021000 	.word	0x40021000

08000588 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a06      	ldr	r2, [pc, #24]	; (80005b0 <HAL_RTC_MspInit+0x28>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d106      	bne.n	80005a8 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <HAL_RTC_MspInit+0x2c>)
 800059c:	6a1a      	ldr	r2, [r3, #32]
 800059e:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <HAL_RTC_MspInit+0x2c>)
 80005a0:	2180      	movs	r1, #128	; 0x80
 80005a2:	0209      	lsls	r1, r1, #8
 80005a4:	430a      	orrs	r2, r1
 80005a6:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	b002      	add	sp, #8
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40002800 	.word	0x40002800
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b08b      	sub	sp, #44	; 0x2c
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	2414      	movs	r4, #20
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	0018      	movs	r0, r3
 80005c6:	2314      	movs	r3, #20
 80005c8:	001a      	movs	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	f002 f880 	bl	80026d0 <memset>
  if(huart->Instance==USART1)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a1d      	ldr	r2, [pc, #116]	; (800064c <HAL_UART_MspInit+0x94>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d133      	bne.n	8000642 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005da:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005dc:	699a      	ldr	r2, [r3, #24]
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	01c9      	lsls	r1, r1, #7
 80005e4:	430a      	orrs	r2, r1
 80005e6:	619a      	str	r2, [r3, #24]
 80005e8:	4b19      	ldr	r3, [pc, #100]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005ea:	699a      	ldr	r2, [r3, #24]
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	01db      	lsls	r3, r3, #7
 80005f0:	4013      	ands	r3, r2
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b16      	ldr	r3, [pc, #88]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005f8:	695a      	ldr	r2, [r3, #20]
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	0289      	lsls	r1, r1, #10
 8000600:	430a      	orrs	r2, r1
 8000602:	615a      	str	r2, [r3, #20]
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_UART_MspInit+0x98>)
 8000606:	695a      	ldr	r2, [r3, #20]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	029b      	lsls	r3, r3, #10
 800060c:	4013      	ands	r3, r2
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000612:	193b      	adds	r3, r7, r4
 8000614:	22c0      	movs	r2, #192	; 0xc0
 8000616:	00d2      	lsls	r2, r2, #3
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061a:	0021      	movs	r1, r4
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2202      	movs	r2, #2
 8000620:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2203      	movs	r2, #3
 800062c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2201      	movs	r2, #1
 8000632:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	187a      	adds	r2, r7, r1
 8000636:	2390      	movs	r3, #144	; 0x90
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	0011      	movs	r1, r2
 800063c:	0018      	movs	r0, r3
 800063e:	f000 f9c3 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b00b      	add	sp, #44	; 0x2c
 8000648:	bd90      	pop	{r4, r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	40013800 	.word	0x40013800
 8000650:	40021000 	.word	0x40021000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <NMI_Handler+0x4>

0800065a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <HardFault_Handler+0x4>

08000660 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}

08000674 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000678:	f000 f8b2 	bl	80007e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800068c:	4a14      	ldr	r2, [pc, #80]	; (80006e0 <_sbrk+0x5c>)
 800068e:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <_sbrk+0x60>)
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000698:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <_sbrk+0x64>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d102      	bne.n	80006a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <_sbrk+0x64>)
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <_sbrk+0x68>)
 80006a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006a6:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <_sbrk+0x64>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	18d3      	adds	r3, r2, r3
 80006ae:	693a      	ldr	r2, [r7, #16]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d207      	bcs.n	80006c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006b4:	f001 ffe2 	bl	800267c <__errno>
 80006b8:	0003      	movs	r3, r0
 80006ba:	220c      	movs	r2, #12
 80006bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006be:	2301      	movs	r3, #1
 80006c0:	425b      	negs	r3, r3
 80006c2:	e009      	b.n	80006d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <_sbrk+0x64>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	18d2      	adds	r2, r2, r3
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <_sbrk+0x64>)
 80006d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80006d6:	68fb      	ldr	r3, [r7, #12]
}
 80006d8:	0018      	movs	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	b006      	add	sp, #24
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20002000 	.word	0x20002000
 80006e4:	00000400 	.word	0x00000400
 80006e8:	2000018c 	.word	0x2000018c
 80006ec:	200001a8 	.word	0x200001a8

080006f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006fc:	480d      	ldr	r0, [pc, #52]	; (8000734 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006fe:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000700:	f7ff fff6 	bl	80006f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <LoopForever+0x6>)
  ldr r1, =_edata
 8000706:	490d      	ldr	r1, [pc, #52]	; (800073c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <LoopForever+0xe>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800070c:	e002      	b.n	8000714 <LoopCopyDataInit>

0800070e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000712:	3304      	adds	r3, #4

08000714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000718:	d3f9      	bcc.n	800070e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071a:	4a0a      	ldr	r2, [pc, #40]	; (8000744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800071c:	4c0a      	ldr	r4, [pc, #40]	; (8000748 <LoopForever+0x16>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000720:	e001      	b.n	8000726 <LoopFillZerobss>

08000722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000724:	3204      	adds	r2, #4

08000726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000728:	d3fb      	bcc.n	8000722 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800072a:	f001 ffad 	bl	8002688 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800072e:	f7ff fd81 	bl	8000234 <main>

08000732 <LoopForever>:

LoopForever:
    b LoopForever
 8000732:	e7fe      	b.n	8000732 <LoopForever>
  ldr   r0, =_estack
 8000734:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800073c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000740:	08003070 	.word	0x08003070
  ldr r2, =_sbss
 8000744:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000748:	200001a4 	.word	0x200001a4

0800074c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800074c:	e7fe      	b.n	800074c <ADC1_COMP_IRQHandler>
	...

08000750 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000754:	4b07      	ldr	r3, [pc, #28]	; (8000774 <HAL_Init+0x24>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_Init+0x24>)
 800075a:	2110      	movs	r1, #16
 800075c:	430a      	orrs	r2, r1
 800075e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000760:	2003      	movs	r0, #3
 8000762:	f000 f809 	bl	8000778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000766:	f7ff feeb 	bl	8000540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800076a:	2300      	movs	r3, #0
}
 800076c:	0018      	movs	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40022000 	.word	0x40022000

08000778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000780:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <HAL_InitTick+0x5c>)
 8000782:	681c      	ldr	r4, [r3, #0]
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <HAL_InitTick+0x60>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	0019      	movs	r1, r3
 800078a:	23fa      	movs	r3, #250	; 0xfa
 800078c:	0098      	lsls	r0, r3, #2
 800078e:	f7ff fcc5 	bl	800011c <__udivsi3>
 8000792:	0003      	movs	r3, r0
 8000794:	0019      	movs	r1, r3
 8000796:	0020      	movs	r0, r4
 8000798:	f7ff fcc0 	bl	800011c <__udivsi3>
 800079c:	0003      	movs	r3, r0
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 f905 	bl	80009ae <HAL_SYSTICK_Config>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	e00f      	b.n	80007cc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	d80b      	bhi.n	80007ca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b2:	6879      	ldr	r1, [r7, #4]
 80007b4:	2301      	movs	r3, #1
 80007b6:	425b      	negs	r3, r3
 80007b8:	2200      	movs	r2, #0
 80007ba:	0018      	movs	r0, r3
 80007bc:	f000 f8e2 	bl	8000984 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <HAL_InitTick+0x64>)
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e000      	b.n	80007cc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
}
 80007cc:	0018      	movs	r0, r3
 80007ce:	46bd      	mov	sp, r7
 80007d0:	b003      	add	sp, #12
 80007d2:	bd90      	pop	{r4, r7, pc}
 80007d4:	20000000 	.word	0x20000000
 80007d8:	20000008 	.word	0x20000008
 80007dc:	20000004 	.word	0x20000004

080007e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <HAL_IncTick+0x1c>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	001a      	movs	r2, r3
 80007ea:	4b05      	ldr	r3, [pc, #20]	; (8000800 <HAL_IncTick+0x20>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	18d2      	adds	r2, r2, r3
 80007f0:	4b03      	ldr	r3, [pc, #12]	; (8000800 <HAL_IncTick+0x20>)
 80007f2:	601a      	str	r2, [r3, #0]
}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	20000008 	.word	0x20000008
 8000800:	20000190 	.word	0x20000190

08000804 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  return uwTick;
 8000808:	4b02      	ldr	r3, [pc, #8]	; (8000814 <HAL_GetTick+0x10>)
 800080a:	681b      	ldr	r3, [r3, #0]
}
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000190 	.word	0x20000190

08000818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000820:	f7ff fff0 	bl	8000804 <HAL_GetTick>
 8000824:	0003      	movs	r3, r0
 8000826:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	3301      	adds	r3, #1
 8000830:	d005      	beq.n	800083e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000832:	4b0a      	ldr	r3, [pc, #40]	; (800085c <HAL_Delay+0x44>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	001a      	movs	r2, r3
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	189b      	adds	r3, r3, r2
 800083c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	f7ff ffe0 	bl	8000804 <HAL_GetTick>
 8000844:	0002      	movs	r2, r0
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	429a      	cmp	r2, r3
 800084e:	d8f7      	bhi.n	8000840 <HAL_Delay+0x28>
  {
  }
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	b004      	add	sp, #16
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	20000008 	.word	0x20000008

08000860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	0002      	movs	r2, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b7f      	cmp	r3, #127	; 0x7f
 8000874:	d828      	bhi.n	80008c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000876:	4a2f      	ldr	r2, [pc, #188]	; (8000934 <__NVIC_SetPriority+0xd4>)
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	b25b      	sxtb	r3, r3
 800087e:	089b      	lsrs	r3, r3, #2
 8000880:	33c0      	adds	r3, #192	; 0xc0
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	589b      	ldr	r3, [r3, r2]
 8000886:	1dfa      	adds	r2, r7, #7
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	0011      	movs	r1, r2
 800088c:	2203      	movs	r2, #3
 800088e:	400a      	ands	r2, r1
 8000890:	00d2      	lsls	r2, r2, #3
 8000892:	21ff      	movs	r1, #255	; 0xff
 8000894:	4091      	lsls	r1, r2
 8000896:	000a      	movs	r2, r1
 8000898:	43d2      	mvns	r2, r2
 800089a:	401a      	ands	r2, r3
 800089c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	019b      	lsls	r3, r3, #6
 80008a2:	22ff      	movs	r2, #255	; 0xff
 80008a4:	401a      	ands	r2, r3
 80008a6:	1dfb      	adds	r3, r7, #7
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	0018      	movs	r0, r3
 80008ac:	2303      	movs	r3, #3
 80008ae:	4003      	ands	r3, r0
 80008b0:	00db      	lsls	r3, r3, #3
 80008b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	481f      	ldr	r0, [pc, #124]	; (8000934 <__NVIC_SetPriority+0xd4>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b25b      	sxtb	r3, r3
 80008bc:	089b      	lsrs	r3, r3, #2
 80008be:	430a      	orrs	r2, r1
 80008c0:	33c0      	adds	r3, #192	; 0xc0
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008c6:	e031      	b.n	800092c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c8:	4a1b      	ldr	r2, [pc, #108]	; (8000938 <__NVIC_SetPriority+0xd8>)
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	0019      	movs	r1, r3
 80008d0:	230f      	movs	r3, #15
 80008d2:	400b      	ands	r3, r1
 80008d4:	3b08      	subs	r3, #8
 80008d6:	089b      	lsrs	r3, r3, #2
 80008d8:	3306      	adds	r3, #6
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	18d3      	adds	r3, r2, r3
 80008de:	3304      	adds	r3, #4
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	1dfa      	adds	r2, r7, #7
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	0011      	movs	r1, r2
 80008e8:	2203      	movs	r2, #3
 80008ea:	400a      	ands	r2, r1
 80008ec:	00d2      	lsls	r2, r2, #3
 80008ee:	21ff      	movs	r1, #255	; 0xff
 80008f0:	4091      	lsls	r1, r2
 80008f2:	000a      	movs	r2, r1
 80008f4:	43d2      	mvns	r2, r2
 80008f6:	401a      	ands	r2, r3
 80008f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	019b      	lsls	r3, r3, #6
 80008fe:	22ff      	movs	r2, #255	; 0xff
 8000900:	401a      	ands	r2, r3
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	0018      	movs	r0, r3
 8000908:	2303      	movs	r3, #3
 800090a:	4003      	ands	r3, r0
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000910:	4809      	ldr	r0, [pc, #36]	; (8000938 <__NVIC_SetPriority+0xd8>)
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	001c      	movs	r4, r3
 8000918:	230f      	movs	r3, #15
 800091a:	4023      	ands	r3, r4
 800091c:	3b08      	subs	r3, #8
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	430a      	orrs	r2, r1
 8000922:	3306      	adds	r3, #6
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	18c3      	adds	r3, r0, r3
 8000928:	3304      	adds	r3, #4
 800092a:	601a      	str	r2, [r3, #0]
}
 800092c:	46c0      	nop			; (mov r8, r8)
 800092e:	46bd      	mov	sp, r7
 8000930:	b003      	add	sp, #12
 8000932:	bd90      	pop	{r4, r7, pc}
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	1e5a      	subs	r2, r3, #1
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	045b      	lsls	r3, r3, #17
 800094c:	429a      	cmp	r2, r3
 800094e:	d301      	bcc.n	8000954 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000950:	2301      	movs	r3, #1
 8000952:	e010      	b.n	8000976 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000954:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <SysTick_Config+0x44>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	3a01      	subs	r2, #1
 800095a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800095c:	2301      	movs	r3, #1
 800095e:	425b      	negs	r3, r3
 8000960:	2103      	movs	r1, #3
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff ff7c 	bl	8000860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <SysTick_Config+0x44>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800096e:	4b04      	ldr	r3, [pc, #16]	; (8000980 <SysTick_Config+0x44>)
 8000970:	2207      	movs	r2, #7
 8000972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000974:	2300      	movs	r3, #0
}
 8000976:	0018      	movs	r0, r3
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	e000e010 	.word	0xe000e010

08000984 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
 800098e:	210f      	movs	r1, #15
 8000990:	187b      	adds	r3, r7, r1
 8000992:	1c02      	adds	r2, r0, #0
 8000994:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	187b      	adds	r3, r7, r1
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b25b      	sxtb	r3, r3
 800099e:	0011      	movs	r1, r2
 80009a0:	0018      	movs	r0, r3
 80009a2:	f7ff ff5d 	bl	8000860 <__NVIC_SetPriority>
}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b004      	add	sp, #16
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	0018      	movs	r0, r3
 80009ba:	f7ff ffbf 	bl	800093c <SysTick_Config>
 80009be:	0003      	movs	r3, r0
}
 80009c0:	0018      	movs	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b002      	add	sp, #8
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d6:	e14f      	b.n	8000c78 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2101      	movs	r1, #1
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4091      	lsls	r1, r2
 80009e2:	000a      	movs	r2, r1
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d100      	bne.n	80009f0 <HAL_GPIO_Init+0x28>
 80009ee:	e140      	b.n	8000c72 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2203      	movs	r2, #3
 80009f6:	4013      	ands	r3, r2
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d005      	beq.n	8000a08 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	2203      	movs	r2, #3
 8000a02:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a04:	2b02      	cmp	r3, #2
 8000a06:	d130      	bne.n	8000a6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	2203      	movs	r2, #3
 8000a14:	409a      	lsls	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	43da      	mvns	r2, r3
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	68da      	ldr	r2, [r3, #12]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	409a      	lsls	r2, r3
 8000a2a:	0013      	movs	r3, r2
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a3e:	2201      	movs	r2, #1
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	409a      	lsls	r2, r3
 8000a44:	0013      	movs	r3, r2
 8000a46:	43da      	mvns	r2, r3
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	091b      	lsrs	r3, r3, #4
 8000a54:	2201      	movs	r2, #1
 8000a56:	401a      	ands	r2, r3
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	409a      	lsls	r2, r3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	2203      	movs	r2, #3
 8000a70:	4013      	ands	r3, r2
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	d017      	beq.n	8000aa6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	2203      	movs	r2, #3
 8000a82:	409a      	lsls	r2, r3
 8000a84:	0013      	movs	r3, r2
 8000a86:	43da      	mvns	r2, r3
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	689a      	ldr	r2, [r3, #8]
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	409a      	lsls	r2, r3
 8000a98:	0013      	movs	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2203      	movs	r2, #3
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d123      	bne.n	8000afa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	08da      	lsrs	r2, r3, #3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	3208      	adds	r2, #8
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	58d3      	ldr	r3, [r2, r3]
 8000abe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	2207      	movs	r2, #7
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	220f      	movs	r2, #15
 8000aca:	409a      	lsls	r2, r3
 8000acc:	0013      	movs	r3, r2
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	691a      	ldr	r2, [r3, #16]
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	2107      	movs	r1, #7
 8000ade:	400b      	ands	r3, r1
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	409a      	lsls	r2, r3
 8000ae4:	0013      	movs	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	08da      	lsrs	r2, r3, #3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3208      	adds	r2, #8
 8000af4:	0092      	lsls	r2, r2, #2
 8000af6:	6939      	ldr	r1, [r7, #16]
 8000af8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	2203      	movs	r2, #3
 8000b06:	409a      	lsls	r2, r3
 8000b08:	0013      	movs	r3, r2
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2203      	movs	r2, #3
 8000b18:	401a      	ands	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	23c0      	movs	r3, #192	; 0xc0
 8000b34:	029b      	lsls	r3, r3, #10
 8000b36:	4013      	ands	r3, r2
 8000b38:	d100      	bne.n	8000b3c <HAL_GPIO_Init+0x174>
 8000b3a:	e09a      	b.n	8000c72 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3c:	4b54      	ldr	r3, [pc, #336]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b3e:	699a      	ldr	r2, [r3, #24]
 8000b40:	4b53      	ldr	r3, [pc, #332]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b42:	2101      	movs	r1, #1
 8000b44:	430a      	orrs	r2, r1
 8000b46:	619a      	str	r2, [r3, #24]
 8000b48:	4b51      	ldr	r3, [pc, #324]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4013      	ands	r3, r2
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b54:	4a4f      	ldr	r2, [pc, #316]	; (8000c94 <HAL_GPIO_Init+0x2cc>)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	089b      	lsrs	r3, r3, #2
 8000b5a:	3302      	adds	r3, #2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	589b      	ldr	r3, [r3, r2]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	2203      	movs	r2, #3
 8000b66:	4013      	ands	r3, r2
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	220f      	movs	r2, #15
 8000b6c:	409a      	lsls	r2, r3
 8000b6e:	0013      	movs	r3, r2
 8000b70:	43da      	mvns	r2, r3
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	2390      	movs	r3, #144	; 0x90
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d013      	beq.n	8000baa <HAL_GPIO_Init+0x1e2>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a44      	ldr	r2, [pc, #272]	; (8000c98 <HAL_GPIO_Init+0x2d0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d00d      	beq.n	8000ba6 <HAL_GPIO_Init+0x1de>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a43      	ldr	r2, [pc, #268]	; (8000c9c <HAL_GPIO_Init+0x2d4>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d007      	beq.n	8000ba2 <HAL_GPIO_Init+0x1da>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a42      	ldr	r2, [pc, #264]	; (8000ca0 <HAL_GPIO_Init+0x2d8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d101      	bne.n	8000b9e <HAL_GPIO_Init+0x1d6>
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e006      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000b9e:	2305      	movs	r3, #5
 8000ba0:	e004      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	e002      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e000      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000baa:	2300      	movs	r3, #0
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	2103      	movs	r1, #3
 8000bb0:	400a      	ands	r2, r1
 8000bb2:	0092      	lsls	r2, r2, #2
 8000bb4:	4093      	lsls	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bbc:	4935      	ldr	r1, [pc, #212]	; (8000c94 <HAL_GPIO_Init+0x2cc>)
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	089b      	lsrs	r3, r3, #2
 8000bc2:	3302      	adds	r3, #2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bca:	4b36      	ldr	r3, [pc, #216]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	43da      	mvns	r2, r3
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685a      	ldr	r2, [r3, #4]
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	035b      	lsls	r3, r3, #13
 8000be2:	4013      	ands	r3, r2
 8000be4:	d003      	beq.n	8000bee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bee:	4b2d      	ldr	r3, [pc, #180]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	43da      	mvns	r2, r3
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685a      	ldr	r2, [r3, #4]
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	039b      	lsls	r3, r3, #14
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	d003      	beq.n	8000c18 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c18:	4b22      	ldr	r3, [pc, #136]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	43da      	mvns	r2, r3
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	2380      	movs	r3, #128	; 0x80
 8000c34:	029b      	lsls	r3, r3, #10
 8000c36:	4013      	ands	r3, r2
 8000c38:	d003      	beq.n	8000c42 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685a      	ldr	r2, [r3, #4]
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	025b      	lsls	r3, r3, #9
 8000c60:	4013      	ands	r3, r2
 8000c62:	d003      	beq.n	8000c6c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	3301      	adds	r3, #1
 8000c76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	40da      	lsrs	r2, r3
 8000c80:	1e13      	subs	r3, r2, #0
 8000c82:	d000      	beq.n	8000c86 <HAL_GPIO_Init+0x2be>
 8000c84:	e6a8      	b.n	80009d8 <HAL_GPIO_Init+0x10>
  } 
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b006      	add	sp, #24
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000
 8000c98:	48000400 	.word	0x48000400
 8000c9c:	48000800 	.word	0x48000800
 8000ca0:	48000c00 	.word	0x48000c00
 8000ca4:	40010400 	.word	0x40010400

08000ca8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d101      	bne.n	8000cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e301      	b.n	80012be <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d100      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x1e>
 8000cc4:	e08d      	b.n	8000de2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cc6:	4bc3      	ldr	r3, [pc, #780]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	220c      	movs	r2, #12
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b04      	cmp	r3, #4
 8000cd0:	d00e      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cd2:	4bc0      	ldr	r3, [pc, #768]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	4013      	ands	r3, r2
 8000cda:	2b08      	cmp	r3, #8
 8000cdc:	d116      	bne.n	8000d0c <HAL_RCC_OscConfig+0x64>
 8000cde:	4bbd      	ldr	r3, [pc, #756]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000ce0:	685a      	ldr	r2, [r3, #4]
 8000ce2:	2380      	movs	r3, #128	; 0x80
 8000ce4:	025b      	lsls	r3, r3, #9
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	025b      	lsls	r3, r3, #9
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d10d      	bne.n	8000d0c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf0:	4bb8      	ldr	r3, [pc, #736]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	029b      	lsls	r3, r3, #10
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	d100      	bne.n	8000cfe <HAL_RCC_OscConfig+0x56>
 8000cfc:	e070      	b.n	8000de0 <HAL_RCC_OscConfig+0x138>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d000      	beq.n	8000d08 <HAL_RCC_OscConfig+0x60>
 8000d06:	e06b      	b.n	8000de0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	e2d8      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d107      	bne.n	8000d24 <HAL_RCC_OscConfig+0x7c>
 8000d14:	4baf      	ldr	r3, [pc, #700]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4bae      	ldr	r3, [pc, #696]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d1a:	2180      	movs	r1, #128	; 0x80
 8000d1c:	0249      	lsls	r1, r1, #9
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	e02f      	b.n	8000d84 <HAL_RCC_OscConfig+0xdc>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d10c      	bne.n	8000d46 <HAL_RCC_OscConfig+0x9e>
 8000d2c:	4ba9      	ldr	r3, [pc, #676]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4ba8      	ldr	r3, [pc, #672]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d32:	49a9      	ldr	r1, [pc, #676]	; (8000fd8 <HAL_RCC_OscConfig+0x330>)
 8000d34:	400a      	ands	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	4ba6      	ldr	r3, [pc, #664]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4ba5      	ldr	r3, [pc, #660]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d3e:	49a7      	ldr	r1, [pc, #668]	; (8000fdc <HAL_RCC_OscConfig+0x334>)
 8000d40:	400a      	ands	r2, r1
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	e01e      	b.n	8000d84 <HAL_RCC_OscConfig+0xdc>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	2b05      	cmp	r3, #5
 8000d4c:	d10e      	bne.n	8000d6c <HAL_RCC_OscConfig+0xc4>
 8000d4e:	4ba1      	ldr	r3, [pc, #644]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4ba0      	ldr	r3, [pc, #640]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	02c9      	lsls	r1, r1, #11
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	4b9d      	ldr	r3, [pc, #628]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b9c      	ldr	r3, [pc, #624]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d62:	2180      	movs	r1, #128	; 0x80
 8000d64:	0249      	lsls	r1, r1, #9
 8000d66:	430a      	orrs	r2, r1
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	e00b      	b.n	8000d84 <HAL_RCC_OscConfig+0xdc>
 8000d6c:	4b99      	ldr	r3, [pc, #612]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b98      	ldr	r3, [pc, #608]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d72:	4999      	ldr	r1, [pc, #612]	; (8000fd8 <HAL_RCC_OscConfig+0x330>)
 8000d74:	400a      	ands	r2, r1
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	4b96      	ldr	r3, [pc, #600]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b95      	ldr	r3, [pc, #596]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000d7e:	4997      	ldr	r1, [pc, #604]	; (8000fdc <HAL_RCC_OscConfig+0x334>)
 8000d80:	400a      	ands	r2, r1
 8000d82:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d014      	beq.n	8000db6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fd3a 	bl	8000804 <HAL_GetTick>
 8000d90:	0003      	movs	r3, r0
 8000d92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d94:	e008      	b.n	8000da8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d96:	f7ff fd35 	bl	8000804 <HAL_GetTick>
 8000d9a:	0002      	movs	r2, r0
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b64      	cmp	r3, #100	; 0x64
 8000da2:	d901      	bls.n	8000da8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000da4:	2303      	movs	r3, #3
 8000da6:	e28a      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da8:	4b8a      	ldr	r3, [pc, #552]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	029b      	lsls	r3, r3, #10
 8000db0:	4013      	ands	r3, r2
 8000db2:	d0f0      	beq.n	8000d96 <HAL_RCC_OscConfig+0xee>
 8000db4:	e015      	b.n	8000de2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db6:	f7ff fd25 	bl	8000804 <HAL_GetTick>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc0:	f7ff fd20 	bl	8000804 <HAL_GetTick>
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b64      	cmp	r3, #100	; 0x64
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e275      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd2:	4b80      	ldr	r3, [pc, #512]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	2380      	movs	r3, #128	; 0x80
 8000dd8:	029b      	lsls	r3, r3, #10
 8000dda:	4013      	ands	r3, r2
 8000ddc:	d1f0      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x118>
 8000dde:	e000      	b.n	8000de2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2202      	movs	r2, #2
 8000de8:	4013      	ands	r3, r2
 8000dea:	d100      	bne.n	8000dee <HAL_RCC_OscConfig+0x146>
 8000dec:	e069      	b.n	8000ec2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000dee:	4b79      	ldr	r3, [pc, #484]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	220c      	movs	r2, #12
 8000df4:	4013      	ands	r3, r2
 8000df6:	d00b      	beq.n	8000e10 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000df8:	4b76      	ldr	r3, [pc, #472]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	220c      	movs	r2, #12
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b08      	cmp	r3, #8
 8000e02:	d11c      	bne.n	8000e3e <HAL_RCC_OscConfig+0x196>
 8000e04:	4b73      	ldr	r3, [pc, #460]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	2380      	movs	r3, #128	; 0x80
 8000e0a:	025b      	lsls	r3, r3, #9
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	d116      	bne.n	8000e3e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e10:	4b70      	ldr	r3, [pc, #448]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2202      	movs	r2, #2
 8000e16:	4013      	ands	r3, r2
 8000e18:	d005      	beq.n	8000e26 <HAL_RCC_OscConfig+0x17e>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d001      	beq.n	8000e26 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e24b      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e26:	4b6b      	ldr	r3, [pc, #428]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	22f8      	movs	r2, #248	; 0xf8
 8000e2c:	4393      	bics	r3, r2
 8000e2e:	0019      	movs	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	691b      	ldr	r3, [r3, #16]
 8000e34:	00da      	lsls	r2, r3, #3
 8000e36:	4b67      	ldr	r3, [pc, #412]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e3c:	e041      	b.n	8000ec2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d024      	beq.n	8000e90 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e46:	4b63      	ldr	r3, [pc, #396]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	4b62      	ldr	r3, [pc, #392]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e52:	f7ff fcd7 	bl	8000804 <HAL_GetTick>
 8000e56:	0003      	movs	r3, r0
 8000e58:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e5c:	f7ff fcd2 	bl	8000804 <HAL_GetTick>
 8000e60:	0002      	movs	r2, r0
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e227      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e6e:	4b59      	ldr	r3, [pc, #356]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2202      	movs	r2, #2
 8000e74:	4013      	ands	r3, r2
 8000e76:	d0f1      	beq.n	8000e5c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e78:	4b56      	ldr	r3, [pc, #344]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	22f8      	movs	r2, #248	; 0xf8
 8000e7e:	4393      	bics	r3, r2
 8000e80:	0019      	movs	r1, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	00da      	lsls	r2, r3, #3
 8000e88:	4b52      	ldr	r3, [pc, #328]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	e018      	b.n	8000ec2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e90:	4b50      	ldr	r3, [pc, #320]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b4f      	ldr	r3, [pc, #316]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000e96:	2101      	movs	r1, #1
 8000e98:	438a      	bics	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9c:	f7ff fcb2 	bl	8000804 <HAL_GetTick>
 8000ea0:	0003      	movs	r3, r0
 8000ea2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ea6:	f7ff fcad 	bl	8000804 <HAL_GetTick>
 8000eaa:	0002      	movs	r2, r0
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e202      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eb8:	4b46      	ldr	r3, [pc, #280]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	d1f1      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d036      	beq.n	8000f3a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	69db      	ldr	r3, [r3, #28]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d019      	beq.n	8000f08 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ed4:	4b3f      	ldr	r3, [pc, #252]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000ed6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ed8:	4b3e      	ldr	r3, [pc, #248]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000eda:	2101      	movs	r1, #1
 8000edc:	430a      	orrs	r2, r1
 8000ede:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fc90 	bl	8000804 <HAL_GetTick>
 8000ee4:	0003      	movs	r3, r0
 8000ee6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee8:	e008      	b.n	8000efc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eea:	f7ff fc8b 	bl	8000804 <HAL_GetTick>
 8000eee:	0002      	movs	r2, r0
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e1e0      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efc:	4b35      	ldr	r3, [pc, #212]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f00:	2202      	movs	r2, #2
 8000f02:	4013      	ands	r3, r2
 8000f04:	d0f1      	beq.n	8000eea <HAL_RCC_OscConfig+0x242>
 8000f06:	e018      	b.n	8000f3a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f08:	4b32      	ldr	r3, [pc, #200]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f0c:	4b31      	ldr	r3, [pc, #196]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f0e:	2101      	movs	r1, #1
 8000f10:	438a      	bics	r2, r1
 8000f12:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f14:	f7ff fc76 	bl	8000804 <HAL_GetTick>
 8000f18:	0003      	movs	r3, r0
 8000f1a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f1e:	f7ff fc71 	bl	8000804 <HAL_GetTick>
 8000f22:	0002      	movs	r2, r0
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e1c6      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f30:	4b28      	ldr	r3, [pc, #160]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f34:	2202      	movs	r2, #2
 8000f36:	4013      	ands	r3, r2
 8000f38:	d1f1      	bne.n	8000f1e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2204      	movs	r2, #4
 8000f40:	4013      	ands	r3, r2
 8000f42:	d100      	bne.n	8000f46 <HAL_RCC_OscConfig+0x29e>
 8000f44:	e0b4      	b.n	80010b0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f46:	201f      	movs	r0, #31
 8000f48:	183b      	adds	r3, r7, r0
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f4e:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f50:	69da      	ldr	r2, [r3, #28]
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	055b      	lsls	r3, r3, #21
 8000f56:	4013      	ands	r3, r2
 8000f58:	d110      	bne.n	8000f7c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f5c:	69da      	ldr	r2, [r3, #28]
 8000f5e:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f60:	2180      	movs	r1, #128	; 0x80
 8000f62:	0549      	lsls	r1, r1, #21
 8000f64:	430a      	orrs	r2, r1
 8000f66:	61da      	str	r2, [r3, #28]
 8000f68:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000f6a:	69da      	ldr	r2, [r3, #28]
 8000f6c:	2380      	movs	r3, #128	; 0x80
 8000f6e:	055b      	lsls	r3, r3, #21
 8000f70:	4013      	ands	r3, r2
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000f76:	183b      	adds	r3, r7, r0
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f7c:	4b18      	ldr	r3, [pc, #96]	; (8000fe0 <HAL_RCC_OscConfig+0x338>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	4013      	ands	r3, r2
 8000f86:	d11a      	bne.n	8000fbe <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f88:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <HAL_RCC_OscConfig+0x338>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <HAL_RCC_OscConfig+0x338>)
 8000f8e:	2180      	movs	r1, #128	; 0x80
 8000f90:	0049      	lsls	r1, r1, #1
 8000f92:	430a      	orrs	r2, r1
 8000f94:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f96:	f7ff fc35 	bl	8000804 <HAL_GetTick>
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fa0:	f7ff fc30 	bl	8000804 <HAL_GetTick>
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b64      	cmp	r3, #100	; 0x64
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e185      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <HAL_RCC_OscConfig+0x338>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d0f0      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d10e      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x33c>
 8000fc6:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000fc8:	6a1a      	ldr	r2, [r3, #32]
 8000fca:	4b02      	ldr	r3, [pc, #8]	; (8000fd4 <HAL_RCC_OscConfig+0x32c>)
 8000fcc:	2101      	movs	r1, #1
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	621a      	str	r2, [r3, #32]
 8000fd2:	e035      	b.n	8001040 <HAL_RCC_OscConfig+0x398>
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	fffeffff 	.word	0xfffeffff
 8000fdc:	fffbffff 	.word	0xfffbffff
 8000fe0:	40007000 	.word	0x40007000
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d10c      	bne.n	8001006 <HAL_RCC_OscConfig+0x35e>
 8000fec:	4bb6      	ldr	r3, [pc, #728]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8000fee:	6a1a      	ldr	r2, [r3, #32]
 8000ff0:	4bb5      	ldr	r3, [pc, #724]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	438a      	bics	r2, r1
 8000ff6:	621a      	str	r2, [r3, #32]
 8000ff8:	4bb3      	ldr	r3, [pc, #716]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8000ffa:	6a1a      	ldr	r2, [r3, #32]
 8000ffc:	4bb2      	ldr	r3, [pc, #712]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8000ffe:	2104      	movs	r1, #4
 8001000:	438a      	bics	r2, r1
 8001002:	621a      	str	r2, [r3, #32]
 8001004:	e01c      	b.n	8001040 <HAL_RCC_OscConfig+0x398>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	2b05      	cmp	r3, #5
 800100c:	d10c      	bne.n	8001028 <HAL_RCC_OscConfig+0x380>
 800100e:	4bae      	ldr	r3, [pc, #696]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001010:	6a1a      	ldr	r2, [r3, #32]
 8001012:	4bad      	ldr	r3, [pc, #692]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001014:	2104      	movs	r1, #4
 8001016:	430a      	orrs	r2, r1
 8001018:	621a      	str	r2, [r3, #32]
 800101a:	4bab      	ldr	r3, [pc, #684]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800101c:	6a1a      	ldr	r2, [r3, #32]
 800101e:	4baa      	ldr	r3, [pc, #680]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001020:	2101      	movs	r1, #1
 8001022:	430a      	orrs	r2, r1
 8001024:	621a      	str	r2, [r3, #32]
 8001026:	e00b      	b.n	8001040 <HAL_RCC_OscConfig+0x398>
 8001028:	4ba7      	ldr	r3, [pc, #668]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800102a:	6a1a      	ldr	r2, [r3, #32]
 800102c:	4ba6      	ldr	r3, [pc, #664]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800102e:	2101      	movs	r1, #1
 8001030:	438a      	bics	r2, r1
 8001032:	621a      	str	r2, [r3, #32]
 8001034:	4ba4      	ldr	r3, [pc, #656]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001036:	6a1a      	ldr	r2, [r3, #32]
 8001038:	4ba3      	ldr	r3, [pc, #652]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800103a:	2104      	movs	r1, #4
 800103c:	438a      	bics	r2, r1
 800103e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d014      	beq.n	8001072 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fbdc 	bl	8000804 <HAL_GetTick>
 800104c:	0003      	movs	r3, r0
 800104e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001050:	e009      	b.n	8001066 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001052:	f7ff fbd7 	bl	8000804 <HAL_GetTick>
 8001056:	0002      	movs	r2, r0
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	4a9b      	ldr	r2, [pc, #620]	; (80012cc <HAL_RCC_OscConfig+0x624>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d901      	bls.n	8001066 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e12b      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001066:	4b98      	ldr	r3, [pc, #608]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001068:	6a1b      	ldr	r3, [r3, #32]
 800106a:	2202      	movs	r2, #2
 800106c:	4013      	ands	r3, r2
 800106e:	d0f0      	beq.n	8001052 <HAL_RCC_OscConfig+0x3aa>
 8001070:	e013      	b.n	800109a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001072:	f7ff fbc7 	bl	8000804 <HAL_GetTick>
 8001076:	0003      	movs	r3, r0
 8001078:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800107a:	e009      	b.n	8001090 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800107c:	f7ff fbc2 	bl	8000804 <HAL_GetTick>
 8001080:	0002      	movs	r2, r0
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	4a91      	ldr	r2, [pc, #580]	; (80012cc <HAL_RCC_OscConfig+0x624>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e116      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001090:	4b8d      	ldr	r3, [pc, #564]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	2202      	movs	r2, #2
 8001096:	4013      	ands	r3, r2
 8001098:	d1f0      	bne.n	800107c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800109a:	231f      	movs	r3, #31
 800109c:	18fb      	adds	r3, r7, r3
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d105      	bne.n	80010b0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010a4:	4b88      	ldr	r3, [pc, #544]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010a6:	69da      	ldr	r2, [r3, #28]
 80010a8:	4b87      	ldr	r3, [pc, #540]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010aa:	4989      	ldr	r1, [pc, #548]	; (80012d0 <HAL_RCC_OscConfig+0x628>)
 80010ac:	400a      	ands	r2, r1
 80010ae:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2210      	movs	r2, #16
 80010b6:	4013      	ands	r3, r2
 80010b8:	d063      	beq.n	8001182 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d12a      	bne.n	8001118 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010c2:	4b81      	ldr	r3, [pc, #516]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010c6:	4b80      	ldr	r3, [pc, #512]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010c8:	2104      	movs	r1, #4
 80010ca:	430a      	orrs	r2, r1
 80010cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80010ce:	4b7e      	ldr	r3, [pc, #504]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010d2:	4b7d      	ldr	r3, [pc, #500]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010d4:	2101      	movs	r1, #1
 80010d6:	430a      	orrs	r2, r1
 80010d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010da:	f7ff fb93 	bl	8000804 <HAL_GetTick>
 80010de:	0003      	movs	r3, r0
 80010e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80010e4:	f7ff fb8e 	bl	8000804 <HAL_GetTick>
 80010e8:	0002      	movs	r2, r0
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e0e3      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80010f6:	4b74      	ldr	r3, [pc, #464]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80010f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010fa:	2202      	movs	r2, #2
 80010fc:	4013      	ands	r3, r2
 80010fe:	d0f1      	beq.n	80010e4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001100:	4b71      	ldr	r3, [pc, #452]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001104:	22f8      	movs	r2, #248	; 0xf8
 8001106:	4393      	bics	r3, r2
 8001108:	0019      	movs	r1, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	00da      	lsls	r2, r3, #3
 8001110:	4b6d      	ldr	r3, [pc, #436]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001112:	430a      	orrs	r2, r1
 8001114:	635a      	str	r2, [r3, #52]	; 0x34
 8001116:	e034      	b.n	8001182 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	3305      	adds	r3, #5
 800111e:	d111      	bne.n	8001144 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001120:	4b69      	ldr	r3, [pc, #420]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001122:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001124:	4b68      	ldr	r3, [pc, #416]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001126:	2104      	movs	r1, #4
 8001128:	438a      	bics	r2, r1
 800112a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800112c:	4b66      	ldr	r3, [pc, #408]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800112e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001130:	22f8      	movs	r2, #248	; 0xf8
 8001132:	4393      	bics	r3, r2
 8001134:	0019      	movs	r1, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	00da      	lsls	r2, r3, #3
 800113c:	4b62      	ldr	r3, [pc, #392]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800113e:	430a      	orrs	r2, r1
 8001140:	635a      	str	r2, [r3, #52]	; 0x34
 8001142:	e01e      	b.n	8001182 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001144:	4b60      	ldr	r3, [pc, #384]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001148:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800114a:	2104      	movs	r1, #4
 800114c:	430a      	orrs	r2, r1
 800114e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001150:	4b5d      	ldr	r3, [pc, #372]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001154:	4b5c      	ldr	r3, [pc, #368]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001156:	2101      	movs	r1, #1
 8001158:	438a      	bics	r2, r1
 800115a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800115c:	f7ff fb52 	bl	8000804 <HAL_GetTick>
 8001160:	0003      	movs	r3, r0
 8001162:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001164:	e008      	b.n	8001178 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001166:	f7ff fb4d 	bl	8000804 <HAL_GetTick>
 800116a:	0002      	movs	r2, r0
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b02      	cmp	r3, #2
 8001172:	d901      	bls.n	8001178 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e0a2      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001178:	4b53      	ldr	r3, [pc, #332]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800117a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800117c:	2202      	movs	r2, #2
 800117e:	4013      	ands	r3, r2
 8001180:	d1f1      	bne.n	8001166 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6a1b      	ldr	r3, [r3, #32]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d100      	bne.n	800118c <HAL_RCC_OscConfig+0x4e4>
 800118a:	e097      	b.n	80012bc <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800118c:	4b4e      	ldr	r3, [pc, #312]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	220c      	movs	r2, #12
 8001192:	4013      	ands	r3, r2
 8001194:	2b08      	cmp	r3, #8
 8001196:	d100      	bne.n	800119a <HAL_RCC_OscConfig+0x4f2>
 8001198:	e06b      	b.n	8001272 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a1b      	ldr	r3, [r3, #32]
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d14c      	bne.n	800123c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a2:	4b49      	ldr	r3, [pc, #292]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b48      	ldr	r3, [pc, #288]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011a8:	494a      	ldr	r1, [pc, #296]	; (80012d4 <HAL_RCC_OscConfig+0x62c>)
 80011aa:	400a      	ands	r2, r1
 80011ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ae:	f7ff fb29 	bl	8000804 <HAL_GetTick>
 80011b2:	0003      	movs	r3, r0
 80011b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011b8:	f7ff fb24 	bl	8000804 <HAL_GetTick>
 80011bc:	0002      	movs	r2, r0
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e079      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ca:	4b3f      	ldr	r3, [pc, #252]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	2380      	movs	r3, #128	; 0x80
 80011d0:	049b      	lsls	r3, r3, #18
 80011d2:	4013      	ands	r3, r2
 80011d4:	d1f0      	bne.n	80011b8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011d6:	4b3c      	ldr	r3, [pc, #240]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011da:	220f      	movs	r2, #15
 80011dc:	4393      	bics	r3, r2
 80011de:	0019      	movs	r1, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011e4:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011e6:	430a      	orrs	r2, r1
 80011e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80011ea:	4b37      	ldr	r3, [pc, #220]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4a3a      	ldr	r2, [pc, #232]	; (80012d8 <HAL_RCC_OscConfig+0x630>)
 80011f0:	4013      	ands	r3, r2
 80011f2:	0019      	movs	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	431a      	orrs	r2, r3
 80011fe:	4b32      	ldr	r3, [pc, #200]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001200:	430a      	orrs	r2, r1
 8001202:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001204:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b2f      	ldr	r3, [pc, #188]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800120a:	2180      	movs	r1, #128	; 0x80
 800120c:	0449      	lsls	r1, r1, #17
 800120e:	430a      	orrs	r2, r1
 8001210:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001212:	f7ff faf7 	bl	8000804 <HAL_GetTick>
 8001216:	0003      	movs	r3, r0
 8001218:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800121c:	f7ff faf2 	bl	8000804 <HAL_GetTick>
 8001220:	0002      	movs	r2, r0
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b02      	cmp	r3, #2
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e047      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	049b      	lsls	r3, r3, #18
 8001236:	4013      	ands	r3, r2
 8001238:	d0f0      	beq.n	800121c <HAL_RCC_OscConfig+0x574>
 800123a:	e03f      	b.n	80012bc <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001242:	4924      	ldr	r1, [pc, #144]	; (80012d4 <HAL_RCC_OscConfig+0x62c>)
 8001244:	400a      	ands	r2, r1
 8001246:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001248:	f7ff fadc 	bl	8000804 <HAL_GetTick>
 800124c:	0003      	movs	r3, r0
 800124e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001252:	f7ff fad7 	bl	8000804 <HAL_GetTick>
 8001256:	0002      	movs	r2, r0
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e02c      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001264:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	049b      	lsls	r3, r3, #18
 800126c:	4013      	ands	r3, r2
 800126e:	d1f0      	bne.n	8001252 <HAL_RCC_OscConfig+0x5aa>
 8001270:	e024      	b.n	80012bc <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a1b      	ldr	r3, [r3, #32]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d101      	bne.n	800127e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e01f      	b.n	80012be <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800127e:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001284:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_RCC_OscConfig+0x620>)
 8001286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001288:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800128a:	697a      	ldr	r2, [r7, #20]
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	025b      	lsls	r3, r3, #9
 8001290:	401a      	ands	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001296:	429a      	cmp	r2, r3
 8001298:	d10e      	bne.n	80012b8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	220f      	movs	r2, #15
 800129e:	401a      	ands	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d107      	bne.n	80012b8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	23f0      	movs	r3, #240	; 0xf0
 80012ac:	039b      	lsls	r3, r3, #14
 80012ae:	401a      	ands	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b008      	add	sp, #32
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	40021000 	.word	0x40021000
 80012cc:	00001388 	.word	0x00001388
 80012d0:	efffffff 	.word	0xefffffff
 80012d4:	feffffff 	.word	0xfeffffff
 80012d8:	ffc2ffff 	.word	0xffc2ffff

080012dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d101      	bne.n	80012f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e0b3      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012f0:	4b5b      	ldr	r3, [pc, #364]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2201      	movs	r2, #1
 80012f6:	4013      	ands	r3, r2
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d911      	bls.n	8001322 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fe:	4b58      	ldr	r3, [pc, #352]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2201      	movs	r2, #1
 8001304:	4393      	bics	r3, r2
 8001306:	0019      	movs	r1, r3
 8001308:	4b55      	ldr	r3, [pc, #340]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	430a      	orrs	r2, r1
 800130e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001310:	4b53      	ldr	r3, [pc, #332]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2201      	movs	r2, #1
 8001316:	4013      	ands	r3, r2
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d001      	beq.n	8001322 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e09a      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2202      	movs	r2, #2
 8001328:	4013      	ands	r3, r2
 800132a:	d015      	beq.n	8001358 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2204      	movs	r2, #4
 8001332:	4013      	ands	r3, r2
 8001334:	d006      	beq.n	8001344 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001336:	4b4b      	ldr	r3, [pc, #300]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	4b4a      	ldr	r3, [pc, #296]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 800133c:	21e0      	movs	r1, #224	; 0xe0
 800133e:	00c9      	lsls	r1, r1, #3
 8001340:	430a      	orrs	r2, r1
 8001342:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001344:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	22f0      	movs	r2, #240	; 0xf0
 800134a:	4393      	bics	r3, r2
 800134c:	0019      	movs	r1, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	4b44      	ldr	r3, [pc, #272]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001354:	430a      	orrs	r2, r1
 8001356:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2201      	movs	r2, #1
 800135e:	4013      	ands	r3, r2
 8001360:	d040      	beq.n	80013e4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d107      	bne.n	800137a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136a:	4b3e      	ldr	r3, [pc, #248]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2380      	movs	r3, #128	; 0x80
 8001370:	029b      	lsls	r3, r3, #10
 8001372:	4013      	ands	r3, r2
 8001374:	d114      	bne.n	80013a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e06e      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2b02      	cmp	r3, #2
 8001380:	d107      	bne.n	8001392 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001382:	4b38      	ldr	r3, [pc, #224]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	049b      	lsls	r3, r3, #18
 800138a:	4013      	ands	r3, r2
 800138c:	d108      	bne.n	80013a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e062      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001392:	4b34      	ldr	r3, [pc, #208]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d101      	bne.n	80013a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e05b      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013a0:	4b30      	ldr	r3, [pc, #192]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2203      	movs	r2, #3
 80013a6:	4393      	bics	r3, r2
 80013a8:	0019      	movs	r1, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	4b2d      	ldr	r3, [pc, #180]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b4:	f7ff fa26 	bl	8000804 <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013bc:	e009      	b.n	80013d2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013be:	f7ff fa21 	bl	8000804 <HAL_GetTick>
 80013c2:	0002      	movs	r2, r0
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	4a27      	ldr	r2, [pc, #156]	; (8001468 <HAL_RCC_ClockConfig+0x18c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e042      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013d2:	4b24      	ldr	r3, [pc, #144]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	220c      	movs	r2, #12
 80013d8:	401a      	ands	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d1ec      	bne.n	80013be <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013e4:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2201      	movs	r2, #1
 80013ea:	4013      	ands	r3, r2
 80013ec:	683a      	ldr	r2, [r7, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d211      	bcs.n	8001416 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f2:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2201      	movs	r2, #1
 80013f8:	4393      	bics	r3, r2
 80013fa:	0019      	movs	r1, r3
 80013fc:	4b18      	ldr	r3, [pc, #96]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	430a      	orrs	r2, r1
 8001402:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001404:	4b16      	ldr	r3, [pc, #88]	; (8001460 <HAL_RCC_ClockConfig+0x184>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2201      	movs	r2, #1
 800140a:	4013      	ands	r3, r2
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	429a      	cmp	r2, r3
 8001410:	d001      	beq.n	8001416 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e020      	b.n	8001458 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2204      	movs	r2, #4
 800141c:	4013      	ands	r3, r2
 800141e:	d009      	beq.n	8001434 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	4a11      	ldr	r2, [pc, #68]	; (800146c <HAL_RCC_ClockConfig+0x190>)
 8001426:	4013      	ands	r3, r2
 8001428:	0019      	movs	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68da      	ldr	r2, [r3, #12]
 800142e:	4b0d      	ldr	r3, [pc, #52]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 8001430:	430a      	orrs	r2, r1
 8001432:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001434:	f000 f820 	bl	8001478 <HAL_RCC_GetSysClockFreq>
 8001438:	0001      	movs	r1, r0
 800143a:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <HAL_RCC_ClockConfig+0x188>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	091b      	lsrs	r3, r3, #4
 8001440:	220f      	movs	r2, #15
 8001442:	4013      	ands	r3, r2
 8001444:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <HAL_RCC_ClockConfig+0x194>)
 8001446:	5cd3      	ldrb	r3, [r2, r3]
 8001448:	000a      	movs	r2, r1
 800144a:	40da      	lsrs	r2, r3
 800144c:	4b09      	ldr	r3, [pc, #36]	; (8001474 <HAL_RCC_ClockConfig+0x198>)
 800144e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001450:	2003      	movs	r0, #3
 8001452:	f7ff f991 	bl	8000778 <HAL_InitTick>
  
  return HAL_OK;
 8001456:	2300      	movs	r3, #0
}
 8001458:	0018      	movs	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	b004      	add	sp, #16
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40022000 	.word	0x40022000
 8001464:	40021000 	.word	0x40021000
 8001468:	00001388 	.word	0x00001388
 800146c:	fffff8ff 	.word	0xfffff8ff
 8001470:	08002ffc 	.word	0x08002ffc
 8001474:	20000000 	.word	0x20000000

08001478 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	2300      	movs	r3, #0
 800148c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001492:	4b20      	ldr	r3, [pc, #128]	; (8001514 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	220c      	movs	r2, #12
 800149c:	4013      	ands	r3, r2
 800149e:	2b04      	cmp	r3, #4
 80014a0:	d002      	beq.n	80014a8 <HAL_RCC_GetSysClockFreq+0x30>
 80014a2:	2b08      	cmp	r3, #8
 80014a4:	d003      	beq.n	80014ae <HAL_RCC_GetSysClockFreq+0x36>
 80014a6:	e02c      	b.n	8001502 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014aa:	613b      	str	r3, [r7, #16]
      break;
 80014ac:	e02c      	b.n	8001508 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	0c9b      	lsrs	r3, r3, #18
 80014b2:	220f      	movs	r2, #15
 80014b4:	4013      	ands	r3, r2
 80014b6:	4a19      	ldr	r2, [pc, #100]	; (800151c <HAL_RCC_GetSysClockFreq+0xa4>)
 80014b8:	5cd3      	ldrb	r3, [r2, r3]
 80014ba:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80014bc:	4b15      	ldr	r3, [pc, #84]	; (8001514 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c0:	220f      	movs	r2, #15
 80014c2:	4013      	ands	r3, r2
 80014c4:	4a16      	ldr	r2, [pc, #88]	; (8001520 <HAL_RCC_GetSysClockFreq+0xa8>)
 80014c6:	5cd3      	ldrb	r3, [r2, r3]
 80014c8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	025b      	lsls	r3, r3, #9
 80014d0:	4013      	ands	r3, r2
 80014d2:	d009      	beq.n	80014e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	4810      	ldr	r0, [pc, #64]	; (8001518 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014d8:	f7fe fe20 	bl	800011c <__udivsi3>
 80014dc:	0003      	movs	r3, r0
 80014de:	001a      	movs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4353      	muls	r3, r2
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	e009      	b.n	80014fc <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	000a      	movs	r2, r1
 80014ec:	0152      	lsls	r2, r2, #5
 80014ee:	1a52      	subs	r2, r2, r1
 80014f0:	0193      	lsls	r3, r2, #6
 80014f2:	1a9b      	subs	r3, r3, r2
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	185b      	adds	r3, r3, r1
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	613b      	str	r3, [r7, #16]
      break;
 8001500:	e002      	b.n	8001508 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001502:	4b05      	ldr	r3, [pc, #20]	; (8001518 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001504:	613b      	str	r3, [r7, #16]
      break;
 8001506:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001508:	693b      	ldr	r3, [r7, #16]
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b006      	add	sp, #24
 8001510:	bd80      	pop	{r7, pc}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	40021000 	.word	0x40021000
 8001518:	007a1200 	.word	0x007a1200
 800151c:	08003014 	.word	0x08003014
 8001520:	08003024 	.word	0x08003024

08001524 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001528:	4b02      	ldr	r3, [pc, #8]	; (8001534 <HAL_RCC_GetHCLKFreq+0x10>)
 800152a:	681b      	ldr	r3, [r3, #0]
}
 800152c:	0018      	movs	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	46c0      	nop			; (mov r8, r8)
 8001534:	20000000 	.word	0x20000000

08001538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800153c:	f7ff fff2 	bl	8001524 <HAL_RCC_GetHCLKFreq>
 8001540:	0001      	movs	r1, r0
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	0a1b      	lsrs	r3, r3, #8
 8001548:	2207      	movs	r2, #7
 800154a:	4013      	ands	r3, r2
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <HAL_RCC_GetPCLK1Freq+0x28>)
 800154e:	5cd3      	ldrb	r3, [r2, r3]
 8001550:	40d9      	lsrs	r1, r3
 8001552:	000b      	movs	r3, r1
}    
 8001554:	0018      	movs	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	46c0      	nop			; (mov r8, r8)
 800155c:	40021000 	.word	0x40021000
 8001560:	0800300c 	.word	0x0800300c

08001564 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	025b      	lsls	r3, r3, #9
 800157c:	4013      	ands	r3, r2
 800157e:	d100      	bne.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001580:	e08e      	b.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001582:	2017      	movs	r0, #23
 8001584:	183b      	adds	r3, r7, r0
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800158a:	4b5f      	ldr	r3, [pc, #380]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800158c:	69da      	ldr	r2, [r3, #28]
 800158e:	2380      	movs	r3, #128	; 0x80
 8001590:	055b      	lsls	r3, r3, #21
 8001592:	4013      	ands	r3, r2
 8001594:	d110      	bne.n	80015b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b5c      	ldr	r3, [pc, #368]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001598:	69da      	ldr	r2, [r3, #28]
 800159a:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800159c:	2180      	movs	r1, #128	; 0x80
 800159e:	0549      	lsls	r1, r1, #21
 80015a0:	430a      	orrs	r2, r1
 80015a2:	61da      	str	r2, [r3, #28]
 80015a4:	4b58      	ldr	r3, [pc, #352]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015a6:	69da      	ldr	r2, [r3, #28]
 80015a8:	2380      	movs	r3, #128	; 0x80
 80015aa:	055b      	lsls	r3, r3, #21
 80015ac:	4013      	ands	r3, r2
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015b2:	183b      	adds	r3, r7, r0
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	4b54      	ldr	r3, [pc, #336]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	4013      	ands	r3, r2
 80015c2:	d11a      	bne.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015c4:	4b51      	ldr	r3, [pc, #324]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b50      	ldr	r3, [pc, #320]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80015ca:	2180      	movs	r1, #128	; 0x80
 80015cc:	0049      	lsls	r1, r1, #1
 80015ce:	430a      	orrs	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015d2:	f7ff f917 	bl	8000804 <HAL_GetTick>
 80015d6:	0003      	movs	r3, r0
 80015d8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015da:	e008      	b.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015dc:	f7ff f912 	bl	8000804 <HAL_GetTick>
 80015e0:	0002      	movs	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b64      	cmp	r3, #100	; 0x64
 80015e8:	d901      	bls.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e087      	b.n	80016fe <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ee:	4b47      	ldr	r3, [pc, #284]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4013      	ands	r3, r2
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80015fa:	4b43      	ldr	r3, [pc, #268]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015fc:	6a1a      	ldr	r2, [r3, #32]
 80015fe:	23c0      	movs	r3, #192	; 0xc0
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4013      	ands	r3, r2
 8001604:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d034      	beq.n	8001676 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	23c0      	movs	r3, #192	; 0xc0
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4013      	ands	r3, r2
 8001616:	68fa      	ldr	r2, [r7, #12]
 8001618:	429a      	cmp	r2, r3
 800161a:	d02c      	beq.n	8001676 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800161c:	4b3a      	ldr	r3, [pc, #232]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4a3b      	ldr	r2, [pc, #236]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001622:	4013      	ands	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001626:	4b38      	ldr	r3, [pc, #224]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001628:	6a1a      	ldr	r2, [r3, #32]
 800162a:	4b37      	ldr	r3, [pc, #220]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800162c:	2180      	movs	r1, #128	; 0x80
 800162e:	0249      	lsls	r1, r1, #9
 8001630:	430a      	orrs	r2, r1
 8001632:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001634:	4b34      	ldr	r3, [pc, #208]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001636:	6a1a      	ldr	r2, [r3, #32]
 8001638:	4b33      	ldr	r3, [pc, #204]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800163a:	4936      	ldr	r1, [pc, #216]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800163c:	400a      	ands	r2, r1
 800163e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001640:	4b31      	ldr	r3, [pc, #196]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2201      	movs	r2, #1
 800164a:	4013      	ands	r3, r2
 800164c:	d013      	beq.n	8001676 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164e:	f7ff f8d9 	bl	8000804 <HAL_GetTick>
 8001652:	0003      	movs	r3, r0
 8001654:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001656:	e009      	b.n	800166c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001658:	f7ff f8d4 	bl	8000804 <HAL_GetTick>
 800165c:	0002      	movs	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	4a2d      	ldr	r2, [pc, #180]	; (8001718 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d901      	bls.n	800166c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e048      	b.n	80016fe <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166c:	4b26      	ldr	r3, [pc, #152]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	2202      	movs	r2, #2
 8001672:	4013      	ands	r3, r2
 8001674:	d0f0      	beq.n	8001658 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001676:	4b24      	ldr	r3, [pc, #144]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	4a25      	ldr	r2, [pc, #148]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800167c:	4013      	ands	r3, r2
 800167e:	0019      	movs	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	4b20      	ldr	r3, [pc, #128]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001686:	430a      	orrs	r2, r1
 8001688:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800168a:	2317      	movs	r3, #23
 800168c:	18fb      	adds	r3, r7, r3
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d105      	bne.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001696:	69da      	ldr	r2, [r3, #28]
 8001698:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800169a:	4920      	ldr	r1, [pc, #128]	; (800171c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800169c:	400a      	ands	r2, r1
 800169e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	d009      	beq.n	80016be <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	2203      	movs	r2, #3
 80016b0:	4393      	bics	r3, r2
 80016b2:	0019      	movs	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	4b13      	ldr	r3, [pc, #76]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016ba:	430a      	orrs	r2, r1
 80016bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2220      	movs	r2, #32
 80016c4:	4013      	ands	r3, r2
 80016c6:	d009      	beq.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	2210      	movs	r2, #16
 80016ce:	4393      	bics	r3, r2
 80016d0:	0019      	movs	r1, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68da      	ldr	r2, [r3, #12]
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016d8:	430a      	orrs	r2, r1
 80016da:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	4013      	ands	r3, r2
 80016e6:	d009      	beq.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80016e8:	4b07      	ldr	r3, [pc, #28]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ec:	2240      	movs	r2, #64	; 0x40
 80016ee:	4393      	bics	r3, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016f8:	430a      	orrs	r2, r1
 80016fa:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	0018      	movs	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	b006      	add	sp, #24
 8001704:	bd80      	pop	{r7, pc}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	40021000 	.word	0x40021000
 800170c:	40007000 	.word	0x40007000
 8001710:	fffffcff 	.word	0xfffffcff
 8001714:	fffeffff 	.word	0xfffeffff
 8001718:	00001388 	.word	0x00001388
 800171c:	efffffff 	.word	0xefffffff

08001720 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001728:	230f      	movs	r3, #15
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e081      	b.n	800183e <HAL_RTC_Init+0x11e>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7f5b      	ldrb	r3, [r3, #29]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	2b00      	cmp	r3, #0
 8001742:	d106      	bne.n	8001752 <HAL_RTC_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	0018      	movs	r0, r3
 800174e:	f7fe ff1b 	bl	8000588 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2202      	movs	r2, #2
 8001756:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2210      	movs	r2, #16
 8001760:	4013      	ands	r3, r2
 8001762:	2b10      	cmp	r3, #16
 8001764:	d05c      	beq.n	8001820 <HAL_RTC_Init+0x100>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	22ca      	movs	r2, #202	; 0xca
 800176c:	625a      	str	r2, [r3, #36]	; 0x24
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2253      	movs	r2, #83	; 0x53
 8001774:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001776:	250f      	movs	r5, #15
 8001778:	197c      	adds	r4, r7, r5
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	0018      	movs	r0, r3
 800177e:	f000 fa73 	bl	8001c68 <RTC_EnterInitMode>
 8001782:	0003      	movs	r3, r0
 8001784:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8001786:	0028      	movs	r0, r5
 8001788:	183b      	adds	r3, r7, r0
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d12c      	bne.n	80017ea <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	492b      	ldr	r1, [pc, #172]	; (8001848 <HAL_RTC_Init+0x128>)
 800179c:	400a      	ands	r2, r1
 800179e:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6899      	ldr	r1, [r3, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685a      	ldr	r2, [r3, #4]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	431a      	orrs	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	68d2      	ldr	r2, [r2, #12]
 80017c6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6919      	ldr	r1, [r3, #16]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	041a      	lsls	r2, r3, #16
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	430a      	orrs	r2, r1
 80017da:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80017dc:	183c      	adds	r4, r7, r0
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	0018      	movs	r0, r3
 80017e2:	f000 fa84 	bl	8001cee <RTC_ExitInitMode>
 80017e6:	0003      	movs	r3, r0
 80017e8:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80017ea:	230f      	movs	r3, #15
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d110      	bne.n	8001816 <HAL_RTC_Init+0xf6>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4913      	ldr	r1, [pc, #76]	; (800184c <HAL_RTC_Init+0x12c>)
 8001800:	400a      	ands	r2, r1
 8001802:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	699a      	ldr	r2, [r3, #24]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	430a      	orrs	r2, r1
 8001814:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	22ff      	movs	r2, #255	; 0xff
 800181c:	625a      	str	r2, [r3, #36]	; 0x24
 800181e:	e003      	b.n	8001828 <HAL_RTC_Init+0x108>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001820:	230f      	movs	r3, #15
 8001822:	18fb      	adds	r3, r7, r3
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8001828:	230f      	movs	r3, #15
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <HAL_RTC_Init+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2201      	movs	r2, #1
 8001836:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001838:	230f      	movs	r3, #15
 800183a:	18fb      	adds	r3, r7, r3
 800183c:	781b      	ldrb	r3, [r3, #0]
}
 800183e:	0018      	movs	r0, r3
 8001840:	46bd      	mov	sp, r7
 8001842:	b004      	add	sp, #16
 8001844:	bdb0      	pop	{r4, r5, r7, pc}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	ff8fffbf 	.word	0xff8fffbf
 800184c:	fffbffff 	.word	0xfffbffff

08001850 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	7f1b      	ldrb	r3, [r3, #28]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d101      	bne.n	800186c <HAL_RTC_SetTime+0x1c>
 8001868:	2302      	movs	r3, #2
 800186a:	e08e      	b.n	800198a <HAL_RTC_SetTime+0x13a>
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2201      	movs	r2, #1
 8001870:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2202      	movs	r2, #2
 8001876:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d125      	bne.n	80018ca <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2240      	movs	r2, #64	; 0x40
 8001886:	4013      	ands	r3, r2
 8001888:	d102      	bne.n	8001890 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	2200      	movs	r2, #0
 800188e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	0018      	movs	r0, r3
 8001896:	f000 fa53 	bl	8001d40 <RTC_ByteToBcd2>
 800189a:	0003      	movs	r3, r0
 800189c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	785b      	ldrb	r3, [r3, #1]
 80018a2:	0018      	movs	r0, r3
 80018a4:	f000 fa4c 	bl	8001d40 <RTC_ByteToBcd2>
 80018a8:	0003      	movs	r3, r0
 80018aa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80018ac:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	789b      	ldrb	r3, [r3, #2]
 80018b2:	0018      	movs	r0, r3
 80018b4:	f000 fa44 	bl	8001d40 <RTC_ByteToBcd2>
 80018b8:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80018ba:	0022      	movs	r2, r4
 80018bc:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	78db      	ldrb	r3, [r3, #3]
 80018c2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80018c4:	4313      	orrs	r3, r2
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	e017      	b.n	80018fa <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2240      	movs	r2, #64	; 0x40
 80018d2:	4013      	ands	r3, r2
 80018d4:	d102      	bne.n	80018dc <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	2200      	movs	r2, #0
 80018da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	785b      	ldrb	r3, [r3, #1]
 80018e6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80018e8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80018ee:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	78db      	ldrb	r3, [r3, #3]
 80018f4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80018f6:	4313      	orrs	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	22ca      	movs	r2, #202	; 0xca
 8001900:	625a      	str	r2, [r3, #36]	; 0x24
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2253      	movs	r2, #83	; 0x53
 8001908:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800190a:	2513      	movs	r5, #19
 800190c:	197c      	adds	r4, r7, r5
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	0018      	movs	r0, r3
 8001912:	f000 f9a9 	bl	8001c68 <RTC_EnterInitMode>
 8001916:	0003      	movs	r3, r0
 8001918:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800191a:	0028      	movs	r0, r5
 800191c:	183b      	adds	r3, r7, r0
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d120      	bne.n	8001966 <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	491a      	ldr	r1, [pc, #104]	; (8001994 <HAL_RTC_SetTime+0x144>)
 800192c:	400a      	ands	r2, r1
 800192e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689a      	ldr	r2, [r3, #8]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4917      	ldr	r1, [pc, #92]	; (8001998 <HAL_RTC_SetTime+0x148>)
 800193c:	400a      	ands	r2, r1
 800193e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6899      	ldr	r1, [r3, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	431a      	orrs	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001958:	183c      	adds	r4, r7, r0
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	0018      	movs	r0, r3
 800195e:	f000 f9c6 	bl	8001cee <RTC_ExitInitMode>
 8001962:	0003      	movs	r3, r0
 8001964:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8001966:	2313      	movs	r3, #19
 8001968:	18fb      	adds	r3, r7, r3
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <HAL_RTC_SetTime+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2201      	movs	r2, #1
 8001974:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	22ff      	movs	r2, #255	; 0xff
 800197c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2200      	movs	r2, #0
 8001982:	771a      	strb	r2, [r3, #28]

  return status;
 8001984:	2313      	movs	r3, #19
 8001986:	18fb      	adds	r3, r7, r3
 8001988:	781b      	ldrb	r3, [r3, #0]
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b006      	add	sp, #24
 8001990:	bdb0      	pop	{r4, r5, r7, pc}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	007f7f7f 	.word	0x007f7f7f
 8001998:	fffbffff 	.word	0xfffbffff

0800199c <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	045b      	lsls	r3, r3, #17
 80019be:	0c5a      	lsrs	r2, r3, #17
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a22      	ldr	r2, [pc, #136]	; (8001a54 <HAL_RTC_GetTime+0xb8>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	0c1b      	lsrs	r3, r3, #16
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	223f      	movs	r2, #63	; 0x3f
 80019d8:	4013      	ands	r3, r2
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	0a1b      	lsrs	r3, r3, #8
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	227f      	movs	r2, #127	; 0x7f
 80019e8:	4013      	ands	r3, r2
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	227f      	movs	r2, #127	; 0x7f
 80019f6:	4013      	ands	r3, r2
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	0d9b      	lsrs	r3, r3, #22
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2201      	movs	r2, #1
 8001a06:	4013      	ands	r3, r2
 8001a08:	b2da      	uxtb	r2, r3
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d11a      	bne.n	8001a4a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 f9b2 	bl	8001d82 <RTC_Bcd2ToByte>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	001a      	movs	r2, r3
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	785b      	ldrb	r3, [r3, #1]
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f000 f9a9 	bl	8001d82 <RTC_Bcd2ToByte>
 8001a30:	0003      	movs	r3, r0
 8001a32:	001a      	movs	r2, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	789b      	ldrb	r3, [r3, #2]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f000 f9a0 	bl	8001d82 <RTC_Bcd2ToByte>
 8001a42:	0003      	movs	r3, r0
 8001a44:	001a      	movs	r2, r3
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	b006      	add	sp, #24
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	007f7f7f 	.word	0x007f7f7f

08001a58 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	7f1b      	ldrb	r3, [r3, #28]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d101      	bne.n	8001a74 <HAL_RTC_SetDate+0x1c>
 8001a70:	2302      	movs	r3, #2
 8001a72:	e07a      	b.n	8001b6a <HAL_RTC_SetDate+0x112>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2201      	movs	r2, #1
 8001a78:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10e      	bne.n	8001aa4 <HAL_RTC_SetDate+0x4c>
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	785b      	ldrb	r3, [r3, #1]
 8001a8a:	001a      	movs	r2, r3
 8001a8c:	2310      	movs	r3, #16
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d008      	beq.n	8001aa4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	785b      	ldrb	r3, [r3, #1]
 8001a96:	2210      	movs	r2, #16
 8001a98:	4393      	bics	r3, r2
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	330a      	adds	r3, #10
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d11c      	bne.n	8001ae4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	78db      	ldrb	r3, [r3, #3]
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f000 f946 	bl	8001d40 <RTC_ByteToBcd2>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	785b      	ldrb	r3, [r3, #1]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f000 f93f 	bl	8001d40 <RTC_ByteToBcd2>
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001ac6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	789b      	ldrb	r3, [r3, #2]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f000 f937 	bl	8001d40 <RTC_ByteToBcd2>
 8001ad2:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001ad4:	0022      	movs	r2, r4
 8001ad6:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	e00e      	b.n	8001b02 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	78db      	ldrb	r3, [r3, #3]
 8001ae8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	785b      	ldrb	r3, [r3, #1]
 8001aee:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001af0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001af6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	22ca      	movs	r2, #202	; 0xca
 8001b08:	625a      	str	r2, [r3, #36]	; 0x24
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2253      	movs	r2, #83	; 0x53
 8001b10:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001b12:	2513      	movs	r5, #19
 8001b14:	197c      	adds	r4, r7, r5
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	f000 f8a5 	bl	8001c68 <RTC_EnterInitMode>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8001b22:	0028      	movs	r0, r5
 8001b24:	183b      	adds	r3, r7, r0
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d10c      	bne.n	8001b46 <HAL_RTC_SetDate+0xee>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	4910      	ldr	r1, [pc, #64]	; (8001b74 <HAL_RTC_SetDate+0x11c>)
 8001b34:	400a      	ands	r2, r1
 8001b36:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001b38:	183c      	adds	r4, r7, r0
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f000 f8d6 	bl	8001cee <RTC_ExitInitMode>
 8001b42:	0003      	movs	r3, r0
 8001b44:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8001b46:	2313      	movs	r3, #19
 8001b48:	18fb      	adds	r3, r7, r3
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <HAL_RTC_SetDate+0xfe>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2201      	movs	r2, #1
 8001b54:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	22ff      	movs	r2, #255	; 0xff
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2200      	movs	r2, #0
 8001b62:	771a      	strb	r2, [r3, #28]

  return status;
 8001b64:	2313      	movs	r3, #19
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	781b      	ldrb	r3, [r3, #0]
}
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b006      	add	sp, #24
 8001b70:	bdb0      	pop	{r4, r5, r7, pc}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	00ffff3f 	.word	0x00ffff3f

08001b78 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	4a21      	ldr	r2, [pc, #132]	; (8001c14 <HAL_RTC_GetDate+0x9c>)
 8001b90:	4013      	ands	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	0c1b      	lsrs	r3, r3, #16
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	221f      	movs	r2, #31
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	223f      	movs	r2, #63	; 0x3f
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	0b5b      	lsrs	r3, r3, #13
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d11a      	bne.n	8001c08 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	78db      	ldrb	r3, [r3, #3]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f000 f8d3 	bl	8001d82 <RTC_Bcd2ToByte>
 8001bdc:	0003      	movs	r3, r0
 8001bde:	001a      	movs	r2, r3
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	785b      	ldrb	r3, [r3, #1]
 8001be8:	0018      	movs	r0, r3
 8001bea:	f000 f8ca 	bl	8001d82 <RTC_Bcd2ToByte>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	001a      	movs	r2, r3
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	789b      	ldrb	r3, [r3, #2]
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f000 f8c1 	bl	8001d82 <RTC_Bcd2ToByte>
 8001c00:	0003      	movs	r3, r0
 8001c02:	001a      	movs	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	b006      	add	sp, #24
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	00ffff3f 	.word	0x00ffff3f

08001c18 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a0e      	ldr	r2, [pc, #56]	; (8001c64 <HAL_RTC_WaitForSynchro+0x4c>)
 8001c2a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c2c:	f7fe fdea 	bl	8000804 <HAL_GetTick>
 8001c30:	0003      	movs	r3, r0
 8001c32:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001c34:	e00a      	b.n	8001c4c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001c36:	f7fe fde5 	bl	8000804 <HAL_GetTick>
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1ad2      	subs	r2, r2, r3
 8001c40:	23fa      	movs	r3, #250	; 0xfa
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d901      	bls.n	8001c4c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e006      	b.n	8001c5a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	2220      	movs	r2, #32
 8001c54:	4013      	ands	r3, r2
 8001c56:	d0ee      	beq.n	8001c36 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	0018      	movs	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b004      	add	sp, #16
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	00017959 	.word	0x00017959

08001c68 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001c74:	230f      	movs	r3, #15
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	2240      	movs	r2, #64	; 0x40
 8001c84:	4013      	ands	r3, r2
 8001c86:	d12b      	bne.n	8001ce0 <RTC_EnterInitMode+0x78>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68da      	ldr	r2, [r3, #12]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2180      	movs	r1, #128	; 0x80
 8001c94:	430a      	orrs	r2, r1
 8001c96:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c98:	f7fe fdb4 	bl	8000804 <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001ca0:	e013      	b.n	8001cca <RTC_EnterInitMode+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001ca2:	f7fe fdaf 	bl	8000804 <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	1ad2      	subs	r2, r2, r3
 8001cac:	200f      	movs	r0, #15
 8001cae:	183b      	adds	r3, r7, r0
 8001cb0:	1839      	adds	r1, r7, r0
 8001cb2:	7809      	ldrb	r1, [r1, #0]
 8001cb4:	7019      	strb	r1, [r3, #0]
 8001cb6:	23fa      	movs	r3, #250	; 0xfa
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d905      	bls.n	8001cca <RTC_EnterInitMode+0x62>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2204      	movs	r2, #4
 8001cc2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8001cc4:	183b      	adds	r3, r7, r0
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2240      	movs	r2, #64	; 0x40
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d104      	bne.n	8001ce0 <RTC_EnterInitMode+0x78>
 8001cd6:	230f      	movs	r3, #15
 8001cd8:	18fb      	adds	r3, r7, r3
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d1e0      	bne.n	8001ca2 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8001ce0:	230f      	movs	r3, #15
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	781b      	ldrb	r3, [r3, #0]
}
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b004      	add	sp, #16
 8001cec:	bd80      	pop	{r7, pc}

08001cee <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001cee:	b590      	push	{r4, r7, lr}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf6:	240f      	movs	r4, #15
 8001cf8:	193b      	adds	r3, r7, r4
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	68da      	ldr	r2, [r3, #12]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2180      	movs	r1, #128	; 0x80
 8001d0a:	438a      	bics	r2, r1
 8001d0c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2220      	movs	r2, #32
 8001d16:	4013      	ands	r3, r2
 8001d18:	d10b      	bne.n	8001d32 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	f7ff ff7b 	bl	8001c18 <HAL_RTC_WaitForSynchro>
 8001d22:	1e03      	subs	r3, r0, #0
 8001d24:	d005      	beq.n	8001d32 <RTC_ExitInitMode+0x44>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2204      	movs	r2, #4
 8001d2a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8001d2c:	193b      	adds	r3, r7, r4
 8001d2e:	2201      	movs	r2, #1
 8001d30:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8001d32:	230f      	movs	r3, #15
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	781b      	ldrb	r3, [r3, #0]
}
 8001d38:	0018      	movs	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b005      	add	sp, #20
 8001d3e:	bd90      	pop	{r4, r7, pc}

08001d40 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	0002      	movs	r2, r0
 8001d48:	1dfb      	adds	r3, r7, #7
 8001d4a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8001d50:	e007      	b.n	8001d62 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3301      	adds	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8001d58:	1dfb      	adds	r3, r7, #7
 8001d5a:	1dfa      	adds	r2, r7, #7
 8001d5c:	7812      	ldrb	r2, [r2, #0]
 8001d5e:	3a0a      	subs	r2, #10
 8001d60:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8001d62:	1dfb      	adds	r3, r7, #7
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b09      	cmp	r3, #9
 8001d68:	d8f3      	bhi.n	8001d52 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	1dfb      	adds	r3, r7, #7
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	b2db      	uxtb	r3, r3
}
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b004      	add	sp, #16
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	0002      	movs	r2, r0
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8001d92:	1dfb      	adds	r3, r7, #7
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	091b      	lsrs	r3, r3, #4
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	001a      	movs	r2, r3
 8001d9c:	0013      	movs	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	189b      	adds	r3, r3, r2
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	210f      	movs	r1, #15
 8001db0:	400b      	ands	r3, r1
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	18d3      	adds	r3, r2, r3
 8001db6:	b2db      	uxtb	r3, r3
}
 8001db8:	0018      	movs	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b004      	add	sp, #16
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e044      	b.n	8001e5c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d107      	bne.n	8001dea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2278      	movs	r2, #120	; 0x78
 8001dde:	2100      	movs	r1, #0
 8001de0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7fe fbe7 	bl	80005b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2224      	movs	r2, #36	; 0x24
 8001dee:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	438a      	bics	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	0018      	movs	r0, r3
 8001e04:	f000 f8d0 	bl	8001fa8 <UART_SetConfig>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e024      	b.n	8001e5c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	f000 fa03 	bl	8002228 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	490d      	ldr	r1, [pc, #52]	; (8001e64 <HAL_UART_Init+0xa4>)
 8001e2e:	400a      	ands	r2, r1
 8001e30:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	212a      	movs	r1, #42	; 0x2a
 8001e3e:	438a      	bics	r2, r1
 8001e40:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	0018      	movs	r0, r3
 8001e56:	f000 fa9b 	bl	8002390 <UART_CheckIdleState>
 8001e5a:	0003      	movs	r3, r0
}
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b002      	add	sp, #8
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	ffffb7ff 	.word	0xffffb7ff

08001e68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	; 0x28
 8001e6c:	af02      	add	r7, sp, #8
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	603b      	str	r3, [r7, #0]
 8001e74:	1dbb      	adds	r3, r7, #6
 8001e76:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e7c:	2b20      	cmp	r3, #32
 8001e7e:	d000      	beq.n	8001e82 <HAL_UART_Transmit+0x1a>
 8001e80:	e08d      	b.n	8001f9e <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <HAL_UART_Transmit+0x28>
 8001e88:	1dbb      	adds	r3, r7, #6
 8001e8a:	881b      	ldrh	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e085      	b.n	8001fa0 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	689a      	ldr	r2, [r3, #8]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	015b      	lsls	r3, r3, #5
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d109      	bne.n	8001eb4 <HAL_UART_Transmit+0x4c>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d105      	bne.n	8001eb4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	4013      	ands	r3, r2
 8001eae:	d001      	beq.n	8001eb4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e075      	b.n	8001fa0 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2284      	movs	r2, #132	; 0x84
 8001eb8:	2100      	movs	r1, #0
 8001eba:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2221      	movs	r2, #33	; 0x21
 8001ec0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ec2:	f7fe fc9f 	bl	8000804 <HAL_GetTick>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1dba      	adds	r2, r7, #6
 8001ece:	2150      	movs	r1, #80	; 0x50
 8001ed0:	8812      	ldrh	r2, [r2, #0]
 8001ed2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	1dba      	adds	r2, r7, #6
 8001ed8:	2152      	movs	r1, #82	; 0x52
 8001eda:	8812      	ldrh	r2, [r2, #0]
 8001edc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	015b      	lsls	r3, r3, #5
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d108      	bne.n	8001efc <HAL_UART_Transmit+0x94>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d104      	bne.n	8001efc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	61bb      	str	r3, [r7, #24]
 8001efa:	e003      	b.n	8001f04 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f04:	e030      	b.n	8001f68 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	0013      	movs	r3, r2
 8001f10:	2200      	movs	r2, #0
 8001f12:	2180      	movs	r1, #128	; 0x80
 8001f14:	f000 fae4 	bl	80024e0 <UART_WaitOnFlagUntilTimeout>
 8001f18:	1e03      	subs	r3, r0, #0
 8001f1a:	d004      	beq.n	8001f26 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2220      	movs	r2, #32
 8001f20:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e03c      	b.n	8001fa0 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d10b      	bne.n	8001f44 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	881a      	ldrh	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	05d2      	lsls	r2, r2, #23
 8001f36:	0dd2      	lsrs	r2, r2, #23
 8001f38:	b292      	uxth	r2, r2
 8001f3a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	3302      	adds	r3, #2
 8001f40:	61bb      	str	r3, [r7, #24]
 8001f42:	e008      	b.n	8001f56 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	781a      	ldrb	r2, [r3, #0]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	b292      	uxth	r2, r2
 8001f4e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	3301      	adds	r3, #1
 8001f54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2252      	movs	r2, #82	; 0x52
 8001f5a:	5a9b      	ldrh	r3, [r3, r2]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	b299      	uxth	r1, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2252      	movs	r2, #82	; 0x52
 8001f66:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2252      	movs	r2, #82	; 0x52
 8001f6c:	5a9b      	ldrh	r3, [r3, r2]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1c8      	bne.n	8001f06 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	9300      	str	r3, [sp, #0]
 8001f7c:	0013      	movs	r3, r2
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2140      	movs	r1, #64	; 0x40
 8001f82:	f000 faad 	bl	80024e0 <UART_WaitOnFlagUntilTimeout>
 8001f86:	1e03      	subs	r3, r0, #0
 8001f88:	d004      	beq.n	8001f94 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e005      	b.n	8001fa0 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	2220      	movs	r2, #32
 8001f98:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e000      	b.n	8001fa0 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8001f9e:	2302      	movs	r3, #2
  }
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b008      	add	sp, #32
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001fb0:	231e      	movs	r3, #30
 8001fb2:	18fb      	adds	r3, r7, r3
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689a      	ldr	r2, [r3, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a8d      	ldr	r2, [pc, #564]	; (800220c <UART_SetConfig+0x264>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	0019      	movs	r1, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	4a88      	ldr	r2, [pc, #544]	; (8002210 <UART_SetConfig+0x268>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	697a      	ldr	r2, [r7, #20]
 800200a:	4313      	orrs	r3, r2
 800200c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	4a7f      	ldr	r2, [pc, #508]	; (8002214 <UART_SetConfig+0x26c>)
 8002016:	4013      	ands	r3, r2
 8002018:	0019      	movs	r1, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	430a      	orrs	r2, r1
 8002022:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a7b      	ldr	r2, [pc, #492]	; (8002218 <UART_SetConfig+0x270>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d127      	bne.n	800207e <UART_SetConfig+0xd6>
 800202e:	4b7b      	ldr	r3, [pc, #492]	; (800221c <UART_SetConfig+0x274>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	2203      	movs	r2, #3
 8002034:	4013      	ands	r3, r2
 8002036:	2b03      	cmp	r3, #3
 8002038:	d00d      	beq.n	8002056 <UART_SetConfig+0xae>
 800203a:	d81b      	bhi.n	8002074 <UART_SetConfig+0xcc>
 800203c:	2b02      	cmp	r3, #2
 800203e:	d014      	beq.n	800206a <UART_SetConfig+0xc2>
 8002040:	d818      	bhi.n	8002074 <UART_SetConfig+0xcc>
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <UART_SetConfig+0xa4>
 8002046:	2b01      	cmp	r3, #1
 8002048:	d00a      	beq.n	8002060 <UART_SetConfig+0xb8>
 800204a:	e013      	b.n	8002074 <UART_SetConfig+0xcc>
 800204c:	231f      	movs	r3, #31
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
 8002054:	e021      	b.n	800209a <UART_SetConfig+0xf2>
 8002056:	231f      	movs	r3, #31
 8002058:	18fb      	adds	r3, r7, r3
 800205a:	2202      	movs	r2, #2
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	e01c      	b.n	800209a <UART_SetConfig+0xf2>
 8002060:	231f      	movs	r3, #31
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	2204      	movs	r2, #4
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	e017      	b.n	800209a <UART_SetConfig+0xf2>
 800206a:	231f      	movs	r3, #31
 800206c:	18fb      	adds	r3, r7, r3
 800206e:	2208      	movs	r2, #8
 8002070:	701a      	strb	r2, [r3, #0]
 8002072:	e012      	b.n	800209a <UART_SetConfig+0xf2>
 8002074:	231f      	movs	r3, #31
 8002076:	18fb      	adds	r3, r7, r3
 8002078:	2210      	movs	r2, #16
 800207a:	701a      	strb	r2, [r3, #0]
 800207c:	e00d      	b.n	800209a <UART_SetConfig+0xf2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a67      	ldr	r2, [pc, #412]	; (8002220 <UART_SetConfig+0x278>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d104      	bne.n	8002092 <UART_SetConfig+0xea>
 8002088:	231f      	movs	r3, #31
 800208a:	18fb      	adds	r3, r7, r3
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]
 8002090:	e003      	b.n	800209a <UART_SetConfig+0xf2>
 8002092:	231f      	movs	r3, #31
 8002094:	18fb      	adds	r3, r7, r3
 8002096:	2210      	movs	r2, #16
 8002098:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	69da      	ldr	r2, [r3, #28]
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	021b      	lsls	r3, r3, #8
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d15c      	bne.n	8002160 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80020a6:	231f      	movs	r3, #31
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d015      	beq.n	80020dc <UART_SetConfig+0x134>
 80020b0:	dc18      	bgt.n	80020e4 <UART_SetConfig+0x13c>
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d00d      	beq.n	80020d2 <UART_SetConfig+0x12a>
 80020b6:	dc15      	bgt.n	80020e4 <UART_SetConfig+0x13c>
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d002      	beq.n	80020c2 <UART_SetConfig+0x11a>
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d005      	beq.n	80020cc <UART_SetConfig+0x124>
 80020c0:	e010      	b.n	80020e4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80020c2:	f7ff fa39 	bl	8001538 <HAL_RCC_GetPCLK1Freq>
 80020c6:	0003      	movs	r3, r0
 80020c8:	61bb      	str	r3, [r7, #24]
        break;
 80020ca:	e012      	b.n	80020f2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80020cc:	4b55      	ldr	r3, [pc, #340]	; (8002224 <UART_SetConfig+0x27c>)
 80020ce:	61bb      	str	r3, [r7, #24]
        break;
 80020d0:	e00f      	b.n	80020f2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020d2:	f7ff f9d1 	bl	8001478 <HAL_RCC_GetSysClockFreq>
 80020d6:	0003      	movs	r3, r0
 80020d8:	61bb      	str	r3, [r7, #24]
        break;
 80020da:	e00a      	b.n	80020f2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	61bb      	str	r3, [r7, #24]
        break;
 80020e2:	e006      	b.n	80020f2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80020e8:	231e      	movs	r3, #30
 80020ea:	18fb      	adds	r3, r7, r3
 80020ec:	2201      	movs	r2, #1
 80020ee:	701a      	strb	r2, [r3, #0]
        break;
 80020f0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d100      	bne.n	80020fa <UART_SetConfig+0x152>
 80020f8:	e07a      	b.n	80021f0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80020fa:	69bb      	ldr	r3, [r7, #24]
 80020fc:	005a      	lsls	r2, r3, #1
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	18d2      	adds	r2, r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	0019      	movs	r1, r3
 800210c:	0010      	movs	r0, r2
 800210e:	f7fe f805 	bl	800011c <__udivsi3>
 8002112:	0003      	movs	r3, r0
 8002114:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	2b0f      	cmp	r3, #15
 800211a:	d91c      	bls.n	8002156 <UART_SetConfig+0x1ae>
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	2380      	movs	r3, #128	; 0x80
 8002120:	025b      	lsls	r3, r3, #9
 8002122:	429a      	cmp	r2, r3
 8002124:	d217      	bcs.n	8002156 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	b29a      	uxth	r2, r3
 800212a:	200e      	movs	r0, #14
 800212c:	183b      	adds	r3, r7, r0
 800212e:	210f      	movs	r1, #15
 8002130:	438a      	bics	r2, r1
 8002132:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	085b      	lsrs	r3, r3, #1
 8002138:	b29b      	uxth	r3, r3
 800213a:	2207      	movs	r2, #7
 800213c:	4013      	ands	r3, r2
 800213e:	b299      	uxth	r1, r3
 8002140:	183b      	adds	r3, r7, r0
 8002142:	183a      	adds	r2, r7, r0
 8002144:	8812      	ldrh	r2, [r2, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	183a      	adds	r2, r7, r0
 8002150:	8812      	ldrh	r2, [r2, #0]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	e04c      	b.n	80021f0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002156:	231e      	movs	r3, #30
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	2201      	movs	r2, #1
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e047      	b.n	80021f0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002160:	231f      	movs	r3, #31
 8002162:	18fb      	adds	r3, r7, r3
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b08      	cmp	r3, #8
 8002168:	d015      	beq.n	8002196 <UART_SetConfig+0x1ee>
 800216a:	dc18      	bgt.n	800219e <UART_SetConfig+0x1f6>
 800216c:	2b04      	cmp	r3, #4
 800216e:	d00d      	beq.n	800218c <UART_SetConfig+0x1e4>
 8002170:	dc15      	bgt.n	800219e <UART_SetConfig+0x1f6>
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <UART_SetConfig+0x1d4>
 8002176:	2b02      	cmp	r3, #2
 8002178:	d005      	beq.n	8002186 <UART_SetConfig+0x1de>
 800217a:	e010      	b.n	800219e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800217c:	f7ff f9dc 	bl	8001538 <HAL_RCC_GetPCLK1Freq>
 8002180:	0003      	movs	r3, r0
 8002182:	61bb      	str	r3, [r7, #24]
        break;
 8002184:	e012      	b.n	80021ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002186:	4b27      	ldr	r3, [pc, #156]	; (8002224 <UART_SetConfig+0x27c>)
 8002188:	61bb      	str	r3, [r7, #24]
        break;
 800218a:	e00f      	b.n	80021ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800218c:	f7ff f974 	bl	8001478 <HAL_RCC_GetSysClockFreq>
 8002190:	0003      	movs	r3, r0
 8002192:	61bb      	str	r3, [r7, #24]
        break;
 8002194:	e00a      	b.n	80021ac <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002196:	2380      	movs	r3, #128	; 0x80
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	61bb      	str	r3, [r7, #24]
        break;
 800219c:	e006      	b.n	80021ac <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80021a2:	231e      	movs	r3, #30
 80021a4:	18fb      	adds	r3, r7, r3
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
        break;
 80021aa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d01e      	beq.n	80021f0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	085a      	lsrs	r2, r3, #1
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	18d2      	adds	r2, r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	0019      	movs	r1, r3
 80021c2:	0010      	movs	r0, r2
 80021c4:	f7fd ffaa 	bl	800011c <__udivsi3>
 80021c8:	0003      	movs	r3, r0
 80021ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	2b0f      	cmp	r3, #15
 80021d0:	d90a      	bls.n	80021e8 <UART_SetConfig+0x240>
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	025b      	lsls	r3, r3, #9
 80021d8:	429a      	cmp	r2, r3
 80021da:	d205      	bcs.n	80021e8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	b29a      	uxth	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	e003      	b.n	80021f0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80021e8:	231e      	movs	r3, #30
 80021ea:	18fb      	adds	r3, r7, r3
 80021ec:	2201      	movs	r2, #1
 80021ee:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80021fc:	231e      	movs	r3, #30
 80021fe:	18fb      	adds	r3, r7, r3
 8002200:	781b      	ldrb	r3, [r3, #0]
}
 8002202:	0018      	movs	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	b008      	add	sp, #32
 8002208:	bd80      	pop	{r7, pc}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	ffff69f3 	.word	0xffff69f3
 8002210:	ffffcfff 	.word	0xffffcfff
 8002214:	fffff4ff 	.word	0xfffff4ff
 8002218:	40013800 	.word	0x40013800
 800221c:	40021000 	.word	0x40021000
 8002220:	40004400 	.word	0x40004400
 8002224:	007a1200 	.word	0x007a1200

08002228 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002234:	2201      	movs	r2, #1
 8002236:	4013      	ands	r3, r2
 8002238:	d00b      	beq.n	8002252 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	4a4a      	ldr	r2, [pc, #296]	; (800236c <UART_AdvFeatureConfig+0x144>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	430a      	orrs	r2, r1
 8002250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002256:	2202      	movs	r2, #2
 8002258:	4013      	ands	r3, r2
 800225a:	d00b      	beq.n	8002274 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	4a43      	ldr	r2, [pc, #268]	; (8002370 <UART_AdvFeatureConfig+0x148>)
 8002264:	4013      	ands	r3, r2
 8002266:	0019      	movs	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002278:	2204      	movs	r2, #4
 800227a:	4013      	ands	r3, r2
 800227c:	d00b      	beq.n	8002296 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a3b      	ldr	r2, [pc, #236]	; (8002374 <UART_AdvFeatureConfig+0x14c>)
 8002286:	4013      	ands	r3, r2
 8002288:	0019      	movs	r1, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229a:	2208      	movs	r2, #8
 800229c:	4013      	ands	r3, r2
 800229e:	d00b      	beq.n	80022b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	4a34      	ldr	r2, [pc, #208]	; (8002378 <UART_AdvFeatureConfig+0x150>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	0019      	movs	r1, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	2210      	movs	r2, #16
 80022be:	4013      	ands	r3, r2
 80022c0:	d00b      	beq.n	80022da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	4a2c      	ldr	r2, [pc, #176]	; (800237c <UART_AdvFeatureConfig+0x154>)
 80022ca:	4013      	ands	r3, r2
 80022cc:	0019      	movs	r1, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022de:	2220      	movs	r2, #32
 80022e0:	4013      	ands	r3, r2
 80022e2:	d00b      	beq.n	80022fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	4a25      	ldr	r2, [pc, #148]	; (8002380 <UART_AdvFeatureConfig+0x158>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	0019      	movs	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002300:	2240      	movs	r2, #64	; 0x40
 8002302:	4013      	ands	r3, r2
 8002304:	d01d      	beq.n	8002342 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4a1d      	ldr	r2, [pc, #116]	; (8002384 <UART_AdvFeatureConfig+0x15c>)
 800230e:	4013      	ands	r3, r2
 8002310:	0019      	movs	r1, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002322:	2380      	movs	r3, #128	; 0x80
 8002324:	035b      	lsls	r3, r3, #13
 8002326:	429a      	cmp	r2, r3
 8002328:	d10b      	bne.n	8002342 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a15      	ldr	r2, [pc, #84]	; (8002388 <UART_AdvFeatureConfig+0x160>)
 8002332:	4013      	ands	r3, r2
 8002334:	0019      	movs	r1, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	430a      	orrs	r2, r1
 8002340:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	2280      	movs	r2, #128	; 0x80
 8002348:	4013      	ands	r3, r2
 800234a:	d00b      	beq.n	8002364 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	4a0e      	ldr	r2, [pc, #56]	; (800238c <UART_AdvFeatureConfig+0x164>)
 8002354:	4013      	ands	r3, r2
 8002356:	0019      	movs	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	605a      	str	r2, [r3, #4]
  }
}
 8002364:	46c0      	nop			; (mov r8, r8)
 8002366:	46bd      	mov	sp, r7
 8002368:	b002      	add	sp, #8
 800236a:	bd80      	pop	{r7, pc}
 800236c:	fffdffff 	.word	0xfffdffff
 8002370:	fffeffff 	.word	0xfffeffff
 8002374:	fffbffff 	.word	0xfffbffff
 8002378:	ffff7fff 	.word	0xffff7fff
 800237c:	ffffefff 	.word	0xffffefff
 8002380:	ffffdfff 	.word	0xffffdfff
 8002384:	ffefffff 	.word	0xffefffff
 8002388:	ff9fffff 	.word	0xff9fffff
 800238c:	fff7ffff 	.word	0xfff7ffff

08002390 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b092      	sub	sp, #72	; 0x48
 8002394:	af02      	add	r7, sp, #8
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2284      	movs	r2, #132	; 0x84
 800239c:	2100      	movs	r1, #0
 800239e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80023a0:	f7fe fa30 	bl	8000804 <HAL_GetTick>
 80023a4:	0003      	movs	r3, r0
 80023a6:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2208      	movs	r2, #8
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b08      	cmp	r3, #8
 80023b4:	d12c      	bne.n	8002410 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80023b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	0391      	lsls	r1, r2, #14
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	4a46      	ldr	r2, [pc, #280]	; (80024d8 <UART_CheckIdleState+0x148>)
 80023c0:	9200      	str	r2, [sp, #0]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f000 f88c 	bl	80024e0 <UART_WaitOnFlagUntilTimeout>
 80023c8:	1e03      	subs	r3, r0, #0
 80023ca:	d021      	beq.n	8002410 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023cc:	f3ef 8310 	mrs	r3, PRIMASK
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80023d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80023d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80023d6:	2301      	movs	r3, #1
 80023d8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023dc:	f383 8810 	msr	PRIMASK, r3
}
 80023e0:	46c0      	nop			; (mov r8, r8)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2180      	movs	r1, #128	; 0x80
 80023ee:	438a      	bics	r2, r1
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023f8:	f383 8810 	msr	PRIMASK, r3
}
 80023fc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2220      	movs	r2, #32
 8002402:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2278      	movs	r2, #120	; 0x78
 8002408:	2100      	movs	r1, #0
 800240a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e05f      	b.n	80024d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2204      	movs	r2, #4
 8002418:	4013      	ands	r3, r2
 800241a:	2b04      	cmp	r3, #4
 800241c:	d146      	bne.n	80024ac <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800241e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002420:	2280      	movs	r2, #128	; 0x80
 8002422:	03d1      	lsls	r1, r2, #15
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	4a2c      	ldr	r2, [pc, #176]	; (80024d8 <UART_CheckIdleState+0x148>)
 8002428:	9200      	str	r2, [sp, #0]
 800242a:	2200      	movs	r2, #0
 800242c:	f000 f858 	bl	80024e0 <UART_WaitOnFlagUntilTimeout>
 8002430:	1e03      	subs	r3, r0, #0
 8002432:	d03b      	beq.n	80024ac <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002434:	f3ef 8310 	mrs	r3, PRIMASK
 8002438:	60fb      	str	r3, [r7, #12]
  return(result);
 800243a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800243c:	637b      	str	r3, [r7, #52]	; 0x34
 800243e:	2301      	movs	r3, #1
 8002440:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	f383 8810 	msr	PRIMASK, r3
}
 8002448:	46c0      	nop			; (mov r8, r8)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4921      	ldr	r1, [pc, #132]	; (80024dc <UART_CheckIdleState+0x14c>)
 8002456:	400a      	ands	r2, r1
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	f383 8810 	msr	PRIMASK, r3
}
 8002464:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002466:	f3ef 8310 	mrs	r3, PRIMASK
 800246a:	61bb      	str	r3, [r7, #24]
  return(result);
 800246c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800246e:	633b      	str	r3, [r7, #48]	; 0x30
 8002470:	2301      	movs	r3, #1
 8002472:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f383 8810 	msr	PRIMASK, r3
}
 800247a:	46c0      	nop			; (mov r8, r8)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2101      	movs	r1, #1
 8002488:	438a      	bics	r2, r1
 800248a:	609a      	str	r2, [r3, #8]
 800248c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002490:	6a3b      	ldr	r3, [r7, #32]
 8002492:	f383 8810 	msr	PRIMASK, r3
}
 8002496:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2280      	movs	r2, #128	; 0x80
 800249c:	2120      	movs	r1, #32
 800249e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2278      	movs	r2, #120	; 0x78
 80024a4:	2100      	movs	r1, #0
 80024a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e011      	b.n	80024d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2220      	movs	r2, #32
 80024b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2280      	movs	r2, #128	; 0x80
 80024b6:	2120      	movs	r1, #32
 80024b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2278      	movs	r2, #120	; 0x78
 80024ca:	2100      	movs	r1, #0
 80024cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	0018      	movs	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	b010      	add	sp, #64	; 0x40
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	01ffffff 	.word	0x01ffffff
 80024dc:	fffffedf 	.word	0xfffffedf

080024e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	1dfb      	adds	r3, r7, #7
 80024ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024f0:	e04b      	b.n	800258a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	3301      	adds	r3, #1
 80024f6:	d048      	beq.n	800258a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f8:	f7fe f984 	bl	8000804 <HAL_GetTick>
 80024fc:	0002      	movs	r2, r0
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	429a      	cmp	r2, r3
 8002506:	d302      	bcc.n	800250e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e04b      	b.n	80025aa <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2204      	movs	r2, #4
 800251a:	4013      	ands	r3, r2
 800251c:	d035      	beq.n	800258a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	2208      	movs	r2, #8
 8002526:	4013      	ands	r3, r2
 8002528:	2b08      	cmp	r3, #8
 800252a:	d111      	bne.n	8002550 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2208      	movs	r2, #8
 8002532:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	0018      	movs	r0, r3
 8002538:	f000 f83c 	bl	80025b4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2284      	movs	r2, #132	; 0x84
 8002540:	2108      	movs	r1, #8
 8002542:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2278      	movs	r2, #120	; 0x78
 8002548:	2100      	movs	r1, #0
 800254a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e02c      	b.n	80025aa <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	69da      	ldr	r2, [r3, #28]
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	401a      	ands	r2, r3
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	429a      	cmp	r2, r3
 8002562:	d112      	bne.n	800258a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2280      	movs	r2, #128	; 0x80
 800256a:	0112      	lsls	r2, r2, #4
 800256c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	0018      	movs	r0, r3
 8002572:	f000 f81f 	bl	80025b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2284      	movs	r2, #132	; 0x84
 800257a:	2120      	movs	r1, #32
 800257c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2278      	movs	r2, #120	; 0x78
 8002582:	2100      	movs	r1, #0
 8002584:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e00f      	b.n	80025aa <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	4013      	ands	r3, r2
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	425a      	negs	r2, r3
 800259a:	4153      	adcs	r3, r2
 800259c:	b2db      	uxtb	r3, r3
 800259e:	001a      	movs	r2, r3
 80025a0:	1dfb      	adds	r3, r7, #7
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d0a4      	beq.n	80024f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	0018      	movs	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b004      	add	sp, #16
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08e      	sub	sp, #56	; 0x38
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025bc:	f3ef 8310 	mrs	r3, PRIMASK
 80025c0:	617b      	str	r3, [r7, #20]
  return(result);
 80025c2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025c4:	637b      	str	r3, [r7, #52]	; 0x34
 80025c6:	2301      	movs	r3, #1
 80025c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	f383 8810 	msr	PRIMASK, r3
}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4926      	ldr	r1, [pc, #152]	; (8002678 <UART_EndRxTransfer+0xc4>)
 80025de:	400a      	ands	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	f383 8810 	msr	PRIMASK, r3
}
 80025ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ee:	f3ef 8310 	mrs	r3, PRIMASK
 80025f2:	623b      	str	r3, [r7, #32]
  return(result);
 80025f4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025f6:	633b      	str	r3, [r7, #48]	; 0x30
 80025f8:	2301      	movs	r3, #1
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	f383 8810 	msr	PRIMASK, r3
}
 8002602:	46c0      	nop			; (mov r8, r8)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2101      	movs	r1, #1
 8002610:	438a      	bics	r2, r1
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002616:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261a:	f383 8810 	msr	PRIMASK, r3
}
 800261e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002624:	2b01      	cmp	r3, #1
 8002626:	d118      	bne.n	800265a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002628:	f3ef 8310 	mrs	r3, PRIMASK
 800262c:	60bb      	str	r3, [r7, #8]
  return(result);
 800262e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002630:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002632:	2301      	movs	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f383 8810 	msr	PRIMASK, r3
}
 800263c:	46c0      	nop			; (mov r8, r8)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2110      	movs	r1, #16
 800264a:	438a      	bics	r2, r1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002650:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	f383 8810 	msr	PRIMASK, r3
}
 8002658:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2280      	movs	r2, #128	; 0x80
 800265e:	2120      	movs	r1, #32
 8002660:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2200      	movs	r2, #0
 8002666:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800266e:	46c0      	nop			; (mov r8, r8)
 8002670:	46bd      	mov	sp, r7
 8002672:	b00e      	add	sp, #56	; 0x38
 8002674:	bd80      	pop	{r7, pc}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	fffffedf 	.word	0xfffffedf

0800267c <__errno>:
 800267c:	4b01      	ldr	r3, [pc, #4]	; (8002684 <__errno+0x8>)
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	4770      	bx	lr
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	2000000c 	.word	0x2000000c

08002688 <__libc_init_array>:
 8002688:	b570      	push	{r4, r5, r6, lr}
 800268a:	2600      	movs	r6, #0
 800268c:	4d0c      	ldr	r5, [pc, #48]	; (80026c0 <__libc_init_array+0x38>)
 800268e:	4c0d      	ldr	r4, [pc, #52]	; (80026c4 <__libc_init_array+0x3c>)
 8002690:	1b64      	subs	r4, r4, r5
 8002692:	10a4      	asrs	r4, r4, #2
 8002694:	42a6      	cmp	r6, r4
 8002696:	d109      	bne.n	80026ac <__libc_init_array+0x24>
 8002698:	2600      	movs	r6, #0
 800269a:	f000 fc8b 	bl	8002fb4 <_init>
 800269e:	4d0a      	ldr	r5, [pc, #40]	; (80026c8 <__libc_init_array+0x40>)
 80026a0:	4c0a      	ldr	r4, [pc, #40]	; (80026cc <__libc_init_array+0x44>)
 80026a2:	1b64      	subs	r4, r4, r5
 80026a4:	10a4      	asrs	r4, r4, #2
 80026a6:	42a6      	cmp	r6, r4
 80026a8:	d105      	bne.n	80026b6 <__libc_init_array+0x2e>
 80026aa:	bd70      	pop	{r4, r5, r6, pc}
 80026ac:	00b3      	lsls	r3, r6, #2
 80026ae:	58eb      	ldr	r3, [r5, r3]
 80026b0:	4798      	blx	r3
 80026b2:	3601      	adds	r6, #1
 80026b4:	e7ee      	b.n	8002694 <__libc_init_array+0xc>
 80026b6:	00b3      	lsls	r3, r6, #2
 80026b8:	58eb      	ldr	r3, [r5, r3]
 80026ba:	4798      	blx	r3
 80026bc:	3601      	adds	r6, #1
 80026be:	e7f2      	b.n	80026a6 <__libc_init_array+0x1e>
 80026c0:	08003068 	.word	0x08003068
 80026c4:	08003068 	.word	0x08003068
 80026c8:	08003068 	.word	0x08003068
 80026cc:	0800306c 	.word	0x0800306c

080026d0 <memset>:
 80026d0:	0003      	movs	r3, r0
 80026d2:	1882      	adds	r2, r0, r2
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d100      	bne.n	80026da <memset+0xa>
 80026d8:	4770      	bx	lr
 80026da:	7019      	strb	r1, [r3, #0]
 80026dc:	3301      	adds	r3, #1
 80026de:	e7f9      	b.n	80026d4 <memset+0x4>

080026e0 <siprintf>:
 80026e0:	b40e      	push	{r1, r2, r3}
 80026e2:	b500      	push	{lr}
 80026e4:	490b      	ldr	r1, [pc, #44]	; (8002714 <siprintf+0x34>)
 80026e6:	b09c      	sub	sp, #112	; 0x70
 80026e8:	ab1d      	add	r3, sp, #116	; 0x74
 80026ea:	9002      	str	r0, [sp, #8]
 80026ec:	9006      	str	r0, [sp, #24]
 80026ee:	9107      	str	r1, [sp, #28]
 80026f0:	9104      	str	r1, [sp, #16]
 80026f2:	4809      	ldr	r0, [pc, #36]	; (8002718 <siprintf+0x38>)
 80026f4:	4909      	ldr	r1, [pc, #36]	; (800271c <siprintf+0x3c>)
 80026f6:	cb04      	ldmia	r3!, {r2}
 80026f8:	9105      	str	r1, [sp, #20]
 80026fa:	6800      	ldr	r0, [r0, #0]
 80026fc:	a902      	add	r1, sp, #8
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	f000 f870 	bl	80027e4 <_svfiprintf_r>
 8002704:	2300      	movs	r3, #0
 8002706:	9a02      	ldr	r2, [sp, #8]
 8002708:	7013      	strb	r3, [r2, #0]
 800270a:	b01c      	add	sp, #112	; 0x70
 800270c:	bc08      	pop	{r3}
 800270e:	b003      	add	sp, #12
 8002710:	4718      	bx	r3
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	7fffffff 	.word	0x7fffffff
 8002718:	2000000c 	.word	0x2000000c
 800271c:	ffff0208 	.word	0xffff0208

08002720 <__ssputs_r>:
 8002720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002722:	688e      	ldr	r6, [r1, #8]
 8002724:	b085      	sub	sp, #20
 8002726:	0007      	movs	r7, r0
 8002728:	000c      	movs	r4, r1
 800272a:	9203      	str	r2, [sp, #12]
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	429e      	cmp	r6, r3
 8002730:	d83c      	bhi.n	80027ac <__ssputs_r+0x8c>
 8002732:	2390      	movs	r3, #144	; 0x90
 8002734:	898a      	ldrh	r2, [r1, #12]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	421a      	tst	r2, r3
 800273a:	d034      	beq.n	80027a6 <__ssputs_r+0x86>
 800273c:	6909      	ldr	r1, [r1, #16]
 800273e:	6823      	ldr	r3, [r4, #0]
 8002740:	6960      	ldr	r0, [r4, #20]
 8002742:	1a5b      	subs	r3, r3, r1
 8002744:	9302      	str	r3, [sp, #8]
 8002746:	2303      	movs	r3, #3
 8002748:	4343      	muls	r3, r0
 800274a:	0fdd      	lsrs	r5, r3, #31
 800274c:	18ed      	adds	r5, r5, r3
 800274e:	9b01      	ldr	r3, [sp, #4]
 8002750:	9802      	ldr	r0, [sp, #8]
 8002752:	3301      	adds	r3, #1
 8002754:	181b      	adds	r3, r3, r0
 8002756:	106d      	asrs	r5, r5, #1
 8002758:	42ab      	cmp	r3, r5
 800275a:	d900      	bls.n	800275e <__ssputs_r+0x3e>
 800275c:	001d      	movs	r5, r3
 800275e:	0553      	lsls	r3, r2, #21
 8002760:	d532      	bpl.n	80027c8 <__ssputs_r+0xa8>
 8002762:	0029      	movs	r1, r5
 8002764:	0038      	movs	r0, r7
 8002766:	f000 fb53 	bl	8002e10 <_malloc_r>
 800276a:	1e06      	subs	r6, r0, #0
 800276c:	d109      	bne.n	8002782 <__ssputs_r+0x62>
 800276e:	230c      	movs	r3, #12
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	2340      	movs	r3, #64	; 0x40
 8002774:	2001      	movs	r0, #1
 8002776:	89a2      	ldrh	r2, [r4, #12]
 8002778:	4240      	negs	r0, r0
 800277a:	4313      	orrs	r3, r2
 800277c:	81a3      	strh	r3, [r4, #12]
 800277e:	b005      	add	sp, #20
 8002780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002782:	9a02      	ldr	r2, [sp, #8]
 8002784:	6921      	ldr	r1, [r4, #16]
 8002786:	f000 faba 	bl	8002cfe <memcpy>
 800278a:	89a3      	ldrh	r3, [r4, #12]
 800278c:	4a14      	ldr	r2, [pc, #80]	; (80027e0 <__ssputs_r+0xc0>)
 800278e:	401a      	ands	r2, r3
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	4313      	orrs	r3, r2
 8002794:	81a3      	strh	r3, [r4, #12]
 8002796:	9b02      	ldr	r3, [sp, #8]
 8002798:	6126      	str	r6, [r4, #16]
 800279a:	18f6      	adds	r6, r6, r3
 800279c:	6026      	str	r6, [r4, #0]
 800279e:	6165      	str	r5, [r4, #20]
 80027a0:	9e01      	ldr	r6, [sp, #4]
 80027a2:	1aed      	subs	r5, r5, r3
 80027a4:	60a5      	str	r5, [r4, #8]
 80027a6:	9b01      	ldr	r3, [sp, #4]
 80027a8:	429e      	cmp	r6, r3
 80027aa:	d900      	bls.n	80027ae <__ssputs_r+0x8e>
 80027ac:	9e01      	ldr	r6, [sp, #4]
 80027ae:	0032      	movs	r2, r6
 80027b0:	9903      	ldr	r1, [sp, #12]
 80027b2:	6820      	ldr	r0, [r4, #0]
 80027b4:	f000 faac 	bl	8002d10 <memmove>
 80027b8:	68a3      	ldr	r3, [r4, #8]
 80027ba:	2000      	movs	r0, #0
 80027bc:	1b9b      	subs	r3, r3, r6
 80027be:	60a3      	str	r3, [r4, #8]
 80027c0:	6823      	ldr	r3, [r4, #0]
 80027c2:	199e      	adds	r6, r3, r6
 80027c4:	6026      	str	r6, [r4, #0]
 80027c6:	e7da      	b.n	800277e <__ssputs_r+0x5e>
 80027c8:	002a      	movs	r2, r5
 80027ca:	0038      	movs	r0, r7
 80027cc:	f000 fb96 	bl	8002efc <_realloc_r>
 80027d0:	1e06      	subs	r6, r0, #0
 80027d2:	d1e0      	bne.n	8002796 <__ssputs_r+0x76>
 80027d4:	0038      	movs	r0, r7
 80027d6:	6921      	ldr	r1, [r4, #16]
 80027d8:	f000 faae 	bl	8002d38 <_free_r>
 80027dc:	e7c7      	b.n	800276e <__ssputs_r+0x4e>
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	fffffb7f 	.word	0xfffffb7f

080027e4 <_svfiprintf_r>:
 80027e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027e6:	b0a1      	sub	sp, #132	; 0x84
 80027e8:	9003      	str	r0, [sp, #12]
 80027ea:	001d      	movs	r5, r3
 80027ec:	898b      	ldrh	r3, [r1, #12]
 80027ee:	000f      	movs	r7, r1
 80027f0:	0016      	movs	r6, r2
 80027f2:	061b      	lsls	r3, r3, #24
 80027f4:	d511      	bpl.n	800281a <_svfiprintf_r+0x36>
 80027f6:	690b      	ldr	r3, [r1, #16]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10e      	bne.n	800281a <_svfiprintf_r+0x36>
 80027fc:	2140      	movs	r1, #64	; 0x40
 80027fe:	f000 fb07 	bl	8002e10 <_malloc_r>
 8002802:	6038      	str	r0, [r7, #0]
 8002804:	6138      	str	r0, [r7, #16]
 8002806:	2800      	cmp	r0, #0
 8002808:	d105      	bne.n	8002816 <_svfiprintf_r+0x32>
 800280a:	230c      	movs	r3, #12
 800280c:	9a03      	ldr	r2, [sp, #12]
 800280e:	3801      	subs	r0, #1
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	b021      	add	sp, #132	; 0x84
 8002814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002816:	2340      	movs	r3, #64	; 0x40
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	2300      	movs	r3, #0
 800281c:	ac08      	add	r4, sp, #32
 800281e:	6163      	str	r3, [r4, #20]
 8002820:	3320      	adds	r3, #32
 8002822:	7663      	strb	r3, [r4, #25]
 8002824:	3310      	adds	r3, #16
 8002826:	76a3      	strb	r3, [r4, #26]
 8002828:	9507      	str	r5, [sp, #28]
 800282a:	0035      	movs	r5, r6
 800282c:	782b      	ldrb	r3, [r5, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <_svfiprintf_r+0x52>
 8002832:	2b25      	cmp	r3, #37	; 0x25
 8002834:	d147      	bne.n	80028c6 <_svfiprintf_r+0xe2>
 8002836:	1bab      	subs	r3, r5, r6
 8002838:	9305      	str	r3, [sp, #20]
 800283a:	42b5      	cmp	r5, r6
 800283c:	d00c      	beq.n	8002858 <_svfiprintf_r+0x74>
 800283e:	0032      	movs	r2, r6
 8002840:	0039      	movs	r1, r7
 8002842:	9803      	ldr	r0, [sp, #12]
 8002844:	f7ff ff6c 	bl	8002720 <__ssputs_r>
 8002848:	1c43      	adds	r3, r0, #1
 800284a:	d100      	bne.n	800284e <_svfiprintf_r+0x6a>
 800284c:	e0ae      	b.n	80029ac <_svfiprintf_r+0x1c8>
 800284e:	6962      	ldr	r2, [r4, #20]
 8002850:	9b05      	ldr	r3, [sp, #20]
 8002852:	4694      	mov	ip, r2
 8002854:	4463      	add	r3, ip
 8002856:	6163      	str	r3, [r4, #20]
 8002858:	782b      	ldrb	r3, [r5, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d100      	bne.n	8002860 <_svfiprintf_r+0x7c>
 800285e:	e0a5      	b.n	80029ac <_svfiprintf_r+0x1c8>
 8002860:	2201      	movs	r2, #1
 8002862:	2300      	movs	r3, #0
 8002864:	4252      	negs	r2, r2
 8002866:	6062      	str	r2, [r4, #4]
 8002868:	a904      	add	r1, sp, #16
 800286a:	3254      	adds	r2, #84	; 0x54
 800286c:	1852      	adds	r2, r2, r1
 800286e:	1c6e      	adds	r6, r5, #1
 8002870:	6023      	str	r3, [r4, #0]
 8002872:	60e3      	str	r3, [r4, #12]
 8002874:	60a3      	str	r3, [r4, #8]
 8002876:	7013      	strb	r3, [r2, #0]
 8002878:	65a3      	str	r3, [r4, #88]	; 0x58
 800287a:	2205      	movs	r2, #5
 800287c:	7831      	ldrb	r1, [r6, #0]
 800287e:	4854      	ldr	r0, [pc, #336]	; (80029d0 <_svfiprintf_r+0x1ec>)
 8002880:	f000 fa32 	bl	8002ce8 <memchr>
 8002884:	1c75      	adds	r5, r6, #1
 8002886:	2800      	cmp	r0, #0
 8002888:	d11f      	bne.n	80028ca <_svfiprintf_r+0xe6>
 800288a:	6822      	ldr	r2, [r4, #0]
 800288c:	06d3      	lsls	r3, r2, #27
 800288e:	d504      	bpl.n	800289a <_svfiprintf_r+0xb6>
 8002890:	2353      	movs	r3, #83	; 0x53
 8002892:	a904      	add	r1, sp, #16
 8002894:	185b      	adds	r3, r3, r1
 8002896:	2120      	movs	r1, #32
 8002898:	7019      	strb	r1, [r3, #0]
 800289a:	0713      	lsls	r3, r2, #28
 800289c:	d504      	bpl.n	80028a8 <_svfiprintf_r+0xc4>
 800289e:	2353      	movs	r3, #83	; 0x53
 80028a0:	a904      	add	r1, sp, #16
 80028a2:	185b      	adds	r3, r3, r1
 80028a4:	212b      	movs	r1, #43	; 0x2b
 80028a6:	7019      	strb	r1, [r3, #0]
 80028a8:	7833      	ldrb	r3, [r6, #0]
 80028aa:	2b2a      	cmp	r3, #42	; 0x2a
 80028ac:	d016      	beq.n	80028dc <_svfiprintf_r+0xf8>
 80028ae:	0035      	movs	r5, r6
 80028b0:	2100      	movs	r1, #0
 80028b2:	200a      	movs	r0, #10
 80028b4:	68e3      	ldr	r3, [r4, #12]
 80028b6:	782a      	ldrb	r2, [r5, #0]
 80028b8:	1c6e      	adds	r6, r5, #1
 80028ba:	3a30      	subs	r2, #48	; 0x30
 80028bc:	2a09      	cmp	r2, #9
 80028be:	d94e      	bls.n	800295e <_svfiprintf_r+0x17a>
 80028c0:	2900      	cmp	r1, #0
 80028c2:	d111      	bne.n	80028e8 <_svfiprintf_r+0x104>
 80028c4:	e017      	b.n	80028f6 <_svfiprintf_r+0x112>
 80028c6:	3501      	adds	r5, #1
 80028c8:	e7b0      	b.n	800282c <_svfiprintf_r+0x48>
 80028ca:	4b41      	ldr	r3, [pc, #260]	; (80029d0 <_svfiprintf_r+0x1ec>)
 80028cc:	6822      	ldr	r2, [r4, #0]
 80028ce:	1ac0      	subs	r0, r0, r3
 80028d0:	2301      	movs	r3, #1
 80028d2:	4083      	lsls	r3, r0
 80028d4:	4313      	orrs	r3, r2
 80028d6:	002e      	movs	r6, r5
 80028d8:	6023      	str	r3, [r4, #0]
 80028da:	e7ce      	b.n	800287a <_svfiprintf_r+0x96>
 80028dc:	9b07      	ldr	r3, [sp, #28]
 80028de:	1d19      	adds	r1, r3, #4
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	9107      	str	r1, [sp, #28]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db01      	blt.n	80028ec <_svfiprintf_r+0x108>
 80028e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80028ea:	e004      	b.n	80028f6 <_svfiprintf_r+0x112>
 80028ec:	425b      	negs	r3, r3
 80028ee:	60e3      	str	r3, [r4, #12]
 80028f0:	2302      	movs	r3, #2
 80028f2:	4313      	orrs	r3, r2
 80028f4:	6023      	str	r3, [r4, #0]
 80028f6:	782b      	ldrb	r3, [r5, #0]
 80028f8:	2b2e      	cmp	r3, #46	; 0x2e
 80028fa:	d10a      	bne.n	8002912 <_svfiprintf_r+0x12e>
 80028fc:	786b      	ldrb	r3, [r5, #1]
 80028fe:	2b2a      	cmp	r3, #42	; 0x2a
 8002900:	d135      	bne.n	800296e <_svfiprintf_r+0x18a>
 8002902:	9b07      	ldr	r3, [sp, #28]
 8002904:	3502      	adds	r5, #2
 8002906:	1d1a      	adds	r2, r3, #4
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	9207      	str	r2, [sp, #28]
 800290c:	2b00      	cmp	r3, #0
 800290e:	db2b      	blt.n	8002968 <_svfiprintf_r+0x184>
 8002910:	9309      	str	r3, [sp, #36]	; 0x24
 8002912:	4e30      	ldr	r6, [pc, #192]	; (80029d4 <_svfiprintf_r+0x1f0>)
 8002914:	2203      	movs	r2, #3
 8002916:	0030      	movs	r0, r6
 8002918:	7829      	ldrb	r1, [r5, #0]
 800291a:	f000 f9e5 	bl	8002ce8 <memchr>
 800291e:	2800      	cmp	r0, #0
 8002920:	d006      	beq.n	8002930 <_svfiprintf_r+0x14c>
 8002922:	2340      	movs	r3, #64	; 0x40
 8002924:	1b80      	subs	r0, r0, r6
 8002926:	4083      	lsls	r3, r0
 8002928:	6822      	ldr	r2, [r4, #0]
 800292a:	3501      	adds	r5, #1
 800292c:	4313      	orrs	r3, r2
 800292e:	6023      	str	r3, [r4, #0]
 8002930:	7829      	ldrb	r1, [r5, #0]
 8002932:	2206      	movs	r2, #6
 8002934:	4828      	ldr	r0, [pc, #160]	; (80029d8 <_svfiprintf_r+0x1f4>)
 8002936:	1c6e      	adds	r6, r5, #1
 8002938:	7621      	strb	r1, [r4, #24]
 800293a:	f000 f9d5 	bl	8002ce8 <memchr>
 800293e:	2800      	cmp	r0, #0
 8002940:	d03c      	beq.n	80029bc <_svfiprintf_r+0x1d8>
 8002942:	4b26      	ldr	r3, [pc, #152]	; (80029dc <_svfiprintf_r+0x1f8>)
 8002944:	2b00      	cmp	r3, #0
 8002946:	d125      	bne.n	8002994 <_svfiprintf_r+0x1b0>
 8002948:	2207      	movs	r2, #7
 800294a:	9b07      	ldr	r3, [sp, #28]
 800294c:	3307      	adds	r3, #7
 800294e:	4393      	bics	r3, r2
 8002950:	3308      	adds	r3, #8
 8002952:	9307      	str	r3, [sp, #28]
 8002954:	6963      	ldr	r3, [r4, #20]
 8002956:	9a04      	ldr	r2, [sp, #16]
 8002958:	189b      	adds	r3, r3, r2
 800295a:	6163      	str	r3, [r4, #20]
 800295c:	e765      	b.n	800282a <_svfiprintf_r+0x46>
 800295e:	4343      	muls	r3, r0
 8002960:	0035      	movs	r5, r6
 8002962:	2101      	movs	r1, #1
 8002964:	189b      	adds	r3, r3, r2
 8002966:	e7a6      	b.n	80028b6 <_svfiprintf_r+0xd2>
 8002968:	2301      	movs	r3, #1
 800296a:	425b      	negs	r3, r3
 800296c:	e7d0      	b.n	8002910 <_svfiprintf_r+0x12c>
 800296e:	2300      	movs	r3, #0
 8002970:	200a      	movs	r0, #10
 8002972:	001a      	movs	r2, r3
 8002974:	3501      	adds	r5, #1
 8002976:	6063      	str	r3, [r4, #4]
 8002978:	7829      	ldrb	r1, [r5, #0]
 800297a:	1c6e      	adds	r6, r5, #1
 800297c:	3930      	subs	r1, #48	; 0x30
 800297e:	2909      	cmp	r1, #9
 8002980:	d903      	bls.n	800298a <_svfiprintf_r+0x1a6>
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0c5      	beq.n	8002912 <_svfiprintf_r+0x12e>
 8002986:	9209      	str	r2, [sp, #36]	; 0x24
 8002988:	e7c3      	b.n	8002912 <_svfiprintf_r+0x12e>
 800298a:	4342      	muls	r2, r0
 800298c:	0035      	movs	r5, r6
 800298e:	2301      	movs	r3, #1
 8002990:	1852      	adds	r2, r2, r1
 8002992:	e7f1      	b.n	8002978 <_svfiprintf_r+0x194>
 8002994:	ab07      	add	r3, sp, #28
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	003a      	movs	r2, r7
 800299a:	0021      	movs	r1, r4
 800299c:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <_svfiprintf_r+0x1fc>)
 800299e:	9803      	ldr	r0, [sp, #12]
 80029a0:	e000      	b.n	80029a4 <_svfiprintf_r+0x1c0>
 80029a2:	bf00      	nop
 80029a4:	9004      	str	r0, [sp, #16]
 80029a6:	9b04      	ldr	r3, [sp, #16]
 80029a8:	3301      	adds	r3, #1
 80029aa:	d1d3      	bne.n	8002954 <_svfiprintf_r+0x170>
 80029ac:	89bb      	ldrh	r3, [r7, #12]
 80029ae:	980d      	ldr	r0, [sp, #52]	; 0x34
 80029b0:	065b      	lsls	r3, r3, #25
 80029b2:	d400      	bmi.n	80029b6 <_svfiprintf_r+0x1d2>
 80029b4:	e72d      	b.n	8002812 <_svfiprintf_r+0x2e>
 80029b6:	2001      	movs	r0, #1
 80029b8:	4240      	negs	r0, r0
 80029ba:	e72a      	b.n	8002812 <_svfiprintf_r+0x2e>
 80029bc:	ab07      	add	r3, sp, #28
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	003a      	movs	r2, r7
 80029c2:	0021      	movs	r1, r4
 80029c4:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <_svfiprintf_r+0x1fc>)
 80029c6:	9803      	ldr	r0, [sp, #12]
 80029c8:	f000 f87c 	bl	8002ac4 <_printf_i>
 80029cc:	e7ea      	b.n	80029a4 <_svfiprintf_r+0x1c0>
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	08003034 	.word	0x08003034
 80029d4:	0800303a 	.word	0x0800303a
 80029d8:	0800303e 	.word	0x0800303e
 80029dc:	00000000 	.word	0x00000000
 80029e0:	08002721 	.word	0x08002721

080029e4 <_printf_common>:
 80029e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029e6:	0015      	movs	r5, r2
 80029e8:	9301      	str	r3, [sp, #4]
 80029ea:	688a      	ldr	r2, [r1, #8]
 80029ec:	690b      	ldr	r3, [r1, #16]
 80029ee:	000c      	movs	r4, r1
 80029f0:	9000      	str	r0, [sp, #0]
 80029f2:	4293      	cmp	r3, r2
 80029f4:	da00      	bge.n	80029f8 <_printf_common+0x14>
 80029f6:	0013      	movs	r3, r2
 80029f8:	0022      	movs	r2, r4
 80029fa:	602b      	str	r3, [r5, #0]
 80029fc:	3243      	adds	r2, #67	; 0x43
 80029fe:	7812      	ldrb	r2, [r2, #0]
 8002a00:	2a00      	cmp	r2, #0
 8002a02:	d001      	beq.n	8002a08 <_printf_common+0x24>
 8002a04:	3301      	adds	r3, #1
 8002a06:	602b      	str	r3, [r5, #0]
 8002a08:	6823      	ldr	r3, [r4, #0]
 8002a0a:	069b      	lsls	r3, r3, #26
 8002a0c:	d502      	bpl.n	8002a14 <_printf_common+0x30>
 8002a0e:	682b      	ldr	r3, [r5, #0]
 8002a10:	3302      	adds	r3, #2
 8002a12:	602b      	str	r3, [r5, #0]
 8002a14:	6822      	ldr	r2, [r4, #0]
 8002a16:	2306      	movs	r3, #6
 8002a18:	0017      	movs	r7, r2
 8002a1a:	401f      	ands	r7, r3
 8002a1c:	421a      	tst	r2, r3
 8002a1e:	d027      	beq.n	8002a70 <_printf_common+0x8c>
 8002a20:	0023      	movs	r3, r4
 8002a22:	3343      	adds	r3, #67	; 0x43
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	1e5a      	subs	r2, r3, #1
 8002a28:	4193      	sbcs	r3, r2
 8002a2a:	6822      	ldr	r2, [r4, #0]
 8002a2c:	0692      	lsls	r2, r2, #26
 8002a2e:	d430      	bmi.n	8002a92 <_printf_common+0xae>
 8002a30:	0022      	movs	r2, r4
 8002a32:	9901      	ldr	r1, [sp, #4]
 8002a34:	9800      	ldr	r0, [sp, #0]
 8002a36:	9e08      	ldr	r6, [sp, #32]
 8002a38:	3243      	adds	r2, #67	; 0x43
 8002a3a:	47b0      	blx	r6
 8002a3c:	1c43      	adds	r3, r0, #1
 8002a3e:	d025      	beq.n	8002a8c <_printf_common+0xa8>
 8002a40:	2306      	movs	r3, #6
 8002a42:	6820      	ldr	r0, [r4, #0]
 8002a44:	682a      	ldr	r2, [r5, #0]
 8002a46:	68e1      	ldr	r1, [r4, #12]
 8002a48:	2500      	movs	r5, #0
 8002a4a:	4003      	ands	r3, r0
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d103      	bne.n	8002a58 <_printf_common+0x74>
 8002a50:	1a8d      	subs	r5, r1, r2
 8002a52:	43eb      	mvns	r3, r5
 8002a54:	17db      	asrs	r3, r3, #31
 8002a56:	401d      	ands	r5, r3
 8002a58:	68a3      	ldr	r3, [r4, #8]
 8002a5a:	6922      	ldr	r2, [r4, #16]
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	dd01      	ble.n	8002a64 <_printf_common+0x80>
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	18ed      	adds	r5, r5, r3
 8002a64:	2700      	movs	r7, #0
 8002a66:	42bd      	cmp	r5, r7
 8002a68:	d120      	bne.n	8002aac <_printf_common+0xc8>
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	e010      	b.n	8002a90 <_printf_common+0xac>
 8002a6e:	3701      	adds	r7, #1
 8002a70:	68e3      	ldr	r3, [r4, #12]
 8002a72:	682a      	ldr	r2, [r5, #0]
 8002a74:	1a9b      	subs	r3, r3, r2
 8002a76:	42bb      	cmp	r3, r7
 8002a78:	ddd2      	ble.n	8002a20 <_printf_common+0x3c>
 8002a7a:	0022      	movs	r2, r4
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	9901      	ldr	r1, [sp, #4]
 8002a80:	9800      	ldr	r0, [sp, #0]
 8002a82:	9e08      	ldr	r6, [sp, #32]
 8002a84:	3219      	adds	r2, #25
 8002a86:	47b0      	blx	r6
 8002a88:	1c43      	adds	r3, r0, #1
 8002a8a:	d1f0      	bne.n	8002a6e <_printf_common+0x8a>
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	4240      	negs	r0, r0
 8002a90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002a92:	2030      	movs	r0, #48	; 0x30
 8002a94:	18e1      	adds	r1, r4, r3
 8002a96:	3143      	adds	r1, #67	; 0x43
 8002a98:	7008      	strb	r0, [r1, #0]
 8002a9a:	0021      	movs	r1, r4
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	3145      	adds	r1, #69	; 0x45
 8002aa0:	7809      	ldrb	r1, [r1, #0]
 8002aa2:	18a2      	adds	r2, r4, r2
 8002aa4:	3243      	adds	r2, #67	; 0x43
 8002aa6:	3302      	adds	r3, #2
 8002aa8:	7011      	strb	r1, [r2, #0]
 8002aaa:	e7c1      	b.n	8002a30 <_printf_common+0x4c>
 8002aac:	0022      	movs	r2, r4
 8002aae:	2301      	movs	r3, #1
 8002ab0:	9901      	ldr	r1, [sp, #4]
 8002ab2:	9800      	ldr	r0, [sp, #0]
 8002ab4:	9e08      	ldr	r6, [sp, #32]
 8002ab6:	321a      	adds	r2, #26
 8002ab8:	47b0      	blx	r6
 8002aba:	1c43      	adds	r3, r0, #1
 8002abc:	d0e6      	beq.n	8002a8c <_printf_common+0xa8>
 8002abe:	3701      	adds	r7, #1
 8002ac0:	e7d1      	b.n	8002a66 <_printf_common+0x82>
	...

08002ac4 <_printf_i>:
 8002ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ac6:	b08b      	sub	sp, #44	; 0x2c
 8002ac8:	9206      	str	r2, [sp, #24]
 8002aca:	000a      	movs	r2, r1
 8002acc:	3243      	adds	r2, #67	; 0x43
 8002ace:	9307      	str	r3, [sp, #28]
 8002ad0:	9005      	str	r0, [sp, #20]
 8002ad2:	9204      	str	r2, [sp, #16]
 8002ad4:	7e0a      	ldrb	r2, [r1, #24]
 8002ad6:	000c      	movs	r4, r1
 8002ad8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002ada:	2a78      	cmp	r2, #120	; 0x78
 8002adc:	d807      	bhi.n	8002aee <_printf_i+0x2a>
 8002ade:	2a62      	cmp	r2, #98	; 0x62
 8002ae0:	d809      	bhi.n	8002af6 <_printf_i+0x32>
 8002ae2:	2a00      	cmp	r2, #0
 8002ae4:	d100      	bne.n	8002ae8 <_printf_i+0x24>
 8002ae6:	e0c1      	b.n	8002c6c <_printf_i+0x1a8>
 8002ae8:	2a58      	cmp	r2, #88	; 0x58
 8002aea:	d100      	bne.n	8002aee <_printf_i+0x2a>
 8002aec:	e08c      	b.n	8002c08 <_printf_i+0x144>
 8002aee:	0026      	movs	r6, r4
 8002af0:	3642      	adds	r6, #66	; 0x42
 8002af2:	7032      	strb	r2, [r6, #0]
 8002af4:	e022      	b.n	8002b3c <_printf_i+0x78>
 8002af6:	0010      	movs	r0, r2
 8002af8:	3863      	subs	r0, #99	; 0x63
 8002afa:	2815      	cmp	r0, #21
 8002afc:	d8f7      	bhi.n	8002aee <_printf_i+0x2a>
 8002afe:	f7fd fb03 	bl	8000108 <__gnu_thumb1_case_shi>
 8002b02:	0016      	.short	0x0016
 8002b04:	fff6001f 	.word	0xfff6001f
 8002b08:	fff6fff6 	.word	0xfff6fff6
 8002b0c:	001ffff6 	.word	0x001ffff6
 8002b10:	fff6fff6 	.word	0xfff6fff6
 8002b14:	fff6fff6 	.word	0xfff6fff6
 8002b18:	003600a8 	.word	0x003600a8
 8002b1c:	fff6009a 	.word	0xfff6009a
 8002b20:	00b9fff6 	.word	0x00b9fff6
 8002b24:	0036fff6 	.word	0x0036fff6
 8002b28:	fff6fff6 	.word	0xfff6fff6
 8002b2c:	009e      	.short	0x009e
 8002b2e:	0026      	movs	r6, r4
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	3642      	adds	r6, #66	; 0x42
 8002b34:	1d11      	adds	r1, r2, #4
 8002b36:	6019      	str	r1, [r3, #0]
 8002b38:	6813      	ldr	r3, [r2, #0]
 8002b3a:	7033      	strb	r3, [r6, #0]
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e0a7      	b.n	8002c90 <_printf_i+0x1cc>
 8002b40:	6808      	ldr	r0, [r1, #0]
 8002b42:	6819      	ldr	r1, [r3, #0]
 8002b44:	1d0a      	adds	r2, r1, #4
 8002b46:	0605      	lsls	r5, r0, #24
 8002b48:	d50b      	bpl.n	8002b62 <_printf_i+0x9e>
 8002b4a:	680d      	ldr	r5, [r1, #0]
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	2d00      	cmp	r5, #0
 8002b50:	da03      	bge.n	8002b5a <_printf_i+0x96>
 8002b52:	232d      	movs	r3, #45	; 0x2d
 8002b54:	9a04      	ldr	r2, [sp, #16]
 8002b56:	426d      	negs	r5, r5
 8002b58:	7013      	strb	r3, [r2, #0]
 8002b5a:	4b61      	ldr	r3, [pc, #388]	; (8002ce0 <_printf_i+0x21c>)
 8002b5c:	270a      	movs	r7, #10
 8002b5e:	9303      	str	r3, [sp, #12]
 8002b60:	e01b      	b.n	8002b9a <_printf_i+0xd6>
 8002b62:	680d      	ldr	r5, [r1, #0]
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	0641      	lsls	r1, r0, #25
 8002b68:	d5f1      	bpl.n	8002b4e <_printf_i+0x8a>
 8002b6a:	b22d      	sxth	r5, r5
 8002b6c:	e7ef      	b.n	8002b4e <_printf_i+0x8a>
 8002b6e:	680d      	ldr	r5, [r1, #0]
 8002b70:	6819      	ldr	r1, [r3, #0]
 8002b72:	1d08      	adds	r0, r1, #4
 8002b74:	6018      	str	r0, [r3, #0]
 8002b76:	062e      	lsls	r6, r5, #24
 8002b78:	d501      	bpl.n	8002b7e <_printf_i+0xba>
 8002b7a:	680d      	ldr	r5, [r1, #0]
 8002b7c:	e003      	b.n	8002b86 <_printf_i+0xc2>
 8002b7e:	066d      	lsls	r5, r5, #25
 8002b80:	d5fb      	bpl.n	8002b7a <_printf_i+0xb6>
 8002b82:	680d      	ldr	r5, [r1, #0]
 8002b84:	b2ad      	uxth	r5, r5
 8002b86:	4b56      	ldr	r3, [pc, #344]	; (8002ce0 <_printf_i+0x21c>)
 8002b88:	2708      	movs	r7, #8
 8002b8a:	9303      	str	r3, [sp, #12]
 8002b8c:	2a6f      	cmp	r2, #111	; 0x6f
 8002b8e:	d000      	beq.n	8002b92 <_printf_i+0xce>
 8002b90:	3702      	adds	r7, #2
 8002b92:	0023      	movs	r3, r4
 8002b94:	2200      	movs	r2, #0
 8002b96:	3343      	adds	r3, #67	; 0x43
 8002b98:	701a      	strb	r2, [r3, #0]
 8002b9a:	6863      	ldr	r3, [r4, #4]
 8002b9c:	60a3      	str	r3, [r4, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	db03      	blt.n	8002baa <_printf_i+0xe6>
 8002ba2:	2204      	movs	r2, #4
 8002ba4:	6821      	ldr	r1, [r4, #0]
 8002ba6:	4391      	bics	r1, r2
 8002ba8:	6021      	str	r1, [r4, #0]
 8002baa:	2d00      	cmp	r5, #0
 8002bac:	d102      	bne.n	8002bb4 <_printf_i+0xf0>
 8002bae:	9e04      	ldr	r6, [sp, #16]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00c      	beq.n	8002bce <_printf_i+0x10a>
 8002bb4:	9e04      	ldr	r6, [sp, #16]
 8002bb6:	0028      	movs	r0, r5
 8002bb8:	0039      	movs	r1, r7
 8002bba:	f7fd fb35 	bl	8000228 <__aeabi_uidivmod>
 8002bbe:	9b03      	ldr	r3, [sp, #12]
 8002bc0:	3e01      	subs	r6, #1
 8002bc2:	5c5b      	ldrb	r3, [r3, r1]
 8002bc4:	7033      	strb	r3, [r6, #0]
 8002bc6:	002b      	movs	r3, r5
 8002bc8:	0005      	movs	r5, r0
 8002bca:	429f      	cmp	r7, r3
 8002bcc:	d9f3      	bls.n	8002bb6 <_printf_i+0xf2>
 8002bce:	2f08      	cmp	r7, #8
 8002bd0:	d109      	bne.n	8002be6 <_printf_i+0x122>
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	07db      	lsls	r3, r3, #31
 8002bd6:	d506      	bpl.n	8002be6 <_printf_i+0x122>
 8002bd8:	6863      	ldr	r3, [r4, #4]
 8002bda:	6922      	ldr	r2, [r4, #16]
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	dc02      	bgt.n	8002be6 <_printf_i+0x122>
 8002be0:	2330      	movs	r3, #48	; 0x30
 8002be2:	3e01      	subs	r6, #1
 8002be4:	7033      	strb	r3, [r6, #0]
 8002be6:	9b04      	ldr	r3, [sp, #16]
 8002be8:	1b9b      	subs	r3, r3, r6
 8002bea:	6123      	str	r3, [r4, #16]
 8002bec:	9b07      	ldr	r3, [sp, #28]
 8002bee:	0021      	movs	r1, r4
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	9805      	ldr	r0, [sp, #20]
 8002bf4:	9b06      	ldr	r3, [sp, #24]
 8002bf6:	aa09      	add	r2, sp, #36	; 0x24
 8002bf8:	f7ff fef4 	bl	80029e4 <_printf_common>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d14c      	bne.n	8002c9a <_printf_i+0x1d6>
 8002c00:	2001      	movs	r0, #1
 8002c02:	4240      	negs	r0, r0
 8002c04:	b00b      	add	sp, #44	; 0x2c
 8002c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c08:	3145      	adds	r1, #69	; 0x45
 8002c0a:	700a      	strb	r2, [r1, #0]
 8002c0c:	4a34      	ldr	r2, [pc, #208]	; (8002ce0 <_printf_i+0x21c>)
 8002c0e:	9203      	str	r2, [sp, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	6821      	ldr	r1, [r4, #0]
 8002c14:	ca20      	ldmia	r2!, {r5}
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	0608      	lsls	r0, r1, #24
 8002c1a:	d516      	bpl.n	8002c4a <_printf_i+0x186>
 8002c1c:	07cb      	lsls	r3, r1, #31
 8002c1e:	d502      	bpl.n	8002c26 <_printf_i+0x162>
 8002c20:	2320      	movs	r3, #32
 8002c22:	4319      	orrs	r1, r3
 8002c24:	6021      	str	r1, [r4, #0]
 8002c26:	2710      	movs	r7, #16
 8002c28:	2d00      	cmp	r5, #0
 8002c2a:	d1b2      	bne.n	8002b92 <_printf_i+0xce>
 8002c2c:	2320      	movs	r3, #32
 8002c2e:	6822      	ldr	r2, [r4, #0]
 8002c30:	439a      	bics	r2, r3
 8002c32:	6022      	str	r2, [r4, #0]
 8002c34:	e7ad      	b.n	8002b92 <_printf_i+0xce>
 8002c36:	2220      	movs	r2, #32
 8002c38:	6809      	ldr	r1, [r1, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	6022      	str	r2, [r4, #0]
 8002c3e:	0022      	movs	r2, r4
 8002c40:	2178      	movs	r1, #120	; 0x78
 8002c42:	3245      	adds	r2, #69	; 0x45
 8002c44:	7011      	strb	r1, [r2, #0]
 8002c46:	4a27      	ldr	r2, [pc, #156]	; (8002ce4 <_printf_i+0x220>)
 8002c48:	e7e1      	b.n	8002c0e <_printf_i+0x14a>
 8002c4a:	0648      	lsls	r0, r1, #25
 8002c4c:	d5e6      	bpl.n	8002c1c <_printf_i+0x158>
 8002c4e:	b2ad      	uxth	r5, r5
 8002c50:	e7e4      	b.n	8002c1c <_printf_i+0x158>
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	680d      	ldr	r5, [r1, #0]
 8002c56:	1d10      	adds	r0, r2, #4
 8002c58:	6949      	ldr	r1, [r1, #20]
 8002c5a:	6018      	str	r0, [r3, #0]
 8002c5c:	6813      	ldr	r3, [r2, #0]
 8002c5e:	062e      	lsls	r6, r5, #24
 8002c60:	d501      	bpl.n	8002c66 <_printf_i+0x1a2>
 8002c62:	6019      	str	r1, [r3, #0]
 8002c64:	e002      	b.n	8002c6c <_printf_i+0x1a8>
 8002c66:	066d      	lsls	r5, r5, #25
 8002c68:	d5fb      	bpl.n	8002c62 <_printf_i+0x19e>
 8002c6a:	8019      	strh	r1, [r3, #0]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9e04      	ldr	r6, [sp, #16]
 8002c70:	6123      	str	r3, [r4, #16]
 8002c72:	e7bb      	b.n	8002bec <_printf_i+0x128>
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	1d11      	adds	r1, r2, #4
 8002c78:	6019      	str	r1, [r3, #0]
 8002c7a:	6816      	ldr	r6, [r2, #0]
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	0030      	movs	r0, r6
 8002c80:	6862      	ldr	r2, [r4, #4]
 8002c82:	f000 f831 	bl	8002ce8 <memchr>
 8002c86:	2800      	cmp	r0, #0
 8002c88:	d001      	beq.n	8002c8e <_printf_i+0x1ca>
 8002c8a:	1b80      	subs	r0, r0, r6
 8002c8c:	6060      	str	r0, [r4, #4]
 8002c8e:	6863      	ldr	r3, [r4, #4]
 8002c90:	6123      	str	r3, [r4, #16]
 8002c92:	2300      	movs	r3, #0
 8002c94:	9a04      	ldr	r2, [sp, #16]
 8002c96:	7013      	strb	r3, [r2, #0]
 8002c98:	e7a8      	b.n	8002bec <_printf_i+0x128>
 8002c9a:	6923      	ldr	r3, [r4, #16]
 8002c9c:	0032      	movs	r2, r6
 8002c9e:	9906      	ldr	r1, [sp, #24]
 8002ca0:	9805      	ldr	r0, [sp, #20]
 8002ca2:	9d07      	ldr	r5, [sp, #28]
 8002ca4:	47a8      	blx	r5
 8002ca6:	1c43      	adds	r3, r0, #1
 8002ca8:	d0aa      	beq.n	8002c00 <_printf_i+0x13c>
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	079b      	lsls	r3, r3, #30
 8002cae:	d415      	bmi.n	8002cdc <_printf_i+0x218>
 8002cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb2:	68e0      	ldr	r0, [r4, #12]
 8002cb4:	4298      	cmp	r0, r3
 8002cb6:	daa5      	bge.n	8002c04 <_printf_i+0x140>
 8002cb8:	0018      	movs	r0, r3
 8002cba:	e7a3      	b.n	8002c04 <_printf_i+0x140>
 8002cbc:	0022      	movs	r2, r4
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	9906      	ldr	r1, [sp, #24]
 8002cc2:	9805      	ldr	r0, [sp, #20]
 8002cc4:	9e07      	ldr	r6, [sp, #28]
 8002cc6:	3219      	adds	r2, #25
 8002cc8:	47b0      	blx	r6
 8002cca:	1c43      	adds	r3, r0, #1
 8002ccc:	d098      	beq.n	8002c00 <_printf_i+0x13c>
 8002cce:	3501      	adds	r5, #1
 8002cd0:	68e3      	ldr	r3, [r4, #12]
 8002cd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	42ab      	cmp	r3, r5
 8002cd8:	dcf0      	bgt.n	8002cbc <_printf_i+0x1f8>
 8002cda:	e7e9      	b.n	8002cb0 <_printf_i+0x1ec>
 8002cdc:	2500      	movs	r5, #0
 8002cde:	e7f7      	b.n	8002cd0 <_printf_i+0x20c>
 8002ce0:	08003045 	.word	0x08003045
 8002ce4:	08003056 	.word	0x08003056

08002ce8 <memchr>:
 8002ce8:	b2c9      	uxtb	r1, r1
 8002cea:	1882      	adds	r2, r0, r2
 8002cec:	4290      	cmp	r0, r2
 8002cee:	d101      	bne.n	8002cf4 <memchr+0xc>
 8002cf0:	2000      	movs	r0, #0
 8002cf2:	4770      	bx	lr
 8002cf4:	7803      	ldrb	r3, [r0, #0]
 8002cf6:	428b      	cmp	r3, r1
 8002cf8:	d0fb      	beq.n	8002cf2 <memchr+0xa>
 8002cfa:	3001      	adds	r0, #1
 8002cfc:	e7f6      	b.n	8002cec <memchr+0x4>

08002cfe <memcpy>:
 8002cfe:	2300      	movs	r3, #0
 8002d00:	b510      	push	{r4, lr}
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d100      	bne.n	8002d08 <memcpy+0xa>
 8002d06:	bd10      	pop	{r4, pc}
 8002d08:	5ccc      	ldrb	r4, [r1, r3]
 8002d0a:	54c4      	strb	r4, [r0, r3]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	e7f8      	b.n	8002d02 <memcpy+0x4>

08002d10 <memmove>:
 8002d10:	b510      	push	{r4, lr}
 8002d12:	4288      	cmp	r0, r1
 8002d14:	d902      	bls.n	8002d1c <memmove+0xc>
 8002d16:	188b      	adds	r3, r1, r2
 8002d18:	4298      	cmp	r0, r3
 8002d1a:	d303      	bcc.n	8002d24 <memmove+0x14>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e007      	b.n	8002d30 <memmove+0x20>
 8002d20:	5c8b      	ldrb	r3, [r1, r2]
 8002d22:	5483      	strb	r3, [r0, r2]
 8002d24:	3a01      	subs	r2, #1
 8002d26:	d2fb      	bcs.n	8002d20 <memmove+0x10>
 8002d28:	bd10      	pop	{r4, pc}
 8002d2a:	5ccc      	ldrb	r4, [r1, r3]
 8002d2c:	54c4      	strb	r4, [r0, r3]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d1fa      	bne.n	8002d2a <memmove+0x1a>
 8002d34:	e7f8      	b.n	8002d28 <memmove+0x18>
	...

08002d38 <_free_r>:
 8002d38:	b570      	push	{r4, r5, r6, lr}
 8002d3a:	0005      	movs	r5, r0
 8002d3c:	2900      	cmp	r1, #0
 8002d3e:	d010      	beq.n	8002d62 <_free_r+0x2a>
 8002d40:	1f0c      	subs	r4, r1, #4
 8002d42:	6823      	ldr	r3, [r4, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	da00      	bge.n	8002d4a <_free_r+0x12>
 8002d48:	18e4      	adds	r4, r4, r3
 8002d4a:	0028      	movs	r0, r5
 8002d4c:	f000 f918 	bl	8002f80 <__malloc_lock>
 8002d50:	4a1d      	ldr	r2, [pc, #116]	; (8002dc8 <_free_r+0x90>)
 8002d52:	6813      	ldr	r3, [r2, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d105      	bne.n	8002d64 <_free_r+0x2c>
 8002d58:	6063      	str	r3, [r4, #4]
 8002d5a:	6014      	str	r4, [r2, #0]
 8002d5c:	0028      	movs	r0, r5
 8002d5e:	f000 f917 	bl	8002f90 <__malloc_unlock>
 8002d62:	bd70      	pop	{r4, r5, r6, pc}
 8002d64:	42a3      	cmp	r3, r4
 8002d66:	d908      	bls.n	8002d7a <_free_r+0x42>
 8002d68:	6821      	ldr	r1, [r4, #0]
 8002d6a:	1860      	adds	r0, r4, r1
 8002d6c:	4283      	cmp	r3, r0
 8002d6e:	d1f3      	bne.n	8002d58 <_free_r+0x20>
 8002d70:	6818      	ldr	r0, [r3, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	1841      	adds	r1, r0, r1
 8002d76:	6021      	str	r1, [r4, #0]
 8002d78:	e7ee      	b.n	8002d58 <_free_r+0x20>
 8002d7a:	001a      	movs	r2, r3
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <_free_r+0x4e>
 8002d82:	42a3      	cmp	r3, r4
 8002d84:	d9f9      	bls.n	8002d7a <_free_r+0x42>
 8002d86:	6811      	ldr	r1, [r2, #0]
 8002d88:	1850      	adds	r0, r2, r1
 8002d8a:	42a0      	cmp	r0, r4
 8002d8c:	d10b      	bne.n	8002da6 <_free_r+0x6e>
 8002d8e:	6820      	ldr	r0, [r4, #0]
 8002d90:	1809      	adds	r1, r1, r0
 8002d92:	1850      	adds	r0, r2, r1
 8002d94:	6011      	str	r1, [r2, #0]
 8002d96:	4283      	cmp	r3, r0
 8002d98:	d1e0      	bne.n	8002d5c <_free_r+0x24>
 8002d9a:	6818      	ldr	r0, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	1841      	adds	r1, r0, r1
 8002da0:	6011      	str	r1, [r2, #0]
 8002da2:	6053      	str	r3, [r2, #4]
 8002da4:	e7da      	b.n	8002d5c <_free_r+0x24>
 8002da6:	42a0      	cmp	r0, r4
 8002da8:	d902      	bls.n	8002db0 <_free_r+0x78>
 8002daa:	230c      	movs	r3, #12
 8002dac:	602b      	str	r3, [r5, #0]
 8002dae:	e7d5      	b.n	8002d5c <_free_r+0x24>
 8002db0:	6821      	ldr	r1, [r4, #0]
 8002db2:	1860      	adds	r0, r4, r1
 8002db4:	4283      	cmp	r3, r0
 8002db6:	d103      	bne.n	8002dc0 <_free_r+0x88>
 8002db8:	6818      	ldr	r0, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	1841      	adds	r1, r0, r1
 8002dbe:	6021      	str	r1, [r4, #0]
 8002dc0:	6063      	str	r3, [r4, #4]
 8002dc2:	6054      	str	r4, [r2, #4]
 8002dc4:	e7ca      	b.n	8002d5c <_free_r+0x24>
 8002dc6:	46c0      	nop			; (mov r8, r8)
 8002dc8:	20000194 	.word	0x20000194

08002dcc <sbrk_aligned>:
 8002dcc:	b570      	push	{r4, r5, r6, lr}
 8002dce:	4e0f      	ldr	r6, [pc, #60]	; (8002e0c <sbrk_aligned+0x40>)
 8002dd0:	000d      	movs	r5, r1
 8002dd2:	6831      	ldr	r1, [r6, #0]
 8002dd4:	0004      	movs	r4, r0
 8002dd6:	2900      	cmp	r1, #0
 8002dd8:	d102      	bne.n	8002de0 <sbrk_aligned+0x14>
 8002dda:	f000 f8bf 	bl	8002f5c <_sbrk_r>
 8002dde:	6030      	str	r0, [r6, #0]
 8002de0:	0029      	movs	r1, r5
 8002de2:	0020      	movs	r0, r4
 8002de4:	f000 f8ba 	bl	8002f5c <_sbrk_r>
 8002de8:	1c43      	adds	r3, r0, #1
 8002dea:	d00a      	beq.n	8002e02 <sbrk_aligned+0x36>
 8002dec:	2303      	movs	r3, #3
 8002dee:	1cc5      	adds	r5, r0, #3
 8002df0:	439d      	bics	r5, r3
 8002df2:	42a8      	cmp	r0, r5
 8002df4:	d007      	beq.n	8002e06 <sbrk_aligned+0x3a>
 8002df6:	1a29      	subs	r1, r5, r0
 8002df8:	0020      	movs	r0, r4
 8002dfa:	f000 f8af 	bl	8002f5c <_sbrk_r>
 8002dfe:	1c43      	adds	r3, r0, #1
 8002e00:	d101      	bne.n	8002e06 <sbrk_aligned+0x3a>
 8002e02:	2501      	movs	r5, #1
 8002e04:	426d      	negs	r5, r5
 8002e06:	0028      	movs	r0, r5
 8002e08:	bd70      	pop	{r4, r5, r6, pc}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	20000198 	.word	0x20000198

08002e10 <_malloc_r>:
 8002e10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e12:	2203      	movs	r2, #3
 8002e14:	1ccb      	adds	r3, r1, #3
 8002e16:	4393      	bics	r3, r2
 8002e18:	3308      	adds	r3, #8
 8002e1a:	0006      	movs	r6, r0
 8002e1c:	001f      	movs	r7, r3
 8002e1e:	2b0c      	cmp	r3, #12
 8002e20:	d232      	bcs.n	8002e88 <_malloc_r+0x78>
 8002e22:	270c      	movs	r7, #12
 8002e24:	42b9      	cmp	r1, r7
 8002e26:	d831      	bhi.n	8002e8c <_malloc_r+0x7c>
 8002e28:	0030      	movs	r0, r6
 8002e2a:	f000 f8a9 	bl	8002f80 <__malloc_lock>
 8002e2e:	4d32      	ldr	r5, [pc, #200]	; (8002ef8 <_malloc_r+0xe8>)
 8002e30:	682b      	ldr	r3, [r5, #0]
 8002e32:	001c      	movs	r4, r3
 8002e34:	2c00      	cmp	r4, #0
 8002e36:	d12e      	bne.n	8002e96 <_malloc_r+0x86>
 8002e38:	0039      	movs	r1, r7
 8002e3a:	0030      	movs	r0, r6
 8002e3c:	f7ff ffc6 	bl	8002dcc <sbrk_aligned>
 8002e40:	0004      	movs	r4, r0
 8002e42:	1c43      	adds	r3, r0, #1
 8002e44:	d11e      	bne.n	8002e84 <_malloc_r+0x74>
 8002e46:	682c      	ldr	r4, [r5, #0]
 8002e48:	0025      	movs	r5, r4
 8002e4a:	2d00      	cmp	r5, #0
 8002e4c:	d14a      	bne.n	8002ee4 <_malloc_r+0xd4>
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	0029      	movs	r1, r5
 8002e52:	18e3      	adds	r3, r4, r3
 8002e54:	0030      	movs	r0, r6
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	f000 f880 	bl	8002f5c <_sbrk_r>
 8002e5c:	9b01      	ldr	r3, [sp, #4]
 8002e5e:	4283      	cmp	r3, r0
 8002e60:	d143      	bne.n	8002eea <_malloc_r+0xda>
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	3703      	adds	r7, #3
 8002e66:	1aff      	subs	r7, r7, r3
 8002e68:	2303      	movs	r3, #3
 8002e6a:	439f      	bics	r7, r3
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	2f0c      	cmp	r7, #12
 8002e70:	d200      	bcs.n	8002e74 <_malloc_r+0x64>
 8002e72:	270c      	movs	r7, #12
 8002e74:	0039      	movs	r1, r7
 8002e76:	0030      	movs	r0, r6
 8002e78:	f7ff ffa8 	bl	8002dcc <sbrk_aligned>
 8002e7c:	1c43      	adds	r3, r0, #1
 8002e7e:	d034      	beq.n	8002eea <_malloc_r+0xda>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	19df      	adds	r7, r3, r7
 8002e84:	6027      	str	r7, [r4, #0]
 8002e86:	e013      	b.n	8002eb0 <_malloc_r+0xa0>
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	dacb      	bge.n	8002e24 <_malloc_r+0x14>
 8002e8c:	230c      	movs	r3, #12
 8002e8e:	2500      	movs	r5, #0
 8002e90:	6033      	str	r3, [r6, #0]
 8002e92:	0028      	movs	r0, r5
 8002e94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e96:	6822      	ldr	r2, [r4, #0]
 8002e98:	1bd1      	subs	r1, r2, r7
 8002e9a:	d420      	bmi.n	8002ede <_malloc_r+0xce>
 8002e9c:	290b      	cmp	r1, #11
 8002e9e:	d917      	bls.n	8002ed0 <_malloc_r+0xc0>
 8002ea0:	19e2      	adds	r2, r4, r7
 8002ea2:	6027      	str	r7, [r4, #0]
 8002ea4:	42a3      	cmp	r3, r4
 8002ea6:	d111      	bne.n	8002ecc <_malloc_r+0xbc>
 8002ea8:	602a      	str	r2, [r5, #0]
 8002eaa:	6863      	ldr	r3, [r4, #4]
 8002eac:	6011      	str	r1, [r2, #0]
 8002eae:	6053      	str	r3, [r2, #4]
 8002eb0:	0030      	movs	r0, r6
 8002eb2:	0025      	movs	r5, r4
 8002eb4:	f000 f86c 	bl	8002f90 <__malloc_unlock>
 8002eb8:	2207      	movs	r2, #7
 8002eba:	350b      	adds	r5, #11
 8002ebc:	1d23      	adds	r3, r4, #4
 8002ebe:	4395      	bics	r5, r2
 8002ec0:	1aea      	subs	r2, r5, r3
 8002ec2:	429d      	cmp	r5, r3
 8002ec4:	d0e5      	beq.n	8002e92 <_malloc_r+0x82>
 8002ec6:	1b5b      	subs	r3, r3, r5
 8002ec8:	50a3      	str	r3, [r4, r2]
 8002eca:	e7e2      	b.n	8002e92 <_malloc_r+0x82>
 8002ecc:	605a      	str	r2, [r3, #4]
 8002ece:	e7ec      	b.n	8002eaa <_malloc_r+0x9a>
 8002ed0:	6862      	ldr	r2, [r4, #4]
 8002ed2:	42a3      	cmp	r3, r4
 8002ed4:	d101      	bne.n	8002eda <_malloc_r+0xca>
 8002ed6:	602a      	str	r2, [r5, #0]
 8002ed8:	e7ea      	b.n	8002eb0 <_malloc_r+0xa0>
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	e7e8      	b.n	8002eb0 <_malloc_r+0xa0>
 8002ede:	0023      	movs	r3, r4
 8002ee0:	6864      	ldr	r4, [r4, #4]
 8002ee2:	e7a7      	b.n	8002e34 <_malloc_r+0x24>
 8002ee4:	002c      	movs	r4, r5
 8002ee6:	686d      	ldr	r5, [r5, #4]
 8002ee8:	e7af      	b.n	8002e4a <_malloc_r+0x3a>
 8002eea:	230c      	movs	r3, #12
 8002eec:	0030      	movs	r0, r6
 8002eee:	6033      	str	r3, [r6, #0]
 8002ef0:	f000 f84e 	bl	8002f90 <__malloc_unlock>
 8002ef4:	e7cd      	b.n	8002e92 <_malloc_r+0x82>
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	20000194 	.word	0x20000194

08002efc <_realloc_r>:
 8002efc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002efe:	0007      	movs	r7, r0
 8002f00:	000e      	movs	r6, r1
 8002f02:	0014      	movs	r4, r2
 8002f04:	2900      	cmp	r1, #0
 8002f06:	d105      	bne.n	8002f14 <_realloc_r+0x18>
 8002f08:	0011      	movs	r1, r2
 8002f0a:	f7ff ff81 	bl	8002e10 <_malloc_r>
 8002f0e:	0005      	movs	r5, r0
 8002f10:	0028      	movs	r0, r5
 8002f12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f14:	2a00      	cmp	r2, #0
 8002f16:	d103      	bne.n	8002f20 <_realloc_r+0x24>
 8002f18:	f7ff ff0e 	bl	8002d38 <_free_r>
 8002f1c:	0025      	movs	r5, r4
 8002f1e:	e7f7      	b.n	8002f10 <_realloc_r+0x14>
 8002f20:	f000 f83e 	bl	8002fa0 <_malloc_usable_size_r>
 8002f24:	9001      	str	r0, [sp, #4]
 8002f26:	4284      	cmp	r4, r0
 8002f28:	d803      	bhi.n	8002f32 <_realloc_r+0x36>
 8002f2a:	0035      	movs	r5, r6
 8002f2c:	0843      	lsrs	r3, r0, #1
 8002f2e:	42a3      	cmp	r3, r4
 8002f30:	d3ee      	bcc.n	8002f10 <_realloc_r+0x14>
 8002f32:	0021      	movs	r1, r4
 8002f34:	0038      	movs	r0, r7
 8002f36:	f7ff ff6b 	bl	8002e10 <_malloc_r>
 8002f3a:	1e05      	subs	r5, r0, #0
 8002f3c:	d0e8      	beq.n	8002f10 <_realloc_r+0x14>
 8002f3e:	9b01      	ldr	r3, [sp, #4]
 8002f40:	0022      	movs	r2, r4
 8002f42:	429c      	cmp	r4, r3
 8002f44:	d900      	bls.n	8002f48 <_realloc_r+0x4c>
 8002f46:	001a      	movs	r2, r3
 8002f48:	0031      	movs	r1, r6
 8002f4a:	0028      	movs	r0, r5
 8002f4c:	f7ff fed7 	bl	8002cfe <memcpy>
 8002f50:	0031      	movs	r1, r6
 8002f52:	0038      	movs	r0, r7
 8002f54:	f7ff fef0 	bl	8002d38 <_free_r>
 8002f58:	e7da      	b.n	8002f10 <_realloc_r+0x14>
	...

08002f5c <_sbrk_r>:
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	b570      	push	{r4, r5, r6, lr}
 8002f60:	4d06      	ldr	r5, [pc, #24]	; (8002f7c <_sbrk_r+0x20>)
 8002f62:	0004      	movs	r4, r0
 8002f64:	0008      	movs	r0, r1
 8002f66:	602b      	str	r3, [r5, #0]
 8002f68:	f7fd fb8c 	bl	8000684 <_sbrk>
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	d103      	bne.n	8002f78 <_sbrk_r+0x1c>
 8002f70:	682b      	ldr	r3, [r5, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d000      	beq.n	8002f78 <_sbrk_r+0x1c>
 8002f76:	6023      	str	r3, [r4, #0]
 8002f78:	bd70      	pop	{r4, r5, r6, pc}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	2000019c 	.word	0x2000019c

08002f80 <__malloc_lock>:
 8002f80:	b510      	push	{r4, lr}
 8002f82:	4802      	ldr	r0, [pc, #8]	; (8002f8c <__malloc_lock+0xc>)
 8002f84:	f000 f814 	bl	8002fb0 <__retarget_lock_acquire_recursive>
 8002f88:	bd10      	pop	{r4, pc}
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	200001a0 	.word	0x200001a0

08002f90 <__malloc_unlock>:
 8002f90:	b510      	push	{r4, lr}
 8002f92:	4802      	ldr	r0, [pc, #8]	; (8002f9c <__malloc_unlock+0xc>)
 8002f94:	f000 f80d 	bl	8002fb2 <__retarget_lock_release_recursive>
 8002f98:	bd10      	pop	{r4, pc}
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	200001a0 	.word	0x200001a0

08002fa0 <_malloc_usable_size_r>:
 8002fa0:	1f0b      	subs	r3, r1, #4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	1f18      	subs	r0, r3, #4
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	da01      	bge.n	8002fae <_malloc_usable_size_r+0xe>
 8002faa:	580b      	ldr	r3, [r1, r0]
 8002fac:	18c0      	adds	r0, r0, r3
 8002fae:	4770      	bx	lr

08002fb0 <__retarget_lock_acquire_recursive>:
 8002fb0:	4770      	bx	lr

08002fb2 <__retarget_lock_release_recursive>:
 8002fb2:	4770      	bx	lr

08002fb4 <_init>:
 8002fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fba:	bc08      	pop	{r3}
 8002fbc:	469e      	mov	lr, r3
 8002fbe:	4770      	bx	lr

08002fc0 <_fini>:
 8002fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fc6:	bc08      	pop	{r3}
 8002fc8:	469e      	mov	lr, r3
 8002fca:	4770      	bx	lr
