INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/reg/reg.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/reg/reg.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/reg/reg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
