// Seed: 4162705638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  wire id_5;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd28,
    parameter id_5 = 32'd6
) (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wor  _id_3,
    input  tri  id_4,
    input  wire _id_5,
    input  wor  id_6,
    output wand id_7
);
  logic [id_3 : -1 'b0] id_9[1 : id_5];
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
