
STM32F405_VFO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e28  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002fb0  08002fb0  00012fb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003030  08003030  00013030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08003038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  7 .bss          000000d8  20000084  20000084  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000015c  2000015c  00020084  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010c2e  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002687  00000000  00000000  00030ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008d4d  00000000  00000000  00033369  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000a00  00000000  00000000  0003c0b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000df8  00000000  00000000  0003cab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000062ed  00000000  00000000  0003d8b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004470  00000000  00000000  00043b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004800d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000022bc  00000000  00000000  0004808c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002f98 	.word	0x08002f98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	08002f98 	.word	0x08002f98

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2uiz>:
 8000a98:	004a      	lsls	r2, r1, #1
 8000a9a:	d211      	bcs.n	8000ac0 <__aeabi_d2uiz+0x28>
 8000a9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa0:	d211      	bcs.n	8000ac6 <__aeabi_d2uiz+0x2e>
 8000aa2:	d50d      	bpl.n	8000ac0 <__aeabi_d2uiz+0x28>
 8000aa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aac:	d40e      	bmi.n	8000acc <__aeabi_d2uiz+0x34>
 8000aae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aba:	fa23 f002 	lsr.w	r0, r3, r2
 8000abe:	4770      	bx	lr
 8000ac0:	f04f 0000 	mov.w	r0, #0
 8000ac4:	4770      	bx	lr
 8000ac6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_d2uiz+0x3a>
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0000 	mov.w	r0, #0
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ada:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <HAL_InitTick+0x3c>)
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <HAL_InitTick+0x40>)
{
 8000ade:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ae0:	7818      	ldrb	r0, [r3, #0]
 8000ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae6:	fbb3 f3f0 	udiv	r3, r3, r0
 8000aea:	6810      	ldr	r0, [r2, #0]
 8000aec:	fbb0 f0f3 	udiv	r0, r0, r3
 8000af0:	f000 f89c 	bl	8000c2c <HAL_SYSTICK_Config>
 8000af4:	4604      	mov	r4, r0
 8000af6:	b958      	cbnz	r0, 8000b10 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af8:	2d0f      	cmp	r5, #15
 8000afa:	d809      	bhi.n	8000b10 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afc:	4602      	mov	r2, r0
 8000afe:	4629      	mov	r1, r5
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f000 f85e 	bl	8000bc4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <HAL_InitTick+0x44>)
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	601d      	str	r5, [r3, #0]
 8000b0e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000b10:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000b12:	bd38      	pop	{r3, r4, r5, pc}
 8000b14:	20000018 	.word	0x20000018
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000004 	.word	0x20000004

08000b20 <HAL_Init>:
{
 8000b20:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <HAL_Init+0x30>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b2a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b3a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	f000 f82f 	bl	8000ba0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff ffc8 	bl	8000ad8 <HAL_InitTick>
  HAL_MspInit();
 8000b48:	f001 f860 	bl	8001c0c <HAL_MspInit>
}
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	bd08      	pop	{r3, pc}
 8000b50:	40023c00 	.word	0x40023c00

08000b54 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b54:	4a03      	ldr	r2, [pc, #12]	; (8000b64 <HAL_IncTick+0x10>)
 8000b56:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <HAL_IncTick+0x14>)
 8000b58:	6811      	ldr	r1, [r2, #0]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	440b      	add	r3, r1
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	200000a8 	.word	0x200000a8
 8000b68:	20000000 	.word	0x20000000

08000b6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b6c:	4b01      	ldr	r3, [pc, #4]	; (8000b74 <HAL_GetTick+0x8>)
 8000b6e:	6818      	ldr	r0, [r3, #0]
}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	200000a8 	.word	0x200000a8

08000b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b78:	b538      	push	{r3, r4, r5, lr}
 8000b7a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b7c:	f7ff fff6 	bl	8000b6c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b80:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000b82:	bf1c      	itt	ne
 8000b84:	4b05      	ldrne	r3, [pc, #20]	; (8000b9c <HAL_Delay+0x24>)
 8000b86:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000b88:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000b8a:	bf18      	it	ne
 8000b8c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b8e:	f7ff ffed 	bl	8000b6c <HAL_GetTick>
 8000b92:	1b40      	subs	r0, r0, r5
 8000b94:	4284      	cmp	r4, r0
 8000b96:	d8fa      	bhi.n	8000b8e <HAL_Delay+0x16>
  {
  }
}
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000000 	.word	0x20000000

08000ba0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ba0:	4a07      	ldr	r2, [pc, #28]	; (8000bc0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ba2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ba4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ba8:	041b      	lsls	r3, r3, #16
 8000baa:	0c1b      	lsrs	r3, r3, #16
 8000bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bb0:	0200      	lsls	r0, r0, #8
 8000bb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000bba:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000bbc:	60d3      	str	r3, [r2, #12]
 8000bbe:	4770      	bx	lr
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bc6:	b530      	push	{r4, r5, lr}
 8000bc8:	68dc      	ldr	r4, [r3, #12]
 8000bca:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bce:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bd4:	2b04      	cmp	r3, #4
 8000bd6:	bf28      	it	cs
 8000bd8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bda:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 0501 	mov.w	r5, #1
 8000be0:	fa05 f303 	lsl.w	r3, r5, r3
 8000be4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000be8:	bf8c      	ite	hi
 8000bea:	3c03      	subhi	r4, #3
 8000bec:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bee:	4019      	ands	r1, r3
 8000bf0:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf2:	fa05 f404 	lsl.w	r4, r5, r4
 8000bf6:	3c01      	subs	r4, #1
 8000bf8:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000bfa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bfc:	ea42 0201 	orr.w	r2, r2, r1
 8000c00:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c04:	bfad      	iteet	ge
 8000c06:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	f000 000f 	andlt.w	r0, r0, #15
 8000c0e:	4b06      	ldrlt	r3, [pc, #24]	; (8000c28 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c10:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	bfb5      	itete	lt
 8000c16:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c18:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c1c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c20:	bd30      	pop	{r4, r5, pc}
 8000c22:	bf00      	nop
 8000c24:	e000ed00 	.word	0xe000ed00
 8000c28:	e000ed14 	.word	0xe000ed14

08000c2c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c32:	d20a      	bcs.n	8000c4a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c34:	4b06      	ldr	r3, [pc, #24]	; (8000c50 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c36:	4a07      	ldr	r2, [pc, #28]	; (8000c54 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c38:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	21f0      	movs	r1, #240	; 0xf0
 8000c3c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c40:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c42:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c44:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c4a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000e010 	.word	0xe000e010
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c5c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c5e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c60:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000e10 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c64:	4a68      	ldr	r2, [pc, #416]	; (8000e08 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c66:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000e14 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c6a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c6c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000c6e:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c70:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000c72:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c74:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000c76:	42ac      	cmp	r4, r5
 8000c78:	f040 80b0 	bne.w	8000ddc <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c7c:	684c      	ldr	r4, [r1, #4]
 8000c7e:	f024 0c10 	bic.w	ip, r4, #16
 8000c82:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000c86:	2e01      	cmp	r6, #1
 8000c88:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c8c:	d812      	bhi.n	8000cb4 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000c8e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c90:	2603      	movs	r6, #3
 8000c92:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c96:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c9a:	68ce      	ldr	r6, [r1, #12]
 8000c9c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000ca0:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000ca2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ca4:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ca6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000caa:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cae:	409e      	lsls	r6, r3
 8000cb0:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000cb2:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cb4:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000cb6:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cb8:	fa06 f60e 	lsl.w	r6, r6, lr
 8000cbc:	43f6      	mvns	r6, r6
 8000cbe:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cc2:	688f      	ldr	r7, [r1, #8]
 8000cc4:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cc8:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ccc:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000cd0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cd2:	d116      	bne.n	8000d02 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000cd4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000cd8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cdc:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000ce0:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ce4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000ce8:	f04f 0c0f 	mov.w	ip, #15
 8000cec:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000cf0:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cf4:	690f      	ldr	r7, [r1, #16]
 8000cf6:	fa07 f70b 	lsl.w	r7, r7, fp
 8000cfa:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000cfe:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000d02:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d04:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d06:	f004 0703 	and.w	r7, r4, #3
 8000d0a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000d0e:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000d12:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d14:	00e6      	lsls	r6, r4, #3
 8000d16:	d561      	bpl.n	8000ddc <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d18:	f04f 0b00 	mov.w	fp, #0
 8000d1c:	f8cd b00c 	str.w	fp, [sp, #12]
 8000d20:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d24:	4e39      	ldr	r6, [pc, #228]	; (8000e0c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d26:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000d2a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000d2e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000d32:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000d36:	9703      	str	r7, [sp, #12]
 8000d38:	9f03      	ldr	r7, [sp, #12]
 8000d3a:	f023 0703 	bic.w	r7, r3, #3
 8000d3e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000d42:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d46:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000d4a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d4e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000d52:	f04f 0e0f 	mov.w	lr, #15
 8000d56:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d5a:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d5c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d60:	d043      	beq.n	8000dea <HAL_GPIO_Init+0x192>
 8000d62:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d66:	42b0      	cmp	r0, r6
 8000d68:	d041      	beq.n	8000dee <HAL_GPIO_Init+0x196>
 8000d6a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d6e:	42b0      	cmp	r0, r6
 8000d70:	d03f      	beq.n	8000df2 <HAL_GPIO_Init+0x19a>
 8000d72:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d76:	42b0      	cmp	r0, r6
 8000d78:	d03d      	beq.n	8000df6 <HAL_GPIO_Init+0x19e>
 8000d7a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d7e:	42b0      	cmp	r0, r6
 8000d80:	d03b      	beq.n	8000dfa <HAL_GPIO_Init+0x1a2>
 8000d82:	4548      	cmp	r0, r9
 8000d84:	d03b      	beq.n	8000dfe <HAL_GPIO_Init+0x1a6>
 8000d86:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000d8a:	42b0      	cmp	r0, r6
 8000d8c:	d039      	beq.n	8000e02 <HAL_GPIO_Init+0x1aa>
 8000d8e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d92:	42b0      	cmp	r0, r6
 8000d94:	bf14      	ite	ne
 8000d96:	2608      	movne	r6, #8
 8000d98:	2607      	moveq	r6, #7
 8000d9a:	fa06 f60c 	lsl.w	r6, r6, ip
 8000d9e:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000da2:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000da4:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000da6:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000da8:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000dac:	bf0c      	ite	eq
 8000dae:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000db0:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8000db2:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000db4:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000db6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000dba:	bf0c      	ite	eq
 8000dbc:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000dbe:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000dc0:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000dc2:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dc4:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000dc8:	bf0c      	ite	eq
 8000dca:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000dcc:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8000dce:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000dd0:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dd2:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000dd4:	bf54      	ite	pl
 8000dd6:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000dd8:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000dda:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ddc:	3301      	adds	r3, #1
 8000dde:	2b10      	cmp	r3, #16
 8000de0:	f47f af45 	bne.w	8000c6e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000de4:	b005      	add	sp, #20
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dea:	465e      	mov	r6, fp
 8000dec:	e7d5      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000dee:	2601      	movs	r6, #1
 8000df0:	e7d3      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000df2:	2602      	movs	r6, #2
 8000df4:	e7d1      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000df6:	2603      	movs	r6, #3
 8000df8:	e7cf      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000dfa:	2604      	movs	r6, #4
 8000dfc:	e7cd      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000dfe:	2605      	movs	r6, #5
 8000e00:	e7cb      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000e02:	2606      	movs	r6, #6
 8000e04:	e7c9      	b.n	8000d9a <HAL_GPIO_Init+0x142>
 8000e06:	bf00      	nop
 8000e08:	40013c00 	.word	0x40013c00
 8000e0c:	40020000 	.word	0x40020000
 8000e10:	40023800 	.word	0x40023800
 8000e14:	40021400 	.word	0x40021400

08000e18 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000e18:	6801      	ldr	r1, [r0, #0]
 8000e1a:	694b      	ldr	r3, [r1, #20]
 8000e1c:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000e20:	f04f 0200 	mov.w	r2, #0
 8000e24:	d010      	beq.n	8000e48 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e26:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000e2a:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8000e2c:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8000e2e:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000e30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000e34:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e38:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e3a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e3e:	f043 0304 	orr.w	r3, r3, #4
 8000e42:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8000e44:	2001      	movs	r0, #1
 8000e46:	4770      	bx	lr
  }
  return HAL_OK;
 8000e48:	4618      	mov	r0, r3
}
 8000e4a:	4770      	bx	lr

08000e4c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8000e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e50:	4604      	mov	r4, r0
 8000e52:	4617      	mov	r7, r2
 8000e54:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000e56:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8000e5a:	b28e      	uxth	r6, r1
 8000e5c:	6825      	ldr	r5, [r4, #0]
 8000e5e:	f1b8 0f01 	cmp.w	r8, #1
 8000e62:	bf0c      	ite	eq
 8000e64:	696b      	ldreq	r3, [r5, #20]
 8000e66:	69ab      	ldrne	r3, [r5, #24]
 8000e68:	ea36 0303 	bics.w	r3, r6, r3
 8000e6c:	bf14      	ite	ne
 8000e6e:	2001      	movne	r0, #1
 8000e70:	2000      	moveq	r0, #0
 8000e72:	b908      	cbnz	r0, 8000e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8000e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000e78:	696b      	ldr	r3, [r5, #20]
 8000e7a:	055a      	lsls	r2, r3, #21
 8000e7c:	d516      	bpl.n	8000eac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000e7e:	682b      	ldr	r3, [r5, #0]
 8000e80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e84:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e86:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000e8a:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8000e8c:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000e92:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000e96:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e9a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000e9c:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000ea0:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000ea2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000eac:	1c7b      	adds	r3, r7, #1
 8000eae:	d0d5      	beq.n	8000e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000eb0:	f7ff fe5c 	bl	8000b6c <HAL_GetTick>
 8000eb4:	eba0 0009 	sub.w	r0, r0, r9
 8000eb8:	4287      	cmp	r7, r0
 8000eba:	d301      	bcc.n	8000ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8000ebc:	2f00      	cmp	r7, #0
 8000ebe:	d1cd      	bne.n	8000e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000ec0:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8000ec2:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000ec4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000ec6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000eca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000ece:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ed0:	f042 0220 	orr.w	r2, r2, #32
 8000ed4:	e7e4      	b.n	8000ea0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

08000ed6 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000ed6:	b570      	push	{r4, r5, r6, lr}
 8000ed8:	4604      	mov	r4, r0
 8000eda:	460d      	mov	r5, r1
 8000edc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	075b      	lsls	r3, r3, #29
 8000ee4:	d501      	bpl.n	8000eea <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000eea:	4620      	mov	r0, r4
 8000eec:	f7ff ff94 	bl	8000e18 <I2C_IsAcknowledgeFailed>
 8000ef0:	b9a8      	cbnz	r0, 8000f1e <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000ef2:	1c6a      	adds	r2, r5, #1
 8000ef4:	d0f3      	beq.n	8000ede <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ef6:	f7ff fe39 	bl	8000b6c <HAL_GetTick>
 8000efa:	1b80      	subs	r0, r0, r6
 8000efc:	4285      	cmp	r5, r0
 8000efe:	d301      	bcc.n	8000f04 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000f00:	2d00      	cmp	r5, #0
 8000f02:	d1ec      	bne.n	8000ede <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f04:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f06:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f08:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f0a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000f0e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f12:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f18:	f042 0220 	orr.w	r2, r2, #32
 8000f1c:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000f1e:	2001      	movs	r0, #1
}
 8000f20:	bd70      	pop	{r4, r5, r6, pc}

08000f22 <I2C_WaitOnFlagUntilTimeout>:
{
 8000f22:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f26:	9e08      	ldr	r6, [sp, #32]
 8000f28:	4604      	mov	r4, r0
 8000f2a:	4690      	mov	r8, r2
 8000f2c:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f2e:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8000f32:	b28d      	uxth	r5, r1
 8000f34:	6823      	ldr	r3, [r4, #0]
 8000f36:	f1b9 0f01 	cmp.w	r9, #1
 8000f3a:	bf0c      	ite	eq
 8000f3c:	695b      	ldreq	r3, [r3, #20]
 8000f3e:	699b      	ldrne	r3, [r3, #24]
 8000f40:	ea35 0303 	bics.w	r3, r5, r3
 8000f44:	bf0c      	ite	eq
 8000f46:	2301      	moveq	r3, #1
 8000f48:	2300      	movne	r3, #0
 8000f4a:	4543      	cmp	r3, r8
 8000f4c:	d002      	beq.n	8000f54 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8000f4e:	2000      	movs	r0, #0
}
 8000f50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000f54:	1c7b      	adds	r3, r7, #1
 8000f56:	d0ed      	beq.n	8000f34 <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f58:	f7ff fe08 	bl	8000b6c <HAL_GetTick>
 8000f5c:	1b80      	subs	r0, r0, r6
 8000f5e:	4287      	cmp	r7, r0
 8000f60:	d301      	bcc.n	8000f66 <I2C_WaitOnFlagUntilTimeout+0x44>
 8000f62:	2f00      	cmp	r7, #0
 8000f64:	d1e6      	bne.n	8000f34 <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f66:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f68:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f6a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f6c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000f70:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f74:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f76:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f7a:	f042 0220 	orr.w	r2, r2, #32
 8000f7e:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f80:	2001      	movs	r0, #1
 8000f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000f86 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000f86:	b570      	push	{r4, r5, r6, lr}
 8000f88:	4604      	mov	r4, r0
 8000f8a:	460d      	mov	r5, r1
 8000f8c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	061b      	lsls	r3, r3, #24
 8000f94:	d501      	bpl.n	8000f9a <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000f96:	2000      	movs	r0, #0
 8000f98:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	f7ff ff3c 	bl	8000e18 <I2C_IsAcknowledgeFailed>
 8000fa0:	b9a8      	cbnz	r0, 8000fce <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000fa2:	1c6a      	adds	r2, r5, #1
 8000fa4:	d0f3      	beq.n	8000f8e <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000fa6:	f7ff fde1 	bl	8000b6c <HAL_GetTick>
 8000faa:	1b80      	subs	r0, r0, r6
 8000fac:	4285      	cmp	r5, r0
 8000fae:	d301      	bcc.n	8000fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000fb0:	2d00      	cmp	r5, #0
 8000fb2:	d1ec      	bne.n	8000f8e <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000fb4:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000fb6:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000fb8:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000fba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000fbe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000fc2:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000fc4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000fc8:	f042 0220 	orr.w	r2, r2, #32
 8000fcc:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000fce:	2001      	movs	r0, #1
}
 8000fd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08000fd4 <HAL_I2C_Init>:
{
 8000fd4:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	b908      	cbnz	r0, 8000fde <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000fda:	2001      	movs	r0, #1
 8000fdc:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000fde:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000fe2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000fe6:	b91b      	cbnz	r3, 8000ff0 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8000fe8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000fec:	f000 fe2a 	bl	8001c44 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ff0:	2324      	movs	r3, #36	; 0x24
 8000ff2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	f022 0201 	bic.w	r2, r2, #1
 8000ffe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001006:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800100e:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001010:	f000 f960 	bl	80012d4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001014:	6865      	ldr	r5, [r4, #4]
 8001016:	4b41      	ldr	r3, [pc, #260]	; (800111c <HAL_I2C_Init+0x148>)
 8001018:	429d      	cmp	r5, r3
 800101a:	d84d      	bhi.n	80010b8 <HAL_I2C_Init+0xe4>
 800101c:	4b40      	ldr	r3, [pc, #256]	; (8001120 <HAL_I2C_Init+0x14c>)
 800101e:	4298      	cmp	r0, r3
 8001020:	d9db      	bls.n	8000fda <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001022:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001024:	493f      	ldr	r1, [pc, #252]	; (8001124 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001026:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001028:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800102c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001030:	430b      	orrs	r3, r1
 8001032:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001034:	6a13      	ldr	r3, [r2, #32]
 8001036:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800103a:	3101      	adds	r1, #1
 800103c:	4319      	orrs	r1, r3
 800103e:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001040:	69d1      	ldr	r1, [r2, #28]
 8001042:	4b36      	ldr	r3, [pc, #216]	; (800111c <HAL_I2C_Init+0x148>)
 8001044:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001048:	429d      	cmp	r5, r3
 800104a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800104e:	f100 30ff 	add.w	r0, r0, #4294967295
 8001052:	d848      	bhi.n	80010e6 <HAL_I2C_Init+0x112>
 8001054:	006d      	lsls	r5, r5, #1
 8001056:	fbb0 f0f5 	udiv	r0, r0, r5
 800105a:	3001      	adds	r0, #1
 800105c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001060:	2b04      	cmp	r3, #4
 8001062:	bf38      	it	cc
 8001064:	2304      	movcc	r3, #4
 8001066:	430b      	orrs	r3, r1
 8001068:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800106a:	6811      	ldr	r1, [r2, #0]
 800106c:	6a20      	ldr	r0, [r4, #32]
 800106e:	69e3      	ldr	r3, [r4, #28]
 8001070:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001074:	4303      	orrs	r3, r0
 8001076:	430b      	orrs	r3, r1
 8001078:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800107a:	6891      	ldr	r1, [r2, #8]
 800107c:	68e0      	ldr	r0, [r4, #12]
 800107e:	6923      	ldr	r3, [r4, #16]
 8001080:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001084:	4303      	orrs	r3, r0
 8001086:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800108a:	430b      	orrs	r3, r1
 800108c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800108e:	68d1      	ldr	r1, [r2, #12]
 8001090:	69a0      	ldr	r0, [r4, #24]
 8001092:	6963      	ldr	r3, [r4, #20]
 8001094:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001098:	4303      	orrs	r3, r0
 800109a:	430b      	orrs	r3, r1
 800109c:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800109e:	6813      	ldr	r3, [r2, #0]
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010a6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80010a8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010aa:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80010ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80010b0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010b2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80010b6:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80010b8:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <HAL_I2C_Init+0x154>)
 80010ba:	4298      	cmp	r0, r3
 80010bc:	d98d      	bls.n	8000fda <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010be:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80010c0:	4e18      	ldr	r6, [pc, #96]	; (8001124 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010c2:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80010c4:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010cc:	4333      	orrs	r3, r6
 80010ce:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010d0:	6a13      	ldr	r3, [r2, #32]
 80010d2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80010d6:	4371      	muls	r1, r6
 80010d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010dc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80010e0:	fbb1 f1f6 	udiv	r1, r1, r6
 80010e4:	e7a9      	b.n	800103a <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80010e6:	68a3      	ldr	r3, [r4, #8]
 80010e8:	b953      	cbnz	r3, 8001100 <HAL_I2C_Init+0x12c>
 80010ea:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80010ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80010f2:	1c43      	adds	r3, r0, #1
 80010f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010f8:	b16b      	cbz	r3, 8001116 <HAL_I2C_Init+0x142>
 80010fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010fe:	e7b2      	b.n	8001066 <HAL_I2C_Init+0x92>
 8001100:	2319      	movs	r3, #25
 8001102:	436b      	muls	r3, r5
 8001104:	fbb0 f0f3 	udiv	r0, r0, r3
 8001108:	1c43      	adds	r3, r0, #1
 800110a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800110e:	b113      	cbz	r3, 8001116 <HAL_I2C_Init+0x142>
 8001110:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001114:	e7a7      	b.n	8001066 <HAL_I2C_Init+0x92>
 8001116:	2301      	movs	r3, #1
 8001118:	e7a5      	b.n	8001066 <HAL_I2C_Init+0x92>
 800111a:	bf00      	nop
 800111c:	000186a0 	.word	0x000186a0
 8001120:	001e847f 	.word	0x001e847f
 8001124:	000f4240 	.word	0x000f4240
 8001128:	003d08ff 	.word	0x003d08ff

0800112c <HAL_I2C_Master_Transmit>:
{
 800112c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001130:	4604      	mov	r4, r0
 8001132:	461f      	mov	r7, r3
 8001134:	460d      	mov	r5, r1
 8001136:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8001138:	f7ff fd18 	bl	8000b6c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800113c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001140:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8001142:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001144:	d004      	beq.n	8001150 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001146:	2502      	movs	r5, #2
}
 8001148:	4628      	mov	r0, r5
 800114a:	b004      	add	sp, #16
 800114c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001150:	9000      	str	r0, [sp, #0]
 8001152:	2319      	movs	r3, #25
 8001154:	2201      	movs	r2, #1
 8001156:	495b      	ldr	r1, [pc, #364]	; (80012c4 <HAL_I2C_Master_Transmit+0x198>)
 8001158:	4620      	mov	r0, r4
 800115a:	f7ff fee2 	bl	8000f22 <I2C_WaitOnFlagUntilTimeout>
 800115e:	2800      	cmp	r0, #0
 8001160:	d1f1      	bne.n	8001146 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001162:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001166:	2b01      	cmp	r3, #1
 8001168:	d0ed      	beq.n	8001146 <HAL_I2C_Master_Transmit+0x1a>
 800116a:	2301      	movs	r3, #1
 800116c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001176:	bf5e      	ittt	pl
 8001178:	681a      	ldrpl	r2, [r3, #0]
 800117a:	f042 0201 	orrpl.w	r2, r2, #1
 800117e:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001186:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001188:	2221      	movs	r2, #33	; 0x21
 800118a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800118e:	2210      	movs	r2, #16
 8001190:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001194:	2200      	movs	r2, #0
 8001196:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001198:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800119a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800119c:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800119e:	4a4a      	ldr	r2, [pc, #296]	; (80012c8 <HAL_I2C_Master_Transmit+0x19c>)
 80011a0:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80011a2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 80011a4:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80011a8:	2a08      	cmp	r2, #8
 80011aa:	d004      	beq.n	80011b6 <HAL_I2C_Master_Transmit+0x8a>
 80011ac:	2a01      	cmp	r2, #1
 80011ae:	d002      	beq.n	80011b6 <HAL_I2C_Master_Transmit+0x8a>
 80011b0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80011b4:	d104      	bne.n	80011c0 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	e002      	b.n	80011c6 <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80011c0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80011c2:	2a12      	cmp	r2, #18
 80011c4:	d0f7      	beq.n	80011b6 <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80011c6:	2200      	movs	r2, #0
 80011c8:	9600      	str	r6, [sp, #0]
 80011ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80011cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80011d0:	4620      	mov	r0, r4
 80011d2:	f7ff fea6 	bl	8000f22 <I2C_WaitOnFlagUntilTimeout>
 80011d6:	6822      	ldr	r2, [r4, #0]
 80011d8:	b138      	cbz	r0, 80011ea <HAL_I2C_Master_Transmit+0xbe>
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80011da:	6813      	ldr	r3, [r2, #0]
 80011dc:	05db      	lsls	r3, r3, #23
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80011de:	bf44      	itt	mi
 80011e0:	f44f 7300 	movmi.w	r3, #512	; 0x200
 80011e4:	6423      	strmi	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80011e6:	2501      	movs	r5, #1
 80011e8:	e7ae      	b.n	8001148 <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ea:	6923      	ldr	r3, [r4, #16]
 80011ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011f0:	d113      	bne.n	800121a <HAL_I2C_Master_Transmit+0xee>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80011f2:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80011f6:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80011f8:	4633      	mov	r3, r6
 80011fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80011fc:	4933      	ldr	r1, [pc, #204]	; (80012cc <HAL_I2C_Master_Transmit+0x1a0>)
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff fe24 	bl	8000e4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001204:	4605      	mov	r5, r0
 8001206:	2800      	cmp	r0, #0
 8001208:	d1ed      	bne.n	80011e6 <HAL_I2C_Master_Transmit+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800120a:	6823      	ldr	r3, [r4, #0]
 800120c:	9003      	str	r0, [sp, #12]
 800120e:	695a      	ldr	r2, [r3, #20]
 8001210:	9203      	str	r2, [sp, #12]
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	9303      	str	r3, [sp, #12]
 8001216:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8001218:	e044      	b.n	80012a4 <HAL_I2C_Master_Transmit+0x178>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800121a:	11eb      	asrs	r3, r5, #7
 800121c:	f003 0306 	and.w	r3, r3, #6
 8001220:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001224:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001226:	492a      	ldr	r1, [pc, #168]	; (80012d0 <HAL_I2C_Master_Transmit+0x1a4>)
 8001228:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800122a:	4633      	mov	r3, r6
 800122c:	4620      	mov	r0, r4
 800122e:	f7ff fe0d 	bl	8000e4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001232:	2800      	cmp	r0, #0
 8001234:	d1d7      	bne.n	80011e6 <HAL_I2C_Master_Transmit+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	b2ed      	uxtb	r5, r5
 800123a:	611d      	str	r5, [r3, #16]
 800123c:	e7dc      	b.n	80011f8 <HAL_I2C_Master_Transmit+0xcc>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800123e:	4632      	mov	r2, r6
 8001240:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001242:	4620      	mov	r0, r4
 8001244:	f7ff fe9f 	bl	8000f86 <I2C_WaitOnTXEFlagUntilTimeout>
 8001248:	b140      	cbz	r0, 800125c <HAL_I2C_Master_Transmit+0x130>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800124a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800124c:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800124e:	bf01      	itttt	eq
 8001250:	6822      	ldreq	r2, [r4, #0]
 8001252:	6813      	ldreq	r3, [r2, #0]
 8001254:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001258:	6013      	streq	r3, [r2, #0]
 800125a:	e7c4      	b.n	80011e6 <HAL_I2C_Master_Transmit+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800125c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800125e:	6820      	ldr	r0, [r4, #0]
 8001260:	461a      	mov	r2, r3
 8001262:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001266:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8001268:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800126a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800126c:	3a01      	subs	r2, #1
 800126e:	b292      	uxth	r2, r2
 8001270:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001272:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001274:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001276:	1e51      	subs	r1, r2, #1
 8001278:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800127a:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 800127c:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800127e:	d50a      	bpl.n	8001296 <HAL_I2C_Master_Transmit+0x16a>
 8001280:	b149      	cbz	r1, 8001296 <HAL_I2C_Master_Transmit+0x16a>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001282:	7859      	ldrb	r1, [r3, #1]
 8001284:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8001286:	3302      	adds	r3, #2
 8001288:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800128a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800128c:	3b01      	subs	r3, #1
 800128e:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001290:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8001292:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001294:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001296:	4632      	mov	r2, r6
 8001298:	990a      	ldr	r1, [sp, #40]	; 0x28
 800129a:	4620      	mov	r0, r4
 800129c:	f7ff fe1b 	bl	8000ed6 <I2C_WaitOnBTFFlagUntilTimeout>
 80012a0:	2800      	cmp	r0, #0
 80012a2:	d1d2      	bne.n	800124a <HAL_I2C_Master_Transmit+0x11e>
    while (hi2c->XferSize > 0U)
 80012a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1c9      	bne.n	800123e <HAL_I2C_Master_Transmit+0x112>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012aa:	6821      	ldr	r1, [r4, #0]
 80012ac:	680a      	ldr	r2, [r1, #0]
 80012ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012b2:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80012b4:	2220      	movs	r2, #32
 80012b6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80012ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80012be:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80012c2:	e741      	b.n	8001148 <HAL_I2C_Master_Transmit+0x1c>
 80012c4:	00100002 	.word	0x00100002
 80012c8:	ffff0000 	.word	0xffff0000
 80012cc:	00010002 	.word	0x00010002
 80012d0:	00010008 	.word	0x00010008

080012d4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012d4:	4b04      	ldr	r3, [pc, #16]	; (80012e8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <HAL_RCC_GetPCLK1Freq+0x18>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80012de:	5cd3      	ldrb	r3, [r2, r3]
 80012e0:	4a03      	ldr	r2, [pc, #12]	; (80012f0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012e2:	6810      	ldr	r0, [r2, #0]
}
 80012e4:	40d8      	lsrs	r0, r3
 80012e6:	4770      	bx	lr
 80012e8:	40023800 	.word	0x40023800
 80012ec:	08002fbf 	.word	0x08002fbf
 80012f0:	20000018 	.word	0x20000018

080012f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80012f4:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80012f6:	b189      	cbz	r1, 800131c <HAL_TIM_Encoder_Start+0x28>
 80012f8:	2904      	cmp	r1, #4
 80012fa:	d007      	beq.n	800130c <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	f022 0201 	bic.w	r2, r2, #1
 8001302:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001304:	6a1a      	ldr	r2, [r3, #32]
 8001306:	f042 0201 	orr.w	r2, r2, #1
 800130a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 800130c:	6a1a      	ldr	r2, [r3, #32]
 800130e:	f022 0210 	bic.w	r2, r2, #16
 8001312:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001314:	6a1a      	ldr	r2, [r3, #32]
 8001316:	f042 0210 	orr.w	r2, r2, #16
 800131a:	e006      	b.n	800132a <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 800131c:	6a1a      	ldr	r2, [r3, #32]
 800131e:	f022 0201 	bic.w	r2, r2, #1
 8001322:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001324:	6a1a      	ldr	r2, [r3, #32]
 8001326:	f042 0201 	orr.w	r2, r2, #1
 800132a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	f042 0201 	orr.w	r2, r2, #1
 8001332:	601a      	str	r2, [r3, #0]
}
 8001334:	2000      	movs	r0, #0
 8001336:	4770      	bx	lr

08001338 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001338:	4a30      	ldr	r2, [pc, #192]	; (80013fc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800133a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800133c:	4290      	cmp	r0, r2
 800133e:	d012      	beq.n	8001366 <TIM_Base_SetConfig+0x2e>
 8001340:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001344:	d00f      	beq.n	8001366 <TIM_Base_SetConfig+0x2e>
 8001346:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800134a:	4290      	cmp	r0, r2
 800134c:	d00b      	beq.n	8001366 <TIM_Base_SetConfig+0x2e>
 800134e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001352:	4290      	cmp	r0, r2
 8001354:	d007      	beq.n	8001366 <TIM_Base_SetConfig+0x2e>
 8001356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135a:	4290      	cmp	r0, r2
 800135c:	d003      	beq.n	8001366 <TIM_Base_SetConfig+0x2e>
 800135e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001362:	4290      	cmp	r0, r2
 8001364:	d119      	bne.n	800139a <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001366:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001368:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800136c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800136e:	4a23      	ldr	r2, [pc, #140]	; (80013fc <TIM_Base_SetConfig+0xc4>)
 8001370:	4290      	cmp	r0, r2
 8001372:	d029      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 8001374:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001378:	d026      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 800137a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800137e:	4290      	cmp	r0, r2
 8001380:	d022      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 8001382:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001386:	4290      	cmp	r0, r2
 8001388:	d01e      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 800138a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800138e:	4290      	cmp	r0, r2
 8001390:	d01a      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 8001392:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001396:	4290      	cmp	r0, r2
 8001398:	d016      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 800139a:	4a19      	ldr	r2, [pc, #100]	; (8001400 <TIM_Base_SetConfig+0xc8>)
 800139c:	4290      	cmp	r0, r2
 800139e:	d013      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 80013a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013a4:	4290      	cmp	r0, r2
 80013a6:	d00f      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 80013a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013ac:	4290      	cmp	r0, r2
 80013ae:	d00b      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 80013b0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80013b4:	4290      	cmp	r0, r2
 80013b6:	d007      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 80013b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013bc:	4290      	cmp	r0, r2
 80013be:	d003      	beq.n	80013c8 <TIM_Base_SetConfig+0x90>
 80013c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80013c4:	4290      	cmp	r0, r2
 80013c6:	d103      	bne.n	80013d0 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013c8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80013ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013ce:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013d0:	694a      	ldr	r2, [r1, #20]
 80013d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013d6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80013d8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013da:	688b      	ldr	r3, [r1, #8]
 80013dc:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80013de:	680b      	ldr	r3, [r1, #0]
 80013e0:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <TIM_Base_SetConfig+0xc4>)
 80013e4:	4298      	cmp	r0, r3
 80013e6:	d003      	beq.n	80013f0 <TIM_Base_SetConfig+0xb8>
 80013e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013ec:	4298      	cmp	r0, r3
 80013ee:	d101      	bne.n	80013f4 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80013f0:	690b      	ldr	r3, [r1, #16]
 80013f2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80013f4:	2301      	movs	r3, #1
 80013f6:	6143      	str	r3, [r0, #20]
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40010000 	.word	0x40010000
 8001400:	40014000 	.word	0x40014000

08001404 <HAL_TIM_Encoder_Init>:
{
 8001404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001406:	460c      	mov	r4, r1
  if (htim == NULL)
 8001408:	4605      	mov	r5, r0
 800140a:	2800      	cmp	r0, #0
 800140c:	d043      	beq.n	8001496 <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 800140e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001412:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001416:	b91b      	cbnz	r3, 8001420 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8001418:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800141c:	f000 fc4c 	bl	8001cb8 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001420:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 8001422:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001424:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8001428:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800142c:	6883      	ldr	r3, [r0, #8]
 800142e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001432:	f023 0307 	bic.w	r3, r3, #7
 8001436:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001438:	f7ff ff7e 	bl	8001338 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 800143c:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 800143e:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001440:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001442:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001444:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 8001446:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8001448:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800144a:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800144c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001450:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001454:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001458:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800145a:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800145e:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001460:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001468:	68e1      	ldr	r1, [r4, #12]
 800146a:	430b      	orrs	r3, r1
 800146c:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800146e:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001472:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8001476:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001478:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800147a:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800147e:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001480:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001482:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8001486:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001488:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 800148a:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 800148c:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 800148e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8001492:	2000      	movs	r0, #0
 8001494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001496:	2001      	movs	r0, #1
}
 8001498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800149c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800149c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014a0:	2b01      	cmp	r3, #1
{
 80014a2:	b530      	push	{r4, r5, lr}
 80014a4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80014a8:	d035      	beq.n	8001516 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80014ae:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014b0:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 80014b2:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80014b4:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 80014b8:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014ba:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 80014bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80014c0:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80014c2:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80014c4:	4c15      	ldr	r4, [pc, #84]	; (800151c <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80014c6:	42a3      	cmp	r3, r4
 80014c8:	d01a      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014ce:	d017      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014d0:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 80014d4:	42a3      	cmp	r3, r4
 80014d6:	d013      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014d8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80014dc:	42a3      	cmp	r3, r4
 80014de:	d00f      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014e0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80014e4:	42a3      	cmp	r3, r4
 80014e6:	d00b      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014e8:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80014ec:	42a3      	cmp	r3, r4
 80014ee:	d007      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014f0:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80014f4:	42a3      	cmp	r3, r4
 80014f6:	d003      	beq.n	8001500 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014f8:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80014fc:	42a3      	cmp	r3, r4
 80014fe:	d104      	bne.n	800150a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001500:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001502:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001506:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001508:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800150a:	2301      	movs	r3, #1
 800150c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001510:	2300      	movs	r3, #0
 8001512:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001516:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001518:	bd30      	pop	{r4, r5, pc}
 800151a:	bf00      	nop
 800151c:	40010000 	.word	0x40010000

08001520 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001524:	4602      	mov	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001526:	680d      	ldr	r5, [r1, #0]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001528:	fa95 f4a5 	rbit	r4, r5
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800152c:	f04f 0c01 	mov.w	ip, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001530:	fab4 f484 	clz	r4, r4
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001534:	2603      	movs	r6, #3
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001536:	f04f 0e0f 	mov.w	lr, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800153a:	fa35 f004 	lsrs.w	r0, r5, r4
 800153e:	d101      	bne.n	8001544 <LL_GPIO_Init+0x24>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 8001540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001544:	fa0c f304 	lsl.w	r3, ip, r4
    if (currentpin)
 8001548:	402b      	ands	r3, r5
 800154a:	d06d      	beq.n	8001628 <LL_GPIO_Init+0x108>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800154c:	6848      	ldr	r0, [r1, #4]
 800154e:	1e47      	subs	r7, r0, #1
 8001550:	2f01      	cmp	r7, #1
 8001552:	d81e      	bhi.n	8001592 <LL_GPIO_Init+0x72>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001554:	6897      	ldr	r7, [r2, #8]
 8001556:	fa93 f8a3 	rbit	r8, r3
 800155a:	fab8 f888 	clz	r8, r8
 800155e:	fa93 f9a3 	rbit	r9, r3
 8001562:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8001566:	fa06 f808 	lsl.w	r8, r6, r8
 800156a:	ea27 0808 	bic.w	r8, r7, r8
 800156e:	fab9 f989 	clz	r9, r9
 8001572:	688f      	ldr	r7, [r1, #8]
 8001574:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8001578:	fa07 f709 	lsl.w	r7, r7, r9
 800157c:	ea48 0707 	orr.w	r7, r8, r7
 8001580:	6097      	str	r7, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001582:	6857      	ldr	r7, [r2, #4]
 8001584:	ea27 0803 	bic.w	r8, r7, r3
 8001588:	68cf      	ldr	r7, [r1, #12]
 800158a:	435f      	muls	r7, r3
 800158c:	ea48 0707 	orr.w	r7, r8, r7
 8001590:	6057      	str	r7, [r2, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001592:	68d7      	ldr	r7, [r2, #12]
 8001594:	fa93 f8a3 	rbit	r8, r3
 8001598:	fab8 f888 	clz	r8, r8
 800159c:	fa93 f9a3 	rbit	r9, r3
 80015a0:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80015a4:	fa06 f808 	lsl.w	r8, r6, r8
 80015a8:	ea27 0808 	bic.w	r8, r7, r8
 80015ac:	fab9 f989 	clz	r9, r9
 80015b0:	690f      	ldr	r7, [r1, #16]
 80015b2:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80015b6:	fa07 f709 	lsl.w	r7, r7, r9
 80015ba:	ea48 0707 	orr.w	r7, r8, r7
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80015be:	2802      	cmp	r0, #2
 80015c0:	60d7      	str	r7, [r2, #12]
 80015c2:	d11d      	bne.n	8001600 <LL_GPIO_Init+0xe0>
 80015c4:	fa93 f7a3 	rbit	r7, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80015c8:	fab7 f787 	clz	r7, r7
 80015cc:	2f07      	cmp	r7, #7
 80015ce:	f8d1 a014 	ldr.w	sl, [r1, #20]
 80015d2:	dc2b      	bgt.n	800162c <LL_GPIO_Init+0x10c>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80015d4:	6a17      	ldr	r7, [r2, #32]
 80015d6:	fa93 f9a3 	rbit	r9, r3
 80015da:	fab9 f989 	clz	r9, r9
 80015de:	fa93 f8a3 	rbit	r8, r3
 80015e2:	fab8 f888 	clz	r8, r8
 80015e6:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80015ea:	fa0e f909 	lsl.w	r9, lr, r9
 80015ee:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80015f2:	ea27 0709 	bic.w	r7, r7, r9
 80015f6:	fa0a fa08 	lsl.w	sl, sl, r8
 80015fa:	ea47 070a 	orr.w	r7, r7, sl
 80015fe:	6217      	str	r7, [r2, #32]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001600:	f8d2 8000 	ldr.w	r8, [r2]
 8001604:	fa93 f7a3 	rbit	r7, r3
 8001608:	fab7 f787 	clz	r7, r7
 800160c:	fa93 f3a3 	rbit	r3, r3
 8001610:	fab3 f383 	clz	r3, r3
 8001614:	007f      	lsls	r7, r7, #1
 8001616:	fa06 f707 	lsl.w	r7, r6, r7
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	ea28 0707 	bic.w	r7, r8, r7
 8001620:	fa00 f303 	lsl.w	r3, r0, r3
 8001624:	433b      	orrs	r3, r7
 8001626:	6013      	str	r3, [r2, #0]
    pinpos++;
 8001628:	3401      	adds	r4, #1
 800162a:	e786      	b.n	800153a <LL_GPIO_Init+0x1a>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800162c:	f8d2 b024 	ldr.w	fp, [r2, #36]	; 0x24
 8001630:	0a1f      	lsrs	r7, r3, #8
 8001632:	fa97 f8a7 	rbit	r8, r7
 8001636:	fab8 f888 	clz	r8, r8
 800163a:	fa97 f7a7 	rbit	r7, r7
 800163e:	fab7 f787 	clz	r7, r7
 8001642:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001646:	fa0e f808 	lsl.w	r8, lr, r8
 800164a:	00bf      	lsls	r7, r7, #2
 800164c:	ea2b 0b08 	bic.w	fp, fp, r8
 8001650:	fa0a f707 	lsl.w	r7, sl, r7
 8001654:	ea4b 0707 	orr.w	r7, fp, r7
 8001658:	6257      	str	r7, [r2, #36]	; 0x24
 800165a:	e7d1      	b.n	8001600 <LL_GPIO_Init+0xe0>

0800165c <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800165c:	4b01      	ldr	r3, [pc, #4]	; (8001664 <LL_SetSystemCoreClock+0x8>)
 800165e:	6018      	str	r0, [r3, #0]
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	20000018 	.word	0x20000018

08001668 <Encoder_Diff>:
}

int16_t Encoder_Diff()
{
	int16_t diff = 0;
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <Encoder_Diff+0x18>)

	if(encoder != encoder_new)
 800166a:	4a06      	ldr	r2, [pc, #24]	; (8001684 <Encoder_Diff+0x1c>)
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 800166c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	if(encoder != encoder_new)
 800166e:	6810      	ldr	r0, [r2, #0]
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 8001670:	089b      	lsrs	r3, r3, #2
	if(encoder != encoder_new)
 8001672:	4283      	cmp	r3, r0
	{
		diff = encoder_new - encoder;
 8001674:	bf1d      	ittte	ne
 8001676:	1a18      	subne	r0, r3, r0
 8001678:	b200      	sxthne	r0, r0
		encoder = encoder_new;
 800167a:	6013      	strne	r3, [r2, #0]
	int16_t diff = 0;
 800167c:	2000      	moveq	r0, #0
	}
	return diff;
}
 800167e:	4770      	bx	lr
 8001680:	40000800 	.word	0x40000800
 8001684:	200000a4 	.word	0x200000a4

08001688 <UpdateCursor>:
{
 8001688:	b538      	push	{r3, r4, r5, lr}
	LCD_Command(0x0E);
 800168a:	200e      	movs	r0, #14
	int8_t cursor_temp = cursor_current + cursor_update;
 800168c:	4d12      	ldr	r5, [pc, #72]	; (80016d8 <UpdateCursor+0x50>)
	LCD_Command(0x0E);
 800168e:	f000 f87f 	bl	8001790 <LCD_Command>
	int8_t cursor_update =  Encoder_Diff();
 8001692:	f7ff ffe9 	bl	8001668 <Encoder_Diff>
	int8_t cursor_temp = cursor_current + cursor_update;
 8001696:	682c      	ldr	r4, [r5, #0]
 8001698:	4404      	add	r4, r0
 800169a:	b2e4      	uxtb	r4, r4
	if((cursor_temp >= 0 ) && (cursor_temp < 7))
 800169c:	2c06      	cmp	r4, #6
 800169e:	d814      	bhi.n	80016ca <UpdateCursor+0x42>
		LCD_MoveCursor(0,cursor_temp);
 80016a0:	4621      	mov	r1, r4
 80016a2:	2000      	movs	r0, #0
 80016a4:	f000 f8eb 	bl	800187e <LCD_MoveCursor>
		cursor_current = cursor_temp;
 80016a8:	602c      	str	r4, [r5, #0]
		IncFactor = pow(10,6 - cursor_current);
 80016aa:	f1c4 0006 	rsb	r0, r4, #6
 80016ae:	f7fe fedd 	bl	800046c <__aeabi_i2d>
 80016b2:	ed9f 0b07 	vldr	d0, [pc, #28]	; 80016d0 <UpdateCursor+0x48>
 80016b6:	ec41 0b11 	vmov	d1, r0, r1
 80016ba:	f000 fc07 	bl	8001ecc <pow>
 80016be:	ec51 0b10 	vmov	r0, r1, d0
 80016c2:	f7ff f9e9 	bl	8000a98 <__aeabi_d2uiz>
 80016c6:	4b05      	ldr	r3, [pc, #20]	; (80016dc <UpdateCursor+0x54>)
 80016c8:	6018      	str	r0, [r3, #0]
 80016ca:	bd38      	pop	{r3, r4, r5, pc}
 80016cc:	f3af 8000 	nop.w
 80016d0:	00000000 	.word	0x00000000
 80016d4:	40240000 	.word	0x40240000
 80016d8:	200000a0 	.word	0x200000a0
 80016dc:	20000008 	.word	0x20000008

080016e0 <UpdateFreqency>:
{
 80016e0:	b570      	push	{r4, r5, r6, lr}
	int16_t freq_diff = Encoder_Diff();
 80016e2:	f7ff ffc1 	bl	8001668 <Encoder_Diff>
	if(freq_diff == 0)
 80016e6:	2800      	cmp	r0, #0
 80016e8:	d02c      	beq.n	8001744 <UpdateFreqency+0x64>
 80016ea:	4e17      	ldr	r6, [pc, #92]	; (8001748 <UpdateFreqency+0x68>)
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <UpdateFreqency+0x6c>)
		freq_temp = freqency_current + IncFactor;
 80016ee:	6834      	ldr	r4, [r6, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
	if(freq_diff > 0)
 80016f2:	dd25      	ble.n	8001740 <UpdateFreqency+0x60>
		freq_temp = freqency_current + IncFactor;
 80016f4:	441c      	add	r4, r3
	if((freq_temp <= M40_MAX) && (freq_temp >= M40_MIN))
 80016f6:	4b16      	ldr	r3, [pc, #88]	; (8001750 <UpdateFreqency+0x70>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	429c      	cmp	r4, r3
 80016fc:	d822      	bhi.n	8001744 <UpdateFreqency+0x64>
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <UpdateFreqency+0x74>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	429c      	cmp	r4, r3
 8001704:	d31e      	bcc.n	8001744 <UpdateFreqency+0x64>
		LCD_MoveCursor(0,0);
 8001706:	2100      	movs	r1, #0
 8001708:	4608      	mov	r0, r1
 800170a:	f000 f8b8 	bl	800187e <LCD_MoveCursor>
		lcd_ptr = itoa(freq_temp,(char *)lcd_buff,10);
 800170e:	220a      	movs	r2, #10
 8001710:	4911      	ldr	r1, [pc, #68]	; (8001758 <UpdateFreqency+0x78>)
 8001712:	4d12      	ldr	r5, [pc, #72]	; (800175c <UpdateFreqency+0x7c>)
 8001714:	4620      	mov	r0, r4
 8001716:	f000 fb8f 	bl	8001e38 <itoa>
 800171a:	6028      	str	r0, [r5, #0]
		SI5351_SetFrequency(freq_temp);
 800171c:	4620      	mov	r0, r4
 800171e:	f000 f959 	bl	80019d4 <SI5351_SetFrequency>
		while(*lcd_ptr)
 8001722:	682b      	ldr	r3, [r5, #0]
 8001724:	7818      	ldrb	r0, [r3, #0]
 8001726:	b928      	cbnz	r0, 8001734 <UpdateFreqency+0x54>
		LCD_MoveCursor(0,cursor_current);
 8001728:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <UpdateFreqency+0x80>)
 800172a:	6819      	ldr	r1, [r3, #0]
 800172c:	f000 f8a7 	bl	800187e <LCD_MoveCursor>
		freqency_current = freq_temp;
 8001730:	6034      	str	r4, [r6, #0]
 8001732:	bd70      	pop	{r4, r5, r6, pc}
			LCD_Data(*lcd_ptr++);
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	602a      	str	r2, [r5, #0]
 8001738:	7818      	ldrb	r0, [r3, #0]
 800173a:	f000 f84b 	bl	80017d4 <LCD_Data>
 800173e:	e7f0      	b.n	8001722 <UpdateFreqency+0x42>
		freq_temp = freqency_current - IncFactor;
 8001740:	1ae4      	subs	r4, r4, r3
 8001742:	e7d8      	b.n	80016f6 <UpdateFreqency+0x16>
 8001744:	bd70      	pop	{r4, r5, r6, pc}
 8001746:	bf00      	nop
 8001748:	20000014 	.word	0x20000014
 800174c:	20000008 	.word	0x20000008
 8001750:	2000000c 	.word	0x2000000c
 8001754:	20000010 	.word	0x20000010
 8001758:	200000ac 	.word	0x200000ac
 800175c:	200000c0 	.word	0x200000c0
 8001760:	200000a0 	.word	0x200000a0

08001764 <MainApp>:
	if(ticker >= LOOPSPEED)
 8001764:	4a09      	ldr	r2, [pc, #36]	; (800178c <MainApp+0x28>)
 8001766:	8813      	ldrh	r3, [r2, #0]
 8001768:	b29b      	uxth	r3, r3
 800176a:	2b63      	cmp	r3, #99	; 0x63
 800176c:	d90c      	bls.n	8001788 <MainApp+0x24>
		ticker = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	8013      	strh	r3, [r2, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001772:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001776:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 800177a:	691b      	ldr	r3, [r3, #16]
		if(!LL_GPIO_IsInputPinSet(EncoderSW_GPIO_Port,EncoderSW_Pin))
 800177c:	05db      	lsls	r3, r3, #23
 800177e:	d401      	bmi.n	8001784 <MainApp+0x20>
			UpdateCursor();
 8001780:	f7ff bf82 	b.w	8001688 <UpdateCursor>
			UpdateFreqency();
 8001784:	f7ff bfac 	b.w	80016e0 <UpdateFreqency>
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200000bc 	.word	0x200000bc

08001790 <LCD_Command>:
#include "LCD_I2C.h"

extern I2C_HandleTypeDef hi2c2;

void LCD_Command(char cmd)
{
 8001790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char i2cBuff[4];
	char data_H, data_L;
	data_H = cmd & 0xF0;
 8001792:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_L = (cmd & 0x0F) << 4;
 8001796:	0100      	lsls	r0, r0, #4

	i2cBuff[0] = data_H | En; //load new command byte with En high
 8001798:	f043 020c 	orr.w	r2, r3, #12
	data_L = (cmd & 0x0F) << 4;
 800179c:	b2c0      	uxtb	r0, r0
	i2cBuff[1] = data_H | LCD_BACKLIGHT; //update command while keeping backlight on
 800179e:	f043 0308 	orr.w	r3, r3, #8
 80017a2:	f88d 300d 	strb.w	r3, [sp, #13]
	i2cBuff[2] = data_L | En; //load new command byte with En high
 80017a6:	f040 030c 	orr.w	r3, r0, #12
 80017aa:	f88d 300e 	strb.w	r3, [sp, #14]
	i2cBuff[3] = data_L | LCD_BACKLIGHT; //update command while keeping backlight on
 80017ae:	f040 0008 	orr.w	r0, r0, #8

	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) i2cBuff, 4, 100);
 80017b2:	2364      	movs	r3, #100	; 0x64
	i2cBuff[0] = data_H | En; //load new command byte with En high
 80017b4:	f88d 200c 	strb.w	r2, [sp, #12]
	i2cBuff[3] = data_L | LCD_BACKLIGHT; //update command while keeping backlight on
 80017b8:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) i2cBuff, 4, 100);
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	aa03      	add	r2, sp, #12
 80017c0:	2304      	movs	r3, #4
 80017c2:	214e      	movs	r1, #78	; 0x4e
 80017c4:	4802      	ldr	r0, [pc, #8]	; (80017d0 <LCD_Command+0x40>)
 80017c6:	f7ff fcb1 	bl	800112c <HAL_I2C_Master_Transmit>
}
 80017ca:	b005      	add	sp, #20
 80017cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80017d0:	20000108 	.word	0x20000108

080017d4 <LCD_Data>:

void LCD_Data(char data)
{
 80017d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80017d6:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
 80017da:	0100      	lsls	r0, r0, #4
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80017dc:	f043 020d 	orr.w	r2, r3, #13
	data_l = ((data<<4)&0xf0);
 80017e0:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80017e2:	f043 0309 	orr.w	r3, r3, #9
 80017e6:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80017ea:	f040 030d 	orr.w	r3, r0, #13
 80017ee:	f88d 300e 	strb.w	r3, [sp, #14]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80017f2:	f040 0009 	orr.w	r0, r0, #9
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) data_t, 4, 100);
 80017f6:	2364      	movs	r3, #100	; 0x64
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80017f8:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80017fc:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) data_t, 4, 100);
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	aa03      	add	r2, sp, #12
 8001804:	2304      	movs	r3, #4
 8001806:	214e      	movs	r1, #78	; 0x4e
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <LCD_Data+0x40>)
 800180a:	f7ff fc8f 	bl	800112c <HAL_I2C_Master_Transmit>
}
 800180e:	b005      	add	sp, #20
 8001810:	f85d fb04 	ldr.w	pc, [sp], #4
 8001814:	20000108 	.word	0x20000108

08001818 <LCD_Init>:

void LCD_Init(void)
{
 8001818:	b508      	push	{r3, lr}
	LCD_Command (0x30);
 800181a:	2030      	movs	r0, #48	; 0x30
 800181c:	f7ff ffb8 	bl	8001790 <LCD_Command>
	HAL_Delay(50);
 8001820:	2032      	movs	r0, #50	; 0x32
 8001822:	f7ff f9a9 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x30);
 8001826:	2030      	movs	r0, #48	; 0x30
 8001828:	f7ff ffb2 	bl	8001790 <LCD_Command>
	HAL_Delay(5);
 800182c:	2005      	movs	r0, #5
 800182e:	f7ff f9a3 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x20);
 8001832:	2020      	movs	r0, #32
 8001834:	f7ff ffac 	bl	8001790 <LCD_Command>
	HAL_Delay(10);
 8001838:	200a      	movs	r0, #10
 800183a:	f7ff f99d 	bl	8000b78 <HAL_Delay>

  	LCD_Command (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800183e:	2028      	movs	r0, #40	; 0x28
 8001840:	f7ff ffa6 	bl	8001790 <LCD_Command>
	HAL_Delay(2);
 8001844:	2002      	movs	r0, #2
 8001846:	f7ff f997 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800184a:	2008      	movs	r0, #8
 800184c:	f7ff ffa0 	bl	8001790 <LCD_Command>
	HAL_Delay(2);
 8001850:	2002      	movs	r0, #2
 8001852:	f7ff f991 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x01);  // clear display
 8001856:	2001      	movs	r0, #1
 8001858:	f7ff ff9a 	bl	8001790 <LCD_Command>
	HAL_Delay(2);
 800185c:	2002      	movs	r0, #2
 800185e:	f7ff f98b 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001862:	2006      	movs	r0, #6
 8001864:	f7ff ff94 	bl	8001790 <LCD_Command>
	HAL_Delay(2);
 8001868:	2002      	movs	r0, #2
 800186a:	f7ff f985 	bl	8000b78 <HAL_Delay>
	LCD_Command (0x0E); //Display on/off control --> D = 1, C =1 and B = 0. (Cursor and blink, last two bits)
 800186e:	200e      	movs	r0, #14
 8001870:	f7ff ff8e 	bl	8001790 <LCD_Command>
	HAL_Delay(2);
 8001874:	2002      	movs	r0, #2
}
 8001876:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(2);
 800187a:	f7ff b97d 	b.w	8000b78 <HAL_Delay>

0800187e <LCD_MoveCursor>:

void LCD_MoveCursor(int row, int col)
{
 800187e:	290f      	cmp	r1, #15
 8001880:	bfa8      	it	ge
 8001882:	210f      	movge	r1, #15
	if(row > 1)
		row = 1;
	if(col > 15)
		col = 15;

	switch(row)
 8001884:	2801      	cmp	r0, #1
 8001886:	bfa8      	it	ge
 8001888:	2001      	movge	r0, #1
 800188a:	b120      	cbz	r0, 8001896 <LCD_MoveCursor+0x18>
 800188c:	2801      	cmp	r0, #1
 800188e:	d005      	beq.n	800189c <LCD_MoveCursor+0x1e>
			break;
		case 1:
			col |= 0xC0;
			break;
	}
	LCD_Command(col);
 8001890:	b2c8      	uxtb	r0, r1
 8001892:	f7ff bf7d 	b.w	8001790 <LCD_Command>
			col |= 0x80;
 8001896:	f041 0180 	orr.w	r1, r1, #128	; 0x80
			break;
 800189a:	e7f9      	b.n	8001890 <LCD_MoveCursor+0x12>
			col |= 0xC0;
 800189c:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
			break;
 80018a0:	e7f6      	b.n	8001890 <LCD_MoveCursor+0x12>
	...

080018a4 <SI5351_WriteRegister>:
#include "SI5351.h"

extern I2C_HandleTypeDef hi2c2;

uint8_t SI5351_WriteRegister(uint8_t reg, uint8_t data)
{
 80018a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t txbuff[2];
	txbuff[0] = reg;
	txbuff[1] = data;

	HAL_I2C_Master_Transmit (&hi2c2, SI5351_ADDR,(uint8_t *) txbuff, 2, 100);
 80018a6:	2364      	movs	r3, #100	; 0x64
	txbuff[0] = reg;
 80018a8:	f88d 000c 	strb.w	r0, [sp, #12]
	txbuff[1] = data;
 80018ac:	f88d 100d 	strb.w	r1, [sp, #13]
	HAL_I2C_Master_Transmit (&hi2c2, SI5351_ADDR,(uint8_t *) txbuff, 2, 100);
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	aa03      	add	r2, sp, #12
 80018b4:	2302      	movs	r3, #2
 80018b6:	21c0      	movs	r1, #192	; 0xc0
 80018b8:	4803      	ldr	r0, [pc, #12]	; (80018c8 <SI5351_WriteRegister+0x24>)
 80018ba:	f7ff fc37 	bl	800112c <HAL_I2C_Master_Transmit>
	return 0;
}
 80018be:	2000      	movs	r0, #0
 80018c0:	b005      	add	sp, #20
 80018c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80018c6:	bf00      	nop
 80018c8:	20000108 	.word	0x20000108

080018cc <SetPLL>:
{
	uint32_t P1;					// PLL config register P1
	uint32_t P2;					// PLL config register P2
	uint32_t P3;					// PLL config register P3

	P1 = (uint32_t)(128 * ((float)num / (float)denom));
 80018cc:	ee07 2a90 	vmov	s15, r2
 80018d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018d4:	ee07 3a90 	vmov	s15, r3
 80018d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
{
 80018dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	P1 = (uint32_t)(128 * ((float)num / (float)denom));
 80018de:	eec6 7a87 	vdiv.f32	s15, s13, s14
{
 80018e2:	4606      	mov	r6, r0
 80018e4:	461d      	mov	r5, r3
	P1 = (uint32_t)(128 * ((float)num / (float)denom));
 80018e6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001968 <SetPLL+0x9c>
 80018ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018f2:	ee17 4a90 	vmov	r4, s15
	P1 = (uint32_t)(128 * (uint32_t)(mult) + P1 - 512);
 80018f6:	eb04 11c1 	add.w	r1, r4, r1, lsl #7
 80018fa:	f5a1 7700 	sub.w	r7, r1, #512	; 0x200
	P2 = (uint32_t)(128 * ((float)num / (float)denom));
	P2 = (uint32_t)(128 * num - denom * P2);
 80018fe:	435c      	muls	r4, r3
	P3 = denom;

	SI5351_WriteRegister(pll + 0, (P3 & 0x0000FF00) >> 8);
 8001900:	f3c3 2107 	ubfx	r1, r3, #8, #8
	P2 = (uint32_t)(128 * num - denom * P2);
 8001904:	ebc4 14c2 	rsb	r4, r4, r2, lsl #7
	SI5351_WriteRegister(pll + 0, (P3 & 0x0000FF00) >> 8);
 8001908:	f7ff ffcc 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 1, (P3 & 0x000000FF));
 800190c:	1c70      	adds	r0, r6, #1
 800190e:	b2e9      	uxtb	r1, r5
 8001910:	b2c0      	uxtb	r0, r0
 8001912:	f7ff ffc7 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 2, (P1 & 0x00030000) >> 16);
 8001916:	1cb0      	adds	r0, r6, #2
 8001918:	f3c7 4101 	ubfx	r1, r7, #16, #2
 800191c:	b2c0      	uxtb	r0, r0
 800191e:	f7ff ffc1 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 3, (P1 & 0x0000FF00) >> 8);
 8001922:	1cf0      	adds	r0, r6, #3
 8001924:	f3c7 2107 	ubfx	r1, r7, #8, #8
 8001928:	b2c0      	uxtb	r0, r0
 800192a:	f7ff ffbb 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 4, (P1 & 0x000000FF));
 800192e:	1d30      	adds	r0, r6, #4
 8001930:	b2f9      	uxtb	r1, r7
 8001932:	b2c0      	uxtb	r0, r0
	SI5351_WriteRegister(pll + 5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16));
 8001934:	0b2d      	lsrs	r5, r5, #12
	SI5351_WriteRegister(pll + 4, (P1 & 0x000000FF));
 8001936:	f7ff ffb5 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16));
 800193a:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800193e:	f3c4 4103 	ubfx	r1, r4, #16, #4
 8001942:	1d70      	adds	r0, r6, #5
 8001944:	4329      	orrs	r1, r5
 8001946:	b2c0      	uxtb	r0, r0
 8001948:	f7ff ffac 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 6, (P2 & 0x0000FF00) >> 8);
 800194c:	1db0      	adds	r0, r6, #6
 800194e:	f3c4 2107 	ubfx	r1, r4, #8, #8
 8001952:	b2c0      	uxtb	r0, r0
 8001954:	f7ff ffa6 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(pll + 7, (P2 & 0x000000FF));
 8001958:	1df0      	adds	r0, r6, #7
 800195a:	b2e1      	uxtb	r1, r4
 800195c:	b2c0      	uxtb	r0, r0
}
 800195e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SI5351_WriteRegister(pll + 7, (P2 & 0x000000FF));
 8001962:	f7ff bf9f 	b.w	80018a4 <SI5351_WriteRegister>
 8001966:	bf00      	nop
 8001968:	43000000 	.word	0x43000000

0800196c <SetMultiSynth>:
{
	uint32_t P1;					// Synth config register P1
	uint32_t P2;					// Synth config register P2
	uint32_t P3;					// Synth config register P3

	P1 = 128 * divider - 512;
 800196c:	f101 7100 	add.w	r1, r1, #33554432	; 0x2000000
 8001970:	3904      	subs	r1, #4
{
 8001972:	b570      	push	{r4, r5, r6, lr}
 8001974:	4604      	mov	r4, r0
	P1 = 128 * divider - 512;
 8001976:	01cd      	lsls	r5, r1, #7
	P2 = 0;							// P2 = 0, P3 = 1 forces an integer value for the divider
	P3 = 1;

	SI5351_WriteRegister(synth + 0,   (P3 & 0x0000FF00) >> 8);
 8001978:	2100      	movs	r1, #0
{
 800197a:	4616      	mov	r6, r2
	SI5351_WriteRegister(synth + 0,   (P3 & 0x0000FF00) >> 8);
 800197c:	f7ff ff92 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 1,   (P3 & 0x000000FF));
 8001980:	1c60      	adds	r0, r4, #1
 8001982:	2101      	movs	r1, #1
 8001984:	b2c0      	uxtb	r0, r0
 8001986:	f7ff ff8d 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 2,   ((P1 & 0x00030000) >> 16) | rDiv);
 800198a:	f3c5 4101 	ubfx	r1, r5, #16, #2
 800198e:	1ca0      	adds	r0, r4, #2
 8001990:	4331      	orrs	r1, r6
 8001992:	b2c0      	uxtb	r0, r0
 8001994:	f7ff ff86 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 3,   (P1 & 0x0000FF00) >> 8);
 8001998:	1ce0      	adds	r0, r4, #3
 800199a:	f3c5 2107 	ubfx	r1, r5, #8, #8
 800199e:	b2c0      	uxtb	r0, r0
 80019a0:	f7ff ff80 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 4,   (P1 & 0x000000FF));
 80019a4:	1d20      	adds	r0, r4, #4
 80019a6:	f005 0180 	and.w	r1, r5, #128	; 0x80
 80019aa:	b2c0      	uxtb	r0, r0
 80019ac:	f7ff ff7a 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 5,   ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16));
 80019b0:	1d60      	adds	r0, r4, #5
 80019b2:	2100      	movs	r1, #0
 80019b4:	b2c0      	uxtb	r0, r0
 80019b6:	f7ff ff75 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 6,   (P2 & 0x0000FF00) >> 8);
 80019ba:	1da0      	adds	r0, r4, #6
 80019bc:	2100      	movs	r1, #0
 80019be:	b2c0      	uxtb	r0, r0
 80019c0:	f7ff ff70 	bl	80018a4 <SI5351_WriteRegister>
	SI5351_WriteRegister(synth + 7,   (P2 & 0x000000FF));
 80019c4:	1de0      	adds	r0, r4, #7
 80019c6:	2100      	movs	r1, #0
 80019c8:	b2c0      	uxtb	r0, r0
}
 80019ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SI5351_WriteRegister(synth + 7,   (P2 & 0x000000FF));
 80019ce:	f7ff bf69 	b.w	80018a4 <SI5351_WriteRegister>
	...

080019d4 <SI5351_SetFrequency>:
 * Set CLK0 output ON and to the specified frequency by the encoder
 * Frequency is in the range 1MHz to 150MHz
 */

void SI5351_SetFrequency(uint32_t frequency)
{
 80019d4:	b510      	push	{r4, lr}
	uint8_t mult;
	uint32_t num;
	uint32_t denom;
	uint32_t divider;

	divider = 900000000 / frequency;// Calculate the division ratio. 900,000,000 is the maximum internal
 80019d6:	4c18      	ldr	r4, [pc, #96]	; (8001a38 <SI5351_SetFrequency+0x64>)
 80019d8:	fbb4 f4f0 	udiv	r4, r4, r0
									// PLL frequency: 900MHz
	if (divider % 2) divider--;		// Ensure an even integer division ratio
 80019dc:	07e3      	lsls	r3, r4, #31
 80019de:	bf48      	it	mi
 80019e0:	f104 34ff 	addmi.w	r4, r4, #4294967295

	pllFreq = divider * frequency;	// Calculate the pllFrequency: the divider * desired output frequency

	mult = pllFreq / xtalFreq;		// Determine the multiplier to get to the required pllFrequency
	l = pllFreq % xtalFreq;			// It has three parts:
 80019e4:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <SI5351_SetFrequency+0x68>)
	f = l;							// mult is an integer that must be in the range 15..90
	f *= 1048575;					// num and denom are the fractional parts, the numerator and denominator
 80019e6:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001a40 <SI5351_SetFrequency+0x6c>
	f /= xtalFreq;					// each is 20 bits (range 0..1048575)
 80019ea:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001a44 <SI5351_SetFrequency+0x70>
	pllFreq = divider * frequency;	// Calculate the pllFrequency: the divider * desired output frequency
 80019ee:	4360      	muls	r0, r4
	l = pllFreq % xtalFreq;			// It has three parts:
 80019f0:	fbb0 f1f3 	udiv	r1, r0, r3
 80019f4:	fb03 0311 	mls	r3, r3, r1, r0
 80019f8:	ee07 3a90 	vmov	s15, r3
	f = l;							// mult is an integer that must be in the range 15..90
 80019fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	num = f;						// the actual multiplier is  mult + num / denom
	denom = 1048575;				// For simplicity we set the denominator to the maximum 1048575

									// Set up PLL A with the calculated multiplication ratio
	SetPLL(SI_SYNTH_PLL_A, mult, num, denom);
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <SI5351_SetFrequency+0x74>)
	f *= 1048575;					// num and denom are the fractional parts, the numerator and denominator
 8001a02:	ee67 7a87 	vmul.f32	s15, s15, s14
	SetPLL(SI_SYNTH_PLL_A, mult, num, denom);
 8001a06:	b2c9      	uxtb	r1, r1
	f /= xtalFreq;					// each is 20 bits (range 0..1048575)
 8001a08:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	SetPLL(SI_SYNTH_PLL_A, mult, num, denom);
 8001a0c:	201a      	movs	r0, #26
 8001a0e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001a12:	ee17 2a90 	vmov	r2, s15
 8001a16:	f7ff ff59 	bl	80018cc <SetPLL>
									// Set up MultiSynth divider 0, with the calculated divider.
									// The final R division stage can divide by a power of two, from 1..128.
									// reprented by constants SI_R_DIV1 to SI_R_DIV128 (see si5351a.h header file)
									// If you want to output frequencies below 1MHz, you have to use the
									// final R division stage
	SetMultiSynth(SI_SYNTH_MS_0, divider, SI_R_DIV_1);
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	202a      	movs	r0, #42	; 0x2a
 8001a20:	f7ff ffa4 	bl	800196c <SetMultiSynth>
									// Reset the PLL. This causes a glitch in the output. For small changes to
									// the parameters, you don't need to reset the PLL, and there is no glitch
	SI5351_WriteRegister(SI_PLL_RESET, 0xA0);
 8001a24:	21a0      	movs	r1, #160	; 0xa0
 8001a26:	20b1      	movs	r0, #177	; 0xb1
 8001a28:	f7ff ff3c 	bl	80018a4 <SI5351_WriteRegister>
									// Finally switch on the CLK0 output (0x4F)
									// and set the MultiSynth0 input to be PLL A
	SI5351_WriteRegister(SI_CLK0_CONTROL, 0x4F | SI_CLK_SRC_PLL_A);
 8001a2c:	214f      	movs	r1, #79	; 0x4f
 8001a2e:	2010      	movs	r0, #16

}
 8001a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SI5351_WriteRegister(SI_CLK0_CONTROL, 0x4F | SI_CLK_SRC_PLL_A);
 8001a34:	f7ff bf36 	b.w	80018a4 <SI5351_WriteRegister>
 8001a38:	35a4e900 	.word	0x35a4e900
 8001a3c:	017d7840 	.word	0x017d7840
 8001a40:	497ffff0 	.word	0x497ffff0
 8001a44:	4bbebc20 	.word	0x4bbebc20
 8001a48:	000fffff 	.word	0x000fffff

08001a4c <LL_AHB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <LL_AHB1_GRP1_EnableClock+0x18>)
 8001a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a50:	4302      	orrs	r2, r0
 8001a52:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 8001a56:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001a58:	4018      	ands	r0, r3
 8001a5a:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8001a5c:	9b01      	ldr	r3, [sp, #4]
}
 8001a5e:	b002      	add	sp, #8
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	40023800 	.word	0x40023800

08001a68 <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001a68:	4a26      	ldr	r2, [pc, #152]	; (8001b04 <SystemClock_Config+0x9c>)
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a6a:	b508      	push	{r3, lr}
 8001a6c:	6813      	ldr	r3, [r2, #0]
 8001a6e:	f023 030f 	bic.w	r3, r3, #15
 8001a72:	f043 0305 	orr.w	r3, r3, #5
 8001a76:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001a78:	6813      	ldr	r3, [r2, #0]
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001a7a:	f5a2 32e6 	sub.w	r2, r2, #117760	; 0x1cc00
 8001a7e:	6813      	ldr	r3, [r2, #0]
 8001a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a84:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <SystemClock_Config+0xa0>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001a8e:	601a      	str	r2, [r3, #0]
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001a90:	681a      	ldr	r2, [r3, #0]
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
  LL_RCC_HSE_Enable();

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001a92:	0391      	lsls	r1, r2, #14
 8001a94:	d5fc      	bpl.n	8001a90 <SystemClock_Config+0x28>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	491c      	ldr	r1, [pc, #112]	; (8001b0c <SystemClock_Config+0xa4>)
 8001a9a:	4011      	ands	r1, r2
 8001a9c:	4a1c      	ldr	r2, [pc, #112]	; (8001b10 <SystemClock_Config+0xa8>)
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	605a      	str	r2, [r3, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001aa8:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001ab0:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <SystemClock_Config+0xa0>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
  LL_RCC_PLL_Enable();

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001ab6:	0192      	lsls	r2, r2, #6
 8001ab8:	d5fc      	bpl.n	8001ab4 <SystemClock_Config+0x4c>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001ac0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001ac8:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001acc:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001ad4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ad8:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	f022 0203 	bic.w	r2, r2, #3
 8001ae0:	f042 0202 	orr.w	r2, r2, #2
 8001ae4:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001ae6:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <SystemClock_Config+0xa0>)
 8001ae8:	6893      	ldr	r3, [r2, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d1fa      	bne.n	8001ae8 <SystemClock_Config+0x80>
  {
  
  }
  LL_SetSystemCoreClock(168000000);
 8001af2:	4808      	ldr	r0, [pc, #32]	; (8001b14 <SystemClock_Config+0xac>)
 8001af4:	f7ff fdb2 	bl	800165c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001af8:	2000      	movs	r0, #0
  {
    Error_Handler();  
  };
}
 8001afa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001afe:	f7fe bfeb 	b.w	8000ad8 <HAL_InitTick>
 8001b02:	bf00      	nop
 8001b04:	40023c00 	.word	0x40023c00
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	ffbf8000 	.word	0xffbf8000
 8001b10:	00402a04 	.word	0x00402a04
 8001b14:	0a037a00 	.word	0x0a037a00

08001b18 <main>:
{
 8001b18:	b570      	push	{r4, r5, r6, lr}
 8001b1a:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8001b1c:	f7ff f800 	bl	8000b20 <HAL_Init>
  SystemClock_Config();
 8001b20:	f7ff ffa2 	bl	8001a68 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	2218      	movs	r2, #24
 8001b26:	2100      	movs	r1, #0
 8001b28:	a803      	add	r0, sp, #12
 8001b2a:	f000 f987 	bl	8001e3c <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001b2e:	2080      	movs	r0, #128	; 0x80
 8001b30:	f7ff ff8c 	bl	8001a4c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001b34:	2002      	movs	r0, #2
 8001b36:	f7ff ff89 	bl	8001a4c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b3a:	2001      	movs	r0, #1

  /**/
  GPIO_InitStruct.Pin = EncoderSW_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b3c:	2400      	movs	r4, #0
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001b3e:	f7ff ff85 	bl	8001a4c <LL_AHB1_GRP1_EnableClock>
  GPIO_InitStruct.Pin = EncoderSW_Pin;
 8001b42:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(EncoderSW_GPIO_Port, &GPIO_InitStruct);
 8001b46:	a903      	add	r1, sp, #12
 8001b48:	4828      	ldr	r0, [pc, #160]	; (8001bec <main+0xd4>)
  htim4.Instance = TIM4;
 8001b4a:	4d29      	ldr	r5, [pc, #164]	; (8001bf0 <main+0xd8>)
  GPIO_InitStruct.Pin = EncoderSW_Pin;
 8001b4c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b4e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b50:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(EncoderSW_GPIO_Port, &GPIO_InitStruct);
 8001b52:	f7ff fce5 	bl	8001520 <LL_GPIO_Init>
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b56:	4621      	mov	r1, r4
 8001b58:	2224      	movs	r2, #36	; 0x24
 8001b5a:	a803      	add	r0, sp, #12
 8001b5c:	f000 f96e 	bl	8001e3c <memset>
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8001b60:	2340      	movs	r3, #64	; 0x40
 8001b62:	60ab      	str	r3, [r5, #8]
  htim4.Init.Period = 0xffff;
 8001b64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b68:	60eb      	str	r3, [r5, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b6a:	2303      	movs	r3, #3
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b6c:	2201      	movs	r2, #1
  htim4.Instance = TIM4;
 8001b6e:	4e21      	ldr	r6, [pc, #132]	; (8001bf4 <main+0xdc>)
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b70:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b72:	a903      	add	r1, sp, #12
  sConfig.IC1Filter = 8;
 8001b74:	2308      	movs	r3, #8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b76:	4628      	mov	r0, r5
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b78:	9205      	str	r2, [sp, #20]
  sConfig.IC1Filter = 8;
 8001b7a:	9307      	str	r3, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b7c:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Filter = 8;
 8001b7e:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b80:	9401      	str	r4, [sp, #4]
 8001b82:	9402      	str	r4, [sp, #8]
  htim4.Init.Prescaler = 0;
 8001b84:	606c      	str	r4, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b86:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	61ac      	str	r4, [r5, #24]
  htim4.Instance = TIM4;
 8001b8a:	602e      	str	r6, [r5, #0]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b8c:	f7ff fc3a 	bl	8001404 <HAL_TIM_Encoder_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b90:	a901      	add	r1, sp, #4
 8001b92:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b94:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b96:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b98:	f7ff fc80 	bl	800149c <HAL_TIMEx_MasterConfigSynchronization>
  hi2c2.Instance = I2C2;
 8001b9c:	4816      	ldr	r0, [pc, #88]	; (8001bf8 <main+0xe0>)
  hi2c2.Init.ClockSpeed = 100000;
 8001b9e:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <main+0xe4>)
 8001ba0:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <main+0xe8>)
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ba2:	6084      	str	r4, [r0, #8]
  hi2c2.Init.ClockSpeed = 100000;
 8001ba4:	e880 000c 	stmia.w	r0, {r2, r3}
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ba8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 8001bac:	60c4      	str	r4, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bae:	6103      	str	r3, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bb0:	6144      	str	r4, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bb2:	6184      	str	r4, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bb4:	61c4      	str	r4, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bb6:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bb8:	f7ff fa0c 	bl	8000fd4 <HAL_I2C_Init>
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001bbc:	4a11      	ldr	r2, [pc, #68]	; (8001c04 <main+0xec>)
 8001bbe:	4c12      	ldr	r4, [pc, #72]	; (8001c08 <main+0xf0>)
 8001bc0:	6813      	ldr	r3, [r2, #0]
 8001bc2:	f043 0302 	orr.w	r3, r3, #2
 8001bc6:	6013      	str	r3, [r2, #0]
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8001bc8:	213c      	movs	r1, #60	; 0x3c
 8001bca:	4628      	mov	r0, r5
 8001bcc:	f7ff fb92 	bl	80012f4 <HAL_TIM_Encoder_Start>
  TIM4->CNT = 0x3FFF; //set counter midpoint
 8001bd0:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001bd4:	6273      	str	r3, [r6, #36]	; 0x24
  LCD_Init();
 8001bd6:	f7ff fe1f 	bl	8001818 <LCD_Init>
  while(*blank)
 8001bda:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001bde:	b910      	cbnz	r0, 8001be6 <main+0xce>
	  MainApp();
 8001be0:	f7ff fdc0 	bl	8001764 <MainApp>
 8001be4:	e7fc      	b.n	8001be0 <main+0xc8>
	  LCD_Data(*blank++);
 8001be6:	f7ff fdf5 	bl	80017d4 <LCD_Data>
 8001bea:	e7f6      	b.n	8001bda <main+0xc2>
 8001bec:	40020400 	.word	0x40020400
 8001bf0:	200000c8 	.word	0x200000c8
 8001bf4:	40000800 	.word	0x40000800
 8001bf8:	20000108 	.word	0x20000108
 8001bfc:	40005800 	.word	0x40005800
 8001c00:	000186a0 	.word	0x000186a0
 8001c04:	e000e010 	.word	0xe000e010
 8001c08:	08002faf 	.word	0x08002faf

08001c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c0c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <HAL_MspInit+0x34>)
 8001c10:	2100      	movs	r1, #0
 8001c12:	9100      	str	r1, [sp, #0]
 8001c14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c1a:	645a      	str	r2, [r3, #68]	; 0x44
 8001c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c1e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001c22:	9200      	str	r2, [sp, #0]
 8001c24:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	9101      	str	r1, [sp, #4]
 8001c28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c2e:	641a      	str	r2, [r3, #64]	; 0x40
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	9301      	str	r3, [sp, #4]
 8001c38:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	b002      	add	sp, #8
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c44:	b530      	push	{r4, r5, lr}
 8001c46:	4604      	mov	r4, r0
 8001c48:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4a:	2214      	movs	r2, #20
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	a803      	add	r0, sp, #12
 8001c50:	f000 f8f4 	bl	8001e3c <memset>
  if(hi2c->Instance==I2C2)
 8001c54:	6822      	ldr	r2, [r4, #0]
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <HAL_I2C_MspInit+0x68>)
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d124      	bne.n	8001ca6 <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5c:	4c14      	ldr	r4, [pc, #80]	; (8001cb0 <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5e:	4815      	ldr	r0, [pc, #84]	; (8001cb4 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c60:	2500      	movs	r5, #0
 8001c62:	9501      	str	r5, [sp, #4]
 8001c64:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	6323      	str	r3, [r4, #48]	; 0x30
 8001c6c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c76:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c7a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c7c:	2312      	movs	r3, #18
 8001c7e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c80:	2301      	movs	r3, #1
 8001c82:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c84:	2303      	movs	r3, #3
 8001c86:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c88:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c8e:	f7fe ffe3 	bl	8000c58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c92:	9502      	str	r5, [sp, #8]
 8001c94:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c9a:	6423      	str	r3, [r4, #64]	; 0x40
 8001c9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ca2:	9302      	str	r3, [sp, #8]
 8001ca4:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ca6:	b009      	add	sp, #36	; 0x24
 8001ca8:	bd30      	pop	{r4, r5, pc}
 8001caa:	bf00      	nop
 8001cac:	40005800 	.word	0x40005800
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cb8:	b510      	push	{r4, lr}
 8001cba:	4604      	mov	r4, r0
 8001cbc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbe:	2214      	movs	r2, #20
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	a803      	add	r0, sp, #12
 8001cc4:	f000 f8ba 	bl	8001e3c <memset>
  if(htim_encoder->Instance==TIM4)
 8001cc8:	6822      	ldr	r2, [r4, #0]
 8001cca:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <HAL_TIM_Encoder_MspInit+0x60>)
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d121      	bne.n	8001d14 <HAL_TIM_Encoder_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cd0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	9101      	str	r1, [sp, #4]
 8001cd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cda:	4810      	ldr	r0, [pc, #64]	; (8001d1c <HAL_TIM_Encoder_MspInit+0x64>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cdc:	f042 0204 	orr.w	r2, r2, #4
 8001ce0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ce4:	f002 0204 	and.w	r2, r2, #4
 8001ce8:	9201      	str	r2, [sp, #4]
 8001cea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cec:	9102      	str	r1, [sp, #8]
 8001cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cf0:	f042 0202 	orr.w	r2, r2, #2
 8001cf4:	631a      	str	r2, [r3, #48]	; 0x30
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	9302      	str	r3, [sp, #8]
 8001cfe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d00:	23c0      	movs	r3, #192	; 0xc0
 8001d02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d04:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d08:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d0c:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d0e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d10:	f7fe ffa2 	bl	8000c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d14:	b008      	add	sp, #32
 8001d16:	bd10      	pop	{r4, pc}
 8001d18:	40000800 	.word	0x40000800
 8001d1c:	40020400 	.word	0x40020400

08001d20 <NMI_Handler>:
 8001d20:	4770      	bx	lr

08001d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d22:	e7fe      	b.n	8001d22 <HardFault_Handler>

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	e7fe      	b.n	8001d24 <MemManage_Handler>

08001d26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d26:	e7fe      	b.n	8001d26 <BusFault_Handler>

08001d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d28:	e7fe      	b.n	8001d28 <UsageFault_Handler>

08001d2a <SVC_Handler>:
 8001d2a:	4770      	bx	lr

08001d2c <DebugMon_Handler>:
 8001d2c:	4770      	bx	lr

08001d2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d2e:	4770      	bx	lr

08001d30 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
	++ticker;
 8001d30:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <SysTick_Handler+0x10>)
 8001d32:	8813      	ldrh	r3, [r2, #0]
 8001d34:	3301      	adds	r3, #1
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	8013      	strh	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d3a:	f7fe bf0b 	b.w	8000b54 <HAL_IncTick>
 8001d3e:	bf00      	nop
 8001d40:	200000bc 	.word	0x200000bc

08001d44 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d44:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <SystemInit+0x18>)
 8001d46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001d4a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001d4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d98 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d66:	e003      	b.n	8001d70 <LoopCopyDataInit>

08001d68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d6e:	3104      	adds	r1, #4

08001d70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d70:	480b      	ldr	r0, [pc, #44]	; (8001da0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d72:	4b0c      	ldr	r3, [pc, #48]	; (8001da4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d78:	d3f6      	bcc.n	8001d68 <CopyDataInit>
  ldr  r2, =_sbss
 8001d7a:	4a0b      	ldr	r2, [pc, #44]	; (8001da8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d7c:	e002      	b.n	8001d84 <LoopFillZerobss>

08001d7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d80:	f842 3b04 	str.w	r3, [r2], #4

08001d84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d88:	d3f9      	bcc.n	8001d7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d8a:	f7ff ffdb 	bl	8001d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d8e:	f000 f817 	bl	8001dc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d92:	f7ff fec1 	bl	8001b18 <main>
  bx  lr    
 8001d96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d98:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d9c:	08003038 	.word	0x08003038
  ldr  r0, =_sdata
 8001da0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001da4:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8001da8:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8001dac:	2000015c 	.word	0x2000015c

08001db0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db0:	e7fe      	b.n	8001db0 <ADC_IRQHandler>
	...

08001db4 <__errno>:
 8001db4:	4b01      	ldr	r3, [pc, #4]	; (8001dbc <__errno+0x8>)
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	2000001c 	.word	0x2000001c

08001dc0 <__libc_init_array>:
 8001dc0:	b570      	push	{r4, r5, r6, lr}
 8001dc2:	4e0d      	ldr	r6, [pc, #52]	; (8001df8 <__libc_init_array+0x38>)
 8001dc4:	4c0d      	ldr	r4, [pc, #52]	; (8001dfc <__libc_init_array+0x3c>)
 8001dc6:	1ba4      	subs	r4, r4, r6
 8001dc8:	10a4      	asrs	r4, r4, #2
 8001dca:	2500      	movs	r5, #0
 8001dcc:	42a5      	cmp	r5, r4
 8001dce:	d109      	bne.n	8001de4 <__libc_init_array+0x24>
 8001dd0:	4e0b      	ldr	r6, [pc, #44]	; (8001e00 <__libc_init_array+0x40>)
 8001dd2:	4c0c      	ldr	r4, [pc, #48]	; (8001e04 <__libc_init_array+0x44>)
 8001dd4:	f001 f8e0 	bl	8002f98 <_init>
 8001dd8:	1ba4      	subs	r4, r4, r6
 8001dda:	10a4      	asrs	r4, r4, #2
 8001ddc:	2500      	movs	r5, #0
 8001dde:	42a5      	cmp	r5, r4
 8001de0:	d105      	bne.n	8001dee <__libc_init_array+0x2e>
 8001de2:	bd70      	pop	{r4, r5, r6, pc}
 8001de4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001de8:	4798      	blx	r3
 8001dea:	3501      	adds	r5, #1
 8001dec:	e7ee      	b.n	8001dcc <__libc_init_array+0xc>
 8001dee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001df2:	4798      	blx	r3
 8001df4:	3501      	adds	r5, #1
 8001df6:	e7f2      	b.n	8001dde <__libc_init_array+0x1e>
 8001df8:	08003030 	.word	0x08003030
 8001dfc:	08003030 	.word	0x08003030
 8001e00:	08003030 	.word	0x08003030
 8001e04:	08003034 	.word	0x08003034

08001e08 <__itoa>:
 8001e08:	1e93      	subs	r3, r2, #2
 8001e0a:	2b22      	cmp	r3, #34	; 0x22
 8001e0c:	b510      	push	{r4, lr}
 8001e0e:	460c      	mov	r4, r1
 8001e10:	d904      	bls.n	8001e1c <__itoa+0x14>
 8001e12:	2300      	movs	r3, #0
 8001e14:	700b      	strb	r3, [r1, #0]
 8001e16:	461c      	mov	r4, r3
 8001e18:	4620      	mov	r0, r4
 8001e1a:	bd10      	pop	{r4, pc}
 8001e1c:	2a0a      	cmp	r2, #10
 8001e1e:	d109      	bne.n	8001e34 <__itoa+0x2c>
 8001e20:	2800      	cmp	r0, #0
 8001e22:	da07      	bge.n	8001e34 <__itoa+0x2c>
 8001e24:	232d      	movs	r3, #45	; 0x2d
 8001e26:	700b      	strb	r3, [r1, #0]
 8001e28:	4240      	negs	r0, r0
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	4421      	add	r1, r4
 8001e2e:	f000 f80d 	bl	8001e4c <__utoa>
 8001e32:	e7f1      	b.n	8001e18 <__itoa+0x10>
 8001e34:	2100      	movs	r1, #0
 8001e36:	e7f9      	b.n	8001e2c <__itoa+0x24>

08001e38 <itoa>:
 8001e38:	f7ff bfe6 	b.w	8001e08 <__itoa>

08001e3c <memset>:
 8001e3c:	4402      	add	r2, r0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d100      	bne.n	8001e46 <memset+0xa>
 8001e44:	4770      	bx	lr
 8001e46:	f803 1b01 	strb.w	r1, [r3], #1
 8001e4a:	e7f9      	b.n	8001e40 <memset+0x4>

08001e4c <__utoa>:
 8001e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4e:	4c1e      	ldr	r4, [pc, #120]	; (8001ec8 <__utoa+0x7c>)
 8001e50:	b08b      	sub	sp, #44	; 0x2c
 8001e52:	4603      	mov	r3, r0
 8001e54:	460f      	mov	r7, r1
 8001e56:	466d      	mov	r5, sp
 8001e58:	f104 0e20 	add.w	lr, r4, #32
 8001e5c:	6820      	ldr	r0, [r4, #0]
 8001e5e:	6861      	ldr	r1, [r4, #4]
 8001e60:	462e      	mov	r6, r5
 8001e62:	c603      	stmia	r6!, {r0, r1}
 8001e64:	3408      	adds	r4, #8
 8001e66:	4574      	cmp	r4, lr
 8001e68:	4635      	mov	r5, r6
 8001e6a:	d1f7      	bne.n	8001e5c <__utoa+0x10>
 8001e6c:	7921      	ldrb	r1, [r4, #4]
 8001e6e:	7131      	strb	r1, [r6, #4]
 8001e70:	1e91      	subs	r1, r2, #2
 8001e72:	6820      	ldr	r0, [r4, #0]
 8001e74:	6030      	str	r0, [r6, #0]
 8001e76:	2922      	cmp	r1, #34	; 0x22
 8001e78:	f04f 0100 	mov.w	r1, #0
 8001e7c:	d904      	bls.n	8001e88 <__utoa+0x3c>
 8001e7e:	7039      	strb	r1, [r7, #0]
 8001e80:	460f      	mov	r7, r1
 8001e82:	4638      	mov	r0, r7
 8001e84:	b00b      	add	sp, #44	; 0x2c
 8001e86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e88:	1e78      	subs	r0, r7, #1
 8001e8a:	4606      	mov	r6, r0
 8001e8c:	fbb3 f5f2 	udiv	r5, r3, r2
 8001e90:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8001e94:	fb02 3315 	mls	r3, r2, r5, r3
 8001e98:	4473      	add	r3, lr
 8001e9a:	1c4c      	adds	r4, r1, #1
 8001e9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ea0:	f806 3f01 	strb.w	r3, [r6, #1]!
 8001ea4:	462b      	mov	r3, r5
 8001ea6:	b965      	cbnz	r5, 8001ec2 <__utoa+0x76>
 8001ea8:	553d      	strb	r5, [r7, r4]
 8001eaa:	187a      	adds	r2, r7, r1
 8001eac:	1acc      	subs	r4, r1, r3
 8001eae:	42a3      	cmp	r3, r4
 8001eb0:	dae7      	bge.n	8001e82 <__utoa+0x36>
 8001eb2:	7844      	ldrb	r4, [r0, #1]
 8001eb4:	7815      	ldrb	r5, [r2, #0]
 8001eb6:	f800 5f01 	strb.w	r5, [r0, #1]!
 8001eba:	3301      	adds	r3, #1
 8001ebc:	f802 4901 	strb.w	r4, [r2], #-1
 8001ec0:	e7f4      	b.n	8001eac <__utoa+0x60>
 8001ec2:	4621      	mov	r1, r4
 8001ec4:	e7e2      	b.n	8001e8c <__utoa+0x40>
 8001ec6:	bf00      	nop
 8001ec8:	08002fc7 	.word	0x08002fc7

08001ecc <pow>:
 8001ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ed0:	ed2d 8b04 	vpush	{d8-d9}
 8001ed4:	b08d      	sub	sp, #52	; 0x34
 8001ed6:	ec57 6b10 	vmov	r6, r7, d0
 8001eda:	ec55 4b11 	vmov	r4, r5, d1
 8001ede:	f000 f96f 	bl	80021c0 <__ieee754_pow>
 8001ee2:	4bae      	ldr	r3, [pc, #696]	; (800219c <pow+0x2d0>)
 8001ee4:	eeb0 8a40 	vmov.f32	s16, s0
 8001ee8:	eef0 8a60 	vmov.f32	s17, s1
 8001eec:	f993 9000 	ldrsb.w	r9, [r3]
 8001ef0:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001ef4:	4698      	mov	r8, r3
 8001ef6:	d05f      	beq.n	8001fb8 <pow+0xec>
 8001ef8:	4622      	mov	r2, r4
 8001efa:	462b      	mov	r3, r5
 8001efc:	4620      	mov	r0, r4
 8001efe:	4629      	mov	r1, r5
 8001f00:	f7fe fdb4 	bl	8000a6c <__aeabi_dcmpun>
 8001f04:	4683      	mov	fp, r0
 8001f06:	2800      	cmp	r0, #0
 8001f08:	d156      	bne.n	8001fb8 <pow+0xec>
 8001f0a:	4632      	mov	r2, r6
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	4630      	mov	r0, r6
 8001f10:	4639      	mov	r1, r7
 8001f12:	f7fe fdab 	bl	8000a6c <__aeabi_dcmpun>
 8001f16:	9001      	str	r0, [sp, #4]
 8001f18:	b1e8      	cbz	r0, 8001f56 <pow+0x8a>
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	4620      	mov	r0, r4
 8001f20:	4629      	mov	r1, r5
 8001f22:	f7fe fd71 	bl	8000a08 <__aeabi_dcmpeq>
 8001f26:	2800      	cmp	r0, #0
 8001f28:	d046      	beq.n	8001fb8 <pow+0xec>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	9302      	str	r3, [sp, #8]
 8001f2e:	4b9c      	ldr	r3, [pc, #624]	; (80021a0 <pow+0x2d4>)
 8001f30:	9303      	str	r3, [sp, #12]
 8001f32:	4b9c      	ldr	r3, [pc, #624]	; (80021a4 <pow+0x2d8>)
 8001f34:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f1b9 0f02 	cmp.w	r9, #2
 8001f3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001f42:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001f46:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001f4a:	d033      	beq.n	8001fb4 <pow+0xe8>
 8001f4c:	a802      	add	r0, sp, #8
 8001f4e:	f000 ff08 	bl	8002d62 <matherr>
 8001f52:	bb48      	cbnz	r0, 8001fa8 <pow+0xdc>
 8001f54:	e05e      	b.n	8002014 <pow+0x148>
 8001f56:	f04f 0a00 	mov.w	sl, #0
 8001f5a:	f04f 0b00 	mov.w	fp, #0
 8001f5e:	4652      	mov	r2, sl
 8001f60:	465b      	mov	r3, fp
 8001f62:	4630      	mov	r0, r6
 8001f64:	4639      	mov	r1, r7
 8001f66:	f7fe fd4f 	bl	8000a08 <__aeabi_dcmpeq>
 8001f6a:	ec4b ab19 	vmov	d9, sl, fp
 8001f6e:	2800      	cmp	r0, #0
 8001f70:	d055      	beq.n	800201e <pow+0x152>
 8001f72:	4652      	mov	r2, sl
 8001f74:	465b      	mov	r3, fp
 8001f76:	4620      	mov	r0, r4
 8001f78:	4629      	mov	r1, r5
 8001f7a:	f7fe fd45 	bl	8000a08 <__aeabi_dcmpeq>
 8001f7e:	4680      	mov	r8, r0
 8001f80:	b318      	cbz	r0, 8001fca <pow+0xfe>
 8001f82:	2301      	movs	r3, #1
 8001f84:	9302      	str	r3, [sp, #8]
 8001f86:	4b86      	ldr	r3, [pc, #536]	; (80021a0 <pow+0x2d4>)
 8001f88:	9303      	str	r3, [sp, #12]
 8001f8a:	9b01      	ldr	r3, [sp, #4]
 8001f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8001f8e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001f92:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001f96:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001f9a:	f1b9 0f00 	cmp.w	r9, #0
 8001f9e:	d0d5      	beq.n	8001f4c <pow+0x80>
 8001fa0:	4b80      	ldr	r3, [pc, #512]	; (80021a4 <pow+0x2d8>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001faa:	b11b      	cbz	r3, 8001fb4 <pow+0xe8>
 8001fac:	f7ff ff02 	bl	8001db4 <__errno>
 8001fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001fb2:	6003      	str	r3, [r0, #0]
 8001fb4:	ed9d 8b08 	vldr	d8, [sp, #32]
 8001fb8:	eeb0 0a48 	vmov.f32	s0, s16
 8001fbc:	eef0 0a68 	vmov.f32	s1, s17
 8001fc0:	b00d      	add	sp, #52	; 0x34
 8001fc2:	ecbd 8b04 	vpop	{d8-d9}
 8001fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fca:	ec45 4b10 	vmov	d0, r4, r5
 8001fce:	f000 fec0 	bl	8002d52 <finite>
 8001fd2:	2800      	cmp	r0, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <pow+0xec>
 8001fd6:	4652      	mov	r2, sl
 8001fd8:	465b      	mov	r3, fp
 8001fda:	4620      	mov	r0, r4
 8001fdc:	4629      	mov	r1, r5
 8001fde:	f7fe fd1d 	bl	8000a1c <__aeabi_dcmplt>
 8001fe2:	2800      	cmp	r0, #0
 8001fe4:	d0e8      	beq.n	8001fb8 <pow+0xec>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	9302      	str	r3, [sp, #8]
 8001fea:	4b6d      	ldr	r3, [pc, #436]	; (80021a0 <pow+0x2d4>)
 8001fec:	9303      	str	r3, [sp, #12]
 8001fee:	4b6b      	ldr	r3, [pc, #428]	; (800219c <pow+0x2d0>)
 8001ff0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8001ff4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ff8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001ffc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002000:	b913      	cbnz	r3, 8002008 <pow+0x13c>
 8002002:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8002006:	e7a1      	b.n	8001f4c <pow+0x80>
 8002008:	4967      	ldr	r1, [pc, #412]	; (80021a8 <pow+0x2dc>)
 800200a:	2000      	movs	r0, #0
 800200c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002010:	2b02      	cmp	r3, #2
 8002012:	d19b      	bne.n	8001f4c <pow+0x80>
 8002014:	f7ff fece 	bl	8001db4 <__errno>
 8002018:	2321      	movs	r3, #33	; 0x21
 800201a:	6003      	str	r3, [r0, #0]
 800201c:	e7c4      	b.n	8001fa8 <pow+0xdc>
 800201e:	eeb0 0a48 	vmov.f32	s0, s16
 8002022:	eef0 0a68 	vmov.f32	s1, s17
 8002026:	f000 fe94 	bl	8002d52 <finite>
 800202a:	9001      	str	r0, [sp, #4]
 800202c:	2800      	cmp	r0, #0
 800202e:	f040 808a 	bne.w	8002146 <pow+0x27a>
 8002032:	ec47 6b10 	vmov	d0, r6, r7
 8002036:	f000 fe8c 	bl	8002d52 <finite>
 800203a:	2800      	cmp	r0, #0
 800203c:	f000 8083 	beq.w	8002146 <pow+0x27a>
 8002040:	ec45 4b10 	vmov	d0, r4, r5
 8002044:	f000 fe85 	bl	8002d52 <finite>
 8002048:	2800      	cmp	r0, #0
 800204a:	d07c      	beq.n	8002146 <pow+0x27a>
 800204c:	ec53 2b18 	vmov	r2, r3, d8
 8002050:	ee18 0a10 	vmov	r0, s16
 8002054:	4619      	mov	r1, r3
 8002056:	f7fe fd09 	bl	8000a6c <__aeabi_dcmpun>
 800205a:	f998 9000 	ldrsb.w	r9, [r8]
 800205e:	4b50      	ldr	r3, [pc, #320]	; (80021a0 <pow+0x2d4>)
 8002060:	b1b0      	cbz	r0, 8002090 <pow+0x1c4>
 8002062:	2201      	movs	r2, #1
 8002064:	9303      	str	r3, [sp, #12]
 8002066:	9b01      	ldr	r3, [sp, #4]
 8002068:	9202      	str	r2, [sp, #8]
 800206a:	930a      	str	r3, [sp, #40]	; 0x28
 800206c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002070:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002074:	f1b9 0f00 	cmp.w	r9, #0
 8002078:	d0c3      	beq.n	8002002 <pow+0x136>
 800207a:	4652      	mov	r2, sl
 800207c:	465b      	mov	r3, fp
 800207e:	4650      	mov	r0, sl
 8002080:	4659      	mov	r1, fp
 8002082:	f7fe fb83 	bl	800078c <__aeabi_ddiv>
 8002086:	f1b9 0f02 	cmp.w	r9, #2
 800208a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800208e:	e7c0      	b.n	8002012 <pow+0x146>
 8002090:	2203      	movs	r2, #3
 8002092:	9202      	str	r2, [sp, #8]
 8002094:	9303      	str	r3, [sp, #12]
 8002096:	900a      	str	r0, [sp, #40]	; 0x28
 8002098:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800209c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80020a0:	f1b9 0f00 	cmp.w	r9, #0
 80020a4:	d12c      	bne.n	8002100 <pow+0x234>
 80020a6:	4b41      	ldr	r3, [pc, #260]	; (80021ac <pow+0x2e0>)
 80020a8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80020ac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80020b0:	4630      	mov	r0, r6
 80020b2:	4652      	mov	r2, sl
 80020b4:	465b      	mov	r3, fp
 80020b6:	4639      	mov	r1, r7
 80020b8:	f7fe fcb0 	bl	8000a1c <__aeabi_dcmplt>
 80020bc:	2800      	cmp	r0, #0
 80020be:	d066      	beq.n	800218e <pow+0x2c2>
 80020c0:	2200      	movs	r2, #0
 80020c2:	4b3b      	ldr	r3, [pc, #236]	; (80021b0 <pow+0x2e4>)
 80020c4:	4620      	mov	r0, r4
 80020c6:	4629      	mov	r1, r5
 80020c8:	f7fe fa36 	bl	8000538 <__aeabi_dmul>
 80020cc:	4604      	mov	r4, r0
 80020ce:	460d      	mov	r5, r1
 80020d0:	ec45 4b10 	vmov	d0, r4, r5
 80020d4:	f000 fe50 	bl	8002d78 <rint>
 80020d8:	4620      	mov	r0, r4
 80020da:	ec53 2b10 	vmov	r2, r3, d0
 80020de:	4629      	mov	r1, r5
 80020e0:	f7fe fc92 	bl	8000a08 <__aeabi_dcmpeq>
 80020e4:	b920      	cbnz	r0, 80020f0 <pow+0x224>
 80020e6:	4b33      	ldr	r3, [pc, #204]	; (80021b4 <pow+0x2e8>)
 80020e8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80020ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80020f0:	f998 3000 	ldrsb.w	r3, [r8]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d14a      	bne.n	800218e <pow+0x2c2>
 80020f8:	f7ff fe5c 	bl	8001db4 <__errno>
 80020fc:	2322      	movs	r3, #34	; 0x22
 80020fe:	e78c      	b.n	800201a <pow+0x14e>
 8002100:	4b2d      	ldr	r3, [pc, #180]	; (80021b8 <pow+0x2ec>)
 8002102:	2200      	movs	r2, #0
 8002104:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002108:	4630      	mov	r0, r6
 800210a:	4652      	mov	r2, sl
 800210c:	465b      	mov	r3, fp
 800210e:	4639      	mov	r1, r7
 8002110:	f7fe fc84 	bl	8000a1c <__aeabi_dcmplt>
 8002114:	2800      	cmp	r0, #0
 8002116:	d0eb      	beq.n	80020f0 <pow+0x224>
 8002118:	2200      	movs	r2, #0
 800211a:	4b25      	ldr	r3, [pc, #148]	; (80021b0 <pow+0x2e4>)
 800211c:	4620      	mov	r0, r4
 800211e:	4629      	mov	r1, r5
 8002120:	f7fe fa0a 	bl	8000538 <__aeabi_dmul>
 8002124:	4604      	mov	r4, r0
 8002126:	460d      	mov	r5, r1
 8002128:	ec45 4b10 	vmov	d0, r4, r5
 800212c:	f000 fe24 	bl	8002d78 <rint>
 8002130:	4620      	mov	r0, r4
 8002132:	ec53 2b10 	vmov	r2, r3, d0
 8002136:	4629      	mov	r1, r5
 8002138:	f7fe fc66 	bl	8000a08 <__aeabi_dcmpeq>
 800213c:	2800      	cmp	r0, #0
 800213e:	d1d7      	bne.n	80020f0 <pow+0x224>
 8002140:	2200      	movs	r2, #0
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <pow+0x2dc>)
 8002144:	e7d2      	b.n	80020ec <pow+0x220>
 8002146:	2200      	movs	r2, #0
 8002148:	2300      	movs	r3, #0
 800214a:	ec51 0b18 	vmov	r0, r1, d8
 800214e:	f7fe fc5b 	bl	8000a08 <__aeabi_dcmpeq>
 8002152:	2800      	cmp	r0, #0
 8002154:	f43f af30 	beq.w	8001fb8 <pow+0xec>
 8002158:	ec47 6b10 	vmov	d0, r6, r7
 800215c:	f000 fdf9 	bl	8002d52 <finite>
 8002160:	2800      	cmp	r0, #0
 8002162:	f43f af29 	beq.w	8001fb8 <pow+0xec>
 8002166:	ec45 4b10 	vmov	d0, r4, r5
 800216a:	f000 fdf2 	bl	8002d52 <finite>
 800216e:	2800      	cmp	r0, #0
 8002170:	f43f af22 	beq.w	8001fb8 <pow+0xec>
 8002174:	2304      	movs	r3, #4
 8002176:	9302      	str	r3, [sp, #8]
 8002178:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <pow+0x2d4>)
 800217a:	9303      	str	r3, [sp, #12]
 800217c:	2300      	movs	r3, #0
 800217e:	930a      	str	r3, [sp, #40]	; 0x28
 8002180:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8002184:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002188:	ed8d 9b08 	vstr	d9, [sp, #32]
 800218c:	e7b0      	b.n	80020f0 <pow+0x224>
 800218e:	a802      	add	r0, sp, #8
 8002190:	f000 fde7 	bl	8002d62 <matherr>
 8002194:	2800      	cmp	r0, #0
 8002196:	f47f af07 	bne.w	8001fa8 <pow+0xdc>
 800219a:	e7ad      	b.n	80020f8 <pow+0x22c>
 800219c:	20000080 	.word	0x20000080
 80021a0:	08002fec 	.word	0x08002fec
 80021a4:	3ff00000 	.word	0x3ff00000
 80021a8:	fff00000 	.word	0xfff00000
 80021ac:	47efffff 	.word	0x47efffff
 80021b0:	3fe00000 	.word	0x3fe00000
 80021b4:	c7efffff 	.word	0xc7efffff
 80021b8:	7ff00000 	.word	0x7ff00000
 80021bc:	00000000 	.word	0x00000000

080021c0 <__ieee754_pow>:
 80021c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021c4:	b091      	sub	sp, #68	; 0x44
 80021c6:	ed8d 1b00 	vstr	d1, [sp]
 80021ca:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80021ce:	ec57 6b10 	vmov	r6, r7, d0
 80021d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80021d6:	ea58 0302 	orrs.w	r3, r8, r2
 80021da:	ee10 aa10 	vmov	sl, s0
 80021de:	463d      	mov	r5, r7
 80021e0:	f000 84bd 	beq.w	8002b5e <__ieee754_pow+0x99e>
 80021e4:	4b78      	ldr	r3, [pc, #480]	; (80023c8 <__ieee754_pow+0x208>)
 80021e6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80021ea:	429c      	cmp	r4, r3
 80021ec:	dc09      	bgt.n	8002202 <__ieee754_pow+0x42>
 80021ee:	d103      	bne.n	80021f8 <__ieee754_pow+0x38>
 80021f0:	b93e      	cbnz	r6, 8002202 <__ieee754_pow+0x42>
 80021f2:	45a0      	cmp	r8, r4
 80021f4:	dc0d      	bgt.n	8002212 <__ieee754_pow+0x52>
 80021f6:	e001      	b.n	80021fc <__ieee754_pow+0x3c>
 80021f8:	4598      	cmp	r8, r3
 80021fa:	dc02      	bgt.n	8002202 <__ieee754_pow+0x42>
 80021fc:	4598      	cmp	r8, r3
 80021fe:	d10e      	bne.n	800221e <__ieee754_pow+0x5e>
 8002200:	b16a      	cbz	r2, 800221e <__ieee754_pow+0x5e>
 8002202:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002206:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800220a:	ea54 030a 	orrs.w	r3, r4, sl
 800220e:	f000 84a6 	beq.w	8002b5e <__ieee754_pow+0x99e>
 8002212:	486e      	ldr	r0, [pc, #440]	; (80023cc <__ieee754_pow+0x20c>)
 8002214:	b011      	add	sp, #68	; 0x44
 8002216:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800221a:	f000 bda5 	b.w	8002d68 <nan>
 800221e:	2d00      	cmp	r5, #0
 8002220:	da53      	bge.n	80022ca <__ieee754_pow+0x10a>
 8002222:	4b6b      	ldr	r3, [pc, #428]	; (80023d0 <__ieee754_pow+0x210>)
 8002224:	4598      	cmp	r8, r3
 8002226:	dc4d      	bgt.n	80022c4 <__ieee754_pow+0x104>
 8002228:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800222c:	4598      	cmp	r8, r3
 800222e:	dd4c      	ble.n	80022ca <__ieee754_pow+0x10a>
 8002230:	ea4f 5328 	mov.w	r3, r8, asr #20
 8002234:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002238:	2b14      	cmp	r3, #20
 800223a:	dd26      	ble.n	800228a <__ieee754_pow+0xca>
 800223c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8002240:	fa22 f103 	lsr.w	r1, r2, r3
 8002244:	fa01 f303 	lsl.w	r3, r1, r3
 8002248:	429a      	cmp	r2, r3
 800224a:	d13e      	bne.n	80022ca <__ieee754_pow+0x10a>
 800224c:	f001 0101 	and.w	r1, r1, #1
 8002250:	f1c1 0b02 	rsb	fp, r1, #2
 8002254:	2a00      	cmp	r2, #0
 8002256:	d15b      	bne.n	8002310 <__ieee754_pow+0x150>
 8002258:	4b5b      	ldr	r3, [pc, #364]	; (80023c8 <__ieee754_pow+0x208>)
 800225a:	4598      	cmp	r8, r3
 800225c:	d124      	bne.n	80022a8 <__ieee754_pow+0xe8>
 800225e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8002262:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8002266:	ea53 030a 	orrs.w	r3, r3, sl
 800226a:	f000 8478 	beq.w	8002b5e <__ieee754_pow+0x99e>
 800226e:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <__ieee754_pow+0x214>)
 8002270:	429c      	cmp	r4, r3
 8002272:	dd2d      	ble.n	80022d0 <__ieee754_pow+0x110>
 8002274:	f1b9 0f00 	cmp.w	r9, #0
 8002278:	f280 8475 	bge.w	8002b66 <__ieee754_pow+0x9a6>
 800227c:	2000      	movs	r0, #0
 800227e:	2100      	movs	r1, #0
 8002280:	ec41 0b10 	vmov	d0, r0, r1
 8002284:	b011      	add	sp, #68	; 0x44
 8002286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800228a:	2a00      	cmp	r2, #0
 800228c:	d13e      	bne.n	800230c <__ieee754_pow+0x14c>
 800228e:	f1c3 0314 	rsb	r3, r3, #20
 8002292:	fa48 f103 	asr.w	r1, r8, r3
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	4598      	cmp	r8, r3
 800229c:	f040 846b 	bne.w	8002b76 <__ieee754_pow+0x9b6>
 80022a0:	f001 0101 	and.w	r1, r1, #1
 80022a4:	f1c1 0b02 	rsb	fp, r1, #2
 80022a8:	4b4b      	ldr	r3, [pc, #300]	; (80023d8 <__ieee754_pow+0x218>)
 80022aa:	4598      	cmp	r8, r3
 80022ac:	d118      	bne.n	80022e0 <__ieee754_pow+0x120>
 80022ae:	f1b9 0f00 	cmp.w	r9, #0
 80022b2:	f280 845c 	bge.w	8002b6e <__ieee754_pow+0x9ae>
 80022b6:	4948      	ldr	r1, [pc, #288]	; (80023d8 <__ieee754_pow+0x218>)
 80022b8:	4632      	mov	r2, r6
 80022ba:	463b      	mov	r3, r7
 80022bc:	2000      	movs	r0, #0
 80022be:	f7fe fa65 	bl	800078c <__aeabi_ddiv>
 80022c2:	e7dd      	b.n	8002280 <__ieee754_pow+0xc0>
 80022c4:	f04f 0b02 	mov.w	fp, #2
 80022c8:	e7c4      	b.n	8002254 <__ieee754_pow+0x94>
 80022ca:	f04f 0b00 	mov.w	fp, #0
 80022ce:	e7c1      	b.n	8002254 <__ieee754_pow+0x94>
 80022d0:	f1b9 0f00 	cmp.w	r9, #0
 80022d4:	dad2      	bge.n	800227c <__ieee754_pow+0xbc>
 80022d6:	e89d 0009 	ldmia.w	sp, {r0, r3}
 80022da:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80022de:	e7cf      	b.n	8002280 <__ieee754_pow+0xc0>
 80022e0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80022e4:	d106      	bne.n	80022f4 <__ieee754_pow+0x134>
 80022e6:	4632      	mov	r2, r6
 80022e8:	463b      	mov	r3, r7
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7fe f923 	bl	8000538 <__aeabi_dmul>
 80022f2:	e7c5      	b.n	8002280 <__ieee754_pow+0xc0>
 80022f4:	4b39      	ldr	r3, [pc, #228]	; (80023dc <__ieee754_pow+0x21c>)
 80022f6:	4599      	cmp	r9, r3
 80022f8:	d10a      	bne.n	8002310 <__ieee754_pow+0x150>
 80022fa:	2d00      	cmp	r5, #0
 80022fc:	db08      	blt.n	8002310 <__ieee754_pow+0x150>
 80022fe:	ec47 6b10 	vmov	d0, r6, r7
 8002302:	b011      	add	sp, #68	; 0x44
 8002304:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002308:	f000 bc6c 	b.w	8002be4 <__ieee754_sqrt>
 800230c:	f04f 0b00 	mov.w	fp, #0
 8002310:	ec47 6b10 	vmov	d0, r6, r7
 8002314:	f000 fd16 	bl	8002d44 <fabs>
 8002318:	ec51 0b10 	vmov	r0, r1, d0
 800231c:	f1ba 0f00 	cmp.w	sl, #0
 8002320:	d127      	bne.n	8002372 <__ieee754_pow+0x1b2>
 8002322:	b124      	cbz	r4, 800232e <__ieee754_pow+0x16e>
 8002324:	4b2c      	ldr	r3, [pc, #176]	; (80023d8 <__ieee754_pow+0x218>)
 8002326:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800232a:	429a      	cmp	r2, r3
 800232c:	d121      	bne.n	8002372 <__ieee754_pow+0x1b2>
 800232e:	f1b9 0f00 	cmp.w	r9, #0
 8002332:	da05      	bge.n	8002340 <__ieee754_pow+0x180>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	2000      	movs	r0, #0
 800233a:	4927      	ldr	r1, [pc, #156]	; (80023d8 <__ieee754_pow+0x218>)
 800233c:	f7fe fa26 	bl	800078c <__aeabi_ddiv>
 8002340:	2d00      	cmp	r5, #0
 8002342:	da9d      	bge.n	8002280 <__ieee754_pow+0xc0>
 8002344:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002348:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800234c:	ea54 030b 	orrs.w	r3, r4, fp
 8002350:	d108      	bne.n	8002364 <__ieee754_pow+0x1a4>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4610      	mov	r0, r2
 8002358:	4619      	mov	r1, r3
 800235a:	f7fd ff39 	bl	80001d0 <__aeabi_dsub>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	e7ac      	b.n	80022be <__ieee754_pow+0xfe>
 8002364:	f1bb 0f01 	cmp.w	fp, #1
 8002368:	d18a      	bne.n	8002280 <__ieee754_pow+0xc0>
 800236a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800236e:	4619      	mov	r1, r3
 8002370:	e786      	b.n	8002280 <__ieee754_pow+0xc0>
 8002372:	0fed      	lsrs	r5, r5, #31
 8002374:	1e6b      	subs	r3, r5, #1
 8002376:	930d      	str	r3, [sp, #52]	; 0x34
 8002378:	ea5b 0303 	orrs.w	r3, fp, r3
 800237c:	d102      	bne.n	8002384 <__ieee754_pow+0x1c4>
 800237e:	4632      	mov	r2, r6
 8002380:	463b      	mov	r3, r7
 8002382:	e7e8      	b.n	8002356 <__ieee754_pow+0x196>
 8002384:	4b16      	ldr	r3, [pc, #88]	; (80023e0 <__ieee754_pow+0x220>)
 8002386:	4598      	cmp	r8, r3
 8002388:	f340 80fe 	ble.w	8002588 <__ieee754_pow+0x3c8>
 800238c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8002390:	4598      	cmp	r8, r3
 8002392:	dd0a      	ble.n	80023aa <__ieee754_pow+0x1ea>
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <__ieee754_pow+0x214>)
 8002396:	429c      	cmp	r4, r3
 8002398:	dc0d      	bgt.n	80023b6 <__ieee754_pow+0x1f6>
 800239a:	f1b9 0f00 	cmp.w	r9, #0
 800239e:	f6bf af6d 	bge.w	800227c <__ieee754_pow+0xbc>
 80023a2:	a307      	add	r3, pc, #28	; (adr r3, 80023c0 <__ieee754_pow+0x200>)
 80023a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a8:	e79f      	b.n	80022ea <__ieee754_pow+0x12a>
 80023aa:	4b0e      	ldr	r3, [pc, #56]	; (80023e4 <__ieee754_pow+0x224>)
 80023ac:	429c      	cmp	r4, r3
 80023ae:	ddf4      	ble.n	800239a <__ieee754_pow+0x1da>
 80023b0:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <__ieee754_pow+0x218>)
 80023b2:	429c      	cmp	r4, r3
 80023b4:	dd18      	ble.n	80023e8 <__ieee754_pow+0x228>
 80023b6:	f1b9 0f00 	cmp.w	r9, #0
 80023ba:	dcf2      	bgt.n	80023a2 <__ieee754_pow+0x1e2>
 80023bc:	e75e      	b.n	800227c <__ieee754_pow+0xbc>
 80023be:	bf00      	nop
 80023c0:	8800759c 	.word	0x8800759c
 80023c4:	7e37e43c 	.word	0x7e37e43c
 80023c8:	7ff00000 	.word	0x7ff00000
 80023cc:	08002fbe 	.word	0x08002fbe
 80023d0:	433fffff 	.word	0x433fffff
 80023d4:	3fefffff 	.word	0x3fefffff
 80023d8:	3ff00000 	.word	0x3ff00000
 80023dc:	3fe00000 	.word	0x3fe00000
 80023e0:	41e00000 	.word	0x41e00000
 80023e4:	3feffffe 	.word	0x3feffffe
 80023e8:	2200      	movs	r2, #0
 80023ea:	4b63      	ldr	r3, [pc, #396]	; (8002578 <__ieee754_pow+0x3b8>)
 80023ec:	f7fd fef0 	bl	80001d0 <__aeabi_dsub>
 80023f0:	a355      	add	r3, pc, #340	; (adr r3, 8002548 <__ieee754_pow+0x388>)
 80023f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f6:	4604      	mov	r4, r0
 80023f8:	460d      	mov	r5, r1
 80023fa:	f7fe f89d 	bl	8000538 <__aeabi_dmul>
 80023fe:	a354      	add	r3, pc, #336	; (adr r3, 8002550 <__ieee754_pow+0x390>)
 8002400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002404:	4606      	mov	r6, r0
 8002406:	460f      	mov	r7, r1
 8002408:	4620      	mov	r0, r4
 800240a:	4629      	mov	r1, r5
 800240c:	f7fe f894 	bl	8000538 <__aeabi_dmul>
 8002410:	2200      	movs	r2, #0
 8002412:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002416:	4b59      	ldr	r3, [pc, #356]	; (800257c <__ieee754_pow+0x3bc>)
 8002418:	4620      	mov	r0, r4
 800241a:	4629      	mov	r1, r5
 800241c:	f7fe f88c 	bl	8000538 <__aeabi_dmul>
 8002420:	4602      	mov	r2, r0
 8002422:	460b      	mov	r3, r1
 8002424:	a14c      	add	r1, pc, #304	; (adr r1, 8002558 <__ieee754_pow+0x398>)
 8002426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800242a:	f7fd fed1 	bl	80001d0 <__aeabi_dsub>
 800242e:	4622      	mov	r2, r4
 8002430:	462b      	mov	r3, r5
 8002432:	f7fe f881 	bl	8000538 <__aeabi_dmul>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	2000      	movs	r0, #0
 800243c:	4950      	ldr	r1, [pc, #320]	; (8002580 <__ieee754_pow+0x3c0>)
 800243e:	f7fd fec7 	bl	80001d0 <__aeabi_dsub>
 8002442:	4622      	mov	r2, r4
 8002444:	462b      	mov	r3, r5
 8002446:	4680      	mov	r8, r0
 8002448:	4689      	mov	r9, r1
 800244a:	4620      	mov	r0, r4
 800244c:	4629      	mov	r1, r5
 800244e:	f7fe f873 	bl	8000538 <__aeabi_dmul>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4640      	mov	r0, r8
 8002458:	4649      	mov	r1, r9
 800245a:	f7fe f86d 	bl	8000538 <__aeabi_dmul>
 800245e:	a340      	add	r3, pc, #256	; (adr r3, 8002560 <__ieee754_pow+0x3a0>)
 8002460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002464:	f7fe f868 	bl	8000538 <__aeabi_dmul>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002470:	f7fd feae 	bl	80001d0 <__aeabi_dsub>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4604      	mov	r4, r0
 800247a:	460d      	mov	r5, r1
 800247c:	4630      	mov	r0, r6
 800247e:	4639      	mov	r1, r7
 8002480:	f7fd fea8 	bl	80001d4 <__adddf3>
 8002484:	2000      	movs	r0, #0
 8002486:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800248a:	4632      	mov	r2, r6
 800248c:	463b      	mov	r3, r7
 800248e:	f7fd fe9f 	bl	80001d0 <__aeabi_dsub>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4620      	mov	r0, r4
 8002498:	4629      	mov	r1, r5
 800249a:	f7fd fe99 	bl	80001d0 <__aeabi_dsub>
 800249e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80024a0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80024a4:	4313      	orrs	r3, r2
 80024a6:	4606      	mov	r6, r0
 80024a8:	460f      	mov	r7, r1
 80024aa:	f040 81eb 	bne.w	8002884 <__ieee754_pow+0x6c4>
 80024ae:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8002568 <__ieee754_pow+0x3a8>
 80024b2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80024b6:	2400      	movs	r4, #0
 80024b8:	4622      	mov	r2, r4
 80024ba:	462b      	mov	r3, r5
 80024bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80024c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80024c4:	f7fd fe84 	bl	80001d0 <__aeabi_dsub>
 80024c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80024cc:	f7fe f834 	bl	8000538 <__aeabi_dmul>
 80024d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80024d4:	4680      	mov	r8, r0
 80024d6:	4689      	mov	r9, r1
 80024d8:	4630      	mov	r0, r6
 80024da:	4639      	mov	r1, r7
 80024dc:	f7fe f82c 	bl	8000538 <__aeabi_dmul>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4640      	mov	r0, r8
 80024e6:	4649      	mov	r1, r9
 80024e8:	f7fd fe74 	bl	80001d4 <__adddf3>
 80024ec:	4622      	mov	r2, r4
 80024ee:	462b      	mov	r3, r5
 80024f0:	4680      	mov	r8, r0
 80024f2:	4689      	mov	r9, r1
 80024f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80024f8:	f7fe f81e 	bl	8000538 <__aeabi_dmul>
 80024fc:	460b      	mov	r3, r1
 80024fe:	4604      	mov	r4, r0
 8002500:	460d      	mov	r5, r1
 8002502:	4602      	mov	r2, r0
 8002504:	4649      	mov	r1, r9
 8002506:	4640      	mov	r0, r8
 8002508:	e9cd 4500 	strd	r4, r5, [sp]
 800250c:	f7fd fe62 	bl	80001d4 <__adddf3>
 8002510:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <__ieee754_pow+0x3c4>)
 8002512:	4299      	cmp	r1, r3
 8002514:	4606      	mov	r6, r0
 8002516:	460f      	mov	r7, r1
 8002518:	468b      	mov	fp, r1
 800251a:	f340 82f7 	ble.w	8002b0c <__ieee754_pow+0x94c>
 800251e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8002522:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8002526:	4303      	orrs	r3, r0
 8002528:	f000 81ea 	beq.w	8002900 <__ieee754_pow+0x740>
 800252c:	a310      	add	r3, pc, #64	; (adr r3, 8002570 <__ieee754_pow+0x3b0>)
 800252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002532:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002536:	f7fd ffff 	bl	8000538 <__aeabi_dmul>
 800253a:	a30d      	add	r3, pc, #52	; (adr r3, 8002570 <__ieee754_pow+0x3b0>)
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	e6d5      	b.n	80022ee <__ieee754_pow+0x12e>
 8002542:	bf00      	nop
 8002544:	f3af 8000 	nop.w
 8002548:	60000000 	.word	0x60000000
 800254c:	3ff71547 	.word	0x3ff71547
 8002550:	f85ddf44 	.word	0xf85ddf44
 8002554:	3e54ae0b 	.word	0x3e54ae0b
 8002558:	55555555 	.word	0x55555555
 800255c:	3fd55555 	.word	0x3fd55555
 8002560:	652b82fe 	.word	0x652b82fe
 8002564:	3ff71547 	.word	0x3ff71547
 8002568:	00000000 	.word	0x00000000
 800256c:	bff00000 	.word	0xbff00000
 8002570:	8800759c 	.word	0x8800759c
 8002574:	7e37e43c 	.word	0x7e37e43c
 8002578:	3ff00000 	.word	0x3ff00000
 800257c:	3fd00000 	.word	0x3fd00000
 8002580:	3fe00000 	.word	0x3fe00000
 8002584:	408fffff 	.word	0x408fffff
 8002588:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800258c:	f04f 0200 	mov.w	r2, #0
 8002590:	da05      	bge.n	800259e <__ieee754_pow+0x3de>
 8002592:	4bd3      	ldr	r3, [pc, #844]	; (80028e0 <__ieee754_pow+0x720>)
 8002594:	f7fd ffd0 	bl	8000538 <__aeabi_dmul>
 8002598:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800259c:	460c      	mov	r4, r1
 800259e:	1523      	asrs	r3, r4, #20
 80025a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80025a4:	4413      	add	r3, r2
 80025a6:	9307      	str	r3, [sp, #28]
 80025a8:	4bce      	ldr	r3, [pc, #824]	; (80028e4 <__ieee754_pow+0x724>)
 80025aa:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80025ae:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80025b2:	429c      	cmp	r4, r3
 80025b4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80025b8:	dd08      	ble.n	80025cc <__ieee754_pow+0x40c>
 80025ba:	4bcb      	ldr	r3, [pc, #812]	; (80028e8 <__ieee754_pow+0x728>)
 80025bc:	429c      	cmp	r4, r3
 80025be:	f340 815e 	ble.w	800287e <__ieee754_pow+0x6be>
 80025c2:	9b07      	ldr	r3, [sp, #28]
 80025c4:	3301      	adds	r3, #1
 80025c6:	9307      	str	r3, [sp, #28]
 80025c8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80025cc:	f04f 0a00 	mov.w	sl, #0
 80025d0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80025d4:	930c      	str	r3, [sp, #48]	; 0x30
 80025d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80025d8:	4bc4      	ldr	r3, [pc, #784]	; (80028ec <__ieee754_pow+0x72c>)
 80025da:	4413      	add	r3, r2
 80025dc:	ed93 7b00 	vldr	d7, [r3]
 80025e0:	4629      	mov	r1, r5
 80025e2:	ec53 2b17 	vmov	r2, r3, d7
 80025e6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80025ea:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80025ee:	f7fd fdef 	bl	80001d0 <__aeabi_dsub>
 80025f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80025f6:	4606      	mov	r6, r0
 80025f8:	460f      	mov	r7, r1
 80025fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80025fe:	f7fd fde9 	bl	80001d4 <__adddf3>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	2000      	movs	r0, #0
 8002608:	49b9      	ldr	r1, [pc, #740]	; (80028f0 <__ieee754_pow+0x730>)
 800260a:	f7fe f8bf 	bl	800078c <__aeabi_ddiv>
 800260e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4630      	mov	r0, r6
 8002618:	4639      	mov	r1, r7
 800261a:	f7fd ff8d 	bl	8000538 <__aeabi_dmul>
 800261e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002622:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8002626:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800262a:	2300      	movs	r3, #0
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8002632:	106d      	asrs	r5, r5, #1
 8002634:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8002638:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800263c:	2200      	movs	r2, #0
 800263e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8002642:	4640      	mov	r0, r8
 8002644:	4649      	mov	r1, r9
 8002646:	4614      	mov	r4, r2
 8002648:	461d      	mov	r5, r3
 800264a:	f7fd ff75 	bl	8000538 <__aeabi_dmul>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4630      	mov	r0, r6
 8002654:	4639      	mov	r1, r7
 8002656:	f7fd fdbb 	bl	80001d0 <__aeabi_dsub>
 800265a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800265e:	4606      	mov	r6, r0
 8002660:	460f      	mov	r7, r1
 8002662:	4620      	mov	r0, r4
 8002664:	4629      	mov	r1, r5
 8002666:	f7fd fdb3 	bl	80001d0 <__aeabi_dsub>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002672:	f7fd fdad 	bl	80001d0 <__aeabi_dsub>
 8002676:	4642      	mov	r2, r8
 8002678:	464b      	mov	r3, r9
 800267a:	f7fd ff5d 	bl	8000538 <__aeabi_dmul>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4630      	mov	r0, r6
 8002684:	4639      	mov	r1, r7
 8002686:	f7fd fda3 	bl	80001d0 <__aeabi_dsub>
 800268a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800268e:	f7fd ff53 	bl	8000538 <__aeabi_dmul>
 8002692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002696:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	f7fd ff4b 	bl	8000538 <__aeabi_dmul>
 80026a2:	a37b      	add	r3, pc, #492	; (adr r3, 8002890 <__ieee754_pow+0x6d0>)
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	4604      	mov	r4, r0
 80026aa:	460d      	mov	r5, r1
 80026ac:	f7fd ff44 	bl	8000538 <__aeabi_dmul>
 80026b0:	a379      	add	r3, pc, #484	; (adr r3, 8002898 <__ieee754_pow+0x6d8>)
 80026b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b6:	f7fd fd8d 	bl	80001d4 <__adddf3>
 80026ba:	4622      	mov	r2, r4
 80026bc:	462b      	mov	r3, r5
 80026be:	f7fd ff3b 	bl	8000538 <__aeabi_dmul>
 80026c2:	a377      	add	r3, pc, #476	; (adr r3, 80028a0 <__ieee754_pow+0x6e0>)
 80026c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c8:	f7fd fd84 	bl	80001d4 <__adddf3>
 80026cc:	4622      	mov	r2, r4
 80026ce:	462b      	mov	r3, r5
 80026d0:	f7fd ff32 	bl	8000538 <__aeabi_dmul>
 80026d4:	a374      	add	r3, pc, #464	; (adr r3, 80028a8 <__ieee754_pow+0x6e8>)
 80026d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026da:	f7fd fd7b 	bl	80001d4 <__adddf3>
 80026de:	4622      	mov	r2, r4
 80026e0:	462b      	mov	r3, r5
 80026e2:	f7fd ff29 	bl	8000538 <__aeabi_dmul>
 80026e6:	a372      	add	r3, pc, #456	; (adr r3, 80028b0 <__ieee754_pow+0x6f0>)
 80026e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ec:	f7fd fd72 	bl	80001d4 <__adddf3>
 80026f0:	4622      	mov	r2, r4
 80026f2:	462b      	mov	r3, r5
 80026f4:	f7fd ff20 	bl	8000538 <__aeabi_dmul>
 80026f8:	a36f      	add	r3, pc, #444	; (adr r3, 80028b8 <__ieee754_pow+0x6f8>)
 80026fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fe:	f7fd fd69 	bl	80001d4 <__adddf3>
 8002702:	4622      	mov	r2, r4
 8002704:	4606      	mov	r6, r0
 8002706:	460f      	mov	r7, r1
 8002708:	462b      	mov	r3, r5
 800270a:	4620      	mov	r0, r4
 800270c:	4629      	mov	r1, r5
 800270e:	f7fd ff13 	bl	8000538 <__aeabi_dmul>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4630      	mov	r0, r6
 8002718:	4639      	mov	r1, r7
 800271a:	f7fd ff0d 	bl	8000538 <__aeabi_dmul>
 800271e:	4642      	mov	r2, r8
 8002720:	4604      	mov	r4, r0
 8002722:	460d      	mov	r5, r1
 8002724:	464b      	mov	r3, r9
 8002726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800272a:	f7fd fd53 	bl	80001d4 <__adddf3>
 800272e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002732:	f7fd ff01 	bl	8000538 <__aeabi_dmul>
 8002736:	4622      	mov	r2, r4
 8002738:	462b      	mov	r3, r5
 800273a:	f7fd fd4b 	bl	80001d4 <__adddf3>
 800273e:	4642      	mov	r2, r8
 8002740:	4606      	mov	r6, r0
 8002742:	460f      	mov	r7, r1
 8002744:	464b      	mov	r3, r9
 8002746:	4640      	mov	r0, r8
 8002748:	4649      	mov	r1, r9
 800274a:	f7fd fef5 	bl	8000538 <__aeabi_dmul>
 800274e:	2200      	movs	r2, #0
 8002750:	4b68      	ldr	r3, [pc, #416]	; (80028f4 <__ieee754_pow+0x734>)
 8002752:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002756:	f7fd fd3d 	bl	80001d4 <__adddf3>
 800275a:	4632      	mov	r2, r6
 800275c:	463b      	mov	r3, r7
 800275e:	f7fd fd39 	bl	80001d4 <__adddf3>
 8002762:	9802      	ldr	r0, [sp, #8]
 8002764:	460d      	mov	r5, r1
 8002766:	4604      	mov	r4, r0
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4640      	mov	r0, r8
 800276e:	4649      	mov	r1, r9
 8002770:	f7fd fee2 	bl	8000538 <__aeabi_dmul>
 8002774:	2200      	movs	r2, #0
 8002776:	4680      	mov	r8, r0
 8002778:	4689      	mov	r9, r1
 800277a:	4b5e      	ldr	r3, [pc, #376]	; (80028f4 <__ieee754_pow+0x734>)
 800277c:	4620      	mov	r0, r4
 800277e:	4629      	mov	r1, r5
 8002780:	f7fd fd26 	bl	80001d0 <__aeabi_dsub>
 8002784:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002788:	f7fd fd22 	bl	80001d0 <__aeabi_dsub>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	4630      	mov	r0, r6
 8002792:	4639      	mov	r1, r7
 8002794:	f7fd fd1c 	bl	80001d0 <__aeabi_dsub>
 8002798:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800279c:	f7fd fecc 	bl	8000538 <__aeabi_dmul>
 80027a0:	4622      	mov	r2, r4
 80027a2:	4606      	mov	r6, r0
 80027a4:	460f      	mov	r7, r1
 80027a6:	462b      	mov	r3, r5
 80027a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80027ac:	f7fd fec4 	bl	8000538 <__aeabi_dmul>
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	4630      	mov	r0, r6
 80027b6:	4639      	mov	r1, r7
 80027b8:	f7fd fd0c 	bl	80001d4 <__adddf3>
 80027bc:	4606      	mov	r6, r0
 80027be:	460f      	mov	r7, r1
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4640      	mov	r0, r8
 80027c6:	4649      	mov	r1, r9
 80027c8:	f7fd fd04 	bl	80001d4 <__adddf3>
 80027cc:	9802      	ldr	r0, [sp, #8]
 80027ce:	a33c      	add	r3, pc, #240	; (adr r3, 80028c0 <__ieee754_pow+0x700>)
 80027d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d4:	4604      	mov	r4, r0
 80027d6:	460d      	mov	r5, r1
 80027d8:	f7fd feae 	bl	8000538 <__aeabi_dmul>
 80027dc:	4642      	mov	r2, r8
 80027de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80027e2:	464b      	mov	r3, r9
 80027e4:	4620      	mov	r0, r4
 80027e6:	4629      	mov	r1, r5
 80027e8:	f7fd fcf2 	bl	80001d0 <__aeabi_dsub>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4630      	mov	r0, r6
 80027f2:	4639      	mov	r1, r7
 80027f4:	f7fd fcec 	bl	80001d0 <__aeabi_dsub>
 80027f8:	a333      	add	r3, pc, #204	; (adr r3, 80028c8 <__ieee754_pow+0x708>)
 80027fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fe:	f7fd fe9b 	bl	8000538 <__aeabi_dmul>
 8002802:	a333      	add	r3, pc, #204	; (adr r3, 80028d0 <__ieee754_pow+0x710>)
 8002804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002808:	4606      	mov	r6, r0
 800280a:	460f      	mov	r7, r1
 800280c:	4620      	mov	r0, r4
 800280e:	4629      	mov	r1, r5
 8002810:	f7fd fe92 	bl	8000538 <__aeabi_dmul>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4630      	mov	r0, r6
 800281a:	4639      	mov	r1, r7
 800281c:	f7fd fcda 	bl	80001d4 <__adddf3>
 8002820:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002822:	4b35      	ldr	r3, [pc, #212]	; (80028f8 <__ieee754_pow+0x738>)
 8002824:	4413      	add	r3, r2
 8002826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282a:	f7fd fcd3 	bl	80001d4 <__adddf3>
 800282e:	4604      	mov	r4, r0
 8002830:	9807      	ldr	r0, [sp, #28]
 8002832:	460d      	mov	r5, r1
 8002834:	f7fd fe1a 	bl	800046c <__aeabi_i2d>
 8002838:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800283a:	4b30      	ldr	r3, [pc, #192]	; (80028fc <__ieee754_pow+0x73c>)
 800283c:	4413      	add	r3, r2
 800283e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002842:	4606      	mov	r6, r0
 8002844:	460f      	mov	r7, r1
 8002846:	4622      	mov	r2, r4
 8002848:	462b      	mov	r3, r5
 800284a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800284e:	f7fd fcc1 	bl	80001d4 <__adddf3>
 8002852:	4642      	mov	r2, r8
 8002854:	464b      	mov	r3, r9
 8002856:	f7fd fcbd 	bl	80001d4 <__adddf3>
 800285a:	4632      	mov	r2, r6
 800285c:	463b      	mov	r3, r7
 800285e:	f7fd fcb9 	bl	80001d4 <__adddf3>
 8002862:	9802      	ldr	r0, [sp, #8]
 8002864:	4632      	mov	r2, r6
 8002866:	463b      	mov	r3, r7
 8002868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800286c:	f7fd fcb0 	bl	80001d0 <__aeabi_dsub>
 8002870:	4642      	mov	r2, r8
 8002872:	464b      	mov	r3, r9
 8002874:	f7fd fcac 	bl	80001d0 <__aeabi_dsub>
 8002878:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800287c:	e607      	b.n	800248e <__ieee754_pow+0x2ce>
 800287e:	f04f 0a01 	mov.w	sl, #1
 8002882:	e6a5      	b.n	80025d0 <__ieee754_pow+0x410>
 8002884:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80028d8 <__ieee754_pow+0x718>
 8002888:	e613      	b.n	80024b2 <__ieee754_pow+0x2f2>
 800288a:	bf00      	nop
 800288c:	f3af 8000 	nop.w
 8002890:	4a454eef 	.word	0x4a454eef
 8002894:	3fca7e28 	.word	0x3fca7e28
 8002898:	93c9db65 	.word	0x93c9db65
 800289c:	3fcd864a 	.word	0x3fcd864a
 80028a0:	a91d4101 	.word	0xa91d4101
 80028a4:	3fd17460 	.word	0x3fd17460
 80028a8:	518f264d 	.word	0x518f264d
 80028ac:	3fd55555 	.word	0x3fd55555
 80028b0:	db6fabff 	.word	0xdb6fabff
 80028b4:	3fdb6db6 	.word	0x3fdb6db6
 80028b8:	33333303 	.word	0x33333303
 80028bc:	3fe33333 	.word	0x3fe33333
 80028c0:	e0000000 	.word	0xe0000000
 80028c4:	3feec709 	.word	0x3feec709
 80028c8:	dc3a03fd 	.word	0xdc3a03fd
 80028cc:	3feec709 	.word	0x3feec709
 80028d0:	145b01f5 	.word	0x145b01f5
 80028d4:	be3e2fe0 	.word	0xbe3e2fe0
 80028d8:	00000000 	.word	0x00000000
 80028dc:	3ff00000 	.word	0x3ff00000
 80028e0:	43400000 	.word	0x43400000
 80028e4:	0003988e 	.word	0x0003988e
 80028e8:	000bb679 	.word	0x000bb679
 80028ec:	08002ff0 	.word	0x08002ff0
 80028f0:	3ff00000 	.word	0x3ff00000
 80028f4:	40080000 	.word	0x40080000
 80028f8:	08003010 	.word	0x08003010
 80028fc:	08003000 	.word	0x08003000
 8002900:	a3b6      	add	r3, pc, #728	; (adr r3, 8002bdc <__ieee754_pow+0xa1c>)
 8002902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002906:	4640      	mov	r0, r8
 8002908:	4649      	mov	r1, r9
 800290a:	f7fd fc63 	bl	80001d4 <__adddf3>
 800290e:	4622      	mov	r2, r4
 8002910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002914:	462b      	mov	r3, r5
 8002916:	4630      	mov	r0, r6
 8002918:	4639      	mov	r1, r7
 800291a:	f7fd fc59 	bl	80001d0 <__aeabi_dsub>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002926:	f7fe f897 	bl	8000a58 <__aeabi_dcmpgt>
 800292a:	2800      	cmp	r0, #0
 800292c:	f47f adfe 	bne.w	800252c <__ieee754_pow+0x36c>
 8002930:	4aa5      	ldr	r2, [pc, #660]	; (8002bc8 <__ieee754_pow+0xa08>)
 8002932:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8002936:	4293      	cmp	r3, r2
 8002938:	f340 810c 	ble.w	8002b54 <__ieee754_pow+0x994>
 800293c:	151b      	asrs	r3, r3, #20
 800293e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8002942:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8002946:	fa4a f303 	asr.w	r3, sl, r3
 800294a:	445b      	add	r3, fp
 800294c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8002950:	4e9e      	ldr	r6, [pc, #632]	; (8002bcc <__ieee754_pow+0xa0c>)
 8002952:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8002956:	4116      	asrs	r6, r2
 8002958:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800295c:	2000      	movs	r0, #0
 800295e:	ea23 0106 	bic.w	r1, r3, r6
 8002962:	f1c2 0214 	rsb	r2, r2, #20
 8002966:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800296a:	fa4a fa02 	asr.w	sl, sl, r2
 800296e:	f1bb 0f00 	cmp.w	fp, #0
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	4620      	mov	r0, r4
 8002978:	4629      	mov	r1, r5
 800297a:	bfb8      	it	lt
 800297c:	f1ca 0a00 	rsblt	sl, sl, #0
 8002980:	f7fd fc26 	bl	80001d0 <__aeabi_dsub>
 8002984:	e9cd 0100 	strd	r0, r1, [sp]
 8002988:	4642      	mov	r2, r8
 800298a:	464b      	mov	r3, r9
 800298c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002990:	f7fd fc20 	bl	80001d4 <__adddf3>
 8002994:	2000      	movs	r0, #0
 8002996:	a37a      	add	r3, pc, #488	; (adr r3, 8002b80 <__ieee754_pow+0x9c0>)
 8002998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299c:	4604      	mov	r4, r0
 800299e:	460d      	mov	r5, r1
 80029a0:	f7fd fdca 	bl	8000538 <__aeabi_dmul>
 80029a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80029a8:	4606      	mov	r6, r0
 80029aa:	460f      	mov	r7, r1
 80029ac:	4620      	mov	r0, r4
 80029ae:	4629      	mov	r1, r5
 80029b0:	f7fd fc0e 	bl	80001d0 <__aeabi_dsub>
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4640      	mov	r0, r8
 80029ba:	4649      	mov	r1, r9
 80029bc:	f7fd fc08 	bl	80001d0 <__aeabi_dsub>
 80029c0:	a371      	add	r3, pc, #452	; (adr r3, 8002b88 <__ieee754_pow+0x9c8>)
 80029c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c6:	f7fd fdb7 	bl	8000538 <__aeabi_dmul>
 80029ca:	a371      	add	r3, pc, #452	; (adr r3, 8002b90 <__ieee754_pow+0x9d0>)
 80029cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d0:	4680      	mov	r8, r0
 80029d2:	4689      	mov	r9, r1
 80029d4:	4620      	mov	r0, r4
 80029d6:	4629      	mov	r1, r5
 80029d8:	f7fd fdae 	bl	8000538 <__aeabi_dmul>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4640      	mov	r0, r8
 80029e2:	4649      	mov	r1, r9
 80029e4:	f7fd fbf6 	bl	80001d4 <__adddf3>
 80029e8:	4604      	mov	r4, r0
 80029ea:	460d      	mov	r5, r1
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4630      	mov	r0, r6
 80029f2:	4639      	mov	r1, r7
 80029f4:	f7fd fbee 	bl	80001d4 <__adddf3>
 80029f8:	4632      	mov	r2, r6
 80029fa:	463b      	mov	r3, r7
 80029fc:	4680      	mov	r8, r0
 80029fe:	4689      	mov	r9, r1
 8002a00:	f7fd fbe6 	bl	80001d0 <__aeabi_dsub>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4620      	mov	r0, r4
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	f7fd fbe0 	bl	80001d0 <__aeabi_dsub>
 8002a10:	4642      	mov	r2, r8
 8002a12:	4606      	mov	r6, r0
 8002a14:	460f      	mov	r7, r1
 8002a16:	464b      	mov	r3, r9
 8002a18:	4640      	mov	r0, r8
 8002a1a:	4649      	mov	r1, r9
 8002a1c:	f7fd fd8c 	bl	8000538 <__aeabi_dmul>
 8002a20:	a35d      	add	r3, pc, #372	; (adr r3, 8002b98 <__ieee754_pow+0x9d8>)
 8002a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a26:	4604      	mov	r4, r0
 8002a28:	460d      	mov	r5, r1
 8002a2a:	f7fd fd85 	bl	8000538 <__aeabi_dmul>
 8002a2e:	a35c      	add	r3, pc, #368	; (adr r3, 8002ba0 <__ieee754_pow+0x9e0>)
 8002a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a34:	f7fd fbcc 	bl	80001d0 <__aeabi_dsub>
 8002a38:	4622      	mov	r2, r4
 8002a3a:	462b      	mov	r3, r5
 8002a3c:	f7fd fd7c 	bl	8000538 <__aeabi_dmul>
 8002a40:	a359      	add	r3, pc, #356	; (adr r3, 8002ba8 <__ieee754_pow+0x9e8>)
 8002a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a46:	f7fd fbc5 	bl	80001d4 <__adddf3>
 8002a4a:	4622      	mov	r2, r4
 8002a4c:	462b      	mov	r3, r5
 8002a4e:	f7fd fd73 	bl	8000538 <__aeabi_dmul>
 8002a52:	a357      	add	r3, pc, #348	; (adr r3, 8002bb0 <__ieee754_pow+0x9f0>)
 8002a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a58:	f7fd fbba 	bl	80001d0 <__aeabi_dsub>
 8002a5c:	4622      	mov	r2, r4
 8002a5e:	462b      	mov	r3, r5
 8002a60:	f7fd fd6a 	bl	8000538 <__aeabi_dmul>
 8002a64:	a354      	add	r3, pc, #336	; (adr r3, 8002bb8 <__ieee754_pow+0x9f8>)
 8002a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6a:	f7fd fbb3 	bl	80001d4 <__adddf3>
 8002a6e:	4622      	mov	r2, r4
 8002a70:	462b      	mov	r3, r5
 8002a72:	f7fd fd61 	bl	8000538 <__aeabi_dmul>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	4640      	mov	r0, r8
 8002a7c:	4649      	mov	r1, r9
 8002a7e:	f7fd fba7 	bl	80001d0 <__aeabi_dsub>
 8002a82:	4604      	mov	r4, r0
 8002a84:	460d      	mov	r5, r1
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4640      	mov	r0, r8
 8002a8c:	4649      	mov	r1, r9
 8002a8e:	f7fd fd53 	bl	8000538 <__aeabi_dmul>
 8002a92:	2200      	movs	r2, #0
 8002a94:	e9cd 0100 	strd	r0, r1, [sp]
 8002a98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a9c:	4620      	mov	r0, r4
 8002a9e:	4629      	mov	r1, r5
 8002aa0:	f7fd fb96 	bl	80001d0 <__aeabi_dsub>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002aac:	f7fd fe6e 	bl	800078c <__aeabi_ddiv>
 8002ab0:	4632      	mov	r2, r6
 8002ab2:	4604      	mov	r4, r0
 8002ab4:	460d      	mov	r5, r1
 8002ab6:	463b      	mov	r3, r7
 8002ab8:	4640      	mov	r0, r8
 8002aba:	4649      	mov	r1, r9
 8002abc:	f7fd fd3c 	bl	8000538 <__aeabi_dmul>
 8002ac0:	4632      	mov	r2, r6
 8002ac2:	463b      	mov	r3, r7
 8002ac4:	f7fd fb86 	bl	80001d4 <__adddf3>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4620      	mov	r0, r4
 8002ace:	4629      	mov	r1, r5
 8002ad0:	f7fd fb7e 	bl	80001d0 <__aeabi_dsub>
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	f7fd fb7a 	bl	80001d0 <__aeabi_dsub>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	2000      	movs	r0, #0
 8002ae2:	493b      	ldr	r1, [pc, #236]	; (8002bd0 <__ieee754_pow+0xa10>)
 8002ae4:	f7fd fb74 	bl	80001d0 <__aeabi_dsub>
 8002ae8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8002aec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	da31      	bge.n	8002b5a <__ieee754_pow+0x99a>
 8002af6:	4650      	mov	r0, sl
 8002af8:	ec43 2b10 	vmov	d0, r2, r3
 8002afc:	f000 f9c4 	bl	8002e88 <scalbn>
 8002b00:	ec51 0b10 	vmov	r0, r1, d0
 8002b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b08:	f7ff bbf1 	b.w	80022ee <__ieee754_pow+0x12e>
 8002b0c:	4b31      	ldr	r3, [pc, #196]	; (8002bd4 <__ieee754_pow+0xa14>)
 8002b0e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8002b12:	429e      	cmp	r6, r3
 8002b14:	f77f af0c 	ble.w	8002930 <__ieee754_pow+0x770>
 8002b18:	4b2f      	ldr	r3, [pc, #188]	; (8002bd8 <__ieee754_pow+0xa18>)
 8002b1a:	440b      	add	r3, r1
 8002b1c:	4303      	orrs	r3, r0
 8002b1e:	d00b      	beq.n	8002b38 <__ieee754_pow+0x978>
 8002b20:	a327      	add	r3, pc, #156	; (adr r3, 8002bc0 <__ieee754_pow+0xa00>)
 8002b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002b2a:	f7fd fd05 	bl	8000538 <__aeabi_dmul>
 8002b2e:	a324      	add	r3, pc, #144	; (adr r3, 8002bc0 <__ieee754_pow+0xa00>)
 8002b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b34:	f7ff bbdb 	b.w	80022ee <__ieee754_pow+0x12e>
 8002b38:	4622      	mov	r2, r4
 8002b3a:	462b      	mov	r3, r5
 8002b3c:	f7fd fb48 	bl	80001d0 <__aeabi_dsub>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4640      	mov	r0, r8
 8002b46:	4649      	mov	r1, r9
 8002b48:	f7fd ff72 	bl	8000a30 <__aeabi_dcmple>
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	f43f aeef 	beq.w	8002930 <__ieee754_pow+0x770>
 8002b52:	e7e5      	b.n	8002b20 <__ieee754_pow+0x960>
 8002b54:	f04f 0a00 	mov.w	sl, #0
 8002b58:	e716      	b.n	8002988 <__ieee754_pow+0x7c8>
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	e7d2      	b.n	8002b04 <__ieee754_pow+0x944>
 8002b5e:	2000      	movs	r0, #0
 8002b60:	491b      	ldr	r1, [pc, #108]	; (8002bd0 <__ieee754_pow+0xa10>)
 8002b62:	f7ff bb8d 	b.w	8002280 <__ieee754_pow+0xc0>
 8002b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b6a:	f7ff bb89 	b.w	8002280 <__ieee754_pow+0xc0>
 8002b6e:	4630      	mov	r0, r6
 8002b70:	4639      	mov	r1, r7
 8002b72:	f7ff bb85 	b.w	8002280 <__ieee754_pow+0xc0>
 8002b76:	4693      	mov	fp, r2
 8002b78:	f7ff bb96 	b.w	80022a8 <__ieee754_pow+0xe8>
 8002b7c:	f3af 8000 	nop.w
 8002b80:	00000000 	.word	0x00000000
 8002b84:	3fe62e43 	.word	0x3fe62e43
 8002b88:	fefa39ef 	.word	0xfefa39ef
 8002b8c:	3fe62e42 	.word	0x3fe62e42
 8002b90:	0ca86c39 	.word	0x0ca86c39
 8002b94:	be205c61 	.word	0xbe205c61
 8002b98:	72bea4d0 	.word	0x72bea4d0
 8002b9c:	3e663769 	.word	0x3e663769
 8002ba0:	c5d26bf1 	.word	0xc5d26bf1
 8002ba4:	3ebbbd41 	.word	0x3ebbbd41
 8002ba8:	af25de2c 	.word	0xaf25de2c
 8002bac:	3f11566a 	.word	0x3f11566a
 8002bb0:	16bebd93 	.word	0x16bebd93
 8002bb4:	3f66c16c 	.word	0x3f66c16c
 8002bb8:	5555553e 	.word	0x5555553e
 8002bbc:	3fc55555 	.word	0x3fc55555
 8002bc0:	c2f8f359 	.word	0xc2f8f359
 8002bc4:	01a56e1f 	.word	0x01a56e1f
 8002bc8:	3fe00000 	.word	0x3fe00000
 8002bcc:	000fffff 	.word	0x000fffff
 8002bd0:	3ff00000 	.word	0x3ff00000
 8002bd4:	4090cbff 	.word	0x4090cbff
 8002bd8:	3f6f3400 	.word	0x3f6f3400
 8002bdc:	652b82fe 	.word	0x652b82fe
 8002be0:	3c971547 	.word	0x3c971547

08002be4 <__ieee754_sqrt>:
 8002be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002be8:	ec55 4b10 	vmov	r4, r5, d0
 8002bec:	4e54      	ldr	r6, [pc, #336]	; (8002d40 <__ieee754_sqrt+0x15c>)
 8002bee:	43ae      	bics	r6, r5
 8002bf0:	ee10 0a10 	vmov	r0, s0
 8002bf4:	462b      	mov	r3, r5
 8002bf6:	462a      	mov	r2, r5
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	d113      	bne.n	8002c24 <__ieee754_sqrt+0x40>
 8002bfc:	ee10 2a10 	vmov	r2, s0
 8002c00:	462b      	mov	r3, r5
 8002c02:	ee10 0a10 	vmov	r0, s0
 8002c06:	4629      	mov	r1, r5
 8002c08:	f7fd fc96 	bl	8000538 <__aeabi_dmul>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4620      	mov	r0, r4
 8002c12:	4629      	mov	r1, r5
 8002c14:	f7fd fade 	bl	80001d4 <__adddf3>
 8002c18:	4604      	mov	r4, r0
 8002c1a:	460d      	mov	r5, r1
 8002c1c:	ec45 4b10 	vmov	d0, r4, r5
 8002c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c24:	2d00      	cmp	r5, #0
 8002c26:	dc10      	bgt.n	8002c4a <__ieee754_sqrt+0x66>
 8002c28:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8002c2c:	4330      	orrs	r0, r6
 8002c2e:	d0f5      	beq.n	8002c1c <__ieee754_sqrt+0x38>
 8002c30:	b15d      	cbz	r5, 8002c4a <__ieee754_sqrt+0x66>
 8002c32:	ee10 2a10 	vmov	r2, s0
 8002c36:	462b      	mov	r3, r5
 8002c38:	4620      	mov	r0, r4
 8002c3a:	4629      	mov	r1, r5
 8002c3c:	f7fd fac8 	bl	80001d0 <__aeabi_dsub>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	f7fd fda2 	bl	800078c <__aeabi_ddiv>
 8002c48:	e7e6      	b.n	8002c18 <__ieee754_sqrt+0x34>
 8002c4a:	151b      	asrs	r3, r3, #20
 8002c4c:	d10c      	bne.n	8002c68 <__ieee754_sqrt+0x84>
 8002c4e:	2a00      	cmp	r2, #0
 8002c50:	d06d      	beq.n	8002d2e <__ieee754_sqrt+0x14a>
 8002c52:	2000      	movs	r0, #0
 8002c54:	02d6      	lsls	r6, r2, #11
 8002c56:	d56e      	bpl.n	8002d36 <__ieee754_sqrt+0x152>
 8002c58:	1e44      	subs	r4, r0, #1
 8002c5a:	1b1b      	subs	r3, r3, r4
 8002c5c:	f1c0 0420 	rsb	r4, r0, #32
 8002c60:	fa21 f404 	lsr.w	r4, r1, r4
 8002c64:	4322      	orrs	r2, r4
 8002c66:	4081      	lsls	r1, r0
 8002c68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002c6c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8002c70:	07dd      	lsls	r5, r3, #31
 8002c72:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002c76:	bf42      	ittt	mi
 8002c78:	0052      	lslmi	r2, r2, #1
 8002c7a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8002c7e:	0049      	lslmi	r1, r1, #1
 8002c80:	1058      	asrs	r0, r3, #1
 8002c82:	2500      	movs	r5, #0
 8002c84:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8002c88:	441a      	add	r2, r3
 8002c8a:	0049      	lsls	r1, r1, #1
 8002c8c:	2316      	movs	r3, #22
 8002c8e:	462c      	mov	r4, r5
 8002c90:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8002c94:	19a7      	adds	r7, r4, r6
 8002c96:	4297      	cmp	r7, r2
 8002c98:	bfde      	ittt	le
 8002c9a:	1bd2      	suble	r2, r2, r7
 8002c9c:	19bc      	addle	r4, r7, r6
 8002c9e:	19ad      	addle	r5, r5, r6
 8002ca0:	0052      	lsls	r2, r2, #1
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8002ca8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002cac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8002cb0:	d1f0      	bne.n	8002c94 <__ieee754_sqrt+0xb0>
 8002cb2:	f04f 0e20 	mov.w	lr, #32
 8002cb6:	469c      	mov	ip, r3
 8002cb8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8002cbc:	42a2      	cmp	r2, r4
 8002cbe:	eb06 070c 	add.w	r7, r6, ip
 8002cc2:	dc02      	bgt.n	8002cca <__ieee754_sqrt+0xe6>
 8002cc4:	d112      	bne.n	8002cec <__ieee754_sqrt+0x108>
 8002cc6:	428f      	cmp	r7, r1
 8002cc8:	d810      	bhi.n	8002cec <__ieee754_sqrt+0x108>
 8002cca:	2f00      	cmp	r7, #0
 8002ccc:	eb07 0c06 	add.w	ip, r7, r6
 8002cd0:	da34      	bge.n	8002d3c <__ieee754_sqrt+0x158>
 8002cd2:	f1bc 0f00 	cmp.w	ip, #0
 8002cd6:	db31      	blt.n	8002d3c <__ieee754_sqrt+0x158>
 8002cd8:	f104 0801 	add.w	r8, r4, #1
 8002cdc:	1b12      	subs	r2, r2, r4
 8002cde:	428f      	cmp	r7, r1
 8002ce0:	bf88      	it	hi
 8002ce2:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8002ce6:	1bc9      	subs	r1, r1, r7
 8002ce8:	4433      	add	r3, r6
 8002cea:	4644      	mov	r4, r8
 8002cec:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8002cf0:	f1be 0e01 	subs.w	lr, lr, #1
 8002cf4:	443a      	add	r2, r7
 8002cf6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8002cfa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002cfe:	d1dd      	bne.n	8002cbc <__ieee754_sqrt+0xd8>
 8002d00:	430a      	orrs	r2, r1
 8002d02:	d006      	beq.n	8002d12 <__ieee754_sqrt+0x12e>
 8002d04:	1c5c      	adds	r4, r3, #1
 8002d06:	bf13      	iteet	ne
 8002d08:	3301      	addne	r3, #1
 8002d0a:	3501      	addeq	r5, #1
 8002d0c:	4673      	moveq	r3, lr
 8002d0e:	f023 0301 	bicne.w	r3, r3, #1
 8002d12:	106a      	asrs	r2, r5, #1
 8002d14:	085b      	lsrs	r3, r3, #1
 8002d16:	07e9      	lsls	r1, r5, #31
 8002d18:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8002d1c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8002d20:	bf48      	it	mi
 8002d22:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8002d26:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8002d2a:	461c      	mov	r4, r3
 8002d2c:	e776      	b.n	8002c1c <__ieee754_sqrt+0x38>
 8002d2e:	0aca      	lsrs	r2, r1, #11
 8002d30:	3b15      	subs	r3, #21
 8002d32:	0549      	lsls	r1, r1, #21
 8002d34:	e78b      	b.n	8002c4e <__ieee754_sqrt+0x6a>
 8002d36:	0052      	lsls	r2, r2, #1
 8002d38:	3001      	adds	r0, #1
 8002d3a:	e78b      	b.n	8002c54 <__ieee754_sqrt+0x70>
 8002d3c:	46a0      	mov	r8, r4
 8002d3e:	e7cd      	b.n	8002cdc <__ieee754_sqrt+0xf8>
 8002d40:	7ff00000 	.word	0x7ff00000

08002d44 <fabs>:
 8002d44:	ec53 2b10 	vmov	r2, r3, d0
 8002d48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d4c:	ec43 2b10 	vmov	d0, r2, r3
 8002d50:	4770      	bx	lr

08002d52 <finite>:
 8002d52:	ee10 3a90 	vmov	r3, s1
 8002d56:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8002d5a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8002d5e:	0fc0      	lsrs	r0, r0, #31
 8002d60:	4770      	bx	lr

08002d62 <matherr>:
 8002d62:	2000      	movs	r0, #0
 8002d64:	4770      	bx	lr
	...

08002d68 <nan>:
 8002d68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8002d70 <nan+0x8>
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	00000000 	.word	0x00000000
 8002d74:	7ff80000 	.word	0x7ff80000

08002d78 <rint>:
 8002d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d7a:	ec51 0b10 	vmov	r0, r1, d0
 8002d7e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8002d82:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8002d86:	2e13      	cmp	r6, #19
 8002d88:	ee10 7a10 	vmov	r7, s0
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	4602      	mov	r2, r0
 8002d90:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8002d94:	dc58      	bgt.n	8002e48 <rint+0xd0>
 8002d96:	2e00      	cmp	r6, #0
 8002d98:	da2b      	bge.n	8002df2 <rint+0x7a>
 8002d9a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002d9e:	4302      	orrs	r2, r0
 8002da0:	d023      	beq.n	8002dea <rint+0x72>
 8002da2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8002da6:	4302      	orrs	r2, r0
 8002da8:	4251      	negs	r1, r2
 8002daa:	4311      	orrs	r1, r2
 8002dac:	0b09      	lsrs	r1, r1, #12
 8002dae:	0c5b      	lsrs	r3, r3, #17
 8002db0:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8002db4:	045b      	lsls	r3, r3, #17
 8002db6:	ea41 0703 	orr.w	r7, r1, r3
 8002dba:	4b31      	ldr	r3, [pc, #196]	; (8002e80 <rint+0x108>)
 8002dbc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002dc0:	4639      	mov	r1, r7
 8002dc2:	e9d3 6700 	ldrd	r6, r7, [r3]
 8002dc6:	ee10 0a10 	vmov	r0, s0
 8002dca:	4632      	mov	r2, r6
 8002dcc:	463b      	mov	r3, r7
 8002dce:	f7fd fa01 	bl	80001d4 <__adddf3>
 8002dd2:	e9cd 0100 	strd	r0, r1, [sp]
 8002dd6:	463b      	mov	r3, r7
 8002dd8:	4632      	mov	r2, r6
 8002dda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002dde:	f7fd f9f7 	bl	80001d0 <__aeabi_dsub>
 8002de2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002de6:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8002dea:	ec41 0b10 	vmov	d0, r0, r1
 8002dee:	b003      	add	sp, #12
 8002df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df2:	4c24      	ldr	r4, [pc, #144]	; (8002e84 <rint+0x10c>)
 8002df4:	4134      	asrs	r4, r6
 8002df6:	ea01 0704 	and.w	r7, r1, r4
 8002dfa:	4307      	orrs	r7, r0
 8002dfc:	d0f5      	beq.n	8002dea <rint+0x72>
 8002dfe:	0861      	lsrs	r1, r4, #1
 8002e00:	ea03 0001 	and.w	r0, r3, r1
 8002e04:	4302      	orrs	r2, r0
 8002e06:	d00b      	beq.n	8002e20 <rint+0xa8>
 8002e08:	ea23 0101 	bic.w	r1, r3, r1
 8002e0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e10:	2e13      	cmp	r6, #19
 8002e12:	fa43 f306 	asr.w	r3, r3, r6
 8002e16:	bf0c      	ite	eq
 8002e18:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8002e1c:	2200      	movne	r2, #0
 8002e1e:	430b      	orrs	r3, r1
 8002e20:	4619      	mov	r1, r3
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <rint+0x108>)
 8002e24:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002e28:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002e2c:	4610      	mov	r0, r2
 8002e2e:	462b      	mov	r3, r5
 8002e30:	4622      	mov	r2, r4
 8002e32:	f7fd f9cf 	bl	80001d4 <__adddf3>
 8002e36:	e9cd 0100 	strd	r0, r1, [sp]
 8002e3a:	4622      	mov	r2, r4
 8002e3c:	462b      	mov	r3, r5
 8002e3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002e42:	f7fd f9c5 	bl	80001d0 <__aeabi_dsub>
 8002e46:	e7d0      	b.n	8002dea <rint+0x72>
 8002e48:	2e33      	cmp	r6, #51	; 0x33
 8002e4a:	dd08      	ble.n	8002e5e <rint+0xe6>
 8002e4c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8002e50:	d1cb      	bne.n	8002dea <rint+0x72>
 8002e52:	ee10 2a10 	vmov	r2, s0
 8002e56:	460b      	mov	r3, r1
 8002e58:	f7fd f9bc 	bl	80001d4 <__adddf3>
 8002e5c:	e7c5      	b.n	8002dea <rint+0x72>
 8002e5e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8002e62:	f04f 34ff 	mov.w	r4, #4294967295
 8002e66:	40f4      	lsrs	r4, r6
 8002e68:	4220      	tst	r0, r4
 8002e6a:	d0be      	beq.n	8002dea <rint+0x72>
 8002e6c:	0861      	lsrs	r1, r4, #1
 8002e6e:	420f      	tst	r7, r1
 8002e70:	bf1f      	itttt	ne
 8002e72:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8002e76:	ea27 0101 	bicne.w	r1, r7, r1
 8002e7a:	4132      	asrne	r2, r6
 8002e7c:	430a      	orrne	r2, r1
 8002e7e:	e7cf      	b.n	8002e20 <rint+0xa8>
 8002e80:	08003020 	.word	0x08003020
 8002e84:	000fffff 	.word	0x000fffff

08002e88 <scalbn>:
 8002e88:	b570      	push	{r4, r5, r6, lr}
 8002e8a:	ec55 4b10 	vmov	r4, r5, d0
 8002e8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8002e92:	4606      	mov	r6, r0
 8002e94:	462b      	mov	r3, r5
 8002e96:	b9b2      	cbnz	r2, 8002ec6 <scalbn+0x3e>
 8002e98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8002e9c:	4323      	orrs	r3, r4
 8002e9e:	d03c      	beq.n	8002f1a <scalbn+0x92>
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	4b33      	ldr	r3, [pc, #204]	; (8002f70 <scalbn+0xe8>)
 8002ea4:	4629      	mov	r1, r5
 8002ea6:	ee10 0a10 	vmov	r0, s0
 8002eaa:	f7fd fb45 	bl	8000538 <__aeabi_dmul>
 8002eae:	4a31      	ldr	r2, [pc, #196]	; (8002f74 <scalbn+0xec>)
 8002eb0:	4296      	cmp	r6, r2
 8002eb2:	4604      	mov	r4, r0
 8002eb4:	460d      	mov	r5, r1
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	da13      	bge.n	8002ee2 <scalbn+0x5a>
 8002eba:	a329      	add	r3, pc, #164	; (adr r3, 8002f60 <scalbn+0xd8>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	f7fd fb3a 	bl	8000538 <__aeabi_dmul>
 8002ec4:	e00a      	b.n	8002edc <scalbn+0x54>
 8002ec6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8002eca:	428a      	cmp	r2, r1
 8002ecc:	d10c      	bne.n	8002ee8 <scalbn+0x60>
 8002ece:	ee10 2a10 	vmov	r2, s0
 8002ed2:	462b      	mov	r3, r5
 8002ed4:	4620      	mov	r0, r4
 8002ed6:	4629      	mov	r1, r5
 8002ed8:	f7fd f97c 	bl	80001d4 <__adddf3>
 8002edc:	4604      	mov	r4, r0
 8002ede:	460d      	mov	r5, r1
 8002ee0:	e01b      	b.n	8002f1a <scalbn+0x92>
 8002ee2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8002ee6:	3a36      	subs	r2, #54	; 0x36
 8002ee8:	4432      	add	r2, r6
 8002eea:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8002eee:	428a      	cmp	r2, r1
 8002ef0:	dd0b      	ble.n	8002f0a <scalbn+0x82>
 8002ef2:	ec45 4b11 	vmov	d1, r4, r5
 8002ef6:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8002f68 <scalbn+0xe0>
 8002efa:	f000 f83f 	bl	8002f7c <copysign>
 8002efe:	a31a      	add	r3, pc, #104	; (adr r3, 8002f68 <scalbn+0xe0>)
 8002f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f04:	ec51 0b10 	vmov	r0, r1, d0
 8002f08:	e7da      	b.n	8002ec0 <scalbn+0x38>
 8002f0a:	2a00      	cmp	r2, #0
 8002f0c:	dd08      	ble.n	8002f20 <scalbn+0x98>
 8002f0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8002f12:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002f16:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8002f1a:	ec45 4b10 	vmov	d0, r4, r5
 8002f1e:	bd70      	pop	{r4, r5, r6, pc}
 8002f20:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8002f24:	da0d      	bge.n	8002f42 <scalbn+0xba>
 8002f26:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002f2a:	429e      	cmp	r6, r3
 8002f2c:	ec45 4b11 	vmov	d1, r4, r5
 8002f30:	dce1      	bgt.n	8002ef6 <scalbn+0x6e>
 8002f32:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8002f60 <scalbn+0xd8>
 8002f36:	f000 f821 	bl	8002f7c <copysign>
 8002f3a:	a309      	add	r3, pc, #36	; (adr r3, 8002f60 <scalbn+0xd8>)
 8002f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f40:	e7e0      	b.n	8002f04 <scalbn+0x7c>
 8002f42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8002f46:	3236      	adds	r2, #54	; 0x36
 8002f48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002f4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8002f50:	4620      	mov	r0, r4
 8002f52:	4629      	mov	r1, r5
 8002f54:	2200      	movs	r2, #0
 8002f56:	4b08      	ldr	r3, [pc, #32]	; (8002f78 <scalbn+0xf0>)
 8002f58:	e7b2      	b.n	8002ec0 <scalbn+0x38>
 8002f5a:	bf00      	nop
 8002f5c:	f3af 8000 	nop.w
 8002f60:	c2f8f359 	.word	0xc2f8f359
 8002f64:	01a56e1f 	.word	0x01a56e1f
 8002f68:	8800759c 	.word	0x8800759c
 8002f6c:	7e37e43c 	.word	0x7e37e43c
 8002f70:	43500000 	.word	0x43500000
 8002f74:	ffff3cb0 	.word	0xffff3cb0
 8002f78:	3c900000 	.word	0x3c900000

08002f7c <copysign>:
 8002f7c:	ec53 2b10 	vmov	r2, r3, d0
 8002f80:	ee11 0a90 	vmov	r0, s3
 8002f84:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8002f88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8002f8c:	ea41 0300 	orr.w	r3, r1, r0
 8002f90:	ec43 2b10 	vmov	d0, r2, r3
 8002f94:	4770      	bx	lr
	...

08002f98 <_init>:
 8002f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9a:	bf00      	nop
 8002f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f9e:	bc08      	pop	{r3}
 8002fa0:	469e      	mov	lr, r3
 8002fa2:	4770      	bx	lr

08002fa4 <_fini>:
 8002fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa6:	bf00      	nop
 8002fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002faa:	bc08      	pop	{r3}
 8002fac:	469e      	mov	lr, r3
 8002fae:	4770      	bx	lr
