{"vcs1":{"timestamp_begin":1735930109.426511243, "rt":0.67, "ut":0.38, "st":0.26}}
{"vcselab":{"timestamp_begin":1735930110.255603104, "rt":0.35, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1735930110.735260601, "rt":0.32, "ut":0.18, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735930108.470913560}
{"VCS_COMP_START_TIME": 1735930108.470913560}
{"VCS_COMP_END_TIME": 1735930112.467077170}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355088}}
{"stitch_vcselab": {"peak_mem": 247284}}
