Assertion report generated on: 09-Apr-2024 08:08:34 PM

Assertion summary report for design: rxStateMachine
###################################################

    Target     | Total | Passed | Failed | Vacuous | Hit | Miss
-------------- | ----- | ------ | ------ | ------- | --- | ----
bad_frame_get  |  10   |   0    |   0    |   10    | 0.0 | 1.0 
good_frame_get |   8   |   0    |   0    |    8    | 0.0 | 1.0 
  receiving    |   7   |   0    |   0    |    7    | 0.0 | 1.0 
 receiving_d1  |   2   |   0    |   0    |    2    | 0.0 | 1.0 
   start_da    |   2   |   0    |   0    |    2    | 0.0 | 1.0 
   start_lt    |   3   |   0    |   0    |    3    | 0.0 | 1.0 
wait_crc_check |   7   |   0    |   0    |    7    | 0.0 | 1.0 


Resource usage summary report for the desing: rxStateMachine
############################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.183598        |     904.77    
   Simulation     |       0:00:02.030068        |     969.02    
     D Parse      |       0:00:09.684751        |     969.77    
     Mining       |       0:01:23.763286        |    1056.67    
     Overall      |       0:01:50.095746        |    1056.67    
