<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2524' ll='2526' type='bool llvm::TargetLoweringBase::isNarrowingProfitable(llvm::EVT , llvm::EVT ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2521'>/// Return true if it&apos;s profitable to narrow operations of type VT1 to
  /// VT2. e.g. on x86, it&apos;s profitable to narrow from i32 to i8 but not from
  /// i32 to i16.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2524'>/*VT1*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2524'>/*VT2*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4562' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitANDLikeEN4llvm7SDValueES2_PNS1_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10123' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15ReduceLoadWidthEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='14774' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22ReduceLoadOpStoreWidthEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='864' c='_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28574' c='_ZNK4llvm17X86TargetLowering21isNarrowingProfitableENS_3EVTES1_'/>
