ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:Core/Src/stm32l4xx_hal_msp.c **** 
   2:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32l4xx_hal_msp.c **** /**
   4:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
   5:Core/Src/stm32l4xx_hal_msp.c ****  * @file         stm32l4xx_hal_msp.c
   6:Core/Src/stm32l4xx_hal_msp.c ****  * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32l4xx_hal_msp.c ****  *               and de-Initialization codes.
   8:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
   9:Core/Src/stm32l4xx_hal_msp.c ****  * @attention
  10:Core/Src/stm32l4xx_hal_msp.c ****  *
  11:Core/Src/stm32l4xx_hal_msp.c ****  * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32l4xx_hal_msp.c ****  * All rights reserved.
  13:Core/Src/stm32l4xx_hal_msp.c ****  *
  14:Core/Src/stm32l4xx_hal_msp.c ****  * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32l4xx_hal_msp.c ****  * in the root directory of this software component.
  16:Core/Src/stm32l4xx_hal_msp.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32l4xx_hal_msp.c ****  *
  18:Core/Src/stm32l4xx_hal_msp.c ****  ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****  */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40              		.loc 1 71 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 3


  45              		.loc 1 71 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 71 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 72 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 72 3 view .LVU8
  56              		.loc 1 72 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 72 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 72 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 79 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_I2C_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_I2C_MspInit:
  89              	.LVL0:
  90              	.LFB133:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 4


  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  91              		.loc 1 88 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 168
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 88 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 AAB0     		sub	sp, sp, #168
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 176
 104 0004 0446     		mov	r4, r0
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 89 3 is_stmt 1 view .LVU16
 106              		.loc 1 89 20 is_stmt 0 view .LVU17
 107 0006 0021     		movs	r1, #0
 108 0008 2591     		str	r1, [sp, #148]
 109 000a 2691     		str	r1, [sp, #152]
 110 000c 2791     		str	r1, [sp, #156]
 111 000e 2891     		str	r1, [sp, #160]
 112 0010 2991     		str	r1, [sp, #164]
  90:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 90 3 is_stmt 1 view .LVU18
 114              		.loc 1 90 28 is_stmt 0 view .LVU19
 115 0012 8822     		movs	r2, #136
 116 0014 03A8     		add	r0, sp, #12
 117              	.LVL1:
 118              		.loc 1 90 28 view .LVU20
 119 0016 FFF7FEFF 		bl	memset
 120              	.LVL2:
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 121              		.loc 1 91 3 is_stmt 1 view .LVU21
 122              		.loc 1 91 10 is_stmt 0 view .LVU22
 123 001a 2268     		ldr	r2, [r4]
 124              		.loc 1 91 5 view .LVU23
 125 001c 174B     		ldr	r3, .L11
 126 001e 9A42     		cmp	r2, r3
 127 0020 01D0     		beq	.L9
 128              	.LVL3:
 129              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  98:Core/Src/stm32l4xx_hal_msp.c ****   */
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 100:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 101:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 102:Core/Src/stm32l4xx_hal_msp.c ****     {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 5


 103:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 104:Core/Src/stm32l4xx_hal_msp.c ****     }
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 108:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> I2C3_SCL
 109:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> I2C3_SDA
 110:Core/Src/stm32l4xx_hal_msp.c ****     */
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 120:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c ****   }
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c **** }
 130              		.loc 1 126 1 view .LVU24
 131 0022 2AB0     		add	sp, sp, #168
 132              	.LCFI4:
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0024 10BD     		pop	{r4, pc}
 137              	.LVL4:
 138              	.L9:
 139              	.LCFI5:
 140              		.cfi_restore_state
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 141              		.loc 1 99 5 is_stmt 1 view .LVU25
  99:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 142              		.loc 1 99 40 is_stmt 0 view .LVU26
 143 0026 4FF48073 		mov	r3, #256
 144 002a 0393     		str	r3, [sp, #12]
 100:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 145              		.loc 1 100 5 is_stmt 1 view .LVU27
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 146              		.loc 1 101 5 view .LVU28
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 147              		.loc 1 101 9 is_stmt 0 view .LVU29
 148 002c 03A8     		add	r0, sp, #12
 149 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 150              	.LVL5:
 101:Core/Src/stm32l4xx_hal_msp.c ****     {
 151              		.loc 1 101 8 view .LVU30
 152 0032 00BB     		cbnz	r0, .L10
 153              	.L7:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 154              		.loc 1 106 5 is_stmt 1 view .LVU31
 155              	.LBB4:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 6


 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 156              		.loc 1 106 5 view .LVU32
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 157              		.loc 1 106 5 view .LVU33
 158 0034 124C     		ldr	r4, .L11+4
 159              	.LVL6:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 160              		.loc 1 106 5 is_stmt 0 view .LVU34
 161 0036 E36C     		ldr	r3, [r4, #76]
 162 0038 43F00403 		orr	r3, r3, #4
 163 003c E364     		str	r3, [r4, #76]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 164              		.loc 1 106 5 is_stmt 1 view .LVU35
 165 003e E36C     		ldr	r3, [r4, #76]
 166 0040 03F00403 		and	r3, r3, #4
 167 0044 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 168              		.loc 1 106 5 view .LVU36
 169 0046 019B     		ldr	r3, [sp, #4]
 170              	.LBE4:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 171              		.loc 1 106 5 view .LVU37
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 172              		.loc 1 111 5 view .LVU38
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 173              		.loc 1 111 25 is_stmt 0 view .LVU39
 174 0048 0323     		movs	r3, #3
 175 004a 2593     		str	r3, [sp, #148]
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 112 5 is_stmt 1 view .LVU40
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 112 26 is_stmt 0 view .LVU41
 178 004c 1222     		movs	r2, #18
 179 004e 2692     		str	r2, [sp, #152]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180              		.loc 1 113 5 is_stmt 1 view .LVU42
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 181              		.loc 1 113 26 is_stmt 0 view .LVU43
 182 0050 0022     		movs	r2, #0
 183 0052 2792     		str	r2, [sp, #156]
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 184              		.loc 1 114 5 is_stmt 1 view .LVU44
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 185              		.loc 1 114 27 is_stmt 0 view .LVU45
 186 0054 2893     		str	r3, [sp, #160]
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 187              		.loc 1 115 5 is_stmt 1 view .LVU46
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 188              		.loc 1 115 31 is_stmt 0 view .LVU47
 189 0056 0423     		movs	r3, #4
 190 0058 2993     		str	r3, [sp, #164]
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 191              		.loc 1 116 5 is_stmt 1 view .LVU48
 192 005a 25A9     		add	r1, sp, #148
 193 005c 0948     		ldr	r0, .L11+8
 194 005e FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL7:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 7


 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 196              		.loc 1 119 5 view .LVU49
 197              	.LBB5:
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 198              		.loc 1 119 5 view .LVU50
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 199              		.loc 1 119 5 view .LVU51
 200 0062 A36D     		ldr	r3, [r4, #88]
 201 0064 43F40003 		orr	r3, r3, #8388608
 202 0068 A365     		str	r3, [r4, #88]
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 203              		.loc 1 119 5 view .LVU52
 204 006a A36D     		ldr	r3, [r4, #88]
 205 006c 03F40003 		and	r3, r3, #8388608
 206 0070 0293     		str	r3, [sp, #8]
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 207              		.loc 1 119 5 view .LVU53
 208 0072 029B     		ldr	r3, [sp, #8]
 209              	.LBE5:
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 210              		.loc 1 119 5 view .LVU54
 211              		.loc 1 126 1 is_stmt 0 view .LVU55
 212 0074 D5E7     		b	.L5
 213              	.LVL8:
 214              	.L10:
 103:Core/Src/stm32l4xx_hal_msp.c ****     }
 215              		.loc 1 103 7 is_stmt 1 view .LVU56
 216 0076 FFF7FEFF 		bl	Error_Handler
 217              	.LVL9:
 218 007a DBE7     		b	.L7
 219              	.L12:
 220              		.align	2
 221              	.L11:
 222 007c 005C0040 		.word	1073765376
 223 0080 00100240 		.word	1073876992
 224 0084 00080048 		.word	1207961600
 225              		.cfi_endproc
 226              	.LFE133:
 228              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_I2C_MspDeInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	HAL_I2C_MspDeInit:
 236              	.LVL10:
 237              	.LFB134:
 127:Core/Src/stm32l4xx_hal_msp.c **** 
 128:Core/Src/stm32l4xx_hal_msp.c **** /**
 129:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 130:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 131:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 132:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32l4xx_hal_msp.c **** */
 134:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 135:Core/Src/stm32l4xx_hal_msp.c **** {
 238              		.loc 1 135 1 view -0
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 8


 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 136:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 242              		.loc 1 136 3 view .LVU58
 243              		.loc 1 136 10 is_stmt 0 view .LVU59
 244 0000 0268     		ldr	r2, [r0]
 245              		.loc 1 136 5 view .LVU60
 246 0002 0A4B     		ldr	r3, .L20
 247 0004 9A42     		cmp	r2, r3
 248 0006 00D0     		beq	.L19
 249 0008 7047     		bx	lr
 250              	.L19:
 135:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 251              		.loc 1 135 1 view .LVU61
 252 000a 10B5     		push	{r4, lr}
 253              	.LCFI6:
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 137:Core/Src/stm32l4xx_hal_msp.c ****   {
 138:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 141:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 142:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 257              		.loc 1 142 5 is_stmt 1 view .LVU62
 258 000c 084A     		ldr	r2, .L20+4
 259 000e 936D     		ldr	r3, [r2, #88]
 260 0010 23F40003 		bic	r3, r3, #8388608
 261 0014 9365     		str	r3, [r2, #88]
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 145:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> I2C3_SCL
 146:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> I2C3_SDA
 147:Core/Src/stm32l4xx_hal_msp.c ****     */
 148:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 262              		.loc 1 148 5 view .LVU63
 263 0016 074C     		ldr	r4, .L20+8
 264 0018 0121     		movs	r1, #1
 265 001a 2046     		mov	r0, r4
 266              	.LVL11:
 267              		.loc 1 148 5 is_stmt 0 view .LVU64
 268 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 269              	.LVL12:
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 150:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 270              		.loc 1 150 5 is_stmt 1 view .LVU65
 271 0020 0221     		movs	r1, #2
 272 0022 2046     		mov	r0, r4
 273 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL13:
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 155:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 9


 156:Core/Src/stm32l4xx_hal_msp.c **** 
 157:Core/Src/stm32l4xx_hal_msp.c **** }
 275              		.loc 1 157 1 is_stmt 0 view .LVU66
 276 0028 10BD     		pop	{r4, pc}
 277              	.L21:
 278 002a 00BF     		.align	2
 279              	.L20:
 280 002c 005C0040 		.word	1073765376
 281 0030 00100240 		.word	1073876992
 282 0034 00080048 		.word	1207961600
 283              		.cfi_endproc
 284              	.LFE134:
 286              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_RNG_MspInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_RNG_MspInit:
 294              	.LVL14:
 295              	.LFB135:
 158:Core/Src/stm32l4xx_hal_msp.c **** 
 159:Core/Src/stm32l4xx_hal_msp.c **** /**
 160:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP Initialization
 161:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 162:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 163:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 164:Core/Src/stm32l4xx_hal_msp.c **** */
 165:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 166:Core/Src/stm32l4xx_hal_msp.c **** {
 296              		.loc 1 166 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 144
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 166 1 is_stmt 0 view .LVU68
 301 0000 10B5     		push	{r4, lr}
 302              	.LCFI7:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 306 0002 A4B0     		sub	sp, sp, #144
 307              	.LCFI8:
 308              		.cfi_def_cfa_offset 152
 309 0004 0446     		mov	r4, r0
 167:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 310              		.loc 1 167 3 is_stmt 1 view .LVU69
 311              		.loc 1 167 28 is_stmt 0 view .LVU70
 312 0006 8822     		movs	r2, #136
 313 0008 0021     		movs	r1, #0
 314 000a 02A8     		add	r0, sp, #8
 315              	.LVL15:
 316              		.loc 1 167 28 view .LVU71
 317 000c FFF7FEFF 		bl	memset
 318              	.LVL16:
 168:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 319              		.loc 1 168 3 is_stmt 1 view .LVU72
 320              		.loc 1 168 10 is_stmt 0 view .LVU73
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 10


 321 0010 2268     		ldr	r2, [r4]
 322              		.loc 1 168 5 view .LVU74
 323 0012 154B     		ldr	r3, .L28
 324 0014 9A42     		cmp	r2, r3
 325 0016 01D0     		beq	.L26
 326              	.L22:
 169:Core/Src/stm32l4xx_hal_msp.c ****   {
 170:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 172:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 175:Core/Src/stm32l4xx_hal_msp.c ****   */
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 184:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 185:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 186:Core/Src/stm32l4xx_hal_msp.c ****     {
 187:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 188:Core/Src/stm32l4xx_hal_msp.c ****     }
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 191:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 192:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 193:Core/Src/stm32l4xx_hal_msp.c **** 
 194:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 195:Core/Src/stm32l4xx_hal_msp.c **** 
 196:Core/Src/stm32l4xx_hal_msp.c ****   }
 197:Core/Src/stm32l4xx_hal_msp.c **** 
 198:Core/Src/stm32l4xx_hal_msp.c **** }
 327              		.loc 1 198 1 view .LVU75
 328 0018 24B0     		add	sp, sp, #144
 329              	.LCFI9:
 330              		.cfi_remember_state
 331              		.cfi_def_cfa_offset 8
 332              		@ sp needed
 333 001a 10BD     		pop	{r4, pc}
 334              	.LVL17:
 335              	.L26:
 336              	.LCFI10:
 337              		.cfi_restore_state
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 338              		.loc 1 176 5 is_stmt 1 view .LVU76
 176:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 339              		.loc 1 176 40 is_stmt 0 view .LVU77
 340 001c 4FF48023 		mov	r3, #262144
 341 0020 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 342              		.loc 1 177 5 is_stmt 1 view .LVU78
 177:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 343              		.loc 1 177 37 is_stmt 0 view .LVU79
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 11


 344 0022 4FF08063 		mov	r3, #67108864
 345 0026 1F93     		str	r3, [sp, #124]
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 346              		.loc 1 178 5 is_stmt 1 view .LVU80
 178:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 347              		.loc 1 178 41 is_stmt 0 view .LVU81
 348 0028 0223     		movs	r3, #2
 349 002a 0393     		str	r3, [sp, #12]
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 350              		.loc 1 179 5 is_stmt 1 view .LVU82
 179:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 351              		.loc 1 179 36 is_stmt 0 view .LVU83
 352 002c 0122     		movs	r2, #1
 353 002e 0492     		str	r2, [sp, #16]
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 354              		.loc 1 180 5 is_stmt 1 view .LVU84
 180:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 355              		.loc 1 180 36 is_stmt 0 view .LVU85
 356 0030 0822     		movs	r2, #8
 357 0032 0592     		str	r2, [sp, #20]
 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 358              		.loc 1 181 5 is_stmt 1 view .LVU86
 181:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 359              		.loc 1 181 36 is_stmt 0 view .LVU87
 360 0034 0722     		movs	r2, #7
 361 0036 0692     		str	r2, [sp, #24]
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 362              		.loc 1 182 5 is_stmt 1 view .LVU88
 182:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 363              		.loc 1 182 36 is_stmt 0 view .LVU89
 364 0038 0422     		movs	r2, #4
 365 003a 0792     		str	r2, [sp, #28]
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 366              		.loc 1 183 5 is_stmt 1 view .LVU90
 183:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 367              		.loc 1 183 36 is_stmt 0 view .LVU91
 368 003c 0893     		str	r3, [sp, #32]
 184:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 369              		.loc 1 184 5 is_stmt 1 view .LVU92
 184:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 370              		.loc 1 184 43 is_stmt 0 view .LVU93
 371 003e 4FF48013 		mov	r3, #1048576
 372 0042 0993     		str	r3, [sp, #36]
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 373              		.loc 1 185 5 is_stmt 1 view .LVU94
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 374              		.loc 1 185 9 is_stmt 0 view .LVU95
 375 0044 02A8     		add	r0, sp, #8
 376 0046 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 377              	.LVL18:
 185:Core/Src/stm32l4xx_hal_msp.c ****     {
 378              		.loc 1 185 8 view .LVU96
 379 004a 50B9     		cbnz	r0, .L27
 380              	.L24:
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 381              		.loc 1 191 5 is_stmt 1 view .LVU97
 382              	.LBB6:
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 12


 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 383              		.loc 1 191 5 view .LVU98
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 384              		.loc 1 191 5 view .LVU99
 385 004c 074B     		ldr	r3, .L28+4
 386 004e DA6C     		ldr	r2, [r3, #76]
 387 0050 42F48022 		orr	r2, r2, #262144
 388 0054 DA64     		str	r2, [r3, #76]
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 389              		.loc 1 191 5 view .LVU100
 390 0056 DB6C     		ldr	r3, [r3, #76]
 391 0058 03F48023 		and	r3, r3, #262144
 392 005c 0193     		str	r3, [sp, #4]
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 393              		.loc 1 191 5 view .LVU101
 394 005e 019B     		ldr	r3, [sp, #4]
 395              	.LBE6:
 191:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 396              		.loc 1 191 5 view .LVU102
 397              		.loc 1 198 1 is_stmt 0 view .LVU103
 398 0060 DAE7     		b	.L22
 399              	.L27:
 187:Core/Src/stm32l4xx_hal_msp.c ****     }
 400              		.loc 1 187 7 is_stmt 1 view .LVU104
 401 0062 FFF7FEFF 		bl	Error_Handler
 402              	.LVL19:
 403 0066 F1E7     		b	.L24
 404              	.L29:
 405              		.align	2
 406              	.L28:
 407 0068 00080650 		.word	1342572544
 408 006c 00100240 		.word	1073876992
 409              		.cfi_endproc
 410              	.LFE135:
 412              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 413              		.align	1
 414              		.global	HAL_RNG_MspDeInit
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	HAL_RNG_MspDeInit:
 420              	.LVL20:
 421              	.LFB136:
 199:Core/Src/stm32l4xx_hal_msp.c **** 
 200:Core/Src/stm32l4xx_hal_msp.c **** /**
 201:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 202:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 203:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 204:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 205:Core/Src/stm32l4xx_hal_msp.c **** */
 206:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 207:Core/Src/stm32l4xx_hal_msp.c **** {
 422              		.loc 1 207 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 13


 208:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 427              		.loc 1 208 3 view .LVU106
 428              		.loc 1 208 10 is_stmt 0 view .LVU107
 429 0000 0268     		ldr	r2, [r0]
 430              		.loc 1 208 5 view .LVU108
 431 0002 054B     		ldr	r3, .L33
 432 0004 9A42     		cmp	r2, r3
 433 0006 00D0     		beq	.L32
 434              	.L30:
 209:Core/Src/stm32l4xx_hal_msp.c ****   {
 210:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 212:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 213:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 216:Core/Src/stm32l4xx_hal_msp.c **** 
 217:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 218:Core/Src/stm32l4xx_hal_msp.c ****   }
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c **** }
 435              		.loc 1 220 1 view .LVU109
 436 0008 7047     		bx	lr
 437              	.L32:
 214:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 438              		.loc 1 214 5 is_stmt 1 view .LVU110
 439 000a 044A     		ldr	r2, .L33+4
 440 000c D36C     		ldr	r3, [r2, #76]
 441 000e 23F48023 		bic	r3, r3, #262144
 442 0012 D364     		str	r3, [r2, #76]
 443              		.loc 1 220 1 is_stmt 0 view .LVU111
 444 0014 F8E7     		b	.L30
 445              	.L34:
 446 0016 00BF     		.align	2
 447              	.L33:
 448 0018 00080650 		.word	1342572544
 449 001c 00100240 		.word	1073876992
 450              		.cfi_endproc
 451              	.LFE136:
 453              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 454              		.align	1
 455              		.global	HAL_TIM_Base_MspInit
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	HAL_TIM_Base_MspInit:
 461              	.LVL21:
 462              	.LFB137:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c **** /**
 223:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 224:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 225:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 226:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 227:Core/Src/stm32l4xx_hal_msp.c **** */
 228:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 229:Core/Src/stm32l4xx_hal_msp.c **** {
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 14


 463              		.loc 1 229 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 8
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 230:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 467              		.loc 1 230 3 view .LVU113
 468              		.loc 1 230 15 is_stmt 0 view .LVU114
 469 0000 0268     		ldr	r2, [r0]
 470              		.loc 1 230 5 view .LVU115
 471 0002 0E4B     		ldr	r3, .L42
 472 0004 9A42     		cmp	r2, r3
 473 0006 00D0     		beq	.L41
 474 0008 7047     		bx	lr
 475              	.L41:
 229:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 476              		.loc 1 229 1 view .LVU116
 477 000a 00B5     		push	{lr}
 478              	.LCFI11:
 479              		.cfi_def_cfa_offset 4
 480              		.cfi_offset 14, -4
 481 000c 83B0     		sub	sp, sp, #12
 482              	.LCFI12:
 483              		.cfi_def_cfa_offset 16
 231:Core/Src/stm32l4xx_hal_msp.c ****   {
 232:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 233:Core/Src/stm32l4xx_hal_msp.c **** 
 234:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 235:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 236:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 484              		.loc 1 236 5 is_stmt 1 view .LVU117
 485              	.LBB7:
 486              		.loc 1 236 5 view .LVU118
 487              		.loc 1 236 5 view .LVU119
 488 000e 03F50333 		add	r3, r3, #134144
 489 0012 9A6D     		ldr	r2, [r3, #88]
 490 0014 42F00202 		orr	r2, r2, #2
 491 0018 9A65     		str	r2, [r3, #88]
 492              		.loc 1 236 5 view .LVU120
 493 001a 9B6D     		ldr	r3, [r3, #88]
 494 001c 03F00203 		and	r3, r3, #2
 495 0020 0193     		str	r3, [sp, #4]
 496              		.loc 1 236 5 view .LVU121
 497 0022 019B     		ldr	r3, [sp, #4]
 498              	.LBE7:
 499              		.loc 1 236 5 view .LVU122
 237:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 238:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 500              		.loc 1 238 5 view .LVU123
 501 0024 0022     		movs	r2, #0
 502 0026 1146     		mov	r1, r2
 503 0028 1D20     		movs	r0, #29
 504              	.LVL22:
 505              		.loc 1 238 5 is_stmt 0 view .LVU124
 506 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 507              	.LVL23:
 239:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 508              		.loc 1 239 5 is_stmt 1 view .LVU125
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 15


 509 002e 1D20     		movs	r0, #29
 510 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 511              	.LVL24:
 240:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****   }
 245:Core/Src/stm32l4xx_hal_msp.c **** 
 246:Core/Src/stm32l4xx_hal_msp.c **** }
 512              		.loc 1 246 1 is_stmt 0 view .LVU126
 513 0034 03B0     		add	sp, sp, #12
 514              	.LCFI13:
 515              		.cfi_def_cfa_offset 4
 516              		@ sp needed
 517 0036 5DF804FB 		ldr	pc, [sp], #4
 518              	.L43:
 519 003a 00BF     		.align	2
 520              	.L42:
 521 003c 00040040 		.word	1073742848
 522              		.cfi_endproc
 523              	.LFE137:
 525              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_TIM_Base_MspDeInit
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	HAL_TIM_Base_MspDeInit:
 533              	.LVL25:
 534              	.LFB138:
 247:Core/Src/stm32l4xx_hal_msp.c **** 
 248:Core/Src/stm32l4xx_hal_msp.c **** /**
 249:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 250:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 251:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 252:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 253:Core/Src/stm32l4xx_hal_msp.c **** */
 254:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 255:Core/Src/stm32l4xx_hal_msp.c **** {
 535              		.loc 1 255 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		.loc 1 255 1 is_stmt 0 view .LVU128
 540 0000 08B5     		push	{r3, lr}
 541              	.LCFI14:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 3, -8
 544              		.cfi_offset 14, -4
 256:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 545              		.loc 1 256 3 is_stmt 1 view .LVU129
 546              		.loc 1 256 15 is_stmt 0 view .LVU130
 547 0002 0268     		ldr	r2, [r0]
 548              		.loc 1 256 5 view .LVU131
 549 0004 064B     		ldr	r3, .L48
 550 0006 9A42     		cmp	r2, r3
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 16


 551 0008 00D0     		beq	.L47
 552              	.LVL26:
 553              	.L44:
 257:Core/Src/stm32l4xx_hal_msp.c ****   {
 258:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 261:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 262:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 263:Core/Src/stm32l4xx_hal_msp.c **** 
 264:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 265:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 266:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 268:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 269:Core/Src/stm32l4xx_hal_msp.c ****   }
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 271:Core/Src/stm32l4xx_hal_msp.c **** }
 554              		.loc 1 271 1 view .LVU132
 555 000a 08BD     		pop	{r3, pc}
 556              	.LVL27:
 557              	.L47:
 262:Core/Src/stm32l4xx_hal_msp.c **** 
 558              		.loc 1 262 5 is_stmt 1 view .LVU133
 559 000c 054A     		ldr	r2, .L48+4
 560 000e 936D     		ldr	r3, [r2, #88]
 561 0010 23F00203 		bic	r3, r3, #2
 562 0014 9365     		str	r3, [r2, #88]
 265:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 563              		.loc 1 265 5 view .LVU134
 564 0016 1D20     		movs	r0, #29
 565              	.LVL28:
 265:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 566              		.loc 1 265 5 is_stmt 0 view .LVU135
 567 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 568              	.LVL29:
 569              		.loc 1 271 1 view .LVU136
 570 001c F5E7     		b	.L44
 571              	.L49:
 572 001e 00BF     		.align	2
 573              	.L48:
 574 0020 00040040 		.word	1073742848
 575 0024 00100240 		.word	1073876992
 576              		.cfi_endproc
 577              	.LFE138:
 579              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 580              		.align	1
 581              		.global	HAL_UART_MspInit
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	HAL_UART_MspInit:
 587              	.LVL30:
 588              	.LFB139:
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 273:Core/Src/stm32l4xx_hal_msp.c **** /**
 274:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 17


 275:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 276:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 277:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 278:Core/Src/stm32l4xx_hal_msp.c **** */
 279:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 280:Core/Src/stm32l4xx_hal_msp.c **** {
 589              		.loc 1 280 1 is_stmt 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 176
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		.loc 1 280 1 is_stmt 0 view .LVU138
 594 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 595              	.LCFI15:
 596              		.cfi_def_cfa_offset 20
 597              		.cfi_offset 4, -20
 598              		.cfi_offset 5, -16
 599              		.cfi_offset 6, -12
 600              		.cfi_offset 7, -8
 601              		.cfi_offset 14, -4
 602 0002 ADB0     		sub	sp, sp, #180
 603              	.LCFI16:
 604              		.cfi_def_cfa_offset 200
 605 0004 0446     		mov	r4, r0
 281:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 606              		.loc 1 281 3 is_stmt 1 view .LVU139
 607              		.loc 1 281 20 is_stmt 0 view .LVU140
 608 0006 0021     		movs	r1, #0
 609 0008 2791     		str	r1, [sp, #156]
 610 000a 2891     		str	r1, [sp, #160]
 611 000c 2991     		str	r1, [sp, #164]
 612 000e 2A91     		str	r1, [sp, #168]
 613 0010 2B91     		str	r1, [sp, #172]
 282:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 614              		.loc 1 282 3 is_stmt 1 view .LVU141
 615              		.loc 1 282 28 is_stmt 0 view .LVU142
 616 0012 8822     		movs	r2, #136
 617 0014 05A8     		add	r0, sp, #20
 618              	.LVL31:
 619              		.loc 1 282 28 view .LVU143
 620 0016 FFF7FEFF 		bl	memset
 621              	.LVL32:
 283:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 622              		.loc 1 283 3 is_stmt 1 view .LVU144
 623              		.loc 1 283 11 is_stmt 0 view .LVU145
 624 001a 2368     		ldr	r3, [r4]
 625              		.loc 1 283 5 view .LVU146
 626 001c 394A     		ldr	r2, .L60
 627 001e 9342     		cmp	r3, r2
 628 0020 04D0     		beq	.L56
 284:Core/Src/stm32l4xx_hal_msp.c ****   {
 285:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 286:Core/Src/stm32l4xx_hal_msp.c **** 
 287:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 288:Core/Src/stm32l4xx_hal_msp.c **** 
 289:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 290:Core/Src/stm32l4xx_hal_msp.c ****   */
 291:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 18


 292:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 293:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 294:Core/Src/stm32l4xx_hal_msp.c ****     {
 295:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 296:Core/Src/stm32l4xx_hal_msp.c ****     }
 297:Core/Src/stm32l4xx_hal_msp.c **** 
 298:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 299:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 300:Core/Src/stm32l4xx_hal_msp.c **** 
 301:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 302:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 303:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 304:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 305:Core/Src/stm32l4xx_hal_msp.c ****     */
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 310:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 311:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 314:Core/Src/stm32l4xx_hal_msp.c **** 
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 316:Core/Src/stm32l4xx_hal_msp.c ****   }
 317:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 629              		.loc 1 317 8 is_stmt 1 view .LVU147
 630              		.loc 1 317 10 is_stmt 0 view .LVU148
 631 0022 394A     		ldr	r2, .L60+4
 632 0024 9342     		cmp	r3, r2
 633 0026 2DD0     		beq	.L57
 634              	.LVL33:
 635              	.L50:
 318:Core/Src/stm32l4xx_hal_msp.c ****   {
 319:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 320:Core/Src/stm32l4xx_hal_msp.c **** 
 321:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 322:Core/Src/stm32l4xx_hal_msp.c **** 
 323:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 324:Core/Src/stm32l4xx_hal_msp.c ****   */
 325:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 326:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 327:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 328:Core/Src/stm32l4xx_hal_msp.c ****     {
 329:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 330:Core/Src/stm32l4xx_hal_msp.c ****     }
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 332:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 333:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 336:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 337:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 338:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> USART3_TX
 339:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 340:Core/Src/stm32l4xx_hal_msp.c ****     */
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 19


 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 345:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 346:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 348:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 349:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 350:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 351:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 353:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 354:Core/Src/stm32l4xx_hal_msp.c **** 
 355:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 356:Core/Src/stm32l4xx_hal_msp.c **** 
 357:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 358:Core/Src/stm32l4xx_hal_msp.c ****   }
 359:Core/Src/stm32l4xx_hal_msp.c **** 
 360:Core/Src/stm32l4xx_hal_msp.c **** }
 636              		.loc 1 360 1 view .LVU149
 637 0028 2DB0     		add	sp, sp, #180
 638              	.LCFI17:
 639              		.cfi_remember_state
 640              		.cfi_def_cfa_offset 20
 641              		@ sp needed
 642 002a F0BD     		pop	{r4, r5, r6, r7, pc}
 643              	.LVL34:
 644              	.L56:
 645              	.LCFI18:
 646              		.cfi_restore_state
 291:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 647              		.loc 1 291 5 is_stmt 1 view .LVU150
 291:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 648              		.loc 1 291 40 is_stmt 0 view .LVU151
 649 002c 0223     		movs	r3, #2
 650 002e 0593     		str	r3, [sp, #20]
 292:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 651              		.loc 1 292 5 is_stmt 1 view .LVU152
 293:Core/Src/stm32l4xx_hal_msp.c ****     {
 652              		.loc 1 293 5 view .LVU153
 293:Core/Src/stm32l4xx_hal_msp.c ****     {
 653              		.loc 1 293 9 is_stmt 0 view .LVU154
 654 0030 05A8     		add	r0, sp, #20
 655 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 656              	.LVL35:
 293:Core/Src/stm32l4xx_hal_msp.c ****     {
 657              		.loc 1 293 8 view .LVU155
 658 0036 10BB     		cbnz	r0, .L58
 659              	.L52:
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 660              		.loc 1 299 5 is_stmt 1 view .LVU156
 661              	.LBB8:
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 662              		.loc 1 299 5 view .LVU157
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 663              		.loc 1 299 5 view .LVU158
 664 0038 344B     		ldr	r3, .L60+8
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 20


 665 003a 9A6D     		ldr	r2, [r3, #88]
 666 003c 42F40032 		orr	r2, r2, #131072
 667 0040 9A65     		str	r2, [r3, #88]
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 668              		.loc 1 299 5 view .LVU159
 669 0042 9A6D     		ldr	r2, [r3, #88]
 670 0044 02F40032 		and	r2, r2, #131072
 671 0048 0092     		str	r2, [sp]
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 672              		.loc 1 299 5 view .LVU160
 673 004a 009A     		ldr	r2, [sp]
 674              	.LBE8:
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 675              		.loc 1 299 5 view .LVU161
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 676              		.loc 1 301 5 view .LVU162
 677              	.LBB9:
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 678              		.loc 1 301 5 view .LVU163
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 679              		.loc 1 301 5 view .LVU164
 680 004c DA6C     		ldr	r2, [r3, #76]
 681 004e 42F00102 		orr	r2, r2, #1
 682 0052 DA64     		str	r2, [r3, #76]
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 683              		.loc 1 301 5 view .LVU165
 684 0054 DB6C     		ldr	r3, [r3, #76]
 685 0056 03F00103 		and	r3, r3, #1
 686 005a 0193     		str	r3, [sp, #4]
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 687              		.loc 1 301 5 view .LVU166
 688 005c 019B     		ldr	r3, [sp, #4]
 689              	.LBE9:
 301:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 690              		.loc 1 301 5 view .LVU167
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 691              		.loc 1 306 5 view .LVU168
 306:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 692              		.loc 1 306 25 is_stmt 0 view .LVU169
 693 005e 0C23     		movs	r3, #12
 694 0060 2793     		str	r3, [sp, #156]
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 695              		.loc 1 307 5 is_stmt 1 view .LVU170
 307:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 696              		.loc 1 307 26 is_stmt 0 view .LVU171
 697 0062 0223     		movs	r3, #2
 698 0064 2893     		str	r3, [sp, #160]
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 699              		.loc 1 308 5 is_stmt 1 view .LVU172
 308:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 700              		.loc 1 308 26 is_stmt 0 view .LVU173
 701 0066 0023     		movs	r3, #0
 702 0068 2993     		str	r3, [sp, #164]
 309:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 703              		.loc 1 309 5 is_stmt 1 view .LVU174
 309:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 704              		.loc 1 309 27 is_stmt 0 view .LVU175
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 21


 705 006a 0323     		movs	r3, #3
 706 006c 2A93     		str	r3, [sp, #168]
 310:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 707              		.loc 1 310 5 is_stmt 1 view .LVU176
 310:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 708              		.loc 1 310 31 is_stmt 0 view .LVU177
 709 006e 0723     		movs	r3, #7
 710 0070 2B93     		str	r3, [sp, #172]
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 711              		.loc 1 311 5 is_stmt 1 view .LVU178
 712 0072 27A9     		add	r1, sp, #156
 713 0074 4FF09040 		mov	r0, #1207959552
 714 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 715              	.LVL36:
 716 007c D4E7     		b	.L50
 717              	.L58:
 295:Core/Src/stm32l4xx_hal_msp.c ****     }
 718              		.loc 1 295 7 view .LVU179
 719 007e FFF7FEFF 		bl	Error_Handler
 720              	.LVL37:
 721 0082 D9E7     		b	.L52
 722              	.L57:
 325:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 723              		.loc 1 325 5 view .LVU180
 325:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 724              		.loc 1 325 40 is_stmt 0 view .LVU181
 725 0084 0423     		movs	r3, #4
 726 0086 0593     		str	r3, [sp, #20]
 326:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 727              		.loc 1 326 5 is_stmt 1 view .LVU182
 327:Core/Src/stm32l4xx_hal_msp.c ****     {
 728              		.loc 1 327 5 view .LVU183
 327:Core/Src/stm32l4xx_hal_msp.c ****     {
 729              		.loc 1 327 9 is_stmt 0 view .LVU184
 730 0088 05A8     		add	r0, sp, #20
 731 008a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 732              	.LVL38:
 327:Core/Src/stm32l4xx_hal_msp.c ****     {
 733              		.loc 1 327 8 view .LVU185
 734 008e 0028     		cmp	r0, #0
 735 0090 35D1     		bne	.L59
 736              	.L54:
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 737              		.loc 1 333 5 is_stmt 1 view .LVU186
 738              	.LBB10:
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 739              		.loc 1 333 5 view .LVU187
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 740              		.loc 1 333 5 view .LVU188
 741 0092 1E4B     		ldr	r3, .L60+8
 742 0094 9A6D     		ldr	r2, [r3, #88]
 743 0096 42F48022 		orr	r2, r2, #262144
 744 009a 9A65     		str	r2, [r3, #88]
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 745              		.loc 1 333 5 view .LVU189
 746 009c 9A6D     		ldr	r2, [r3, #88]
 747 009e 02F48022 		and	r2, r2, #262144
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 22


 748 00a2 0292     		str	r2, [sp, #8]
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 749              		.loc 1 333 5 view .LVU190
 750 00a4 029A     		ldr	r2, [sp, #8]
 751              	.LBE10:
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 752              		.loc 1 333 5 view .LVU191
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 753              		.loc 1 335 5 view .LVU192
 754              	.LBB11:
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 755              		.loc 1 335 5 view .LVU193
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 756              		.loc 1 335 5 view .LVU194
 757 00a6 DA6C     		ldr	r2, [r3, #76]
 758 00a8 42F00402 		orr	r2, r2, #4
 759 00ac DA64     		str	r2, [r3, #76]
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 760              		.loc 1 335 5 view .LVU195
 761 00ae DA6C     		ldr	r2, [r3, #76]
 762 00b0 02F00402 		and	r2, r2, #4
 763 00b4 0392     		str	r2, [sp, #12]
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 764              		.loc 1 335 5 view .LVU196
 765 00b6 039A     		ldr	r2, [sp, #12]
 766              	.LBE11:
 335:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 767              		.loc 1 335 5 view .LVU197
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 768              		.loc 1 336 5 view .LVU198
 769              	.LBB12:
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 770              		.loc 1 336 5 view .LVU199
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 771              		.loc 1 336 5 view .LVU200
 772 00b8 DA6C     		ldr	r2, [r3, #76]
 773 00ba 42F00202 		orr	r2, r2, #2
 774 00be DA64     		str	r2, [r3, #76]
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 775              		.loc 1 336 5 view .LVU201
 776 00c0 DB6C     		ldr	r3, [r3, #76]
 777 00c2 03F00203 		and	r3, r3, #2
 778 00c6 0493     		str	r3, [sp, #16]
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 779              		.loc 1 336 5 view .LVU202
 780 00c8 049B     		ldr	r3, [sp, #16]
 781              	.LBE12:
 336:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 782              		.loc 1 336 5 view .LVU203
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 783              		.loc 1 341 5 view .LVU204
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 784              		.loc 1 341 25 is_stmt 0 view .LVU205
 785 00ca 1023     		movs	r3, #16
 786 00cc 2793     		str	r3, [sp, #156]
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 787              		.loc 1 342 5 is_stmt 1 view .LVU206
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 23


 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 788              		.loc 1 342 26 is_stmt 0 view .LVU207
 789 00ce 0227     		movs	r7, #2
 790 00d0 2897     		str	r7, [sp, #160]
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 791              		.loc 1 343 5 is_stmt 1 view .LVU208
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 792              		.loc 1 343 26 is_stmt 0 view .LVU209
 793 00d2 0026     		movs	r6, #0
 794 00d4 2996     		str	r6, [sp, #164]
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 795              		.loc 1 344 5 is_stmt 1 view .LVU210
 344:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 796              		.loc 1 344 27 is_stmt 0 view .LVU211
 797 00d6 0325     		movs	r5, #3
 798 00d8 2A95     		str	r5, [sp, #168]
 345:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 799              		.loc 1 345 5 is_stmt 1 view .LVU212
 345:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800              		.loc 1 345 31 is_stmt 0 view .LVU213
 801 00da 0724     		movs	r4, #7
 802              	.LVL39:
 345:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 803              		.loc 1 345 31 view .LVU214
 804 00dc 2B94     		str	r4, [sp, #172]
 346:Core/Src/stm32l4xx_hal_msp.c **** 
 805              		.loc 1 346 5 is_stmt 1 view .LVU215
 806 00de 27A9     		add	r1, sp, #156
 807 00e0 0B48     		ldr	r0, .L60+12
 808 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 809              	.LVL40:
 348:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810              		.loc 1 348 5 view .LVU216
 348:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 811              		.loc 1 348 25 is_stmt 0 view .LVU217
 812 00e6 4FF40063 		mov	r3, #2048
 813 00ea 2793     		str	r3, [sp, #156]
 349:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 814              		.loc 1 349 5 is_stmt 1 view .LVU218
 349:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 815              		.loc 1 349 26 is_stmt 0 view .LVU219
 816 00ec 2897     		str	r7, [sp, #160]
 350:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817              		.loc 1 350 5 is_stmt 1 view .LVU220
 350:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 818              		.loc 1 350 26 is_stmt 0 view .LVU221
 819 00ee 2996     		str	r6, [sp, #164]
 351:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 820              		.loc 1 351 5 is_stmt 1 view .LVU222
 351:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 821              		.loc 1 351 27 is_stmt 0 view .LVU223
 822 00f0 2A95     		str	r5, [sp, #168]
 352:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 823              		.loc 1 352 5 is_stmt 1 view .LVU224
 352:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 824              		.loc 1 352 31 is_stmt 0 view .LVU225
 825 00f2 2B94     		str	r4, [sp, #172]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 24


 353:Core/Src/stm32l4xx_hal_msp.c **** 
 826              		.loc 1 353 5 is_stmt 1 view .LVU226
 827 00f4 27A9     		add	r1, sp, #156
 828 00f6 0748     		ldr	r0, .L60+16
 829 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 830              	.LVL41:
 831              		.loc 1 360 1 is_stmt 0 view .LVU227
 832 00fc 94E7     		b	.L50
 833              	.LVL42:
 834              	.L59:
 329:Core/Src/stm32l4xx_hal_msp.c ****     }
 835              		.loc 1 329 7 is_stmt 1 view .LVU228
 836 00fe FFF7FEFF 		bl	Error_Handler
 837              	.LVL43:
 838 0102 C6E7     		b	.L54
 839              	.L61:
 840              		.align	2
 841              	.L60:
 842 0104 00440040 		.word	1073759232
 843 0108 00480040 		.word	1073760256
 844 010c 00100240 		.word	1073876992
 845 0110 00080048 		.word	1207961600
 846 0114 00040048 		.word	1207960576
 847              		.cfi_endproc
 848              	.LFE139:
 850              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 851              		.align	1
 852              		.global	HAL_UART_MspDeInit
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 857              	HAL_UART_MspDeInit:
 858              	.LVL44:
 859              	.LFB140:
 361:Core/Src/stm32l4xx_hal_msp.c **** 
 362:Core/Src/stm32l4xx_hal_msp.c **** /**
 363:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 364:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 365:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 366:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 367:Core/Src/stm32l4xx_hal_msp.c **** */
 368:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 369:Core/Src/stm32l4xx_hal_msp.c **** {
 860              		.loc 1 369 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		.loc 1 369 1 is_stmt 0 view .LVU230
 865 0000 08B5     		push	{r3, lr}
 866              	.LCFI19:
 867              		.cfi_def_cfa_offset 8
 868              		.cfi_offset 3, -8
 869              		.cfi_offset 14, -4
 370:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 870              		.loc 1 370 3 is_stmt 1 view .LVU231
 871              		.loc 1 370 11 is_stmt 0 view .LVU232
 872 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 25


 873              		.loc 1 370 5 view .LVU233
 874 0004 114A     		ldr	r2, .L68
 875 0006 9342     		cmp	r3, r2
 876 0008 03D0     		beq	.L66
 371:Core/Src/stm32l4xx_hal_msp.c ****   {
 372:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 373:Core/Src/stm32l4xx_hal_msp.c **** 
 374:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 375:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 376:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 377:Core/Src/stm32l4xx_hal_msp.c **** 
 378:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 379:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 380:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 381:Core/Src/stm32l4xx_hal_msp.c ****     */
 382:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 383:Core/Src/stm32l4xx_hal_msp.c **** 
 384:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 385:Core/Src/stm32l4xx_hal_msp.c **** 
 386:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 387:Core/Src/stm32l4xx_hal_msp.c ****   }
 388:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 877              		.loc 1 388 8 is_stmt 1 view .LVU234
 878              		.loc 1 388 10 is_stmt 0 view .LVU235
 879 000a 114A     		ldr	r2, .L68+4
 880 000c 9342     		cmp	r3, r2
 881 000e 0CD0     		beq	.L67
 882              	.LVL45:
 883              	.L62:
 389:Core/Src/stm32l4xx_hal_msp.c ****   {
 390:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 391:Core/Src/stm32l4xx_hal_msp.c **** 
 392:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 393:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 394:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 395:Core/Src/stm32l4xx_hal_msp.c **** 
 396:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 397:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> USART3_TX
 398:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 399:Core/Src/stm32l4xx_hal_msp.c ****     */
 400:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4);
 401:Core/Src/stm32l4xx_hal_msp.c **** 
 402:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 403:Core/Src/stm32l4xx_hal_msp.c **** 
 404:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 405:Core/Src/stm32l4xx_hal_msp.c **** 
 406:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 407:Core/Src/stm32l4xx_hal_msp.c ****   }
 408:Core/Src/stm32l4xx_hal_msp.c **** 
 409:Core/Src/stm32l4xx_hal_msp.c **** }
 884              		.loc 1 409 1 view .LVU236
 885 0010 08BD     		pop	{r3, pc}
 886              	.LVL46:
 887              	.L66:
 376:Core/Src/stm32l4xx_hal_msp.c **** 
 888              		.loc 1 376 5 is_stmt 1 view .LVU237
 889 0012 02F5E632 		add	r2, r2, #117760
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 26


 890 0016 936D     		ldr	r3, [r2, #88]
 891 0018 23F40033 		bic	r3, r3, #131072
 892 001c 9365     		str	r3, [r2, #88]
 382:Core/Src/stm32l4xx_hal_msp.c **** 
 893              		.loc 1 382 5 view .LVU238
 894 001e 0C21     		movs	r1, #12
 895 0020 4FF09040 		mov	r0, #1207959552
 896              	.LVL47:
 382:Core/Src/stm32l4xx_hal_msp.c **** 
 897              		.loc 1 382 5 is_stmt 0 view .LVU239
 898 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 899              	.LVL48:
 900 0028 F2E7     		b	.L62
 901              	.LVL49:
 902              	.L67:
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 903              		.loc 1 394 5 is_stmt 1 view .LVU240
 904 002a 02F5E432 		add	r2, r2, #116736
 905 002e 936D     		ldr	r3, [r2, #88]
 906 0030 23F48023 		bic	r3, r3, #262144
 907 0034 9365     		str	r3, [r2, #88]
 400:Core/Src/stm32l4xx_hal_msp.c **** 
 908              		.loc 1 400 5 view .LVU241
 909 0036 1021     		movs	r1, #16
 910 0038 0648     		ldr	r0, .L68+8
 911              	.LVL50:
 400:Core/Src/stm32l4xx_hal_msp.c **** 
 912              		.loc 1 400 5 is_stmt 0 view .LVU242
 913 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 914              	.LVL51:
 402:Core/Src/stm32l4xx_hal_msp.c **** 
 915              		.loc 1 402 5 is_stmt 1 view .LVU243
 916 003e 4FF40061 		mov	r1, #2048
 917 0042 0548     		ldr	r0, .L68+12
 918 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 919              	.LVL52:
 920              		.loc 1 409 1 is_stmt 0 view .LVU244
 921 0048 E2E7     		b	.L62
 922              	.L69:
 923 004a 00BF     		.align	2
 924              	.L68:
 925 004c 00440040 		.word	1073759232
 926 0050 00480040 		.word	1073760256
 927 0054 00080048 		.word	1207961600
 928 0058 00040048 		.word	1207960576
 929              		.cfi_endproc
 930              	.LFE140:
 932              		.text
 933              	.Letext0:
 934              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 935              		.file 3 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 936              		.file 4 "C:\\ST\\STM32CubeCLT_1.16.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 937              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 938              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 939              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 940              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 941              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 27


 942              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 943              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 944              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 945              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 946              		.file 14 "Core/Inc/main.h"
 947              		.file 15 "<built-in>"
ARM GAS  C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:77     .text.HAL_MspInit:0000002c $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:82     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:88     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:222    .text.HAL_I2C_MspInit:0000007c $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:229    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:235    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:280    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:287    .text.HAL_RNG_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:293    .text.HAL_RNG_MspInit:00000000 HAL_RNG_MspInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:407    .text.HAL_RNG_MspInit:00000068 $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:413    .text.HAL_RNG_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:419    .text.HAL_RNG_MspDeInit:00000000 HAL_RNG_MspDeInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:448    .text.HAL_RNG_MspDeInit:00000018 $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:454    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:460    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:521    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:526    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:532    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:574    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:580    .text.HAL_UART_MspInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:586    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:842    .text.HAL_UART_MspInit:00000104 $d
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:851    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:857    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\sagep\AppData\Local\Temp\ccgXhDYi.s:925    .text.HAL_UART_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
