[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	gshare$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/gshare$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_instruction_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_instruction_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ReadWriteSmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/ReadWriteSmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/Main.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	unpipelined_non_restoring_divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/unpipelined_non_restoring_divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	hash_BTB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/hash_BTB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	unpipelined_non_restoring_divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/unpipelined_non_restoring_divider$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	hash_BTB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/hash_BTB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	CONTROLLER_CMD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/CONTROLLER_CMD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_instruction_cache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_instruction_cache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	non_restoring_divider$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/non_restoring_divider$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PHT_memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/PHT_memory$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	TrueDualPortMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/TrueDualPortMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	fetch_packet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/fetch_packet.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SDPReadWriteSmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/SDPReadWriteSmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PC_FSM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/PC_FSM$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BTB_resp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/BTB_resp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	fetch_packet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/fetch_packet$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	hash_BTB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/hash_BTB$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PC_FSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/PC_FSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PHT_memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/PHT_memory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/Main$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gshare.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/gshare.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_cache_mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_cache_mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_cache_mem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_cache_mem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	CONTROLLER_CMD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/CONTROLLER_CMD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	non_restoring_computation$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/non_restoring_computation$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_instruction_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_instruction_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	non_restoring_divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/non_restoring_divider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	unpipelined_non_restoring_divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/unpipelined_non_restoring_divider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	cacheState.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/cacheState.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	TrueDualPortMemory$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/TrueDualPortMemory$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	non_restoring_computation.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/non_restoring_computation.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	gshare$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/gshare$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SDPReadWriteSmem$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/SDPReadWriteSmem$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	L1_cache_mem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/L1_cache_mem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	cacheState$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/cacheState$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ReadWriteSmem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/ReadWriteSmem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Main$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/Main$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	BTB_resp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/BTB_resp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	unpipelined_non_restoring_divider$division_state$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/hakam/repos/ChaosCore/hw/chisel/target/scala-2.13/classes/unpipelined_non_restoring_divider$division_state$.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
