#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  2 19:51:23 2025
# Process ID         : 19308
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent23276 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVpipelineRV32IM\RISCVpipelineRV32IM.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 30064 MB
# Total Virtual      : 46913 MB
# Available Virtual  : 18667 MB
#-----------------------------------------------------------
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1588.500 ; gain = 401.371
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pipelinedcpu_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelinedcpu_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipelinedcpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/Basic_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/PulseGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PulseGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/SDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/Start_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Start_Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/UDivide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UDivide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplysignedsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplysignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplysignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/multiplyunsignedunsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyunsignedunsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mux8x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pipelinedcpu_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_computer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_computer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_id_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_id_cu
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_id_cu.v:82]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_id_cu.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_de.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_de
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_em.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_em
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_ir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_mw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_mw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_reg_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_reg_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_stage_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_stage_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_stage_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/pl_stage_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pl_stage_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/rv32m_fuse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/rv32m_fuseALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32m_fuseALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mfp_nexys4_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_nexys4_ddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'debug_control' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/3rd Party IP/uart-debug/debug_control.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/mux2x32.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dffe32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISC-Vrv32m/dffe32.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/RISCVpipelinecode/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/mips-cpu/RTL/Common/pulseGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2x5' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux2x5.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/pipelined_fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux2x32.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fadd/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux4x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sources_1/imports/FPU files/fpu/mux4x32.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.srcs/sim_1/new/pipelinedcpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1633.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipelinedcpu_tb_behav xil_defaultlib.pipelinedcpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipelinedcpu_tb_behav xil_defaultlib.pipelinedcpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pl_reg_pc
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.uram(A_WIDTH=14,INIT_FILE="C:/JH...
Compiling module xil_defaultlib.pl_reg_if
Compiling module xil_defaultlib.pl_reg_ir
Compiling module xil_defaultlib.rv32m_fuse
Compiling module xil_defaultlib.PulseGenerator
Compiling module xil_defaultlib.Start_Div
Compiling module xil_defaultlib.pl_id_cu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.pl_stage_id
Compiling module xil_defaultlib.pl_reg_de
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.dffe5
Compiling module xil_defaultlib.dffe3
Compiling module xil_defaultlib.mux8x32
Compiling module xil_defaultlib.multiplysignedsigned
Compiling module xil_defaultlib.multiplysignedunsigned
Compiling module xil_defaultlib.multiplyunsignedunsigned
Compiling module xil_defaultlib.UDivide
Compiling module xil_defaultlib.SDivide
Compiling module xil_defaultlib.Basic_and
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.rv32m_fuseALU
Compiling module xil_defaultlib.pl_stage_exe
Compiling module xil_defaultlib.pl_reg_em
Compiling module xil_defaultlib.pipelinedcpu_decode
Compiling module xil_defaultlib.uram(A_WIDTH=14,INIT_FILE="C:/JH...
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.pl_stage_mem
Compiling module xil_defaultlib.pl_reg_mw
Compiling module xil_defaultlib.pl_stage_wb
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.pl_computer
Compiling module xil_defaultlib.pipelinedcpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelinedcpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/RISCVpipelineRV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelinedcpu_tb_behav -key {Behavioral:sim_1:Functional:pipelinedcpu_tb} -tclbatch {pipelinedcpu_tb.tcl} -view {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/pipelinedcpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelineRV32IM/pipelinedcpu_tb_behav.wcfg
source pipelinedcpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initialized variables sdivide.v 0
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1677.660 ; gain = 43.172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelinedcpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1677.660 ; gain = 52.660
current_wave_config {pipelinedcpu_tb_behav.wcfg}
pipelinedcpu_tb_behav.wcfg
add_wave {{/pipelinedcpu_tb/opcode}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100000 ns
Initialized variables sdivide.v 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 21:16:55 2025...
