

================================================================
== Vitis HLS Report for 'dot_matrix'
================================================================
* Date:           Sat Jan 22 18:32:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dot_mat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      214|      214|  2.140 us|  2.140 us|  215|  215|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_cycle     |      213|      213|        71|          -|          -|     3|        no|
        | + j_cycle    |       63|       63|        21|          -|          -|     3|        no|
        |  ++ k_cycle  |       17|       17|        13|          2|          2|     3|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    355|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|     827|    862|    -|
|Memory           |        0|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    206|    -|
|Register         |        -|    -|     483|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1374|   1460|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  150|  232|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        2|   0|  512|  580|    0|
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|   50|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        2|   0|  827|  862|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |c_t_U  |c_t    |        0|  64|   5|    0|     9|   32|     1|          288|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |       |        0|  64|   5|    0|     9|   32|     1|          288|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_234_p2               |         +|   0|  0|  10|           2|           1|
    |add_ln17_fu_304_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln20_fu_341_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln22_fu_394_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln24_fu_389_p2                 |         +|   0|  0|  38|          31|          31|
    |add_ln25_1_fu_449_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln25_fu_444_p2                 |         +|   0|  0|  32|          32|          32|
    |add_ln27_fu_478_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_323_p2                 |         +|   0|  0|  38|          31|          31|
    |empty_21_fu_357_p2                 |         +|   0|  0|  13|           4|           4|
    |empty_19_fu_272_p2                 |         -|   0|  0|  13|           4|           4|
    |sub_ln17_fu_294_p2                 |         -|   0|  0|  14|           7|           7|
    |sub_ln25_fu_434_p2                 |         -|   0|  0|  14|           7|           7|
    |sub_ln30_fu_262_p2                 |         -|   0|  0|  13|           5|           5|
    |ap_block_state14_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_456                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_244_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln20_fu_347_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln22_fu_379_p2                |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 355|         237|         235|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter5     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6     |  14|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_200_p4  |   9|          2|    2|          4|
    |c_t_address0                |  14|          3|    4|         12|
    |empty_22_reg_208            |   9|          2|   32|         64|
    |gmem_ARADDR                 |  14|          3|   32|         96|
    |gmem_blk_n_AR               |   9|          2|    1|          2|
    |gmem_blk_n_AW               |   9|          2|    1|          2|
    |gmem_blk_n_B                |   9|          2|    1|          2|
    |gmem_blk_n_R                |   9|          2|    1|          2|
    |gmem_blk_n_W                |   9|          2|    1|          2|
    |i_reg_173                   |   9|          2|    2|          4|
    |j_reg_184                   |   9|          2|    2|          4|
    |k_reg_196                   |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 206|         45|   84|        217|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_read_reg_488            |  32|   0|   32|          0|
    |add_ln17_1_reg_498        |   2|   0|    2|          0|
    |add_ln20_reg_532          |   2|   0|    2|          0|
    |add_ln22_reg_564          |   2|   0|    2|          0|
    |add_ln24_reg_559          |  31|   0|   31|          0|
    |add_ln30_reg_516          |  31|   0|   31|          0|
    |ap_CS_fsm                 |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |b_read_reg_483            |  32|   0|   32|          0|
    |c_t_addr_reg_540          |   4|   0|    4|          0|
    |empty_19_reg_506          |   4|   0|    4|          0|
    |empty_22_reg_208          |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_586  |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_591  |  32|   0|   32|          0|
    |i_reg_173                 |   2|   0|    2|          0|
    |icmp_ln22_reg_555         |   1|   0|    1|          0|
    |j_reg_184                 |   2|   0|    2|          0|
    |k_reg_196                 |   2|   0|    2|          0|
    |mul_ln27_reg_596          |  32|   0|   32|          0|
    |sext_ln17_reg_493         |  31|   0|   31|          0|
    |sext_ln30_reg_521         |  31|   0|   31|          0|
    |trunc_ln1_reg_575         |  30|   0|   30|          0|
    |trunc_ln_reg_511          |  30|   0|   30|          0|
    |zext_ln22_reg_550         |   2|   0|   32|         30|
    |icmp_ln22_reg_555         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 483|  32|  450|         30|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    dot_matrix|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 13, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 20 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 19 18 
18 --> 6 
19 --> 4 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 2048, void @empty_11, void @empty_0, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_4"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %c" [dot_mat/dot_matrix.cpp:4]   --->   Operation 35 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b" [dot_mat/dot_matrix.cpp:4]   --->   Operation 36 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a" [dot_mat/dot_matrix.cpp:4]   --->   Operation 37 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %c_read, i32 2, i32 31" [dot_mat/dot_matrix.cpp:17]   --->   Operation 38 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i30 %trunc_ln17_1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 39 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 40 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln17_1, void %0_end, i2 0, void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%add_ln17_1 = add i2 %i, i2 1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 42 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %i" [dot_mat/dot_matrix.cpp:17]   --->   Operation 43 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln17 = icmp_eq  i2 %i, i2 3" [dot_mat/dot_matrix.cpp:17]   --->   Operation 44 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %0_begin, void" [dot_mat/dot_matrix.cpp:17]   --->   Operation 46 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [dot_mat/dot_matrix.cpp:17]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %shl_ln" [dot_mat/dot_matrix.cpp:17]   --->   Operation 48 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%sub_ln30 = sub i5 %zext_ln17_1, i5 %zext_ln17" [dot_mat/dot_matrix.cpp:30]   --->   Operation 49 'sub' 'sub_ln30' <Predicate = (!icmp_ln17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [dot_mat/dot_matrix.cpp:17]   --->   Operation 50 'zext' 'i_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.73ns)   --->   "%empty_19 = sub i4 %shl_ln, i4 %i_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 51 'sub' 'empty_19' <Predicate = (!icmp_ln17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i, i4 0" [dot_mat/dot_matrix.cpp:17]   --->   Operation 52 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %shl_ln17_1" [dot_mat/dot_matrix.cpp:17]   --->   Operation 53 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i4 %shl_ln" [dot_mat/dot_matrix.cpp:17]   --->   Operation 54 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%sub_ln17 = sub i7 %zext_ln17_2, i7 %zext_ln17_3" [dot_mat/dot_matrix.cpp:17]   --->   Operation 55 'sub' 'sub_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i7 %sub_ln17" [dot_mat/dot_matrix.cpp:17]   --->   Operation 56 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %sext_ln17_1, i32 %a_read" [dot_mat/dot_matrix.cpp:17]   --->   Operation 57 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [dot_mat/dot_matrix.cpp:17]   --->   Operation 58 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln17, i32 2, i32 31" [dot_mat/dot_matrix.cpp:22]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i5 %sub_ln30" [dot_mat/dot_matrix.cpp:20]   --->   Operation 60 'sext' 'sext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.49ns)   --->   "%add_ln30 = add i31 %sext_ln20, i31 %sext_ln17" [dot_mat/dot_matrix.cpp:30]   --->   Operation 61 'add' 'add_ln30' <Predicate = (!icmp_ln17)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [dot_mat/dot_matrix.cpp:35]   --->   Operation 62 'ret' 'ret_ln35' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dot_mat/dot_matrix.cpp:17]   --->   Operation 63 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i30 %trunc_ln" [dot_mat/dot_matrix.cpp:30]   --->   Operation 64 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i31 %add_ln30" [dot_mat/dot_matrix.cpp:30]   --->   Operation 65 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %sext_ln30_1" [dot_mat/dot_matrix.cpp:30]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (7.30ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 3" [dot_mat/dot_matrix.cpp:30]   --->   Operation 67 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln20 = br void" [dot_mat/dot_matrix.cpp:20]   --->   Operation 68 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln20, void, i2 0, void %0_begin" [dot_mat/dot_matrix.cpp:20]   --->   Operation 69 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %j, i2 1" [dot_mat/dot_matrix.cpp:20]   --->   Operation 70 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp_eq  i2 %j, i2 3" [dot_mat/dot_matrix.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 72 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split2, void %0_end" [dot_mat/dot_matrix.cpp:20]   --->   Operation 73 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [dot_mat/dot_matrix.cpp:20]   --->   Operation 74 'zext' 'j_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.73ns)   --->   "%empty_21 = add i4 %empty_19, i4 %j_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 75 'add' 'empty_21' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_21" [dot_mat/dot_matrix.cpp:17]   --->   Operation 76 'zext' 'p_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%c_t_addr = getelementptr i32 %c_t, i32 0, i32 %p_cast" [dot_mat/dot_matrix.cpp:17]   --->   Operation 77 'getelementptr' 'c_t_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%c_t_load = load i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 78 'load' 'c_t_load' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [dot_mat/dot_matrix.cpp:20]   --->   Operation 79 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%c_t_load = load i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 80 'load' 'c_t_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %j, i2 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 81 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %shl_ln1" [dot_mat/dot_matrix.cpp:22]   --->   Operation 82 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln22 = br void" [dot_mat/dot_matrix.cpp:22]   --->   Operation 83 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%k = phi i2 %add_ln22, void %.split, i2 0, void %.split2" [dot_mat/dot_matrix.cpp:24]   --->   Operation 84 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp_eq  i2 %k, i2 3" [dot_mat/dot_matrix.cpp:22]   --->   Operation 85 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void" [dot_mat/dot_matrix.cpp:22]   --->   Operation 86 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %k" [dot_mat/dot_matrix.cpp:24]   --->   Operation 87 'zext' 'zext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.49ns)   --->   "%add_ln24 = add i31 %zext_ln24, i31 %sext_ln30" [dot_mat/dot_matrix.cpp:24]   --->   Operation 88 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 89 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %k, i2 1" [dot_mat/dot_matrix.cpp:22]   --->   Operation 89 'add' 'add_ln22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i31 %add_ln24" [dot_mat/dot_matrix.cpp:24]   --->   Operation 90 'sext' 'sext_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln24" [dot_mat/dot_matrix.cpp:24]   --->   Operation 91 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 92 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln25_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %k, i4 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 93 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %shl_ln25_1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 94 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln25_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k, i2 0" [dot_mat/dot_matrix.cpp:25]   --->   Operation 95 'bitconcatenate' 'shl_ln25_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %shl_ln25_2" [dot_mat/dot_matrix.cpp:25]   --->   Operation 96 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.82ns)   --->   "%sub_ln25 = sub i7 %zext_ln25, i7 %zext_ln25_1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 97 'sub' 'sub_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i7 %sub_ln25" [dot_mat/dot_matrix.cpp:25]   --->   Operation 98 'sext' 'sext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %sext_ln25_1, i32 %b_read" [dot_mat/dot_matrix.cpp:25]   --->   Operation 99 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i32 %add_ln25, i32 %zext_ln22" [dot_mat/dot_matrix.cpp:25]   --->   Operation 100 'add' 'add_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln25_1, i32 2, i32 31" [dot_mat/dot_matrix.cpp:25]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 102 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i30 %trunc_ln1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 103 'sext' 'sext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln25" [dot_mat/dot_matrix.cpp:25]   --->   Operation 104 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 105 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 109 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 109 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 110 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 111 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 114 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 115 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 115 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 116 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [dot_mat/dot_matrix.cpp:24]   --->   Operation 116 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 117 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [dot_mat/dot_matrix.cpp:25]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [dot_mat/dot_matrix.cpp:25]   --->   Operation 118 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln22)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [dot_mat/dot_matrix.cpp:27]   --->   Operation 119 'mul' 'mul_ln27' <Predicate = (!icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%empty_22 = phi i32 %add_ln27, void %.split, i32 %c_t_load, void %.split2" [dot_mat/dot_matrix.cpp:27]   --->   Operation 120 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 121 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [dot_mat/dot_matrix.cpp:27]   --->   Operation 122 'mul' 'mul_ln27' <Predicate = (!icmp_ln22)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_7" [dot_mat/dot_matrix.cpp:22]   --->   Operation 123 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dot_mat/dot_matrix.cpp:22]   --->   Operation 124 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln27 = add i32 %mul_ln27, i32 %empty_22" [dot_mat/dot_matrix.cpp:27]   --->   Operation 125 'add' 'add_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln27 = store i32 %empty_22, i4 %c_t_addr" [dot_mat/dot_matrix.cpp:27]   --->   Operation 127 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 128 [1/1] (7.30ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %empty_22, i4 15" [dot_mat/dot_matrix.cpp:30]   --->   Operation 128 'write' 'write_ln30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 7.30>
ST_20 : Operation 130 [5/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 130 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 131 [4/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 131 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 132 [3/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 132 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 133 [2/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 133 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 134 [1/5] (7.30ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [dot_mat/dot_matrix.cpp:30]   --->   Operation 134 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin" [dot_mat/dot_matrix.cpp:33]   --->   Operation 135 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_t]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
c_read            (read             ) [ 0000000000000000000000000]
b_read            (read             ) [ 0011111111111111111111111]
a_read            (read             ) [ 0011111111111111111111111]
trunc_ln17_1      (partselect       ) [ 0000000000000000000000000]
sext_ln17         (sext             ) [ 0011111111111111111111111]
br_ln17           (br               ) [ 0111111111111111111111111]
i                 (phi              ) [ 0010000000000000000000000]
add_ln17_1        (add              ) [ 0111111111111111111111111]
zext_ln17         (zext             ) [ 0000000000000000000000000]
icmp_ln17         (icmp             ) [ 0011111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000]
br_ln17           (br               ) [ 0000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln17_1       (zext             ) [ 0000000000000000000000000]
sub_ln30          (sub              ) [ 0000000000000000000000000]
i_cast            (zext             ) [ 0000000000000000000000000]
empty_19          (sub              ) [ 0001111111111111111100000]
shl_ln17_1        (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln17_2       (zext             ) [ 0000000000000000000000000]
zext_ln17_3       (zext             ) [ 0000000000000000000000000]
sub_ln17          (sub              ) [ 0000000000000000000000000]
sext_ln17_1       (sext             ) [ 0000000000000000000000000]
add_ln17          (add              ) [ 0000000000000000000000000]
rbegin            (specregionbegin  ) [ 0001111111111111111111111]
trunc_ln          (partselect       ) [ 0001000000000000000000000]
sext_ln20         (sext             ) [ 0000000000000000000000000]
add_ln30          (add              ) [ 0001000000000000000000000]
ret_ln35          (ret              ) [ 0000000000000000000000000]
specloopname_ln17 (specloopname     ) [ 0000000000000000000000000]
sext_ln30         (sext             ) [ 0000111111111111111100000]
sext_ln30_1       (sext             ) [ 0000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0000111111111111111111111]
p_wr_req          (writereq         ) [ 0000000000000000000000000]
br_ln20           (br               ) [ 0011111111111111111111111]
j                 (phi              ) [ 0000110000000000000000000]
add_ln20          (add              ) [ 0011111111111111111111111]
icmp_ln20         (icmp             ) [ 0011111111111111111111111]
empty_20          (speclooptripcount) [ 0000000000000000000000000]
br_ln20           (br               ) [ 0000000000000000000000000]
j_cast            (zext             ) [ 0000000000000000000000000]
empty_21          (add              ) [ 0000000000000000000000000]
p_cast            (zext             ) [ 0000000000000000000000000]
c_t_addr          (getelementptr    ) [ 0000011111111111111100000]
specloopname_ln20 (specloopname     ) [ 0000000000000000000000000]
c_t_load          (load             ) [ 0011111111111111111111111]
shl_ln1           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln22         (zext             ) [ 0000001111111111111000000]
br_ln22           (br               ) [ 0011111111111111111111111]
k                 (phi              ) [ 0000001100000000000000000]
icmp_ln22         (icmp             ) [ 0011111111111111111111111]
br_ln22           (br               ) [ 0000000000000000000000000]
zext_ln24         (zext             ) [ 0000000000000000000000000]
add_ln24          (add              ) [ 0000000100000000000000000]
add_ln22          (add              ) [ 0011111111111111111111111]
sext_ln24         (sext             ) [ 0000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0000001111111110000000000]
shl_ln25_1        (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln25         (zext             ) [ 0000000000000000000000000]
shl_ln25_2        (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln25_1       (zext             ) [ 0000000000000000000000000]
sub_ln25          (sub              ) [ 0000000000000000000000000]
sext_ln25_1       (sext             ) [ 0000000000000000000000000]
add_ln25          (add              ) [ 0000000000000000000000000]
add_ln25_1        (add              ) [ 0000000000000000000000000]
trunc_ln1         (partselect       ) [ 0000001010000000000000000]
sext_ln25         (sext             ) [ 0000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0000001101111111000000000]
gmem_load_req     (readreq          ) [ 0000000000000000000000000]
gmem_addr_1_read  (read             ) [ 0000001100000001110000000]
gmem_load_1_req   (readreq          ) [ 0000000000000000000000000]
gmem_addr_2_read  (read             ) [ 0000001100000000110000000]
empty_22          (phi              ) [ 0000001111111111111100000]
empty_23          (speclooptripcount) [ 0000000000000000000000000]
mul_ln27          (mul              ) [ 0000001000000000001000000]
specpipeline_ln22 (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln22 (specloopname     ) [ 0000000000000000000000000]
add_ln27          (add              ) [ 0011111111111111111111111]
br_ln0            (br               ) [ 0011111111111111111111111]
store_ln27        (store            ) [ 0000000000000000000000000]
write_ln30        (write            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0011111111111111111111111]
p_wr_resp         (writeresp        ) [ 0000000000000000000000000]
rend              (specregionend    ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_t"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="c_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_writeresp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/3 p_wr_resp/20 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_readreq_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_1_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="7"/>
<pin id="144" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/14 "/>
</bind>
</comp>

<comp id="146" class="1004" name="gmem_addr_2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="7"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/15 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln30_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="15"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/19 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_t_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_t_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_t_load/4 store_ln27/19 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="k_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="empty_22_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_22_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="12"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_22/17 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln17_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="6" slack="0"/>
<pin id="225" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln17_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln17_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln17_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln17_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln17_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln30_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="empty_19_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="2" slack="0"/>
<pin id="275" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln17_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln17_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln17_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sub_ln17_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln17_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln17_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln20_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln30_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="30" slack="1"/>
<pin id="326" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln30_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="30" slack="1"/>
<pin id="330" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln30_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem_addr_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln20_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln20_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="j_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_21_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="2"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="1"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln22_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln22_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln24_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln24_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="30" slack="3"/>
<pin id="392" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln22_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln24_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="gmem_addr_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln25_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_1/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln25_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln25_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="1"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_2/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln25_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln25_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sext_ln25_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln25_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="6"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln25_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="2"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="30" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="3" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln25_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="30" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="gmem_addr_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="2"/>
<pin id="477" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/16 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln27_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="32" slack="1"/>
<pin id="481" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/18 "/>
</bind>
</comp>

<comp id="483" class="1005" name="b_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="6"/>
<pin id="485" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="a_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="sext_ln17_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="1"/>
<pin id="495" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="498" class="1005" name="add_ln17_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="empty_19_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="2"/>
<pin id="508" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="30" slack="1"/>
<pin id="513" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln30_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="31" slack="1"/>
<pin id="518" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sext_ln30_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="3"/>
<pin id="523" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="526" class="1005" name="gmem_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2"/>
<pin id="528" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln20_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="540" class="1005" name="c_t_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_t_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="c_t_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="12"/>
<pin id="547" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="c_t_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="zext_ln22_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2"/>
<pin id="552" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln22_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln24_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="31" slack="1"/>
<pin id="561" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="564" class="1005" name="add_ln22_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="569" class="1005" name="gmem_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="trunc_ln1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="30" slack="1"/>
<pin id="577" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="gmem_addr_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="gmem_addr_1_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2"/>
<pin id="588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="gmem_addr_2_read_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="mul_ln27_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln27_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="84" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="86" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="84" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="86" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="88" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="96" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="159"><net_src comp="98" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="102" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="177" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="177" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="177" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="177" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="240" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="177" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="250" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="177" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="68" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="250" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="262" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="345"><net_src comp="188" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="188" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="188" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="184" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="200" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="200" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="196" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="196" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="196" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="418" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="467" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="482"><net_src comp="208" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="108" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="491"><net_src comp="114" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="496"><net_src comp="230" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="501"><net_src comp="234" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="509"><net_src comp="272" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="514"><net_src comp="309" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="519"><net_src comp="323" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="524"><net_src comp="328" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="529"><net_src comp="334" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="535"><net_src comp="341" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="543"><net_src comp="160" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="548"><net_src comp="167" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="553"><net_src comp="375" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="558"><net_src comp="379" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="389" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="567"><net_src comp="394" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="572"><net_src comp="403" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="578"><net_src comp="454" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="583"><net_src comp="467" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="589"><net_src comp="141" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="594"><net_src comp="146" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="599"><net_src comp="474" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="604"><net_src comp="478" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="213" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 19 20 21 22 23 24 }
	Port: c_t | {19 }
 - Input state : 
	Port: dot_matrix : gmem | {7 8 9 10 11 12 13 14 15 }
	Port: dot_matrix : a | {1 }
	Port: dot_matrix : b | {1 }
	Port: dot_matrix : c | {1 }
	Port: dot_matrix : c_t | {4 5 }
  - Chain level:
	State 1
		sext_ln17 : 1
	State 2
		add_ln17_1 : 1
		zext_ln17 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		shl_ln : 1
		zext_ln17_1 : 2
		sub_ln30 : 3
		i_cast : 1
		empty_19 : 2
		shl_ln17_1 : 1
		zext_ln17_2 : 2
		zext_ln17_3 : 2
		sub_ln17 : 3
		sext_ln17_1 : 4
		add_ln17 : 5
		trunc_ln : 6
		sext_ln20 : 4
		add_ln30 : 5
	State 3
		gmem_addr : 1
		p_wr_req : 2
	State 4
		add_ln20 : 1
		icmp_ln20 : 1
		br_ln20 : 2
		j_cast : 1
		empty_21 : 2
		p_cast : 3
		c_t_addr : 4
		c_t_load : 5
	State 5
		zext_ln22 : 1
	State 6
		icmp_ln22 : 1
		br_ln22 : 2
		zext_ln24 : 1
		add_ln24 : 2
	State 7
		gmem_addr_1 : 1
		gmem_load_req : 2
		zext_ln25 : 1
		zext_ln25_1 : 1
		sub_ln25 : 2
		sext_ln25_1 : 3
		add_ln25 : 4
		add_ln25_1 : 5
		trunc_ln1 : 6
	State 8
		gmem_addr_2 : 1
		gmem_load_1_req : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln17_1_fu_234      |    0    |    0    |    10   |
|          |        add_ln17_fu_304       |    0    |    0    |    39   |
|          |        add_ln30_fu_323       |    0    |    0    |    37   |
|          |        add_ln20_fu_341       |    0    |    0    |    10   |
|    add   |        empty_21_fu_357       |    0    |    0    |    13   |
|          |        add_ln24_fu_389       |    0    |    0    |    37   |
|          |        add_ln22_fu_394       |    0    |    0    |    10   |
|          |        add_ln25_fu_444       |    0    |    0    |    32   |
|          |       add_ln25_1_fu_449      |    0    |    0    |    32   |
|          |        add_ln27_fu_478       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_474          |    0    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln30_fu_262       |    0    |    0    |    13   |
|    sub   |        empty_19_fu_272       |    0    |    0    |    13   |
|          |        sub_ln17_fu_294       |    0    |    0    |    14   |
|          |        sub_ln25_fu_434       |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln17_fu_244       |    0    |    0    |    8    |
|   icmp   |       icmp_ln20_fu_347       |    0    |    0    |    8    |
|          |       icmp_ln22_fu_379       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |      c_read_read_fu_102      |    0    |    0    |    0    |
|          |      b_read_read_fu_108      |    0    |    0    |    0    |
|   read   |      a_read_read_fu_114      |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_141 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_146 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_120     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_127      |    0    |    0    |    0    |
|          |      grp_readreq_fu_134      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln30_write_fu_151   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln17_1_fu_220     |    0    |    0    |    0    |
|partselect|        trunc_ln_fu_309       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_454       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln17_fu_230       |    0    |    0    |    0    |
|          |      sext_ln17_1_fu_300      |    0    |    0    |    0    |
|          |       sext_ln20_fu_319       |    0    |    0    |    0    |
|   sext   |       sext_ln30_fu_328       |    0    |    0    |    0    |
|          |      sext_ln30_1_fu_331      |    0    |    0    |    0    |
|          |       sext_ln24_fu_400       |    0    |    0    |    0    |
|          |      sext_ln25_1_fu_440      |    0    |    0    |    0    |
|          |       sext_ln25_fu_464       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln17_fu_240       |    0    |    0    |    0    |
|          |      zext_ln17_1_fu_258      |    0    |    0    |    0    |
|          |         i_cast_fu_268        |    0    |    0    |    0    |
|          |      zext_ln17_2_fu_286      |    0    |    0    |    0    |
|          |      zext_ln17_3_fu_290      |    0    |    0    |    0    |
|   zext   |         j_cast_fu_353        |    0    |    0    |    0    |
|          |         p_cast_fu_362        |    0    |    0    |    0    |
|          |       zext_ln22_fu_375       |    0    |    0    |    0    |
|          |       zext_ln24_fu_385       |    0    |    0    |    0    |
|          |       zext_ln25_fu_418       |    0    |    0    |    0    |
|          |      zext_ln25_1_fu_430      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_250        |    0    |    0    |    0    |
|          |       shl_ln17_1_fu_278      |    0    |    0    |    0    |
|bitconcatenate|        shl_ln1_fu_367        |    0    |    0    |    0    |
|          |       shl_ln25_1_fu_410      |    0    |    0    |    0    |
|          |       shl_ln25_2_fu_422      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   165   |   387   |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| c_t|    0   |   64   |    5   |
+----+--------+--------+--------+
|Total|    0   |   64   |    5   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_read_reg_488     |   32   |
|   add_ln17_1_reg_498   |    2   |
|    add_ln20_reg_532    |    2   |
|    add_ln22_reg_564    |    2   |
|    add_ln24_reg_559    |   31   |
|    add_ln27_reg_601    |   32   |
|    add_ln30_reg_516    |   31   |
|     b_read_reg_483     |   32   |
|    c_t_addr_reg_540    |    4   |
|    c_t_load_reg_545    |   32   |
|    empty_19_reg_506    |    4   |
|    empty_22_reg_208    |   32   |
|gmem_addr_1_read_reg_586|   32   |
|   gmem_addr_1_reg_569  |   32   |
|gmem_addr_2_read_reg_591|   32   |
|   gmem_addr_2_reg_580  |   32   |
|    gmem_addr_reg_526   |   32   |
|        i_reg_173       |    2   |
|    icmp_ln22_reg_555   |    1   |
|        j_reg_184       |    2   |
|        k_reg_196       |    2   |
|    mul_ln27_reg_596    |   32   |
|    sext_ln17_reg_493   |   31   |
|    sext_ln30_reg_521   |   31   |
|    trunc_ln1_reg_575   |   30   |
|    trunc_ln_reg_511    |   30   |
|    zext_ln22_reg_550   |   32   |
+------------------------+--------+
|          Total         |   589  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_120 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_127  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_134  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_167  |  p0  |   2  |   4  |    8   ||    9    |
|       j_reg_184      |  p0  |   2  |   2  |    4   ||    9    |
|       k_reg_196      |  p0  |   2  |   2  |    4   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   210  ||  11.116 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   165  |   387  |
|   Memory  |    0   |    -   |    -   |   64   |    5   |
|Multiplexer|    -   |    -   |   11   |    -   |   54   |
|  Register |    -   |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   11   |   818  |   446  |
+-----------+--------+--------+--------+--------+--------+
