#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 16 01:21:59 2021
# Process ID: 25572
# Current directory: C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.runs/camera_vga_ov7670_capture_0_0_synth_1
# Command line: vivado.exe -log camera_vga_ov7670_capture_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source camera_vga_ov7670_capture_0_0.tcl
# Log file: C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.runs/camera_vga_ov7670_capture_0_0_synth_1/camera_vga_ov7670_capture_0_0.vds
# Journal file: C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.runs/camera_vga_ov7670_capture_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source camera_vga_ov7670_capture_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 378.172 ; gain = 102.777
Command: synth_design -top camera_vga_ov7670_capture_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 468.617 ; gain = 90.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'camera_vga_ov7670_capture_0_0' [c:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/bd/camera_vga/ip/camera_vga_ov7670_capture_0_0/synth/camera_vga_ov7670_capture_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ov7670_capture' declared at 'C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/new/ov7670_capture.vhd:11' bound to instance 'U0' of component 'ov7670_capture' [c:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/bd/camera_vga/ip/camera_vga_ov7670_capture_0_0/synth/camera_vga_ov7670_capture_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/new/ov7670_capture.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (1#1) [C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/new/ov7670_capture.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'camera_vga_ov7670_capture_0_0' (2#1) [c:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.srcs/sources_1/bd/camera_vga/ip/camera_vga_ov7670_capture_0_0/synth/camera_vga_ov7670_capture_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 524.957 ; gain = 146.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 524.957 ; gain = 146.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 524.957 ; gain = 146.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 836.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 838.309 ; gain = 1.594
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:02:03 . Memory (MB): peak = 838.309 ; gain = 460.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:02:03 . Memory (MB): peak = 838.309 ; gain = 460.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:02:03 . Memory (MB): peak = 838.309 ; gain = 460.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:02:07 . Memory (MB): peak = 838.309 ; gain = 460.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:02:12 . Memory (MB): peak = 838.309 ; gain = 460.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 849.441 ; gain = 471.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 849.441 ; gain = 471.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:02:29 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:02:31 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:02:37 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:02:37 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:02:37 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:02:37 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |FDRE   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    75|
|2     |  U0     |ov7670_capture |    75|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:02:39 . Memory (MB): peak = 858.977 ; gain = 480.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 858.977 ; gain = 167.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:02:39 . Memory (MB): peak = 858.977 ; gain = 480.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:03:23 . Memory (MB): peak = 871.875 ; gain = 493.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.runs/camera_vga_ov7670_capture_0_0_synth_1/camera_vga_ov7670_capture_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 871.875 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DLustosa/Desktop/Exemplo_vivado/CAM_OV7670_ZYBO/CAM_OV7670_ZYBO.runs/camera_vga_ov7670_capture_0_0_synth_1/camera_vga_ov7670_capture_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file camera_vga_ov7670_capture_0_0_utilization_synth.rpt -pb camera_vga_ov7670_capture_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 01:29:31 2021...
