---
outline: 2
---

# Write Back <Badge type="info" text="MODULE_WRITE_BACK.vhd"/>

![Write Back Module Logic Gate Diagram](../../public/images/referencia/componentes/module_write_back.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_WRITE_BACK.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Write Back Module RTL Diagram](../../public/images/referencia/componentes/module_write_back_netlist.svg)

## Test Cases

`test_MODULE_WRITE_BACK.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_WRITE_BACK.py).

::: danger TO DO

Work in progress.

:::
