Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc7z020
Target Package : clg484
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Sun Oct  5 23:24:25 2014

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/nfs/tools/xilinx/Vivado/2013.4/data/ip/core_licenses:2100@refile:/nfs/labs/hws
wc/tools/Xilinx_EDK_82i/data/core_licenses' in /home/ga46sam/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
':5280@refile:27000@refile:2100@refile:1717@refile:27001@refile:5281@refile:2800
0@mlm3.rbg.tum.de:1720@license.lrz-muenchen.de'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "RESET" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "RESET" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal RESET connected to top level port RESET has been
   removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 mins 30 secs 
Total CPU  time at the beginning of Placer: 2 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ce09afb8) REAL time: 8 mins 54 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_scl_pin<1>   IOSTANDARD = LVTTL


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: util_i2c_mixer_0_downstream_sda_pin<1>   IOSTANDARD = LVTTL


Phase 2.7  Design Feasibility Check (Checksum:ce09afb8) REAL time: 8 mins 59 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ce09afb8) REAL time: 8 mins 59 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

..........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGCTRL site pair. The clock
   IOB component <cam_mem_0_OV7670_PCLK> is placed at site <W10>. The
   corresponding BUFGCTRL component <cam_mem_0_OV7670_PCLK_IBUFG_BUFG> is placed
   at site <BUFGCTRL_X0Y24>. The clock IO can use the fast path between the IOB
   and the Clock Buffer if the IOB is placed on a Clock Capable IOB site that
   has dedicated fast path to BUFGCTRL sites in its half of the device (TOP or
   BOTTOM). You may want to analyze why this problem exists and correct it. This
   is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on
   COMP.PIN <cam_mem_0_OV7670_PCLK.PAD> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in
   the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f5478907) REAL time: 9 mins 17 secs 

........................
..................................................................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 6
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_fb_buf" LOC = "BUFGCTRL_X0Y29" ;
INST "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkf_buf" LOC = "BUFGCTRL_X0Y3" ;
INST "cam_mem_0_OV7670_PCLK_IBUFG_BUFG" LOC = "BUFGCTRL_X0Y24" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y13" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_LRCLK" LOC = "BUFGCTRL_X0Y15" ;
INST "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/BUFG_pclk" LOC = "BUFGCTRL_X0Y25" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" LOC = "BUFGCTRL_X0Y19" ;
INST "axi_i2s_adi_0/axi_i2s_adi_0/BUFG_inst_BCLK" LOC = "BUFGCTRL_X0Y17" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout1_buf" LOC = "BUFGCTRL_X0Y10" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf" LOC = "BUFGCTRL_X0Y23" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_2.FCLK_CLK_2_BUFG" LOC = "BUFGCTRL_X0Y27" ;
INST "processing_system7_0/processing_system7_0/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" LOC = "BUFGCTRL_X0Y16" ;
INST "cam_mem_0_OV7670_PCLK" LOC = "W10" ;
INST "cam_mem_0_clk100" LOC = "Y9" ;
INST "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm" LOC = "MMCME2_ADV_X1Y1" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y0" ;
INST "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y0" ;
INST "processing_system7_0/processing_system7_0/PS7_i" LOC = "PS7_X0Y0" ;

# axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s driven by BUFGCTRL_X0Y29
NET "axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" TNM_NET = "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
TIMEGRP "TN_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" AREA_GROUP = "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" ;
AREA_GROUP "CLKAG_axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/buf_fb_clk_s" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf driven by BUFGCTRL_X0Y3
NET "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" TNM_NET = "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
TIMEGRP "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" AREA_GROUP = "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" ;
AREA_GROUP "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkfbout_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_mem_0_OV7670_PCLK_IBUFG_BUFG driven by BUFGCTRL_X0Y24
NET "cam_mem_0_OV7670_PCLK_IBUFG_BUFG" TNM_NET = "TN_cam_mem_0_OV7670_PCLK_IBUFG_BUFG" ;
TIMEGRP "TN_cam_mem_0_OV7670_PCLK_IBUFG_BUFG" AREA_GROUP = "CLKAG_cam_mem_0_OV7670_PCLK_IBUFG_BUFG" ;
AREA_GROUP "CLKAG_cam_mem_0_OV7670_PCLK_IBUFG_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_MCLK_pin_OBUF driven by BUFGCTRL_X0Y13
NET "axi_i2s_adi_0_MCLK_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_MCLK_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_MCLK_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_MCLK_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_BCLK_O_pin_OBUF driven by BUFGCTRL_X0Y15
NET "axi_i2s_adi_0_BCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_BCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_BCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk driven by BUFGCTRL_X0Y25
NET "cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk" TNM_NET = "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk" ;
TIMEGRP "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk" AREA_GROUP = "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk" ;
AREA_GROUP "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK3 driven by BUFGCTRL_X0Y19
NET "processing_system7_0_FCLK_CLK3" TNM_NET = "TN_processing_system7_0_FCLK_CLK3" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK3" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK3" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK3" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_i2s_adi_0_LRCLK_O_pin_OBUF driven by BUFGCTRL_X0Y17
NET "axi_i2s_adi_0_LRCLK_O_pin_OBUF" TNM_NET = "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
TIMEGRP "TN_axi_i2s_adi_0_LRCLK_O_pin_OBUF" AREA_GROUP = "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" ;
AREA_GROUP "CLKAG_axi_i2s_adi_0_LRCLK_O_pin_OBUF" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# processing_system7_0_FCLK_CLK1 driven by BUFGCTRL_X0Y26
NET "processing_system7_0_FCLK_CLK1" TNM_NET = "TN_processing_system7_0_FCLK_CLK1" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK1" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK1" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50 driven by BUFGCTRL_X0Y10
NET "cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50" TNM_NET = "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50" ;
TIMEGRP "TN_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50" AREA_GROUP = "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50" ;
AREA_GROUP "CLKAG_cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# axi_hdmi_tx_16b_0_hdmi_ref_clk driven by BUFGCTRL_X0Y23
NET "axi_hdmi_tx_16b_0_hdmi_ref_clk" TNM_NET = "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
TIMEGRP "TN_axi_hdmi_tx_16b_0_hdmi_ref_clk" AREA_GROUP = "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" ;
AREA_GROUP "CLKAG_axi_hdmi_tx_16b_0_hdmi_ref_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK2 driven by BUFGCTRL_X0Y27
NET "processing_system7_0_FCLK_CLK2" TNM_NET = "TN_processing_system7_0_FCLK_CLK2" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK2" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK2" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK2" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# processing_system7_0_FCLK_CLK0 driven by BUFGCTRL_X0Y16
NET "processing_system7_0_FCLK_CLK0" TNM_NET = "TN_processing_system7_0_FCLK_CLK0" ;
TIMEGRP "TN_processing_system7_0_FCLK_CLK0" AREA_GROUP = "CLKAG_processing_system7_0_FCLK_CLK0" ;
AREA_GROUP "CLKAG_processing_system7_0_FCLK_CLK0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 6
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 8/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   8000 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     32 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |axi_i2s_adi_0_MCLK_pin_OBUF
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     79 |cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |cam_mem_0/cam_mem_0/USER_LOGIC_I/capture_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |     39 |cam_mem_0_OV7670_PCLK_IBUFG_BUFG
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3174 |processing_system7_0_FCLK_CLK0
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    174 |   1290 |processing_system7_0_FCLK_CLK1
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    370 |   1430 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    563 |   6050 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  25600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    346 |   1168 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |cam_mem_0/cam_mem_0/USER_LOGIC_I/cam_if/clk50
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    164 |   3518 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      9 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    160 |   1135 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    672 |   5855 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |     16 |      0 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |axi_i2s_adi_0_MCLK_pin_OBUF
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |cam_mem_0_OV7670_PCLK_IBUFG_BUFG
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |   1722 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |    268 |processing_system7_0_FCLK_CLK1
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 |   1408 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    320 |   3404 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |axi_hdmi_tx_16b_0_hdmi_ref_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |axi_i2s_adi_0_MCLK_pin_OBUF
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    448 |   4438 |processing_system7_0_FCLK_CLK0
      1 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    276 |   1175 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    724 |   5618 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     30 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      1 |      0 |      0 |   3200 |   9600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    194 |   1035 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |     20 |    949 |processing_system7_0_FCLK_CLK1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    106 |    581 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |    320 |   2565 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6800 |  20800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    775 |   5029 |processing_system7_0_FCLK_CLK0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    139 |processing_system7_0_FCLK_CLK1
      3 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    142 |   1203 |processing_system7_0_FCLK_CLK3
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |    917 |   6371 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:f5478907) REAL time: 10 mins 37 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f5478907) REAL time: 10 mins 38 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f5478907) REAL time: 10 mins 38 secs 

Phase 8.8  Global Placement
.........................
...............................................................................................................................
....................................................................................................................................................
.................................................................................................................................................
Phase 8.8  Global Placement (Checksum:2b77c1b) REAL time: 13 mins 18 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:2b77c1b) REAL time: 13 mins 19 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:848cf66f) REAL time: 14 mins 31 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:848cf66f) REAL time: 14 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:848cf66f) REAL time: 14 mins 35 secs 

Total REAL time to Placer completion: 14 mins 41 secs 
Total CPU  time to Placer completion: 6 mins 21 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RA
   MB_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RA
   MC_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAM
   A_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAM
   A_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAM
   B_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RA
   MA_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_
   i<1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_
   i<3>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RA
   MB_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RA
   MC_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RA
   MA_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RA
   MB_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_perf_mon_0/axi_perf_mon_0/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.r
   f/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.r
   f/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.ax
   i3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.r
   f/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_4/axi_interconnect_4/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfi
   fo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_3/axi_interconnect_3/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xs
   t_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_4/axi_vdma_4/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_F
   IFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fi
   fo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_i2s/axi_dma_i2s/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD
   _FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
   fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo16_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo17_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo15_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo12_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo13_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo14_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo10_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo11_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo20_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo19_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Mram_audio_fifo18_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp2850.PULL is set but the tri state is not
   configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  109
Slice Logic Utilization:
  Number of Slice Registers:                29,952 out of 106,400   28%
    Number used as Flip Flops:              29,883
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               69
  Number of Slice LUTs:                     27,964 out of  53,200   52%
    Number used as logic:                   24,513 out of  53,200   46%
      Number using O6 output only:          17,046
      Number using O5 output only:             528
      Number using O5 and O6:                6,939
      Number used as ROM:                        0
    Number used as Memory:                   1,657 out of  17,400    9%
      Number used as Dual Port RAM:            360
        Number using O6 output only:           104
        Number using O5 output only:            30
        Number using O5 and O6:                226
      Number used as Single Port RAM:            0
      Number used as Shift Register:         1,297
        Number using O6 output only:         1,283
        Number using O5 output only:             0
        Number using O5 and O6:                 14
    Number used exclusively as route-thrus:  1,794
      Number with same-slice register load:  1,597
      Number with same-slice carry load:       193
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 9,931 out of  13,300   74%
  Number of LUT Flip Flop pairs used:       32,727
    Number with an unused Flip Flop:         8,280 out of  32,727   25%
    Number with an unused LUT:               4,763 out of  32,727   14%
    Number of fully used LUT-FF pairs:      19,684 out of  32,727   60%
    Number of unique control sets:           1,437
    Number of slice register sites lost
      to control set restrictions:           4,580 out of 106,400    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        52 out of     200   26%
    Number of LOCed IOBs:                       52 out of      52  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             23

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 15 out of     140   10%
    Number using RAMB36E1 only:                 15
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     280    3%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       23 out of     200   11%
    Number used as OLOGICE2s:                   23
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            2 out of     220    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         3 out of       4   75%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  1831 MB
Total REAL time to MAP completion:  23 mins 4 secs 
Total CPU time to MAP completion:   6 mins 59 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
