
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. teste, 218, 614, 87, 0, 0, 1, 0, 4, 42
.	. CoreMemCtrl_C0, 77, 312, 12, 0, 0, 0, 0, 0, 0
.	.	. CoreMemCtrl_Z1, 77, 312, 12, 0, 0, 0, 0, 0, 0
.	. Dev_Restart_after_IAP_blk, 64, 50, 35, 0, 0, 1, 0, 0, 0
.	.	. Ram_intferface, 64, 50, 35, 0, 0, 0, 0, 0, 0
.	.	. TAMPER_C0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. TAMPER_C0_TAMPER_C0_0_TAMPER, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. TPSRAM_C0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	. TPSRAM_C0_TPSRAM_C0_0_TPSRAM, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	. fpga_top_design, 0, 63, 0, 0, 0, 0, 0, 0, 0
.	.	. hamming_top_design, 0, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	. hamming_decoder, 0, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	. hamming_encoder, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	. led_blink, 25, 5, 40, 0, 0, 0, 0, 1, 0
.	. teste_sb, 52, 184, 0, 0, 0, 0, 0, 3, 4
.	.	. CoreAHBLite_Z5, 43, 181, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s, 43, 181, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0, 39, 134, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_1, 4, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z4_0, 3, 4, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreResetP_Z6, 9, 2, 0, 0, 0, 0, 0, 1, 0
.	.	. teste_sb_CCC_0_FCCC, 0, 1, 0, 0, 0, 0, 0, 1, 0
.	.	. teste_sb_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. teste_sb_MSS, 0, 0, 0, 0, 0, 0, 0, 0, 4