[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15204       tick       2491738       1115631       1067015       2491738 
      2  15204       tick       4544316       2169948       2151753       4544316 
      3  15204       tick       4545060       2171374       2153000       4545060 
      4  15204       tick       4547336       2172145       2153959       4547336 
      5  15204       tick       4544549       2170532       2152371       4544549 
      6  15204       tick       4536955       2167187       2147829       4536955 
      7  15204       tick       4547009       2171984       2150813       4547009 
      8  15204       tick       4544021       2170495       2147087       4544021 
      9  15204       tick       4543114       2169247       2150101       4543114 
     10  15204       tick       4537123       2167101       2145732       4537123 
     11  15204       tick       4546416       2173170       2153536       4546416 
     12  15204       tick       4540193       2169077       2153827       4540193 
     13  15204       tick       4530964       2163228       2144871       4530964 
     14  15204       tick       4545431       2170764       2150430       4545431 
     15  15204       tick       4546837       2171983       2156345       4546837 
     16  15204       tick       4537500       2166714       2149917       4537500 
     17  15204       tick       4538194       2166707       2150222       4538194 
     18  15204       tick       4543960       2171034       2152391       4543960 
     19  15204       tick       4540064       2168758       2148579       4540064 
     20  15204       exit       3221891       1539644       1522441       3221891 
