// Seed: 2292263820
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    output wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    input wand id_17,
    input supply0 id_18,
    input wire id_19
    , id_30,
    output wire id_20,
    input tri0 id_21,
    input wor id_22,
    output tri1 id_23
    , id_31,
    input wire id_24,
    input supply0 id_25,
    output wand id_26,
    output tri1 id_27,
    output tri id_28
);
  assign id_31[-1] = 1;
  assign module_1.id_3 = 0;
  assign id_27 = id_9;
  logic id_32;
  assign id_27 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3
);
  assign id_2 = id_0;
  wor id_5;
  assign id_5#(.id_5(1)) = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
