vendor_name = ModelSim
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Test1_tb.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Pc_tb.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Memory_tb.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Alu_tb.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Pc.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Memory.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Decoder.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Common.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Alu.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.sdc
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/ControlUnit.vhd
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Rom.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_mqv1.tdf
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/vhdl_microprocessor.ram0_memory_entity_1056524d.hdl.mif
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_nre1.tdf
source_file = 1, C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/vhdl_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif
design_name = VHDL_microprocessor
instance = comp, \O_pipeline_stage[0]~output\, O_pipeline_stage[0]~output, VHDL_microprocessor, 1
instance = comp, \O_pipeline_stage[1]~output\, O_pipeline_stage[1]~output, VHDL_microprocessor, 1
instance = comp, \O_pipeline_stage[2]~output\, O_pipeline_stage[2]~output, VHDL_microprocessor, 1
instance = comp, \O_pipeline_stage[3]~output\, O_pipeline_stage[3]~output, VHDL_microprocessor, 1
instance = comp, \O_pipeline_stage[4]~output\, O_pipeline_stage[4]~output, VHDL_microprocessor, 1
instance = comp, \O_pipeline_stage[5]~output\, O_pipeline_stage[5]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[0]~output\, O_pc_programCounter[0]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[1]~output\, O_pc_programCounter[1]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[2]~output\, O_pc_programCounter[2]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[3]~output\, O_pc_programCounter[3]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[4]~output\, O_pc_programCounter[4]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[5]~output\, O_pc_programCounter[5]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[6]~output\, O_pc_programCounter[6]~output, VHDL_microprocessor, 1
instance = comp, \O_pc_programCounter[7]~output\, O_pc_programCounter[7]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[0]~output\, O_rom_instruction[0]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[1]~output\, O_rom_instruction[1]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[2]~output\, O_rom_instruction[2]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[3]~output\, O_rom_instruction[3]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[4]~output\, O_rom_instruction[4]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[5]~output\, O_rom_instruction[5]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[6]~output\, O_rom_instruction[6]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[7]~output\, O_rom_instruction[7]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[8]~output\, O_rom_instruction[8]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[9]~output\, O_rom_instruction[9]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[10]~output\, O_rom_instruction[10]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[11]~output\, O_rom_instruction[11]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[12]~output\, O_rom_instruction[12]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[13]~output\, O_rom_instruction[13]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[14]~output\, O_rom_instruction[14]~output, VHDL_microprocessor, 1
instance = comp, \O_rom_instruction[15]~output\, O_rom_instruction[15]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[0]~output\, O_decoder_opcode[0]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[1]~output\, O_decoder_opcode[1]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[2]~output\, O_decoder_opcode[2]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[3]~output\, O_decoder_opcode[3]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[4]~output\, O_decoder_opcode[4]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[5]~output\, O_decoder_opcode[5]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[6]~output\, O_decoder_opcode[6]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_opcode[7]~output\, O_decoder_opcode[7]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[0]~output\, O_decoder_dataImmediate[0]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[1]~output\, O_decoder_dataImmediate[1]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[2]~output\, O_decoder_dataImmediate[2]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[3]~output\, O_decoder_dataImmediate[3]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[4]~output\, O_decoder_dataImmediate[4]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[5]~output\, O_decoder_dataImmediate[5]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[6]~output\, O_decoder_dataImmediate[6]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_dataImmediate[7]~output\, O_decoder_dataImmediate[7]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[0]~output\, O_decoder_regAddress[0]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[1]~output\, O_decoder_regAddress[1]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[2]~output\, O_decoder_regAddress[2]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[3]~output\, O_decoder_regAddress[3]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[4]~output\, O_decoder_regAddress[4]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[5]~output\, O_decoder_regAddress[5]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[6]~output\, O_decoder_regAddress[6]~output, VHDL_microprocessor, 1
instance = comp, \O_decoder_regAddress[7]~output\, O_decoder_regAddress[7]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[0]~output\, O_memory_regReadData[0]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[1]~output\, O_memory_regReadData[1]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[2]~output\, O_memory_regReadData[2]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[3]~output\, O_memory_regReadData[3]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[4]~output\, O_memory_regReadData[4]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[5]~output\, O_memory_regReadData[5]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[6]~output\, O_memory_regReadData[6]~output, VHDL_microprocessor, 1
instance = comp, \O_memory_regReadData[7]~output\, O_memory_regReadData[7]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[0]~output\, O_alu_data[0]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[1]~output\, O_alu_data[1]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[2]~output\, O_alu_data[2]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[3]~output\, O_alu_data[3]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[4]~output\, O_alu_data[4]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[5]~output\, O_alu_data[5]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[6]~output\, O_alu_data[6]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_data[7]~output\, O_alu_data[7]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_flags_debug[0]~output\, O_alu_flags_debug[0]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_flags_debug[1]~output\, O_alu_flags_debug[1]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_flags_debug[2]~output\, O_alu_flags_debug[2]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[0]~output\, O_alu_regSelect[0]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[1]~output\, O_alu_regSelect[1]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[2]~output\, O_alu_regSelect[2]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[3]~output\, O_alu_regSelect[3]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[4]~output\, O_alu_regSelect[4]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[5]~output\, O_alu_regSelect[5]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[6]~output\, O_alu_regSelect[6]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regSelect[7]~output\, O_alu_regSelect[7]~output, VHDL_microprocessor, 1
instance = comp, \O_alu_regWrite~output\, O_alu_regWrite~output, VHDL_microprocessor, 1
instance = comp, \O_alu_shouldJump~output\, O_alu_shouldJump~output, VHDL_microprocessor, 1
instance = comp, \O_memory_writeEnable_calculated~output\, O_memory_writeEnable_calculated~output, VHDL_microprocessor, 1
instance = comp, \I_processor_clock~input\, I_processor_clock~input, VHDL_microprocessor, 1
instance = comp, \I_processor_clock~inputCLKENA0\, I_processor_clock~inputCLKENA0, VHDL_microprocessor, 1
instance = comp, \I_processor_reset~input\, I_processor_reset~input, VHDL_microprocessor, 1
instance = comp, \I_processor_enable~input\, I_processor_enable~input, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|S_state.s2\, DUT_controlUnit|S_state.s2, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|S_state.s3\, DUT_controlUnit|S_state.s3, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|S_state.s0~feeder\, DUT_controlUnit|S_state.s0~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|S_state.s0\, DUT_controlUnit|S_state.s0, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|WideOr0\, DUT_controlUnit|WideOr0, VHDL_microprocessor, 1
instance = comp, \DUT_controlUnit|S_state.s1\, DUT_controlUnit|S_state.s1, VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~1\, DUT_pc|Add0~1, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[0]\, DUT_pc|O_programCounter[0], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~5\, DUT_pc|Add0~5, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[1]\, DUT_pc|O_programCounter[1], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~9\, DUT_pc|Add0~9, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[2]\, DUT_pc|O_programCounter[2], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~13\, DUT_pc|Add0~13, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[3]\, DUT_pc|O_programCounter[3], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~17\, DUT_pc|Add0~17, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[4]\, DUT_pc|O_programCounter[4], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~21\, DUT_pc|Add0~21, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[5]\, DUT_pc|O_programCounter[5], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~25\, DUT_pc|Add0~25, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[6]\, DUT_pc|O_programCounter[6], VHDL_microprocessor, 1
instance = comp, \DUT_pc|Add0~29\, DUT_pc|Add0~29, VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[7]\, DUT_pc|O_programCounter[7], VHDL_microprocessor, 1
instance = comp, \DUT_pc|O_programCounter[6]~DUPLICATE\, DUT_pc|O_programCounter[6]~DUPLICATE, VHDL_microprocessor, 1
instance = comp, \DUT_rom|S_rom_rtl_0|auto_generated|ram_block1a0\, DUT_rom|S_rom_rtl_0|auto_generated|ram_block1a0, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[0]\, DUT_decoder|O_opcode[0], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[1]\, DUT_decoder|O_opcode[1], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[2]~feeder\, DUT_decoder|O_opcode[2]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[2]\, DUT_decoder|O_opcode[2], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[3]~feeder\, DUT_decoder|O_opcode[3]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[3]\, DUT_decoder|O_opcode[3], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[4]~feeder\, DUT_decoder|O_opcode[4]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[4]\, DUT_decoder|O_opcode[4], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[5]~feeder\, DUT_decoder|O_opcode[5]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[5]\, DUT_decoder|O_opcode[5], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[6]~feeder\, DUT_decoder|O_opcode[6]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[6]\, DUT_decoder|O_opcode[6], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_opcode[7]\, DUT_decoder|O_opcode[7], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[0]\, DUT_decoder|O_regAddress[0], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[1]~feeder\, DUT_decoder|O_regAddress[1]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[1]\, DUT_decoder|O_regAddress[1], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[2]\, DUT_decoder|O_regAddress[2], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[3]\, DUT_decoder|O_regAddress[3], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[4]~feeder\, DUT_decoder|O_regAddress[4]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[4]\, DUT_decoder|O_regAddress[4], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[5]~feeder\, DUT_decoder|O_regAddress[5]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[5]\, DUT_decoder|O_regAddress[5], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[6]~feeder\, DUT_decoder|O_regAddress[6]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[6]\, DUT_decoder|O_regAddress[6], VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[7]~feeder\, DUT_decoder|O_regAddress[7]~feeder, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[7]\, DUT_decoder|O_regAddress[7], VHDL_microprocessor, 1
instance = comp, \~GND\, ~GND, VHDL_microprocessor, 1
instance = comp, \DUT_decoder|O_regAddress[3]~DUPLICATE\, DUT_decoder|O_regAddress[3]~DUPLICATE, VHDL_microprocessor, 1
instance = comp, \DUT_memory|S_mem_rtl_0|auto_generated|ram_block1a0\, DUT_memory|S_mem_rtl_0|auto_generated|ram_block1a0, VHDL_microprocessor, 1
