<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_n_t___peripheral___access___layer.html">ANT Peripheral Access Layer</a> &raquo; <a class="el" href="group___b_t_l_e___r_f___peripheral___access___layer.html">BTLE_RF Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_p___peripheral___access___layer.html">CMP Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral___access___layer.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_a_c___peripheral___access___layer.html">DAC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_c_d_c___peripheral___access___layer.html">DCDC Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a___peripheral___access___layer.html">DMA Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a_m_u_x___peripheral___access___layer.html">DMAMUX Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_g_p_i_o___peripheral___access___layer.html">FGPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___f_t_f_a___peripheral___access___layer.html">FTFA Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_e_n_f_s_k___peripheral___access___layer.html">GENFSK Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral___access___layer.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_l_w_u___peripheral___access___layer.html">LLWU Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_t_m_r___peripheral___access___layer.html">LPTMR Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_p_u_a_r_t___peripheral___access___layer.html">LPUART Peripheral Access Layer</a> &raquo; <a class="el" href="group___l_t_c___peripheral___access___layer.html">LTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_g___peripheral___access___layer.html">MCG Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b___peripheral___access___layer.html">MTB Peripheral Access Layer</a> &raquo; <a class="el" href="group___m_t_b_d_w_t___peripheral___access___layer.html">MTBDWT Peripheral Access Layer</a> &raquo; <a class="el" href="group___n_v___peripheral___access___layer.html">NV Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_i_t___peripheral___access___layer.html">PIT Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_m_c___peripheral___access___layer.html">PMC Peripheral Access Layer</a> &raquo; <a class="el" href="group___p_o_r_t___peripheral___access___layer.html">PORT Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_c_m___peripheral___access___layer.html">RCM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_f_s_y_s___peripheral___access___layer.html">RFSYS Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_o_m___peripheral___access___layer.html">ROM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_s_i_m___peripheral___access___layer.html">RSIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___r_t_c___peripheral___access___layer.html">RTC Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_m_c___peripheral___access___layer.html">SMC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI registers (SPI)  
 <a href="struct_s_p_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3e88ef6f4dbe4a5696130a527166ac50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a3e88ef6f4dbe4a5696130a527166ac50">SPI_CTRL_REG</a></td></tr>
<tr class="separator:a3e88ef6f4dbe4a5696130a527166ac50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa7fb1c83a49c17266b60fb5655abe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a1aa7fb1c83a49c17266b60fb5655abe3">SPI_RX_TX_REG0</a></td></tr>
<tr class="separator:a1aa7fb1c83a49c17266b60fb5655abe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad108a6096761204f4588a174c930ef94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ad108a6096761204f4588a174c930ef94">SPI_RX_TX_REG1</a></td></tr>
<tr class="separator:ad108a6096761204f4588a174c930ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9325854f602a674764ff1c41c7032a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#ad9325854f602a674764ff1c41c7032a2">SPI_CLEAR_INT_REG</a></td></tr>
<tr class="separator:ad9325854f602a674764ff1c41c7032a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbeb1db24b5931481cfba20448223e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type.html#a5fbeb1db24b5931481cfba20448223e6">SPI_CTRL_REG1</a></td></tr>
<tr class="separator:a5fbeb1db24b5931481cfba20448223e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:ga27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:ga71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:gae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga90305b1c98db19c193acfe3f454523bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd">CTAR</a> [2]</td></tr>
<tr class="separator:ga90305b1c98db19c193acfe3f454523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:ga8203e168b85b6c31c5b2bbda76d37e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga022abd3adb4a47b4d58a99f2280ac0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53762b5329df1577d65fb443ec732a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11">RESERVED_1</a> [24]</td></tr>
<tr class="separator:ga53762b5329df1577d65fb443ec732a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:gaf6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">RSER</a></td></tr>
<tr class="separator:gad10ae0d821edec8a6cf1bf982a307b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59736217ea839f866451276cb7339934"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gad84d20ccbf12eca9317af4e4511033a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a></td></tr>
<tr class="separator:gad84d20ccbf12eca9317af4e4511033a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8588010724781cfb5aa384b100ca9d7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;&#160;&#160;<a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a></td></tr>
<tr class="separator:ga8588010724781cfb5aa384b100ca9d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59736217ea839f866451276cb7339934"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga59736217ea839f866451276cb7339934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adaf881f37145caba5861609765d994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">POPR</a></td></tr>
<tr class="separator:ga7adaf881f37145caba5861609765d994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32896f14fd2897523a91974664932241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">TXFR0</a></td></tr>
<tr class="separator:ga32896f14fd2897523a91974664932241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a></td></tr>
<tr class="separator:ga27755ff1a835bbd95f58ecdba1f2795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a5555b34b49975fd14f52d0989790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">TXFR2</a></td></tr>
<tr class="separator:ga331a5555b34b49975fd14f52d0989790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7709e9633e66598f149c96d12e2640"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">TXFR3</a></td></tr>
<tr class="separator:gabb7709e9633e66598f149c96d12e2640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7de7b234e4846024bdeb9198f89edba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7de7b234e4846024bdeb9198f89edba">RESERVED_2</a> [48]</td></tr>
<tr class="separator:gad7de7b234e4846024bdeb9198f89edba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a></td></tr>
<tr class="separator:gac60db58d1ff9c9bae1ff1460dd6972ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a></td></tr>
<tr class="separator:gafdbe91d4e8ea80ec8bcc8c89551429e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4caeaac62400fb5d871f11574557a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">RXFR2</a></td></tr>
<tr class="separator:gac4caeaac62400fb5d871f11574557a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">RXFR3</a></td></tr>
<tr class="separator:gaa997d3f01aca2c5e21a526b29e466f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI registers (SPI) </p>
<p>SPI - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad9325854f602a674764ff1c41c7032a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9325854f602a674764ff1c41c7032a2">&#9670;&nbsp;</a></span>SPI_CLEAR_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SPI_CLEAR_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001206) SPI clear interrupt register </p>

</div>
</div>
<a id="a3e88ef6f4dbe4a5696130a527166ac50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e88ef6f4dbe4a5696130a527166ac50">&#9670;&nbsp;</a></span>SPI_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SPI_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50001200) SPI Structure (@ 0x50001200) SPI control register 0 </p>

</div>
</div>
<a id="a5fbeb1db24b5931481cfba20448223e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbeb1db24b5931481cfba20448223e6">&#9670;&nbsp;</a></span>SPI_CTRL_REG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SPI_CTRL_REG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001208) SPI control register 1 </p>

</div>
</div>
<a id="a1aa7fb1c83a49c17266b60fb5655abe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa7fb1c83a49c17266b60fb5655abe3">&#9670;&nbsp;</a></span>SPI_RX_TX_REG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SPI_RX_TX_REG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001202) SPI RX/TX register0 </p>

</div>
</div>
<a id="ad108a6096761204f4588a174c930ef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad108a6096761204f4588a174c930ef94">&#9670;&nbsp;</a></span>SPI_RX_TX_REG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> SPI_RX_TX_REG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50001204) SPI RX/TX register1 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>openthread-master/third_party/dialog/DialogSDK/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
<li>openthread-master/third_party/nxp/MKW41Z4/<a class="el" href="_m_k_w41_z4_8h_source.html">MKW41Z4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:10 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
