-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=12;
DEPTH=31;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   000;
	1   :   010;
	2   :   021;
	3   :   032;
	4   :   042;
	5   :   052;
	6   :   062;
	7   :   072;
	8   :   082;
	9   :   091;
	10  :   09F;
	11  :   0AE;
	12  :   0BC;
	13  :   0C9;
	14  :   0D6;
	15  :   0E2;
	16  :   0ED;
	17  :   0F8;
	18  :   102;
	19  :   10C;
	20  :   115;
	21  :   11D;
	22  :   124;
	23  :   12A;
	24  :   130;
	25  :   135;
	26  :   139;
	27  :   13C;
	28  :   13E;
	29  :   13F;
	30  :   140;
END;
