{"2408.07404": {"publish_time": "2024-08-14", "title": "Efficient Edge AI: Deploying Convolutional Neural Networks on FPGA with the Gemmini Accelerator", "paper_summary": "The growing concerns regarding energy consumption and privacy have prompted\nthe development of AI solutions deployable on the edge, circumventing the\nsubstantial CO2 emissions associated with cloud servers and mitigating risks\nrelated to sharing sensitive data. But deploying Convolutional Neural Networks\n(CNNs) on non-off-the-shelf edge devices remains a complex and labor-intensive\ntask. In this paper, we present and end-to-end workflow for deployment of CNNs\non Field Programmable Gate Arrays (FPGAs) using the Gemmini accelerator, which\nwe modified for efficient implementation on FPGAs. We describe how we leverage\nthe use of open source software on each optimization step of the deployment\nprocess, the customizations we added to them and its impact on the final\nsystem's performance. We were able to achieve real-time performance by\ndeploying a YOLOv7 model on a Xilinx ZCU102 FPGA with an energy efficiency of\n36.5 GOP/s/W. Our FPGA-based solution demonstrates superior power efficiency\ncompared with other embedded hardware devices, and even outperforms other FPGA\nreference implementations. Finally, we present how this kind of solution can be\nintegrated into a wider system, by testing our proposed platform in a traffic\nmonitoring scenario.", "paper_summary_zh": "\u8003\u91cf\u5230\u80fd\u6e90\u6d88\u8017\u548c\u96b1\u79c1\u7684\u65e5\u76ca\u589e\u9577\uff0c\u4fc3\u4f7f\u958b\u767c\u53ef\u90e8\u7f72\u65bc\u908a\u7de3\u7684 AI \u89e3\u6c7a\u65b9\u6848\uff0c\u898f\u907f\u8207\u96f2\u7aef\u4f3a\u670d\u5668\u76f8\u95dc\u7684\u9f90\u5927 CO2 \u6392\u653e\uff0c\u4e26\u964d\u4f4e\u8207\u654f\u611f\u8cc7\u6599\u5171\u4eab\u76f8\u95dc\u7684\u98a8\u96aa\u3002\u4f46\u662f\uff0c\u5728\u975e\u73fe\u6210\u7684\u908a\u7de3\u88dd\u7f6e\u4e0a\u90e8\u7f72\u5377\u7a4d\u795e\u7d93\u7db2\u8def (CNN) \u4ecd\u7136\u662f\u4e00\u9805\u8907\u96dc\u4e14\u52de\u529b\u5bc6\u96c6\u7684\u4efb\u52d9\u3002\u5728\u672c\u6587\u4e2d\uff0c\u6211\u5011\u63d0\u51fa\u4e00\u500b\u7aef\u5230\u7aef\u7684\u6d41\u7a0b\uff0c\u4f7f\u7528 Gemmini \u52a0\u901f\u5668\u5728\u73fe\u5834\u53ef\u7a0b\u5f0f\u9598\u9663\u5217 (FPGA) \u4e0a\u90e8\u7f72 CNN\uff0c\u6211\u5011\u4fee\u6539\u4e86 Gemmini \u4ee5\u5728 FPGA \u4e0a\u6709\u6548\u5be6\u4f5c\u3002\u6211\u5011\u63cf\u8ff0\u5982\u4f55\u5728\u90e8\u7f72\u904e\u7a0b\u7684\u6bcf\u500b\u6700\u4f73\u5316\u6b65\u9a5f\u4e2d\u5229\u7528\u958b\u6e90\u8edf\u9ad4\uff0c\u6211\u5011\u5c0d\u5b83\u5011\u6240\u505a\u7684\u81ea\u8a02\uff0c\u4ee5\u53ca\u5c0d\u6700\u7d42\u7cfb\u7d71\u6548\u80fd\u7684\u5f71\u97ff\u3002\u6211\u5011\u80fd\u5920\u900f\u904e\u5728 Xilinx ZCU102 FPGA \u4e0a\u90e8\u7f72 YOLOv7 \u6a21\u578b\uff0c\u4ee5 36.5 GOP/s/W \u7684\u80fd\u6e90\u6548\u7387\u9054\u6210\u5373\u6642\u6548\u80fd\u3002\u8207\u5176\u4ed6\u5d4c\u5165\u5f0f\u786c\u9ad4\u88dd\u7f6e\u76f8\u6bd4\uff0c\u6211\u5011\u7684\u57fa\u65bc FPGA \u7684\u89e3\u6c7a\u65b9\u6848\u5c55\u73fe\u51fa\u512a\u7570\u7684\u96fb\u529b\u6548\u7387\uff0c\u751a\u81f3\u512a\u65bc\u5176\u4ed6 FPGA \u53c3\u8003\u5be6\u4f5c\u3002\u6700\u5f8c\uff0c\u6211\u5011\u63d0\u51fa\u5982\u4f55\u5c07\u9019\u7a2e\u89e3\u6c7a\u65b9\u6848\u6574\u5408\u5230\u66f4\u5ee3\u6cdb\u7684\u7cfb\u7d71\u4e2d\uff0c\u900f\u904e\u5728\u4ea4\u901a\u76e3\u63a7\u5834\u666f\u4e2d\u6e2c\u8a66\u6211\u5011\u63d0\u51fa\u7684\u5e73\u53f0\u3002", "author": "Federico Nicolas Peccia et.al.", "authors": "Federico Nicolas Peccia, Svetlana Pavlitska, Tobias Fleck, Oliver Bringmann", "id": "2408.07404v1", "paper_url": "http://arxiv.org/abs/2408.07404v1", "repo": "null"}}