$comment
	File created using the following command:
		vcd file fulladder4Bits.msim.vcd -direction
$end
$date
	Fri Mar 01 14:31:32 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fulladder4Bits_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Cout $end
$var wire 1 $ Sum [3] $end
$var wire 1 % Sum [2] $end
$var wire 1 & Sum [1] $end
$var wire 1 ' Sum [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Sum[0]~output_o $end
$var wire 1 0 Sum[1]~output_o $end
$var wire 1 1 Sum[2]~output_o $end
$var wire 1 2 Sum[3]~output_o $end
$var wire 1 3 Cout~output_o $end
$var wire 1 4 B[0]~input_o $end
$var wire 1 5 A[0]~input_o $end
$var wire 1 6 A0|HA1|Sum~combout $end
$var wire 1 7 A[1]~input_o $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 A1|HA2|Sum~0_combout $end
$var wire 1 : B[2]~input_o $end
$var wire 1 ; A[2]~input_o $end
$var wire 1 < A1|cout~0_combout $end
$var wire 1 = A2|HA2|Sum~0_combout $end
$var wire 1 > A[3]~input_o $end
$var wire 1 ? B[3]~input_o $end
$var wire 1 @ A2|cout~0_combout $end
$var wire 1 A A3|HA2|Sum~combout $end
$var wire 1 B A3|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b111 "
0#
0'
0&
1%
1$
x(
0)
1*
x+
1,
1-
1.
0/
00
11
12
03
14
15
06
07
18
09
1:
1;
1<
1=
0>
0?
1@
1A
0B
$end
#1000000
