Analysis & Synthesis report for MipsImplementation
Sat Dec 16 21:28:36 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "shift_left_2:shiftleft2_jump"
 10. Port Connectivity Checks: "RegBit:MEMWB_RegWrite"
 11. Port Connectivity Checks: "RegBit:MEMWB_MemtoReg"
 12. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister0"
 13. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister1"
 14. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister2"
 15. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister3"
 16. Port Connectivity Checks: "RegBit:MEMWB_WriteRegister4"
 17. Port Connectivity Checks: "register:MEMWB_ALUResult"
 18. Port Connectivity Checks: "register:MEMWB_ReadDataOfMem"
 19. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister0"
 20. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister1"
 21. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister2"
 22. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister3"
 23. Port Connectivity Checks: "RegBit:EXMEM_WriteRegister4"
 24. Port Connectivity Checks: "RegBit:EXMEM_MemWrite"
 25. Port Connectivity Checks: "RegBit:EXMEM_MemRead"
 26. Port Connectivity Checks: "RegBit:EXMEM_RegWrite"
 27. Port Connectivity Checks: "RegBit:EXMEM_MemtoReg"
 28. Port Connectivity Checks: "register:EXMEM_WriteDataOfMem"
 29. Port Connectivity Checks: "register:EXMEM_ALUResult"
 30. Port Connectivity Checks: "alu:alu_block|addsub:add2"
 31. Port Connectivity Checks: "alu:alu_block|alu1bit:alu31"
 32. Port Connectivity Checks: "alu:alu_block|alu1bit:alu30"
 33. Port Connectivity Checks: "alu:alu_block|alu1bit:alu29"
 34. Port Connectivity Checks: "alu:alu_block|alu1bit:alu28"
 35. Port Connectivity Checks: "alu:alu_block|alu1bit:alu27"
 36. Port Connectivity Checks: "alu:alu_block|alu1bit:alu26"
 37. Port Connectivity Checks: "alu:alu_block|alu1bit:alu25"
 38. Port Connectivity Checks: "alu:alu_block|alu1bit:alu24"
 39. Port Connectivity Checks: "alu:alu_block|alu1bit:alu23"
 40. Port Connectivity Checks: "alu:alu_block|alu1bit:alu22"
 41. Port Connectivity Checks: "alu:alu_block|alu1bit:alu21"
 42. Port Connectivity Checks: "alu:alu_block|alu1bit:alu20"
 43. Port Connectivity Checks: "alu:alu_block|alu1bit:alu19"
 44. Port Connectivity Checks: "alu:alu_block|alu1bit:alu18"
 45. Port Connectivity Checks: "alu:alu_block|alu1bit:alu17"
 46. Port Connectivity Checks: "alu:alu_block|alu1bit:alu16"
 47. Port Connectivity Checks: "alu:alu_block|alu1bit:alu15"
 48. Port Connectivity Checks: "alu:alu_block|alu1bit:alu14"
 49. Port Connectivity Checks: "alu:alu_block|alu1bit:alu13"
 50. Port Connectivity Checks: "alu:alu_block|alu1bit:alu12"
 51. Port Connectivity Checks: "alu:alu_block|alu1bit:alu11"
 52. Port Connectivity Checks: "alu:alu_block|alu1bit:alu10"
 53. Port Connectivity Checks: "alu:alu_block|alu1bit:alu9"
 54. Port Connectivity Checks: "alu:alu_block|alu1bit:alu8"
 55. Port Connectivity Checks: "alu:alu_block|alu1bit:alu7"
 56. Port Connectivity Checks: "alu:alu_block|alu1bit:alu6"
 57. Port Connectivity Checks: "alu:alu_block|alu1bit:alu5"
 58. Port Connectivity Checks: "alu:alu_block|alu1bit:alu4"
 59. Port Connectivity Checks: "alu:alu_block|alu1bit:alu3"
 60. Port Connectivity Checks: "alu:alu_block|alu1bit:alu2"
 61. Port Connectivity Checks: "alu:alu_block|alu1bit:alu1"
 62. Port Connectivity Checks: "alu:alu_block"
 63. Port Connectivity Checks: "RegBit:IDEX_ALUOp0"
 64. Port Connectivity Checks: "RegBit:IDEX_ALUOp1"
 65. Port Connectivity Checks: "RegBit:IDEX_JRControl"
 66. Port Connectivity Checks: "RegBit:IDEX_Branch"
 67. Port Connectivity Checks: "RegBit:IDEX_MemWrite"
 68. Port Connectivity Checks: "RegBit:IDEX_MemRead"
 69. Port Connectivity Checks: "RegBit:IDEX_RegWrite"
 70. Port Connectivity Checks: "RegBit:IDEX_MemtoReg"
 71. Port Connectivity Checks: "RegBit:IDEX_ALUSrc"
 72. Port Connectivity Checks: "RegBit:IDEX_RegDst"
 73. Port Connectivity Checks: "register:IDEX_rs_rt_rd"
 74. Port Connectivity Checks: "register:IDEX_Im16_Ext"
 75. Port Connectivity Checks: "register:IDEX_ReadData2"
 76. Port Connectivity Checks: "register:IDEX_ReadData1"
 77. Port Connectivity Checks: "register:IDEX_PC4"
 78. Port Connectivity Checks: "regfile:Register_File|mux32x32to32:Mux1|mux32to1:mux0|dec5to32:dec1"
 79. Port Connectivity Checks: "regfile:Register_File|register:reg0"
 80. Port Connectivity Checks: "regfile:Register_File|decoder:Decoder1|dec5to32:dec"
 81. Port Connectivity Checks: "regfile:Register_File|decoder:Decoder1"
 82. Port Connectivity Checks: "Adder:Add1|adder1bit:adder1bit31"
 83. Port Connectivity Checks: "Adder:Add1|adder1bit:adder1bit0"
 84. Port Connectivity Checks: "Adder:Add1"
 85. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Dec 16 21:28:36 2023          ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; MipsImplementation                             ;
; Top-level Entity Name       ; mips                                           ;
; Family                      ; MAX V                                          ;
; Total logic elements        ; 0                                              ;
; Total pins                  ; 2                                              ;
; Total virtual pins          ; 0                                              ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                  ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; mips               ; MipsImplementation ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; modules/instruction_memory.v     ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v ;         ;
; modules/adder.v                  ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v              ;         ;
; modules/registers.v              ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v          ;         ;
; modules/alu.v                    ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v                ;         ;
; modules/data_memory.v            ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v        ;         ;
; modules/zero_extend.v            ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v        ;         ;
; modules/mux.v                    ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/mux.v                ;         ;
; modules/signal_extend.v          ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v      ;         ;
; modules/mux_selector_write.v     ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v ;         ;
; modules/control_unit.v           ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v       ;         ;
; modules/alu_control.v            ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v        ;         ;
; modules/jr.v                     ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/jr.v                 ;         ;
; modules/fowarding.v              ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v          ;         ;
; modules/mux_3_32.v               ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v           ;         ;
; modules/stall_unit.v             ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v         ;         ;
; modules/flush_unit.v             ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v         ;         ;
; modules/wb_forwarding.v          ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v      ;         ;
; modules/mips.v                   ; yes             ; User Verilog HDL File  ; /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v               ;         ;
; modules/instr.txt                ; yes             ; Auto-Found File        ; /home/marcus/projetos/Verilog/MIPS 2/modules/instr.txt            ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |mips                      ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mips               ; mips        ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_left_2:shiftleft2_jump"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Out32[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; In32[31..26]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_RegWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_MemtoReg" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister1" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister2" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister3" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:MEMWB_WriteRegister4" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "register:MEMWB_ALUResult" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "register:MEMWB_ReadDataOfMem" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister1" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister2" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister3" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_WriteRegister4" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemRead" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_RegWrite" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:EXMEM_MemtoReg" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "register:EXMEM_WriteDataOfMem" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC                 ;
+---------+-------+----------+------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "register:EXMEM_ALUResult" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|addsub:add2"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu31" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu30" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu29" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu28" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu27" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu26" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu25" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu24" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu23" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu22" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu21" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu20" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu19" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu18" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu17" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu16" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu15" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu14" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu13" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu12" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu11" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu10" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; less ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu9" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu8" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu7" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu6" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu5" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu4" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu3" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu2" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block|alu1bit:alu1" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; less ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_block"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; CarryOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUOp0" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUOp1" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_JRControl" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC         ;
+---------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_Branch" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemWrite" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemRead" ;
+---------+-------+----------+--------------------+
; Port    ; Type  ; Severity ; Details            ;
+---------+-------+----------+--------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC       ;
+---------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_RegWrite" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_MemtoReg" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC        ;
+---------+-------+----------+---------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_ALUSrc" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RegBit:IDEX_RegDst" ;
+---------+-------+----------+-------------------+
; Port    ; Type  ; Severity ; Details           ;
+---------+-------+----------+-------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC      ;
+---------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_rs_rt_rd"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; RegOut[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RegOut[10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; WriteEn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_Im16_Ext" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC          ;
+---------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_ReadData2" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "register:IDEX_ReadData1" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "register:IDEX_PC4" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; WriteEn ; Input ; Info     ; Stuck at VCC     ;
+---------+-------+----------+------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:Register_File|mux32x32to32:Mux1|mux32to1:mux0|dec5to32:dec1"                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Out[31..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "regfile:Register_File|register:reg0" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; RegIn   ; Input ; Info     ; Stuck at GND                       ;
; WriteEn ; Input ; Info     ; Stuck at VCC                       ;
; reset   ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:Register_File|decoder:Decoder1|dec5to32:dec"                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:Register_File|decoder:Decoder1"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; WriteEn[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:Add1|adder1bit:adder1bit31"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Adder:Add1|adder1bit:adder1bit0" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Adder:Add1"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; B[31..3] ; Input ; Info     ; Stuck at GND ;
; B[1..0]  ; Input ; Info     ; Stuck at GND ;
; B[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Dec 16 21:28:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MipsImplementation -c MipsImplementation
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file modules/instruction_memory.v
    Info (12023): Found entity 1: InstructionMemory File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 2
    Info (12023): Found entity 2: instrmemstimulous File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 55
Info (12021): Found 2 design units, including 2 entities, in source file modules/adder.v
    Info (12023): Found entity 1: Adder File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 2
    Info (12023): Found entity 2: adder1bit File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 44
Info (12021): Found 9 design units, including 9 entities, in source file modules/registers.v
    Info (12023): Found entity 1: regfile File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 2
    Info (12023): Found entity 2: D_FF File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 70
    Info (12023): Found entity 3: RegBit File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 82
    Info (12023): Found entity 4: register File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 96
    Info (12023): Found entity 5: decoder File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 136
    Info (12023): Found entity 6: andmore File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 175
    Info (12023): Found entity 7: dec5to32 File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 181
    Info (12023): Found entity 8: mux32to1 File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 225
    Info (12023): Found entity 9: mux32x32to32 File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 279
Info (12021): Found 5 design units, including 5 entities, in source file modules/alu.v
    Info (12023): Found entity 1: alu File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 2
    Info (12023): Found entity 2: alu1bit File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 63
    Info (12023): Found entity 3: addsub File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 74
    Info (12023): Found entity 4: adder File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 84
    Info (12023): Found entity 5: mux21 File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file modules/data_memory.v
    Info (12023): Found entity 1: dataMem File: /home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/zero_extend.v
    Info (12023): Found entity 1: zero_extend File: /home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux.v
    Info (12023): Found entity 1: mux2x32to32 File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file modules/signal_extend.v
    Info (12023): Found entity 1: sign_extend File: /home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v Line: 2
    Info (12023): Found entity 2: shift_left_2 File: /home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file modules/mux_selector_write.v
    Info (12023): Found entity 1: mux2x5to5 File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v Line: 2
    Info (12023): Found entity 2: mux2_1 File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file modules/control_unit.v
    Info (12023): Found entity 1: Control File: /home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/alu_control.v
    Info (12023): Found entity 1: ALUControl_Block File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/jr.v
    Info (12023): Found entity 1: JRControl_Block File: /home/marcus/projetos/Verilog/MIPS 2/modules/jr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/fowarding.v
    Info (12023): Found entity 1: ForwardingUnit File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux_3_32.v
    Info (12023): Found entity 1: mux3x32to32 File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/stall_unit.v
    Info (12023): Found entity 1: StallControl File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file modules/flush_unit.v
    Info (12023): Found entity 1: flush_block File: /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v Line: 2
    Info (12023): Found entity 2: Discard_Instr File: /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file modules/wb_forwarding.v
    Info (12023): Found entity 1: WB_forward File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 2
    Info (12023): Found entity 2: CompareAddress File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file modules/mips.v
    Info (12023): Found entity 1: mips File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at adder.v(50): created implicit net for "c1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at adder.v(51): created implicit net for "c2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at adder.v(52): created implicit net for "c3" File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at registers.v(178): created implicit net for "f1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at registers.v(184): created implicit net for "Nota" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 184
Warning (10236): Verilog HDL Implicit Net warning at registers.v(185): created implicit net for "Notb" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at registers.v(186): created implicit net for "Notc" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at registers.v(187): created implicit net for "Notd" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 187
Warning (10236): Verilog HDL Implicit Net warning at registers.v(188): created implicit net for "Note" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 188
Warning (10236): Verilog HDL Implicit Net warning at registers.v(267): created implicit net for "g3" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 267
Warning (10236): Verilog HDL Implicit Net warning at registers.v(268): created implicit net for "g4" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 268
Warning (10236): Verilog HDL Implicit Net warning at registers.v(269): created implicit net for "g5" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 269
Warning (10236): Verilog HDL Implicit Net warning at registers.v(270): created implicit net for "g6" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 270
Warning (10236): Verilog HDL Implicit Net warning at registers.v(271): created implicit net for "g7" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 271
Warning (10236): Verilog HDL Implicit Net warning at registers.v(272): created implicit net for "g8" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 272
Warning (10236): Verilog HDL Implicit Net warning at registers.v(273): created implicit net for "g9" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 273
Warning (10236): Verilog HDL Implicit Net warning at registers.v(274): created implicit net for "g10" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 274
Warning (10236): Verilog HDL Implicit Net warning at registers.v(275): created implicit net for "g11" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 275
Warning (10236): Verilog HDL Implicit Net warning at registers.v(276): created implicit net for "g12" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 276
Warning (10236): Verilog HDL Implicit Net warning at alu.v(42): created implicit net for "notcr31" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at alu.v(47): created implicit net for "addsub31Out" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at alu.v(47): created implicit net for "crrout31" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at alu.v(50): created implicit net for "o1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at alu.v(51): created implicit net for "o2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 51
Warning (10236): Verilog HDL Implicit Net warning at alu.v(52): created implicit net for "o3" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at alu.v(53): created implicit net for "o4" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at alu.v(54): created implicit net for "o5" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at alu.v(55): created implicit net for "o6" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at alu.v(56): created implicit net for "o7" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 56
Warning (10236): Verilog HDL Implicit Net warning at alu.v(57): created implicit net for "o8" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at alu.v(58): created implicit net for "o9" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at alu.v(59): created implicit net for "o10" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at alu.v(67): created implicit net for "addsubOut" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at alu.v(68): created implicit net for "xorOut" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at alu.v(69): created implicit net for "xorlessOut" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 69
Warning (10236): Verilog HDL Implicit Net warning at alu.v(77): created implicit net for "notb" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at alu.v(78): created implicit net for "b1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at alu.v(90): created implicit net for "c1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at alu.v(91): created implicit net for "c2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at alu.v(92): created implicit net for "c3" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at alu.v(102): created implicit net for "nsel" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at alu.v(103): created implicit net for "O1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at alu.v(104): created implicit net for "O2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at mux_selector_write.v(17): created implicit net for "nsel" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at mux_selector_write.v(18): created implicit net for "O1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at mux_selector_write.v(19): created implicit net for "O2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(9): created implicit net for "a" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(10): created implicit net for "b" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(11): created implicit net for "x" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(15): created implicit net for "c" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(16): created implicit net for "d" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(17): created implicit net for "y" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(22): created implicit net for "notx" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(26): created implicit net for "b1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(27): created implicit net for "d1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(28): created implicit net for "x1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(29): created implicit net for "y1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at fowarding.v(32): created implicit net for "notx1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(16): created implicit net for "OrRsRt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(17): created implicit net for "notOrRsRt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(25): created implicit net for "OrRtRt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(26): created implicit net for "notOrRtRt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(34): created implicit net for "ec1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(42): created implicit net for "ec2" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(45): created implicit net for "xorop" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(46): created implicit net for "xoroprt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(47): created implicit net for "OrOut" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at stall_unit.v(48): created implicit net for "Condition" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at flush_unit.v(12): created implicit net for "notflush" File: /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at wb_forwarding.v(12): created implicit net for "orOut1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at wb_forwarding.v(33): created implicit net for "OrAddr" File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at mips.v(103): created implicit net for "ID_flush" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 103
Warning (10227): Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for "EX_rt" declares packed dimensions but the port declaration declaration does not File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 7
Info (10499): HDL info at stall_unit.v(5): see declaration for object "EX_rt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 5
Warning (10227): Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for "ID_rs" declares packed dimensions but the port declaration declaration does not File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 7
Info (10499): HDL info at stall_unit.v(5): see declaration for object "ID_rs" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 5
Warning (10227): Verilog HDL Port Declaration warning at stall_unit.v(7): data type declaration for "ID_rt" declares packed dimensions but the port declaration declaration does not File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 7
Info (10499): HDL info at stall_unit.v(5): see declaration for object "ID_rt" File: /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v Line: 5
Info (12127): Elaborating entity "mips" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mips.v(16): object "rd" assigned a value but never read File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 16
Info (12128): Elaborating entity "register" for hierarchy "register:PC_Reg" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 46
Info (12128): Elaborating entity "RegBit" for hierarchy "register:PC_Reg|RegBit:bit31" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 100
Info (12128): Elaborating entity "D_FF" for hierarchy "register:PC_Reg|RegBit:bit31|D_FF:DFF0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 92
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:Add1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 47
Info (12128): Elaborating entity "adder1bit" for hierarchy "Adder:Add1|adder1bit:adder1bit0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v Line: 6
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:InstructionMem1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 49
Warning (10850): Verilog HDL warning at instruction_memory.v(49): number of words (15) in memory file does not match the number of elements in the address range [0:1023] File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 49
Warning (10030): Net "instrmem.data_a" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0' File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 6
Warning (10030): Net "instrmem.waddr_a" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0' File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 6
Warning (10030): Net "instrmem.we_a" at instruction_memory.v(6) has no driver or initial value, using a default initial value '0' File: /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v Line: 6
Info (12128): Elaborating entity "Control" for hierarchy "Control:MainControl" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 78
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:Register_File" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 90
Info (12128): Elaborating entity "decoder" for hierarchy "regfile:Register_File|decoder:Decoder1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 21
Info (12128): Elaborating entity "dec5to32" for hierarchy "regfile:Register_File|decoder:Decoder1|dec5to32:dec" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 141
Info (12128): Elaborating entity "andmore" for hierarchy "regfile:Register_File|decoder:Decoder1|dec5to32:dec|andmore:a0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 190
Info (12128): Elaborating entity "mux32x32to32" for hierarchy "regfile:Register_File|mux32x32to32:Mux1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 59
Info (12128): Elaborating entity "mux32to1" for hierarchy "regfile:Register_File|mux32x32to32:Mux1|mux32to1:mux0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 294
Warning (10739): Verilog HDL warning at registers.v(276): actual bit length 32 differs from formal bit length 1 File: /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v Line: 276
Info (12128): Elaborating entity "WB_forward" for hierarchy "WB_forward:WB_forward_block" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 93
Info (12128): Elaborating entity "CompareAddress" for hierarchy "WB_forward:WB_forward_block|CompareAddress:Compare1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 13
Info (12128): Elaborating entity "mux2x32to32" for hierarchy "WB_forward:WB_forward_block|mux2x32to32:muxReadData1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v Line: 19
Info (12128): Elaborating entity "mux2_1" for hierarchy "WB_forward:WB_forward_block|mux2x32to32:muxReadData1|mux2_1:mux0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mux.v Line: 9
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 95
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:zero_extend1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 97
Info (12128): Elaborating entity "JRControl_Block" for hierarchy "JRControl_Block:JRControl_Block1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 101
Info (12128): Elaborating entity "Discard_Instr" for hierarchy "Discard_Instr:Discard_Instr_Block" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 103
Info (12128): Elaborating entity "flush_block" for hierarchy "flush_block:flush_block1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 107
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:Forwarding_Block" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 134
Info (12128): Elaborating entity "mux3x32to32" for hierarchy "mux3x32to32:mux3A" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 136
Info (12128): Elaborating entity "ALUControl_Block" for hierarchy "ALUControl_Block:ALUControl_Block1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 141
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_block" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 145
Info (12128): Elaborating entity "alu1bit" for hierarchy "alu:alu_block|alu1bit:alu0" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 10
Info (12128): Elaborating entity "addsub" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 67
Info (12128): Elaborating entity "mux21" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1|mux21:mux1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 78
Info (12128): Elaborating entity "adder" for hierarchy "alu:alu_block|alu1bit:alu0|addsub:add1|adder:adder1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v Line: 80
Info (12128): Elaborating entity "mux2x5to5" for hierarchy "mux2x5to5:muxRegDst" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 148
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dataMem1" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 170
Info (12128): Elaborating entity "StallControl" for hierarchy "StallControl:StallControl_block" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 188
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:shiftleft2_bne" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 192
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 4
    Warning (15610): No output dependent on input pin "reset" File: /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Sat Dec 16 21:28:36 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


