library ieee;
use ieee.std_logic_1164.all;

entity AND2Gate is
    Port (A, B: in std_logic;
          Y: out std_logic);
end AND2Gate;

architecture Behavioral of AND2Gate is

begin
    Y <= A and B;
end Behavioral;

