\hypertarget{class_simulator_1_1_dedicated_write_port}{\section{Simulator\+:\+:Dedicated\+Write\+Port$<$ I $>$ Class Template Reference}
\label{class_simulator_1_1_dedicated_write_port}\index{Simulator\+::\+Dedicated\+Write\+Port$<$ I $>$@{Simulator\+::\+Dedicated\+Write\+Port$<$ I $>$}}
}


{\ttfamily \#include $<$ports.\+h$>$}

Inheritance diagram for Simulator\+:\+:Dedicated\+Write\+Port$<$ I $>$\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_simulator_1_1_dedicated_write_port}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_simulator_1_1_dedicated_write_port_ac3080c4f35eab1600110f500e9e33f92}{Dedicated\+Write\+Port} (\hyperlink{singleton_simulator_1_1_structure}{Structure}$<$ I $>$ \&structure, const std\+::string \&\hyperlink{mtconf_8c_a8f8f80d37794cde9472343e4487ba3eb}{name})
\item 
\hyperlink{class_simulator_1_1_dedicated_write_port_a48714636377d0f7ae14a456727a00e9f}{$\sim$\+Dedicated\+Write\+Port} ()
\item 
bool \hyperlink{class_simulator_1_1_dedicated_write_port_a1dacf0904c0a9e8a954f0a7e6d6da0cb}{Write} (const I \&index)
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_simulator_1_1_dedicated_write_port_ac3080c4f35eab1600110f500e9e33f92}{\index{Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}!Dedicated\+Write\+Port@{Dedicated\+Write\+Port}}
\index{Dedicated\+Write\+Port@{Dedicated\+Write\+Port}!Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}}
\subsubsection[{Dedicated\+Write\+Port}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ {\bf Simulator\+::\+Dedicated\+Write\+Port}$<$ I $>$\+::{\bf Dedicated\+Write\+Port} (
\begin{DoxyParamCaption}
\item[{{\bf Structure}$<$ I $>$ \&}]{structure, }
\item[{const std\+::string \&}]{name}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1_dedicated_write_port_ac3080c4f35eab1600110f500e9e33f92}
\hypertarget{class_simulator_1_1_dedicated_write_port_a48714636377d0f7ae14a456727a00e9f}{\index{Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}!````~Dedicated\+Write\+Port@{$\sim$\+Dedicated\+Write\+Port}}
\index{````~Dedicated\+Write\+Port@{$\sim$\+Dedicated\+Write\+Port}!Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}}
\subsubsection[{$\sim$\+Dedicated\+Write\+Port}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ {\bf Simulator\+::\+Dedicated\+Write\+Port}$<$ I $>$\+::$\sim${\bf Dedicated\+Write\+Port} (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1_dedicated_write_port_a48714636377d0f7ae14a456727a00e9f}


\subsection{Member Function Documentation}
\hypertarget{class_simulator_1_1_dedicated_write_port_a1dacf0904c0a9e8a954f0a7e6d6da0cb}{\index{Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}!Write@{Write}}
\index{Write@{Write}!Simulator\+::\+Dedicated\+Write\+Port@{Simulator\+::\+Dedicated\+Write\+Port}}
\subsubsection[{Write}]{\setlength{\rightskip}{0pt plus 5cm}template$<$typename I$>$ bool {\bf Simulator\+::\+Dedicated\+Write\+Port}$<$ I $>$\+::Write (
\begin{DoxyParamCaption}
\item[{const I \&}]{index}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{class_simulator_1_1_dedicated_write_port_a1dacf0904c0a9e8a954f0a7e6d6da0cb}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
sim/\hyperlink{ports_8h}{ports.\+h}\end{DoxyCompactItemize}
