module fsm_VD1 (ck,rs,c,y);
parameter s0 = 3'b000;
parameter s1 = 3'b001;
parameter s2 = 3'b010;
parameter s3 = 3'b011;
parameter s4 = 3'b100;
parameter s5 = 3'b101;
input ck,rs,c;
output y;
reg [2:0]current_state, next_state;
reg y;
always @ (*)
begin
 case (current_state) 
 s0 : if (c) next_state = s1; 
 else next_state = current_state;   
 s1 :  if (c) next_state = s2;    
 else next_state = current_state; 
 s2 :  if (c) next_state = s3; 
 else next_state = current_state;    
 s3 :  if (c) next_state = s4;      
 else next_state = current_state;  
 s4 :  if (c) next_state = s5;       
 else next_state = current_state;   
 s5 :  if (c) next_state = s0;      
 else next_state = current_state; 
 default next_state = s0; 
 endcase 
 end
 always @ (posedge ck) 
 begin    
 if (rs == 1) current_state <= s0;   
 else current_state <= next_state;
 end
 always @ (*)
 begin    
 if (current_state == s5) y = 1'b1;    
 else y = 1'b0; 
 end 
 endmodule 