# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Feb 28 16:36:42 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: eric_pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical/specctra.did
# Current time = Sat Feb 28 16:37:56 2015
# PCB C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical
# Master Unit set up as: MIL 100
# PCB Limits xlo= 40.0000 ylo=-920.0000 xhi=16760.0000 yhi=16560.0000
# Total 13 Images Consolidated.
# <<ERROR:>> Padstack unknown_padstack contains shapes without any size,
#            please check the definition of the padstack in the design file.
# <<ERROR:>> Unplaced component U9 has errors.
#            To resolve, check Allegro symbols or
#            set spif_no_unplaced_components on.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 5
# Components Placed 35, Images Processed 28, Padstacks Processed 12
# Nets Processed 50, Net Terminals 133
# PCB Area=231040000.000  EIC=26  Area/EIC=8886153.846  SMDs=22
# Total Pin Count: 364
# Signal Connections Created 64
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 50 Connections 85 Unroutes 81
# Signal Layers 2 Power Layers 5
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    4.71
# Manhattan Length 66112.4000 Horizontal 15174.5100 Vertical 50937.8900
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 66112.4000 Horizontal 15406.3000 Vertical 50706.1000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC_rules.do ...
# <<WARNING:>> Could not form pair of nets DGT_P and DGT_N.
# <<WARNING:>> Could not form pair of nets DDGT_P and DDGT_N.
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaal08276.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U4 Selected.
# Component U2 Selected.
# Component U3 Selected.
set route_diagonal 0
grid wire 0.100000 (direction x) (offset 0.000000)
grid wire 0.100000 (direction y) (offset 0.000000)
grid via 0.100000 (direction x) (offset 0.000000)
grid via 0.100000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Feb 28 16:37:57 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 50 Connections 85 Unroutes 81
# Signal Layers 2 Power Layers 5
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    4.71
# Manhattan Length 66112.4000 Horizontal 15174.5100 Vertical 50937.8900
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 66112.4000 Horizontal 15406.3000 Vertical 50706.1000
# Start Route Pass 1 of 25
# Routing 37 wires.
# Total Conflicts: 17 (Cross: 17, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 37 Successes 37 Failures 0 Vias 13
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 53 wires.
# Total Conflicts: 13 (Cross: 13, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 44 Successes 44 Failures 0 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.2353
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 59 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 46 Successes 46 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.6923
# End Pass 3 of 25
# 6 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Start Route Pass 4 of 25
# Routing 11 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 9 Successes 9 Failures 0 Vias 21
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     0|   0|   44|   13|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    13|     0|   0|   44|   13|    0|   0| 23|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|   44|   19|    0|   0| 69|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|   44|   21|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 50 Connections 85 Unroutes 44
# Signal Layers 2 Power Layers 5
# Wire Junctions 12, at vias 6 Total Vias 21
# Percent Connected   48.24
# Manhattan Length 66498.6000 Horizontal 15410.3500 Vertical 51088.2500
# Routed Length 20928.8000 Horizontal 10744.0000 Vertical 10184.8000
# Ratio Actual / Manhattan   0.3147
# Unconnected Length 48362.3000 Horizontal 6143.8000 Vertical 42218.5000
clean 2
# Current time = Sat Feb 28 16:37:57 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 50 Connections 85 Unroutes 44
# Signal Layers 2 Power Layers 5
# Wire Junctions 12, at vias 6 Total Vias 21
# Percent Connected   48.24
# Manhattan Length 66498.6000 Horizontal 15410.3500 Vertical 51088.2500
# Routed Length 20928.8000 Horizontal 10744.0000 Vertical 10184.8000
# Ratio Actual / Manhattan   0.3147
# Unconnected Length 48362.3000 Horizontal 6143.8000 Vertical 42218.5000
# Start Clean Pass 1 of 2
# Routing 61 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 46 Successes 46 Failures 0 Vias 20
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 60 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 44
# Attempts 46 Successes 46 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# Layer BOTTOM Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 7.0000, Clearance= 7.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    17|     0|   0|   44|   13|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    13|     0|   0|   44|   13|    0|   0| 23|  0:00:00|  0:00:01|
# Route    |  3|     4|     0|   0|   44|   19|    0|   0| 69|  0:00:00|  0:00:01|
# Route    |  4|     0|     0|   0|   44|   21|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|   44|   20|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|   44|   18|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/Eric Marzec/Documents/Tubii_Tk2/worklib/tubii/physical\BSTPLC.dsn
# Nets 50 Connections 85 Unroutes 44
# Signal Layers 2 Power Layers 5
# Wire Junctions 10, at vias 5 Total Vias 18
# Percent Connected   48.24
# Manhattan Length 66527.2000 Horizontal 15442.4400 Vertical 51084.7600
# Routed Length 20997.2000 Horizontal 10907.4000 Vertical 10089.8000
# Ratio Actual / Manhattan   0.3156
# Unconnected Length 48362.3000 Horizontal 6143.8000 Vertical 42218.5000
write routes (changed_only) (reset_changed) C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaam08276.tmp
# Routing Written to File C:/Users/ERICMA~1/AppData/Local/Temp/#Taaaaam08276.tmp
quit
