
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043428                       # Number of seconds simulated
sim_ticks                                 43428134500                       # Number of ticks simulated
final_tick                                43428134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102745                       # Simulator instruction rate (inst/s)
host_op_rate                                   188067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44620219                       # Simulator tick rate (ticks/s)
host_mem_usage                                2217428                       # Number of bytes of host memory used
host_seconds                                   973.28                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             58752                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1758976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1817728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        58752                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           58752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1241856                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1241856                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                918                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27484                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28402                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19404                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19404                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1352856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             40503144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41856000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1352856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1352856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28595656                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28595656                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28595656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1352856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            40503144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               70451656                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24301                       # number of replacements
system.l2.tagsinuse                       3147.406219                       # Cycle average of tags in use
system.l2.total_refs                           249678                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28276                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.830033                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    22830694000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2432.124561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             340.576907                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             374.704752                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.593780                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.083149                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.091481                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.768410                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70742                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                63853                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134595                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           135969                       # number of Writeback hits
system.l2.Writeback_hits::total                135969                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49834                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70742                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                113687                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184429                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70742                       # number of overall hits
system.l2.overall_hits::cpu.data               113687                       # number of overall hits
system.l2.overall_hits::total                  184429                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                918                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6516                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7434                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20968                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 918                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27484                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28402                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                918                       # number of overall misses
system.l2.overall_misses::cpu.data              27484                       # number of overall misses
system.l2.overall_misses::total                 28402                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     49244000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    345138000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       394382000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1109134000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1109134000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1454272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1503516000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49244000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1454272000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1503516000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142029                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       135969                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            135969                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70802                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71660                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212831                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71660                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212831                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.092598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052341                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.296150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296150                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012810                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.194686                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133449                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012810                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.194686                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133449                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53642.701525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52967.771639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53051.116492                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52896.508966                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52896.508966                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53642.701525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52913.404162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52936.976269                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53642.701525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52913.404162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52936.976269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19404                       # number of writebacks
system.l2.writebacks::total                     19404                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           918                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7434                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20968                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28402                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38053000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    265391000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    303444000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    855474000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    855474000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38053000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1120865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1158918000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38053000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1120865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1158918000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.092598                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052341                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.296150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296150                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.194686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.194686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133449                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41452.069717                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40729.128300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40818.401937                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40799.027089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40799.027089                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41452.069717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40782.455247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40804.098303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41452.069717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40782.455247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40804.098303                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22475666                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22475666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1200559                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14162500                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12999743                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.789889                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         86856270                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20977060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      132662204                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22475666                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12999743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39752916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7096703                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               20139922                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18816507                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                386917                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           86764497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.815947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.488340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 48043351     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1749411      2.02%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2322267      2.68%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2708051      3.12%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2390918      2.76%     65.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2571649      2.96%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2947323      3.40%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2551926      2.94%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21479601     24.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86764497                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.258768                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.527376                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 25729355                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17178446                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34838198                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3123999                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5894499                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              239569790                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5894499                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28154573                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2016788                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5663                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35309436                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15383538                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              234051360                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1443835                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11753048                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1534500                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           258065876                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             556679347                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        399305353                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         157373994                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 56426851                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            119                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25022494                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26874579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13897946                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2654898                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           308389                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  226038854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 213                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 210426501                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2891254                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42333468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     50501511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      86764497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.425260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13009841     14.99%     14.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18776743     21.64%     36.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11557013     13.32%     49.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17227393     19.86%     69.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16496695     19.01%     88.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7701429      8.88%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1613012      1.86%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              377412      0.43%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4959      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86764497                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                24225737     39.02%     39.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37658195     60.65%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 149418      0.24%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54974      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            469116      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125454479     59.62%     59.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46230270     21.97%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25569460     12.15%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12703176      6.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              210426501                       # Type of FU issued
system.cpu.iq.rate                           2.422698                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    62088324                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.295059                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          417460777                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         194075030                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150023898                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155136297                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74298949                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57664417                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              176071036                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95974673                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2763956                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5444459                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13829                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1450                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2772353                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5894499                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104308                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7850                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           226039067                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            842233                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26874579                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13897946                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     57                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1450                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         744355                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       538541                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1282896                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             208521811                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25094412                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1904687                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37588526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18769608                       # Number of branches executed
system.cpu.iew.exec_stores                   12494114                       # Number of stores executed
system.cpu.iew.exec_rate                     2.400769                       # Inst execution rate
system.cpu.iew.wb_sent                      207951606                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     207688315                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152459616                       # num instructions producing a value
system.cpu.iew.wb_consumers                 251866061                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.391172                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605320                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        42996719                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1200572                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     80869998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.263414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.552697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22032167     27.24%     27.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23840855     29.48%     56.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9606959     11.88%     68.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6797329      8.41%     77.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3636036      4.50%     81.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2949246      3.65%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1877547      2.32%     87.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1998966      2.47%     89.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8130893     10.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     80869998                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8130893                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    298778146                       # The number of ROB reads
system.cpu.rob.rob_writes                   457979520                       # The number of ROB writes
system.cpu.timesIdled                           23588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           91773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.868563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868563                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.151327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.151327                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                309576225                       # number of integer regfile reads
system.cpu.int_regfile_writes               174863112                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98119612                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53417234                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80664637                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71159                       # number of replacements
system.cpu.icache.tagsinuse                459.533430                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18737149                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71660                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 261.472914                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     459.533430                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.897526                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.897526                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18737149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18737149                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18737149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18737149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18737149                       # number of overall hits
system.cpu.icache.overall_hits::total        18737149                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79358                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79358                       # number of overall misses
system.cpu.icache.overall_misses::total         79358                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1030442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1030442000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1030442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1030442000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1030442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1030442000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18816507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18816507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18816507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18816507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18816507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18816507                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12984.727438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12984.727438                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12984.727438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12984.727438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12984.727438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12984.727438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7698                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7698                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71660                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71660                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71660                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71660                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71660                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    828329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    828329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    828329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    828329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    828329000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    828329000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003808                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11559.154340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11559.154340                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11559.154340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11559.154340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11559.154340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11559.154340                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140659                       # number of replacements
system.cpu.dcache.tagsinuse                502.727390                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33291850                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141171                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 235.826409                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2839767000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.727390                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981889                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981889                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22237074                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22237074                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054776                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33291850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33291850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33291850                       # number of overall hits
system.cpu.dcache.overall_hits::total        33291850                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       102470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        102470                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70814                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       173284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       173284                       # number of overall misses
system.cpu.dcache.overall_misses::total        173284                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1597213500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1597213500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1820822499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1820822499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3418035999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3418035999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3418035999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3418035999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22339544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22339544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33465134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33465134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33465134                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33465134                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004587                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005178                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005178                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005178                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005178                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15587.132819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15587.132819                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25712.747465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25712.747465                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19725.052509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19725.052509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19725.052509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19725.052509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4057                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.782407                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       135969                       # number of writebacks
system.cpu.dcache.writebacks::total            135969                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        32101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32101                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        32113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        32113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70369                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141171                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1054537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1054537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1679084999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1679084999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2733621999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2733621999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2733621999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2733621999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14985.817619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14985.817619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23715.219895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23715.219895                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19363.906178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19363.906178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19363.906178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19363.906178                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
