// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vsim__Syms.h"


//======================

void Vsim::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addCallback(&Vsim::traceInit, &Vsim::traceFull, &Vsim::traceChg, this);
}
void Vsim::traceInit(VerilatedVcd* vcdp, void* userthis, uint32_t code) {
    // Callback from vcd->open()
    Vsim* t = (Vsim*)userthis;
    Vsim__Syms* __restrict vlSymsp = t->__VlSymsp;  // Setup global symbol table
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vcdp->scopeEscape(' ');
    t->traceInitThis(vlSymsp, vcdp, code);
    vcdp->scopeEscape('.');
}
void Vsim::traceFull(VerilatedVcd* vcdp, void* userthis, uint32_t code) {
    // Callback from vcd->dump()
    Vsim* t = (Vsim*)userthis;
    Vsim__Syms* __restrict vlSymsp = t->__VlSymsp;  // Setup global symbol table
    t->traceFullThis(vlSymsp, vcdp, code);
}

//======================


void Vsim::traceInitThis(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    vcdp->module(vlSymsp->name());  // Setup signal names
    // Body
    {
        vlTOPp->traceInitThis__1(vlSymsp, vcdp, code);
        vlTOPp->traceInitThis__2(vlSymsp, vcdp, code);
        vlTOPp->traceInitThis__3(vlSymsp, vcdp, code);
        vlTOPp->traceInitThis__4(vlSymsp, vcdp, code);
        vlTOPp->traceInitThis__5(vlSymsp, vcdp, code);
        vlTOPp->traceInitThis__6(vlSymsp, vcdp, code);
    }
}

void Vsim::traceFullThis(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vlTOPp->traceFullThis__1(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__4(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__6(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__8(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__10(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__12(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__14(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__18(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__20(vlSymsp, vcdp, code);
        vlTOPp->traceFullThis__22(vlSymsp, vcdp, code);
    }
    // Final
    vlTOPp->__Vm_traceActivity = 0U;
}

void Vsim::traceInitThis__1(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11873,"sim_trace", false,-1);
        vcdp->declBit(c+11881,"sys_clk", false,-1);
        vcdp->declBit(c+11889,"serial_source_valid", false,-1);
        vcdp->declBit(c+11897,"serial_source_ready", false,-1);
        vcdp->declBus(c+11905,"serial_source_data", false,-1, 7,0);
        vcdp->declBit(c+11913,"serial_sink_valid", false,-1);
        vcdp->declBit(c+11921,"serial_sink_ready", false,-1);
        vcdp->declBus(c+11929,"serial_sink_data", false,-1, 7,0);
        vcdp->declBit(c+12321,"sim sim_trace", false,-1);
        vcdp->declBit(c+11881,"sim sys_clk", false,-1);
        vcdp->declBit(c+49,"sim serial_source_valid", false,-1);
        vcdp->declBit(c+11897,"sim serial_source_ready", false,-1);
        vcdp->declBus(c+57,"sim serial_source_data", false,-1, 7,0);
        vcdp->declBit(c+11913,"sim serial_sink_valid", false,-1);
        vcdp->declBit(c+65,"sim serial_sink_ready", false,-1);
        vcdp->declBus(c+11929,"sim serial_sink_data", false,-1, 7,0);
        vcdp->declBit(c+11881,"sim sys_clk_1", false,-1);
        vcdp->declBit(c+73,"sim sys_rst", false,-1);
        vcdp->declBit(c+11881,"sim por_clk", false,-1);
        vcdp->declBit(c+73,"sim main_int_rst", false,-1);
        vcdp->declBit(c+81,"sim main_soc_rst", false,-1);
        vcdp->declBit(c+89,"sim main_cpu_rst", false,-1);
        vcdp->declBus(c+97,"sim main_reset_storage", false,-1, 1,0);
        vcdp->declBit(c+105,"sim main_reset_re", false,-1);
        vcdp->declBus(c+113,"sim main_scratch_storage", false,-1, 31,0);
        vcdp->declBit(c+121,"sim main_scratch_re", false,-1);
        vcdp->declBus(c+129,"sim main_bus_errors_status", false,-1, 31,0);
        vcdp->declBit(c+137,"sim main_bus_errors_we", false,-1);
        vcdp->declBit(c+145,"sim main_bus_errors_re", false,-1);
        vcdp->declBit(c+153,"sim main_bus_error", false,-1);
        vcdp->declBus(c+129,"sim main_bus_errors", false,-1, 31,0);
        vcdp->declBit(c+161,"sim main_reset", false,-1);
        vcdp->declBus(c+169,"sim main_interrupt", false,-1, 31,0);
        vcdp->declBus(c+8473,"sim main_ibus_adr", false,-1, 29,0);
        vcdp->declBus(c+12329,"sim main_ibus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+177,"sim main_ibus_dat_r", false,-1, 31,0);
        vcdp->declBus(c+12337,"sim main_ibus_sel", false,-1, 3,0);
        vcdp->declBit(c+185,"sim main_ibus_cyc", false,-1);
        vcdp->declBit(c+193,"sim main_ibus_stb", false,-1);
        vcdp->declBit(c+201,"sim main_ibus_ack", false,-1);
        vcdp->declBit(c+12345,"sim main_ibus_we", false,-1);
        vcdp->declBus(c+8481,"sim main_ibus_cti", false,-1, 2,0);
        vcdp->declBus(c+12353,"sim main_ibus_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim main_ibus_err", false,-1);
        vcdp->declBus(c+8489,"sim main_dbus_adr", false,-1, 29,0);
        vcdp->declBus(c+8497,"sim main_dbus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+177,"sim main_dbus_dat_r", false,-1, 31,0);
        vcdp->declBus(c+8505,"sim main_dbus_sel", false,-1, 3,0);
        vcdp->declBit(c+8513,"sim main_dbus_cyc", false,-1);
        vcdp->declBit(c+8513,"sim main_dbus_stb", false,-1);
        vcdp->declBit(c+209,"sim main_dbus_ack", false,-1);
        vcdp->declBit(c+8521,"sim main_dbus_we", false,-1);
        vcdp->declBus(c+217,"sim main_dbus_cti", false,-1, 2,0);
        vcdp->declBus(c+12353,"sim main_dbus_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim main_dbus_err", false,-1);
        vcdp->declBus(c+12329,"sim main_vexriscv", false,-1, 31,0);
        vcdp->declBus(c+225,"sim main_simsoc_ram_bus_adr", false,-1, 29,0);
        vcdp->declBus(c+233,"sim main_simsoc_ram_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+8529,"sim main_simsoc_ram_bus_dat_r", false,-1, 31,0);
        vcdp->declBus(c+241,"sim main_simsoc_ram_bus_sel", false,-1, 3,0);
        vcdp->declBit(c+249,"sim main_simsoc_ram_bus_cyc", false,-1);
        vcdp->declBit(c+257,"sim main_simsoc_ram_bus_stb", false,-1);
        vcdp->declBit(c+265,"sim main_simsoc_ram_bus_ack", false,-1);
        vcdp->declBit(c+273,"sim main_simsoc_ram_bus_we", false,-1);
        vcdp->declBus(c+281,"sim main_simsoc_ram_bus_cti", false,-1, 2,0);
        vcdp->declBus(c+1,"sim main_simsoc_ram_bus_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim main_simsoc_ram_bus_err", false,-1);
        vcdp->declBit(c+12345,"sim main_simsoc_adr_burst", false,-1);
        vcdp->declBus(c+289,"sim main_simsoc_adr", false,-1, 14,0);
        vcdp->declBus(c+8529,"sim main_simsoc_dat_r", false,-1, 31,0);
        vcdp->declBus(c+225,"sim main_ram_bus_ram_bus_adr", false,-1, 29,0);
        vcdp->declBus(c+233,"sim main_ram_bus_ram_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+297,"sim main_ram_bus_ram_bus_dat_r", false,-1, 31,0);
        vcdp->declBus(c+241,"sim main_ram_bus_ram_bus_sel", false,-1, 3,0);
        vcdp->declBit(c+305,"sim main_ram_bus_ram_bus_cyc", false,-1);
        vcdp->declBit(c+257,"sim main_ram_bus_ram_bus_stb", false,-1);
        vcdp->declBit(c+313,"sim main_ram_bus_ram_bus_ack", false,-1);
        vcdp->declBit(c+273,"sim main_ram_bus_ram_bus_we", false,-1);
        vcdp->declBus(c+281,"sim main_ram_bus_ram_bus_cti", false,-1, 2,0);
        vcdp->declBus(c+1,"sim main_ram_bus_ram_bus_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim main_ram_bus_ram_bus_err", false,-1);
        vcdp->declBit(c+12345,"sim main_ram_adr_burst", false,-1);
        vcdp->declBus(c+321,"sim main_ram_adr", false,-1, 10,0);
        vcdp->declBus(c+297,"sim main_ram_dat_r", false,-1, 31,0);
        vcdp->declBus(c+329,"sim main_ram_we", false,-1, 3,0);
        vcdp->declBus(c+233,"sim main_ram_dat_w", false,-1, 31,0);
        vcdp->declBit(c+49,"sim main_sink_valid", false,-1);
        vcdp->declBit(c+11897,"sim main_sink_ready", false,-1);
        vcdp->declBit(c+337,"sim main_sink_first", false,-1);
        vcdp->declBit(c+345,"sim main_sink_last", false,-1);
        vcdp->declBus(c+57,"sim main_sink_payload_data", false,-1, 7,0);
        vcdp->declBit(c+11913,"sim main_source_valid", false,-1);
        vcdp->declBit(c+65,"sim main_source_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_source_first", false,-1);
        vcdp->declBit(c+12345,"sim main_source_last", false,-1);
        vcdp->declBus(c+11929,"sim main_source_payload_data", false,-1, 7,0);
        vcdp->declBit(c+353,"sim main_uart_rxtx_re", false,-1);
        vcdp->declBus(c+361,"sim main_uart_rxtx_r", false,-1, 7,0);
        vcdp->declBit(c+369,"sim main_uart_rxtx_we", false,-1);
        vcdp->declBus(c+377,"sim main_uart_rxtx_w", false,-1, 7,0);
        vcdp->declBit(c+385,"sim main_uart_txfull_status", false,-1);
        vcdp->declBit(c+393,"sim main_uart_txfull_we", false,-1);
        vcdp->declBit(c+401,"sim main_uart_txfull_re", false,-1);
        vcdp->declBit(c+409,"sim main_uart_rxempty_status", false,-1);
        vcdp->declBit(c+417,"sim main_uart_rxempty_we", false,-1);
        vcdp->declBit(c+425,"sim main_uart_rxempty_re", false,-1);
        vcdp->declBit(c+433,"sim main_uart_irq", false,-1);
        vcdp->declBit(c+441,"sim main_uart_tx_status", false,-1);
        vcdp->declBit(c+449,"sim main_uart_tx_pending", false,-1);
        vcdp->declBit(c+441,"sim main_uart_tx_trigger", false,-1);
        vcdp->declBit(c+457,"sim main_uart_tx_clear", false,-1);
        vcdp->declBit(c+465,"sim main_uart_tx_trigger_d", false,-1);
        vcdp->declBit(c+473,"sim main_uart_rx_status", false,-1);
        vcdp->declBit(c+481,"sim main_uart_rx_pending", false,-1);
        vcdp->declBit(c+473,"sim main_uart_rx_trigger", false,-1);
        vcdp->declBit(c+489,"sim main_uart_rx_clear", false,-1);
        vcdp->declBit(c+497,"sim main_uart_rx_trigger_d", false,-1);
        vcdp->declBit(c+441,"sim main_uart_tx0", false,-1);
        vcdp->declBit(c+473,"sim main_uart_rx0", false,-1);
        vcdp->declBus(c+505,"sim main_uart_status_status", false,-1, 1,0);
        vcdp->declBit(c+513,"sim main_uart_status_we", false,-1);
        vcdp->declBit(c+521,"sim main_uart_status_re", false,-1);
        vcdp->declBit(c+449,"sim main_uart_tx1", false,-1);
        vcdp->declBit(c+481,"sim main_uart_rx1", false,-1);
        vcdp->declBus(c+529,"sim main_uart_pending_status", false,-1, 1,0);
        vcdp->declBit(c+537,"sim main_uart_pending_we", false,-1);
        vcdp->declBit(c+545,"sim main_uart_pending_re", false,-1);
        vcdp->declBus(c+553,"sim main_uart_pending_r", false,-1, 1,0);
        vcdp->declBit(c+561,"sim main_uart_tx2", false,-1);
        vcdp->declBit(c+569,"sim main_uart_rx2", false,-1);
        vcdp->declBus(c+577,"sim main_uart_enable_storage", false,-1, 1,0);
        vcdp->declBit(c+585,"sim main_uart_enable_re", false,-1);
        vcdp->declBit(c+593,"sim main_uart_txempty_status", false,-1);
        vcdp->declBit(c+601,"sim main_uart_txempty_we", false,-1);
        vcdp->declBit(c+609,"sim main_uart_txempty_re", false,-1);
        vcdp->declBit(c+617,"sim main_uart_rxfull_status", false,-1);
        vcdp->declBit(c+625,"sim main_uart_rxfull_we", false,-1);
        vcdp->declBit(c+633,"sim main_uart_rxfull_re", false,-1);
        vcdp->declBit(c+11913,"sim main_uart_uart_sink_valid", false,-1);
        vcdp->declBit(c+65,"sim main_uart_uart_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_uart_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_uart_sink_last", false,-1);
        vcdp->declBus(c+11929,"sim main_uart_uart_sink_payload_data", false,-1, 7,0);
        vcdp->declBit(c+49,"sim main_uart_uart_source_valid", false,-1);
        vcdp->declBit(c+11897,"sim main_uart_uart_source_ready", false,-1);
        vcdp->declBit(c+337,"sim main_uart_uart_source_first", false,-1);
        vcdp->declBit(c+345,"sim main_uart_uart_source_last", false,-1);
        vcdp->declBus(c+57,"sim main_uart_uart_source_payload_data", false,-1, 7,0);
        vcdp->declBit(c+353,"sim main_uart_tx_fifo_sink_valid", false,-1);
        vcdp->declBit(c+441,"sim main_uart_tx_fifo_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_tx_fifo_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_tx_fifo_sink_last", false,-1);
        vcdp->declBus(c+361,"sim main_uart_tx_fifo_sink_payload_data", false,-1, 7,0);
        vcdp->declBit(c+49,"sim main_uart_tx_fifo_source_valid", false,-1);
        vcdp->declBit(c+11897,"sim main_uart_tx_fifo_source_ready", false,-1);
        vcdp->declBit(c+337,"sim main_uart_tx_fifo_source_first", false,-1);
        vcdp->declBit(c+345,"sim main_uart_tx_fifo_source_last", false,-1);
        vcdp->declBus(c+57,"sim main_uart_tx_fifo_source_payload_data", false,-1, 7,0);
        vcdp->declBit(c+11897,"sim main_uart_tx_fifo_re", false,-1);
        vcdp->declBit(c+49,"sim main_uart_tx_fifo_readable", false,-1);
        vcdp->declBit(c+353,"sim main_uart_tx_fifo_syncfifo_we", false,-1);
        vcdp->declBit(c+441,"sim main_uart_tx_fifo_syncfifo_writable", false,-1);
        vcdp->declBit(c+8457,"sim main_uart_tx_fifo_syncfifo_re", false,-1);
        vcdp->declBit(c+641,"sim main_uart_tx_fifo_syncfifo_readable", false,-1);
        vcdp->declBus(c+649,"sim main_uart_tx_fifo_syncfifo_din", false,-1, 9,0);
        vcdp->declBus(c+8537,"sim main_uart_tx_fifo_syncfifo_dout", false,-1, 9,0);
        vcdp->declBus(c+657,"sim main_uart_tx_fifo_level0", false,-1, 4,0);
        vcdp->declBit(c+12345,"sim main_uart_tx_fifo_replace", false,-1);
        vcdp->declBus(c+665,"sim main_uart_tx_fifo_produce", false,-1, 3,0);
        vcdp->declBus(c+673,"sim main_uart_tx_fifo_consume", false,-1, 3,0);
        vcdp->declBus(c+681,"sim main_uart_tx_fifo_wrport_adr", false,-1, 3,0);
        vcdp->declBus(c+8545,"sim main_uart_tx_fifo_wrport_dat_r", false,-1, 9,0);
        vcdp->declBit(c+689,"sim main_uart_tx_fifo_wrport_we", false,-1);
        vcdp->declBus(c+649,"sim main_uart_tx_fifo_wrport_dat_w", false,-1, 9,0);
        vcdp->declBit(c+8465,"sim main_uart_tx_fifo_do_read", false,-1);
        vcdp->declBus(c+673,"sim main_uart_tx_fifo_rdport_adr", false,-1, 3,0);
        vcdp->declBus(c+8537,"sim main_uart_tx_fifo_rdport_dat_r", false,-1, 9,0);
        vcdp->declBit(c+8465,"sim main_uart_tx_fifo_rdport_re", false,-1);
        vcdp->declBus(c+697,"sim main_uart_tx_fifo_level1", false,-1, 4,0);
        vcdp->declBus(c+361,"sim main_uart_tx_fifo_fifo_in_payload_data", false,-1, 7,0);
        vcdp->declBit(c+12345,"sim main_uart_tx_fifo_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_tx_fifo_fifo_in_last", false,-1);
        vcdp->declBus(c+57,"sim main_uart_tx_fifo_fifo_out_payload_data", false,-1, 7,0);
        vcdp->declBit(c+337,"sim main_uart_tx_fifo_fifo_out_first", false,-1);
        vcdp->declBit(c+345,"sim main_uart_tx_fifo_fifo_out_last", false,-1);
        vcdp->declBit(c+11913,"sim main_uart_rx_fifo_sink_valid", false,-1);
        vcdp->declBit(c+65,"sim main_uart_rx_fifo_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_rx_fifo_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_rx_fifo_sink_last", false,-1);
        vcdp->declBus(c+11929,"sim main_uart_rx_fifo_sink_payload_data", false,-1, 7,0);
        vcdp->declBit(c+473,"sim main_uart_rx_fifo_source_valid", false,-1);
        vcdp->declBit(c+489,"sim main_uart_rx_fifo_source_ready", false,-1);
        vcdp->declBit(c+705,"sim main_uart_rx_fifo_source_first", false,-1);
        vcdp->declBit(c+713,"sim main_uart_rx_fifo_source_last", false,-1);
        vcdp->declBus(c+377,"sim main_uart_rx_fifo_source_payload_data", false,-1, 7,0);
        vcdp->declBit(c+489,"sim main_uart_rx_fifo_re", false,-1);
        vcdp->declBit(c+473,"sim main_uart_rx_fifo_readable", false,-1);
        vcdp->declBit(c+11913,"sim main_uart_rx_fifo_syncfifo_we", false,-1);
        vcdp->declBit(c+65,"sim main_uart_rx_fifo_syncfifo_writable", false,-1);
        vcdp->declBit(c+721,"sim main_uart_rx_fifo_syncfifo_re", false,-1);
        vcdp->declBit(c+729,"sim main_uart_rx_fifo_syncfifo_readable", false,-1);
        vcdp->declBus(c+11937,"sim main_uart_rx_fifo_syncfifo_din", false,-1, 9,0);
        vcdp->declBus(c+8553,"sim main_uart_rx_fifo_syncfifo_dout", false,-1, 9,0);
        vcdp->declBus(c+737,"sim main_uart_rx_fifo_level0", false,-1, 4,0);
        vcdp->declBit(c+12345,"sim main_uart_rx_fifo_replace", false,-1);
        vcdp->declBus(c+745,"sim main_uart_rx_fifo_produce", false,-1, 3,0);
        vcdp->declBus(c+753,"sim main_uart_rx_fifo_consume", false,-1, 3,0);
        vcdp->declBus(c+761,"sim main_uart_rx_fifo_wrport_adr", false,-1, 3,0);
        vcdp->declBus(c+8561,"sim main_uart_rx_fifo_wrport_dat_r", false,-1, 9,0);
        vcdp->declBit(c+11945,"sim main_uart_rx_fifo_wrport_we", false,-1);
        vcdp->declBus(c+11937,"sim main_uart_rx_fifo_wrport_dat_w", false,-1, 9,0);
        vcdp->declBit(c+769,"sim main_uart_rx_fifo_do_read", false,-1);
        vcdp->declBus(c+753,"sim main_uart_rx_fifo_rdport_adr", false,-1, 3,0);
        vcdp->declBus(c+8553,"sim main_uart_rx_fifo_rdport_dat_r", false,-1, 9,0);
        vcdp->declBit(c+769,"sim main_uart_rx_fifo_rdport_re", false,-1);
        vcdp->declBus(c+777,"sim main_uart_rx_fifo_level1", false,-1, 4,0);
        vcdp->declBus(c+11929,"sim main_uart_rx_fifo_fifo_in_payload_data", false,-1, 7,0);
        vcdp->declBit(c+12345,"sim main_uart_rx_fifo_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_uart_rx_fifo_fifo_in_last", false,-1);
        vcdp->declBus(c+377,"sim main_uart_rx_fifo_fifo_out_payload_data", false,-1, 7,0);
        vcdp->declBit(c+705,"sim main_uart_rx_fifo_fifo_out_first", false,-1);
        vcdp->declBit(c+713,"sim main_uart_rx_fifo_fifo_out_last", false,-1);
        vcdp->declBus(c+785,"sim main_timer_load_storage", false,-1, 31,0);
        vcdp->declBit(c+793,"sim main_timer_load_re", false,-1);
        vcdp->declBus(c+801,"sim main_timer_reload_storage", false,-1, 31,0);
        vcdp->declBit(c+809,"sim main_timer_reload_re", false,-1);
        vcdp->declBit(c+817,"sim main_timer_en_storage", false,-1);
        vcdp->declBit(c+825,"sim main_timer_en_re", false,-1);
        vcdp->declBit(c+833,"sim main_timer_update_value_storage", false,-1);
        vcdp->declBit(c+841,"sim main_timer_update_value_re", false,-1);
        vcdp->declBus(c+849,"sim main_timer_value_status", false,-1, 31,0);
        vcdp->declBit(c+857,"sim main_timer_value_we", false,-1);
        vcdp->declBit(c+865,"sim main_timer_value_re", false,-1);
        vcdp->declBit(c+873,"sim main_timer_irq", false,-1);
        vcdp->declBit(c+881,"sim main_timer_zero_status", false,-1);
        vcdp->declBit(c+889,"sim main_timer_zero_pending", false,-1);
        vcdp->declBit(c+881,"sim main_timer_zero_trigger", false,-1);
        vcdp->declBit(c+897,"sim main_timer_zero_clear", false,-1);
        vcdp->declBit(c+905,"sim main_timer_zero_trigger_d", false,-1);
        vcdp->declBit(c+881,"sim main_timer_zero0", false,-1);
        vcdp->declBit(c+881,"sim main_timer_status_status", false,-1);
        vcdp->declBit(c+913,"sim main_timer_status_we", false,-1);
        vcdp->declBit(c+921,"sim main_timer_status_re", false,-1);
        vcdp->declBit(c+889,"sim main_timer_zero1", false,-1);
        vcdp->declBit(c+889,"sim main_timer_pending_status", false,-1);
        vcdp->declBit(c+929,"sim main_timer_pending_we", false,-1);
        vcdp->declBit(c+937,"sim main_timer_pending_re", false,-1);
        vcdp->declBit(c+945,"sim main_timer_pending_r", false,-1);
        vcdp->declBit(c+953,"sim main_timer_zero2", false,-1);
        vcdp->declBit(c+953,"sim main_timer_enable_storage", false,-1);
        vcdp->declBit(c+961,"sim main_timer_enable_re", false,-1);
        vcdp->declBus(c+969,"sim main_timer_value", false,-1, 31,0);
        vcdp->declBus(c+977,"sim main_dfi_p0_address", false,-1, 12,0);
        vcdp->declBus(c+985,"sim main_dfi_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+993,"sim main_dfi_p0_cas_n", false,-1);
        vcdp->declBit(c+1001,"sim main_dfi_p0_cs_n", false,-1);
        vcdp->declBit(c+1009,"sim main_dfi_p0_ras_n", false,-1);
        vcdp->declBit(c+1017,"sim main_dfi_p0_we_n", false,-1);
        vcdp->declBit(c+1025,"sim main_dfi_p0_cke", false,-1);
        vcdp->declBit(c+1033,"sim main_dfi_p0_odt", false,-1);
        vcdp->declBit(c+1041,"sim main_dfi_p0_reset_n", false,-1);
        vcdp->declBit(c+9,"sim main_dfi_p0_act_n", false,-1);
        vcdp->declBus(c+1049,"sim main_dfi_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+1057,"sim main_dfi_p0_wrdata_en", false,-1);
        vcdp->declBus(c+1065,"sim main_dfi_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+1073,"sim main_dfi_p0_rddata_en", false,-1);
        vcdp->declBus(c+1081,"sim main_dfi_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+1089,"sim main_dfi_p0_rddata_valid", false,-1);
        vcdp->declBit(c+1097,"sim main_activate", false,-1);
        vcdp->declBit(c+1105,"sim main_precharge", false,-1);
        vcdp->declBit(c+1113,"sim main_write", false,-1);
        vcdp->declBit(c+1121,"sim main_read", false,-1);
        vcdp->declBit(c+1129,"sim main_bankmodel0_activate", false,-1);
        vcdp->declBus(c+1137,"sim main_bankmodel0_activate_row", false,-1, 12,0);
        vcdp->declBit(c+1145,"sim main_bankmodel0_precharge", false,-1);
        vcdp->declBit(c+1153,"sim main_bankmodel0_write", false,-1);
        vcdp->declBus(c+1161,"sim main_bankmodel0_write_col", false,-1, 8,0);
        vcdp->declBus(c+1049,"sim main_bankmodel0_write_data", false,-1, 31,0);
        vcdp->declBus(c+1065,"sim main_bankmodel0_write_mask", false,-1, 3,0);
        vcdp->declBit(c+1169,"sim main_bankmodel0_read", false,-1);
        vcdp->declBus(c+1177,"sim main_bankmodel0_read_col", false,-1, 8,0);
        vcdp->declBus(c+1185,"sim main_bankmodel0_read_data", false,-1, 31,0);
        vcdp->declBit(c+1193,"sim main_bankmodel0_active", false,-1);
        vcdp->declBus(c+1201,"sim main_bankmodel0_row", false,-1, 12,0);
        vcdp->declBus(c+1209,"sim main_bankmodel0_write_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1217,"sim main_bankmodel0_write_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1225,"sim main_bankmodel0_write_port_we", false,-1, 3,0);
        vcdp->declBus(c+1233,"sim main_bankmodel0_write_port_dat_w", false,-1, 31,0);
        vcdp->declBus(c+1241,"sim main_bankmodel0_read_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1249,"sim main_bankmodel0_read_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1257,"sim main_bankmodel0_wraddr", false,-1, 21,0);
        vcdp->declBus(c+1265,"sim main_bankmodel0_rdaddr", false,-1, 21,0);
        vcdp->declBit(c+1273,"sim main_bankmodel1_activate", false,-1);
        vcdp->declBus(c+1281,"sim main_bankmodel1_activate_row", false,-1, 12,0);
        vcdp->declBit(c+1289,"sim main_bankmodel1_precharge", false,-1);
        vcdp->declBit(c+1297,"sim main_bankmodel1_write", false,-1);
        vcdp->declBus(c+1305,"sim main_bankmodel1_write_col", false,-1, 8,0);
        vcdp->declBus(c+1049,"sim main_bankmodel1_write_data", false,-1, 31,0);
        vcdp->declBus(c+1065,"sim main_bankmodel1_write_mask", false,-1, 3,0);
        vcdp->declBit(c+1313,"sim main_bankmodel1_read", false,-1);
        vcdp->declBus(c+1321,"sim main_bankmodel1_read_col", false,-1, 8,0);
        vcdp->declBus(c+1329,"sim main_bankmodel1_read_data", false,-1, 31,0);
        vcdp->declBit(c+1337,"sim main_bankmodel1_active", false,-1);
        vcdp->declBus(c+1345,"sim main_bankmodel1_row", false,-1, 12,0);
        vcdp->declBus(c+1353,"sim main_bankmodel1_write_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1361,"sim main_bankmodel1_write_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1369,"sim main_bankmodel1_write_port_we", false,-1, 3,0);
        vcdp->declBus(c+1377,"sim main_bankmodel1_write_port_dat_w", false,-1, 31,0);
        vcdp->declBus(c+1385,"sim main_bankmodel1_read_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1393,"sim main_bankmodel1_read_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1401,"sim main_bankmodel1_wraddr", false,-1, 21,0);
        vcdp->declBus(c+1409,"sim main_bankmodel1_rdaddr", false,-1, 21,0);
        vcdp->declBit(c+1417,"sim main_bankmodel2_activate", false,-1);
        vcdp->declBus(c+1425,"sim main_bankmodel2_activate_row", false,-1, 12,0);
        vcdp->declBit(c+1433,"sim main_bankmodel2_precharge", false,-1);
        vcdp->declBit(c+1441,"sim main_bankmodel2_write", false,-1);
        vcdp->declBus(c+1449,"sim main_bankmodel2_write_col", false,-1, 8,0);
        vcdp->declBus(c+1049,"sim main_bankmodel2_write_data", false,-1, 31,0);
        vcdp->declBus(c+1065,"sim main_bankmodel2_write_mask", false,-1, 3,0);
        vcdp->declBit(c+1457,"sim main_bankmodel2_read", false,-1);
        vcdp->declBus(c+1465,"sim main_bankmodel2_read_col", false,-1, 8,0);
        vcdp->declBus(c+1473,"sim main_bankmodel2_read_data", false,-1, 31,0);
        vcdp->declBit(c+1481,"sim main_bankmodel2_active", false,-1);
        vcdp->declBus(c+1489,"sim main_bankmodel2_row", false,-1, 12,0);
        vcdp->declBus(c+1497,"sim main_bankmodel2_write_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1505,"sim main_bankmodel2_write_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1513,"sim main_bankmodel2_write_port_we", false,-1, 3,0);
        vcdp->declBus(c+1521,"sim main_bankmodel2_write_port_dat_w", false,-1, 31,0);
        vcdp->declBus(c+1529,"sim main_bankmodel2_read_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1537,"sim main_bankmodel2_read_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1545,"sim main_bankmodel2_wraddr", false,-1, 21,0);
        vcdp->declBus(c+1553,"sim main_bankmodel2_rdaddr", false,-1, 21,0);
        vcdp->declBit(c+1561,"sim main_bankmodel3_activate", false,-1);
        vcdp->declBus(c+1569,"sim main_bankmodel3_activate_row", false,-1, 12,0);
        vcdp->declBit(c+1577,"sim main_bankmodel3_precharge", false,-1);
        vcdp->declBit(c+1585,"sim main_bankmodel3_write", false,-1);
        vcdp->declBus(c+1593,"sim main_bankmodel3_write_col", false,-1, 8,0);
        vcdp->declBus(c+1049,"sim main_bankmodel3_write_data", false,-1, 31,0);
        vcdp->declBus(c+1065,"sim main_bankmodel3_write_mask", false,-1, 3,0);
        vcdp->declBit(c+1601,"sim main_bankmodel3_read", false,-1);
        vcdp->declBus(c+1609,"sim main_bankmodel3_read_col", false,-1, 8,0);
        vcdp->declBus(c+1617,"sim main_bankmodel3_read_data", false,-1, 31,0);
        vcdp->declBit(c+1625,"sim main_bankmodel3_active", false,-1);
        vcdp->declBus(c+1633,"sim main_bankmodel3_row", false,-1, 12,0);
        vcdp->declBus(c+1641,"sim main_bankmodel3_write_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1649,"sim main_bankmodel3_write_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1657,"sim main_bankmodel3_write_port_we", false,-1, 3,0);
        vcdp->declBus(c+1665,"sim main_bankmodel3_write_port_dat_w", false,-1, 31,0);
        vcdp->declBus(c+1673,"sim main_bankmodel3_read_port_adr", false,-1, 21,0);
        vcdp->declBus(c+1681,"sim main_bankmodel3_read_port_dat_r", false,-1, 31,0);
        vcdp->declBus(c+1689,"sim main_bankmodel3_wraddr", false,-1, 21,0);
        vcdp->declBus(c+1697,"sim main_bankmodel3_rdaddr", false,-1, 21,0);
        vcdp->declBit(c+1097,"sim main_activates0", false,-1);
        vcdp->declBit(c+1105,"sim main_precharges0", false,-1);
        vcdp->declBit(c+1153,"sim main_bank_write0", false,-1);
        vcdp->declBus(c+1161,"sim main_bank_write_col0", false,-1, 8,0);
        vcdp->declBit(c+1113,"sim main_writes0", false,-1);
        vcdp->declBit(c+1121,"sim main_reads0", false,-1);
        vcdp->declBit(c+1097,"sim main_activates1", false,-1);
        vcdp->declBit(c+1105,"sim main_precharges1", false,-1);
        vcdp->declBit(c+1297,"sim main_bank_write1", false,-1);
        vcdp->declBus(c+1305,"sim main_bank_write_col1", false,-1, 8,0);
        vcdp->declBit(c+1113,"sim main_writes1", false,-1);
        vcdp->declBit(c+1121,"sim main_reads1", false,-1);
        vcdp->declBit(c+1097,"sim main_activates2", false,-1);
        vcdp->declBit(c+1105,"sim main_precharges2", false,-1);
        vcdp->declBit(c+1441,"sim main_bank_write2", false,-1);
        vcdp->declBus(c+1449,"sim main_bank_write_col2", false,-1, 8,0);
        vcdp->declBit(c+1113,"sim main_writes2", false,-1);
        vcdp->declBit(c+1121,"sim main_reads2", false,-1);
        vcdp->declBit(c+1097,"sim main_activates3", false,-1);
        vcdp->declBit(c+1105,"sim main_precharges3", false,-1);
        vcdp->declBit(c+1585,"sim main_bank_write3", false,-1);
        vcdp->declBus(c+1593,"sim main_bank_write_col3", false,-1, 8,0);
        vcdp->declBit(c+1113,"sim main_writes3", false,-1);
        vcdp->declBit(c+1121,"sim main_reads3", false,-1);
        vcdp->declBit(c+1705,"sim main_banks_read", false,-1);
        vcdp->declBus(c+1713,"sim main_banks_read_data", false,-1, 31,0);
        vcdp->declBit(c+1721,"sim main_new_banks_read0", false,-1);
        vcdp->declBus(c+1729,"sim main_new_banks_read_data0", false,-1, 31,0);
        vcdp->declBit(c+1737,"sim main_new_banks_read1", false,-1);
        vcdp->declBus(c+1745,"sim main_new_banks_read_data1", false,-1, 31,0);
        vcdp->declBit(c+1753,"sim main_new_banks_read2", false,-1);
        vcdp->declBus(c+1761,"sim main_new_banks_read_data2", false,-1, 31,0);
        vcdp->declBit(c+1089,"sim main_new_banks_read3", false,-1);
        vcdp->declBus(c+1081,"sim main_new_banks_read_data3", false,-1, 31,0);
        vcdp->declBus(c+1769,"sim main_sdram_slave_p0_address", false,-1, 12,0);
        vcdp->declBus(c+1777,"sim main_sdram_slave_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+1785,"sim main_sdram_slave_p0_cas_n", false,-1);
        vcdp->declBit(c+1793,"sim main_sdram_slave_p0_cs_n", false,-1);
        vcdp->declBit(c+1801,"sim main_sdram_slave_p0_ras_n", false,-1);
        vcdp->declBit(c+1809,"sim main_sdram_slave_p0_we_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_slave_p0_cke", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_slave_p0_odt", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_slave_p0_reset_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_slave_p0_act_n", false,-1);
        vcdp->declBus(c+1817,"sim main_sdram_slave_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+1825,"sim main_sdram_slave_p0_wrdata_en", false,-1);
        vcdp->declBus(c+1833,"sim main_sdram_slave_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+1841,"sim main_sdram_slave_p0_rddata_en", false,-1);
        vcdp->declBus(c+1849,"sim main_sdram_slave_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+1857,"sim main_sdram_slave_p0_rddata_valid", false,-1);
        vcdp->declBus(c+977,"sim main_sdram_master_p0_address", false,-1, 12,0);
        vcdp->declBus(c+985,"sim main_sdram_master_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+993,"sim main_sdram_master_p0_cas_n", false,-1);
        vcdp->declBit(c+1001,"sim main_sdram_master_p0_cs_n", false,-1);
        vcdp->declBit(c+1009,"sim main_sdram_master_p0_ras_n", false,-1);
        vcdp->declBit(c+1017,"sim main_sdram_master_p0_we_n", false,-1);
        vcdp->declBit(c+1025,"sim main_sdram_master_p0_cke", false,-1);
        vcdp->declBit(c+1033,"sim main_sdram_master_p0_odt", false,-1);
        vcdp->declBit(c+1041,"sim main_sdram_master_p0_reset_n", false,-1);
        vcdp->declBit(c+9,"sim main_sdram_master_p0_act_n", false,-1);
        vcdp->declBus(c+1049,"sim main_sdram_master_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+1057,"sim main_sdram_master_p0_wrdata_en", false,-1);
        vcdp->declBus(c+1065,"sim main_sdram_master_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+1073,"sim main_sdram_master_p0_rddata_en", false,-1);
        vcdp->declBus(c+1081,"sim main_sdram_master_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+1089,"sim main_sdram_master_p0_rddata_valid", false,-1);
        vcdp->declBus(c+1865,"sim main_sdram_csr_dfi_p0_address", false,-1, 12,0);
        vcdp->declBus(c+1873,"sim main_sdram_csr_dfi_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+1881,"sim main_sdram_csr_dfi_p0_cas_n", false,-1);
        vcdp->declBit(c+1889,"sim main_sdram_csr_dfi_p0_cs_n", false,-1);
        vcdp->declBit(c+1897,"sim main_sdram_csr_dfi_p0_ras_n", false,-1);
        vcdp->declBit(c+1905,"sim main_sdram_csr_dfi_p0_we_n", false,-1);
        vcdp->declBit(c+1913,"sim main_sdram_csr_dfi_p0_cke", false,-1);
        vcdp->declBit(c+1921,"sim main_sdram_csr_dfi_p0_odt", false,-1);
        vcdp->declBit(c+1929,"sim main_sdram_csr_dfi_p0_reset_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_csr_dfi_p0_act_n", false,-1);
        vcdp->declBus(c+1937,"sim main_sdram_csr_dfi_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+1945,"sim main_sdram_csr_dfi_p0_wrdata_en", false,-1);
        vcdp->declBus(c+12361,"sim main_sdram_csr_dfi_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+1953,"sim main_sdram_csr_dfi_p0_rddata_en", false,-1);
        vcdp->declBus(c+1961,"sim main_sdram_csr_dfi_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+1969,"sim main_sdram_csr_dfi_p0_rddata_valid", false,-1);
        vcdp->declBus(c+12369,"sim main_sdram_ext_dfi_p0_address", false,-1, 12,0);
        vcdp->declBus(c+12353,"sim main_sdram_ext_dfi_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+12321,"sim main_sdram_ext_dfi_p0_cas_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_ext_dfi_p0_cs_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_ext_dfi_p0_ras_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_ext_dfi_p0_we_n", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_p0_cke", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_p0_odt", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_p0_reset_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_ext_dfi_p0_act_n", false,-1);
        vcdp->declBus(c+12329,"sim main_sdram_ext_dfi_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_p0_wrdata_en", false,-1);
        vcdp->declBus(c+12361,"sim main_sdram_ext_dfi_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_p0_rddata_en", false,-1);
        vcdp->declBus(c+17,"sim main_sdram_ext_dfi_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+25,"sim main_sdram_ext_dfi_p0_rddata_valid", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_ext_dfi_sel", false,-1);
        vcdp->declBit(c+1977,"sim main_sdram_sel", false,-1);
        vcdp->declBit(c+1913,"sim main_sdram_cke", false,-1);
        vcdp->declBit(c+1921,"sim main_sdram_odt", false,-1);
        vcdp->declBit(c+1929,"sim main_sdram_reset_n", false,-1);
        vcdp->declBus(c+1985,"sim main_sdram_storage", false,-1, 3,0);
        vcdp->declBit(c+1993,"sim main_sdram_re", false,-1);
        vcdp->declBit(c+2001,"sim main_sdram_csrfield_cs", false,-1);
        vcdp->declBit(c+2009,"sim main_sdram_csrfield_we", false,-1);
        vcdp->declBit(c+2017,"sim main_sdram_csrfield_cas", false,-1);
        vcdp->declBit(c+2025,"sim main_sdram_csrfield_ras", false,-1);
        vcdp->declBit(c+2033,"sim main_sdram_csrfield_wren", false,-1);
        vcdp->declBit(c+2041,"sim main_sdram_csrfield_rden", false,-1);
        vcdp->declBus(c+2049,"sim main_sdram_command_storage", false,-1, 5,0);
        vcdp->declBit(c+2057,"sim main_sdram_command_re", false,-1);
        vcdp->declBit(c+2065,"sim main_sdram_command_issue_re", false,-1);
        vcdp->declBit(c+2073,"sim main_sdram_command_issue_r", false,-1);
        vcdp->declBit(c+2081,"sim main_sdram_command_issue_we", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_command_issue_w", false,-1);
        vcdp->declBus(c+1865,"sim main_sdram_address_storage", false,-1, 12,0);
        vcdp->declBit(c+2089,"sim main_sdram_address_re", false,-1);
        vcdp->declBus(c+1873,"sim main_sdram_baddress_storage", false,-1, 1,0);
        vcdp->declBit(c+2097,"sim main_sdram_baddress_re", false,-1);
        vcdp->declBus(c+1937,"sim main_sdram_wrdata_storage", false,-1, 31,0);
        vcdp->declBit(c+2105,"sim main_sdram_wrdata_re", false,-1);
        vcdp->declBus(c+2113,"sim main_sdram_rddata_status", false,-1, 31,0);
        vcdp->declBit(c+2121,"sim main_sdram_rddata_we", false,-1);
        vcdp->declBit(c+2129,"sim main_sdram_rddata_re", false,-1);
        vcdp->declBit(c+2137,"sim main_sdram_interface_bank0_valid", false,-1);
        vcdp->declBit(c+2145,"sim main_sdram_interface_bank0_ready", false,-1);
        vcdp->declBit(c+2153,"sim main_sdram_interface_bank0_we", false,-1);
        vcdp->declBus(c+2161,"sim main_sdram_interface_bank0_addr", false,-1, 21,0);
        vcdp->declBit(c+2169,"sim main_sdram_interface_bank0_lock", false,-1);
        vcdp->declBit(c+2177,"sim main_sdram_interface_bank0_wdata_ready", false,-1);
        vcdp->declBit(c+2185,"sim main_sdram_interface_bank0_rdata_valid", false,-1);
        vcdp->declBit(c+2193,"sim main_sdram_interface_bank1_valid", false,-1);
        vcdp->declBit(c+2201,"sim main_sdram_interface_bank1_ready", false,-1);
        vcdp->declBit(c+2209,"sim main_sdram_interface_bank1_we", false,-1);
        vcdp->declBus(c+2217,"sim main_sdram_interface_bank1_addr", false,-1, 21,0);
        vcdp->declBit(c+2225,"sim main_sdram_interface_bank1_lock", false,-1);
        vcdp->declBit(c+2233,"sim main_sdram_interface_bank1_wdata_ready", false,-1);
        vcdp->declBit(c+2241,"sim main_sdram_interface_bank1_rdata_valid", false,-1);
        vcdp->declBit(c+2249,"sim main_sdram_interface_bank2_valid", false,-1);
        vcdp->declBit(c+2257,"sim main_sdram_interface_bank2_ready", false,-1);
        vcdp->declBit(c+2265,"sim main_sdram_interface_bank2_we", false,-1);
        vcdp->declBus(c+2273,"sim main_sdram_interface_bank2_addr", false,-1, 21,0);
        vcdp->declBit(c+2281,"sim main_sdram_interface_bank2_lock", false,-1);
        vcdp->declBit(c+2289,"sim main_sdram_interface_bank2_wdata_ready", false,-1);
        vcdp->declBit(c+2297,"sim main_sdram_interface_bank2_rdata_valid", false,-1);
        vcdp->declBit(c+2305,"sim main_sdram_interface_bank3_valid", false,-1);
        vcdp->declBit(c+2313,"sim main_sdram_interface_bank3_ready", false,-1);
    }
}

void Vsim::traceInitThis__2(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+2321,"sim main_sdram_interface_bank3_we", false,-1);
        vcdp->declBus(c+2329,"sim main_sdram_interface_bank3_addr", false,-1, 21,0);
        vcdp->declBit(c+2337,"sim main_sdram_interface_bank3_lock", false,-1);
        vcdp->declBit(c+2345,"sim main_sdram_interface_bank3_wdata_ready", false,-1);
        vcdp->declBit(c+2353,"sim main_sdram_interface_bank3_rdata_valid", false,-1);
        vcdp->declBus(c+1817,"sim main_sdram_interface_wdata", false,-1, 31,0);
        vcdp->declBus(c+2361,"sim main_sdram_interface_wdata_we", false,-1, 3,0);
        vcdp->declBus(c+1849,"sim main_sdram_interface_rdata", false,-1, 31,0);
        vcdp->declBus(c+1769,"sim main_sdram_dfi_p0_address", false,-1, 12,0);
        vcdp->declBus(c+1777,"sim main_sdram_dfi_p0_bank", false,-1, 1,0);
        vcdp->declBit(c+1785,"sim main_sdram_dfi_p0_cas_n", false,-1);
        vcdp->declBit(c+1793,"sim main_sdram_dfi_p0_cs_n", false,-1);
        vcdp->declBit(c+1801,"sim main_sdram_dfi_p0_ras_n", false,-1);
        vcdp->declBit(c+1809,"sim main_sdram_dfi_p0_we_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_dfi_p0_cke", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_dfi_p0_odt", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_dfi_p0_reset_n", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_dfi_p0_act_n", false,-1);
        vcdp->declBus(c+1817,"sim main_sdram_dfi_p0_wrdata", false,-1, 31,0);
        vcdp->declBit(c+1825,"sim main_sdram_dfi_p0_wrdata_en", false,-1);
        vcdp->declBus(c+1833,"sim main_sdram_dfi_p0_wrdata_mask", false,-1, 3,0);
        vcdp->declBit(c+1841,"sim main_sdram_dfi_p0_rddata_en", false,-1);
        vcdp->declBus(c+1849,"sim main_sdram_dfi_p0_rddata", false,-1, 31,0);
        vcdp->declBit(c+1857,"sim main_sdram_dfi_p0_rddata_valid", false,-1);
        vcdp->declBit(c+2369,"sim main_sdram_cmd_valid", false,-1);
        vcdp->declBit(c+2377,"sim main_sdram_cmd_ready", false,-1);
        vcdp->declBit(c+2385,"sim main_sdram_cmd_last", false,-1);
        vcdp->declBus(c+2393,"sim main_sdram_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+2401,"sim main_sdram_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+2409,"sim main_sdram_cmd_payload_cas", false,-1);
        vcdp->declBit(c+2417,"sim main_sdram_cmd_payload_ras", false,-1);
        vcdp->declBit(c+2425,"sim main_sdram_cmd_payload_we", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_cmd_payload_is_write", false,-1);
        vcdp->declBit(c+2433,"sim main_sdram_wants_refresh", false,-1);
        vcdp->declBit(c+2441,"sim main_sdram_timer_wait", false,-1);
        vcdp->declBit(c+2449,"sim main_sdram_timer_done0", false,-1);
        vcdp->declBus(c+2457,"sim main_sdram_timer_count0", false,-1, 9,0);
        vcdp->declBit(c+2449,"sim main_sdram_timer_done1", false,-1);
        vcdp->declBus(c+2457,"sim main_sdram_timer_count1", false,-1, 9,0);
        vcdp->declBit(c+2449,"sim main_sdram_postponer_req_i", false,-1);
        vcdp->declBit(c+2433,"sim main_sdram_postponer_req_o", false,-1);
        vcdp->declBit(c+2465,"sim main_sdram_postponer_count", false,-1);
        vcdp->declBit(c+2473,"sim main_sdram_sequencer_start0", false,-1);
        vcdp->declBit(c+2481,"sim main_sdram_sequencer_done0", false,-1);
        vcdp->declBit(c+2489,"sim main_sdram_sequencer_start1", false,-1);
        vcdp->declBit(c+2497,"sim main_sdram_sequencer_done1", false,-1);
        vcdp->declBus(c+2505,"sim main_sdram_sequencer_counter", false,-1, 3,0);
        vcdp->declBit(c+2513,"sim main_sdram_sequencer_count", false,-1);
        vcdp->declBit(c+2137,"sim main_sdram_bankmachine0_req_valid", false,-1);
        vcdp->declBit(c+2145,"sim main_sdram_bankmachine0_req_ready", false,-1);
        vcdp->declBit(c+2153,"sim main_sdram_bankmachine0_req_we", false,-1);
        vcdp->declBus(c+2161,"sim main_sdram_bankmachine0_req_addr", false,-1, 21,0);
        vcdp->declBit(c+2169,"sim main_sdram_bankmachine0_req_lock", false,-1);
        vcdp->declBit(c+2177,"sim main_sdram_bankmachine0_req_wdata_ready", false,-1);
        vcdp->declBit(c+2185,"sim main_sdram_bankmachine0_req_rdata_valid", false,-1);
        vcdp->declBit(c+2369,"sim main_sdram_bankmachine0_refresh_req", false,-1);
        vcdp->declBit(c+2521,"sim main_sdram_bankmachine0_refresh_gnt", false,-1);
        vcdp->declBit(c+2529,"sim main_sdram_bankmachine0_cmd_valid", false,-1);
        vcdp->declBit(c+2537,"sim main_sdram_bankmachine0_cmd_ready", false,-1);
        vcdp->declBus(c+2545,"sim main_sdram_bankmachine0_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+12353,"sim main_sdram_bankmachine0_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+2553,"sim main_sdram_bankmachine0_cmd_payload_cas", false,-1);
        vcdp->declBit(c+2561,"sim main_sdram_bankmachine0_cmd_payload_ras", false,-1);
        vcdp->declBit(c+2569,"sim main_sdram_bankmachine0_cmd_payload_we", false,-1);
        vcdp->declBit(c+2577,"sim main_sdram_bankmachine0_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+2585,"sim main_sdram_bankmachine0_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+2593,"sim main_sdram_bankmachine0_cmd_payload_is_write", false,-1);
        vcdp->declBit(c+2601,"sim main_sdram_bankmachine0_auto_precharge", false,-1);
        vcdp->declBit(c+2137,"sim main_sdram_bankmachine0_sink_valid", false,-1);
        vcdp->declBit(c+2145,"sim main_sdram_bankmachine0_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine0_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine0_sink_last", false,-1);
        vcdp->declBit(c+2153,"sim main_sdram_bankmachine0_sink_payload_we", false,-1);
        vcdp->declBus(c+2161,"sim main_sdram_bankmachine0_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2609,"sim main_sdram_bankmachine0_source_valid", false,-1);
        vcdp->declBit(c+2617,"sim main_sdram_bankmachine0_source_ready", false,-1);
        vcdp->declBit(c+2625,"sim main_sdram_bankmachine0_source_first", false,-1);
        vcdp->declBit(c+2633,"sim main_sdram_bankmachine0_source_last", false,-1);
        vcdp->declBit(c+2641,"sim main_sdram_bankmachine0_source_payload_we", false,-1);
        vcdp->declBus(c+2649,"sim main_sdram_bankmachine0_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2137,"sim main_sdram_bankmachine0_syncfifo0_we", false,-1);
        vcdp->declBit(c+2145,"sim main_sdram_bankmachine0_syncfifo0_writable", false,-1);
        vcdp->declBit(c+2617,"sim main_sdram_bankmachine0_syncfifo0_re", false,-1);
        vcdp->declBit(c+2609,"sim main_sdram_bankmachine0_syncfifo0_readable", false,-1);
        vcdp->declBus(c+2657,"sim main_sdram_bankmachine0_syncfifo0_din", false,-1, 24,0);
        vcdp->declBus(c+2665,"sim main_sdram_bankmachine0_syncfifo0_dout", false,-1, 24,0);
        vcdp->declBus(c+2673,"sim main_sdram_bankmachine0_level", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine0_replace", false,-1);
        vcdp->declBus(c+2681,"sim main_sdram_bankmachine0_produce", false,-1, 2,0);
        vcdp->declBus(c+2689,"sim main_sdram_bankmachine0_consume", false,-1, 2,0);
        vcdp->declBus(c+2697,"sim main_sdram_bankmachine0_wrport_adr", false,-1, 2,0);
        vcdp->declBus(c+8569,"sim main_sdram_bankmachine0_wrport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+2705,"sim main_sdram_bankmachine0_wrport_we", false,-1);
        vcdp->declBus(c+2657,"sim main_sdram_bankmachine0_wrport_dat_w", false,-1, 24,0);
        vcdp->declBit(c+2713,"sim main_sdram_bankmachine0_do_read", false,-1);
        vcdp->declBus(c+2689,"sim main_sdram_bankmachine0_rdport_adr", false,-1, 2,0);
        vcdp->declBus(c+2665,"sim main_sdram_bankmachine0_rdport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+2153,"sim main_sdram_bankmachine0_fifo_in_payload_we", false,-1);
        vcdp->declBus(c+2161,"sim main_sdram_bankmachine0_fifo_in_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine0_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine0_fifo_in_last", false,-1);
        vcdp->declBit(c+2641,"sim main_sdram_bankmachine0_fifo_out_payload_we", false,-1);
        vcdp->declBus(c+2649,"sim main_sdram_bankmachine0_fifo_out_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2625,"sim main_sdram_bankmachine0_fifo_out_first", false,-1);
        vcdp->declBit(c+2633,"sim main_sdram_bankmachine0_fifo_out_last", false,-1);
        vcdp->declBit(c+2609,"sim main_sdram_bankmachine0_sink_sink_valid", false,-1);
        vcdp->declBit(c+2617,"sim main_sdram_bankmachine0_sink_sink_ready", false,-1);
        vcdp->declBit(c+2625,"sim main_sdram_bankmachine0_sink_sink_first", false,-1);
        vcdp->declBit(c+2633,"sim main_sdram_bankmachine0_sink_sink_last", false,-1);
        vcdp->declBit(c+2641,"sim main_sdram_bankmachine0_sink_sink_payload_we", false,-1);
        vcdp->declBus(c+2649,"sim main_sdram_bankmachine0_sink_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2721,"sim main_sdram_bankmachine0_source_source_valid", false,-1);
        vcdp->declBit(c+2729,"sim main_sdram_bankmachine0_source_source_ready", false,-1);
        vcdp->declBit(c+2737,"sim main_sdram_bankmachine0_source_source_first", false,-1);
        vcdp->declBit(c+2745,"sim main_sdram_bankmachine0_source_source_last", false,-1);
        vcdp->declBit(c+2753,"sim main_sdram_bankmachine0_source_source_payload_we", false,-1);
        vcdp->declBus(c+2761,"sim main_sdram_bankmachine0_source_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2609,"sim main_sdram_bankmachine0_pipe_valid_sink_valid", false,-1);
        vcdp->declBit(c+2617,"sim main_sdram_bankmachine0_pipe_valid_sink_ready", false,-1);
        vcdp->declBit(c+2625,"sim main_sdram_bankmachine0_pipe_valid_sink_first", false,-1);
        vcdp->declBit(c+2633,"sim main_sdram_bankmachine0_pipe_valid_sink_last", false,-1);
        vcdp->declBit(c+2641,"sim main_sdram_bankmachine0_pipe_valid_sink_payload_we", false,-1);
        vcdp->declBus(c+2649,"sim main_sdram_bankmachine0_pipe_valid_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2721,"sim main_sdram_bankmachine0_pipe_valid_source_valid", false,-1);
        vcdp->declBit(c+2729,"sim main_sdram_bankmachine0_pipe_valid_source_ready", false,-1);
        vcdp->declBit(c+2737,"sim main_sdram_bankmachine0_pipe_valid_source_first", false,-1);
        vcdp->declBit(c+2745,"sim main_sdram_bankmachine0_pipe_valid_source_last", false,-1);
        vcdp->declBit(c+2753,"sim main_sdram_bankmachine0_pipe_valid_source_payload_we", false,-1);
        vcdp->declBus(c+2761,"sim main_sdram_bankmachine0_pipe_valid_source_payload_addr", false,-1, 21,0);
        vcdp->declBus(c+2769,"sim main_sdram_bankmachine0_row", false,-1, 12,0);
        vcdp->declBit(c+2777,"sim main_sdram_bankmachine0_row_opened", false,-1);
        vcdp->declBit(c+2785,"sim main_sdram_bankmachine0_row_hit", false,-1);
        vcdp->declBit(c+2793,"sim main_sdram_bankmachine0_row_open", false,-1);
        vcdp->declBit(c+2801,"sim main_sdram_bankmachine0_row_close", false,-1);
        vcdp->declBit(c+2809,"sim main_sdram_bankmachine0_row_col_n_addr_sel", false,-1);
        vcdp->declBit(c+2817,"sim main_sdram_bankmachine0_twtpcon_valid", false,-1);
        vcdp->declBit(c+2825,"sim main_sdram_bankmachine0_twtpcon_ready", false,-1);
        vcdp->declBus(c+2833,"sim main_sdram_bankmachine0_twtpcon_count", false,-1, 2,0);
        vcdp->declBit(c+2841,"sim main_sdram_bankmachine0_trccon_valid", false,-1);
        vcdp->declBit(c+2849,"sim main_sdram_bankmachine0_trccon_ready", false,-1);
        vcdp->declBus(c+2857,"sim main_sdram_bankmachine0_trccon_count", false,-1, 2,0);
        vcdp->declBit(c+2841,"sim main_sdram_bankmachine0_trascon_valid", false,-1);
        vcdp->declBit(c+2865,"sim main_sdram_bankmachine0_trascon_ready", false,-1);
        vcdp->declBus(c+2873,"sim main_sdram_bankmachine0_trascon_count", false,-1, 2,0);
        vcdp->declBit(c+2193,"sim main_sdram_bankmachine1_req_valid", false,-1);
        vcdp->declBit(c+2201,"sim main_sdram_bankmachine1_req_ready", false,-1);
        vcdp->declBit(c+2209,"sim main_sdram_bankmachine1_req_we", false,-1);
        vcdp->declBus(c+2217,"sim main_sdram_bankmachine1_req_addr", false,-1, 21,0);
        vcdp->declBit(c+2225,"sim main_sdram_bankmachine1_req_lock", false,-1);
        vcdp->declBit(c+2233,"sim main_sdram_bankmachine1_req_wdata_ready", false,-1);
        vcdp->declBit(c+2241,"sim main_sdram_bankmachine1_req_rdata_valid", false,-1);
        vcdp->declBit(c+2369,"sim main_sdram_bankmachine1_refresh_req", false,-1);
        vcdp->declBit(c+2881,"sim main_sdram_bankmachine1_refresh_gnt", false,-1);
        vcdp->declBit(c+2889,"sim main_sdram_bankmachine1_cmd_valid", false,-1);
        vcdp->declBit(c+2897,"sim main_sdram_bankmachine1_cmd_ready", false,-1);
        vcdp->declBus(c+2905,"sim main_sdram_bankmachine1_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+12377,"sim main_sdram_bankmachine1_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+2913,"sim main_sdram_bankmachine1_cmd_payload_cas", false,-1);
        vcdp->declBit(c+2921,"sim main_sdram_bankmachine1_cmd_payload_ras", false,-1);
        vcdp->declBit(c+2929,"sim main_sdram_bankmachine1_cmd_payload_we", false,-1);
        vcdp->declBit(c+2937,"sim main_sdram_bankmachine1_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+2945,"sim main_sdram_bankmachine1_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+2953,"sim main_sdram_bankmachine1_cmd_payload_is_write", false,-1);
        vcdp->declBit(c+2961,"sim main_sdram_bankmachine1_auto_precharge", false,-1);
        vcdp->declBit(c+2193,"sim main_sdram_bankmachine1_sink_valid", false,-1);
        vcdp->declBit(c+2201,"sim main_sdram_bankmachine1_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine1_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine1_sink_last", false,-1);
        vcdp->declBit(c+2209,"sim main_sdram_bankmachine1_sink_payload_we", false,-1);
        vcdp->declBus(c+2217,"sim main_sdram_bankmachine1_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2969,"sim main_sdram_bankmachine1_source_valid", false,-1);
        vcdp->declBit(c+2977,"sim main_sdram_bankmachine1_source_ready", false,-1);
        vcdp->declBit(c+2985,"sim main_sdram_bankmachine1_source_first", false,-1);
        vcdp->declBit(c+2993,"sim main_sdram_bankmachine1_source_last", false,-1);
        vcdp->declBit(c+3001,"sim main_sdram_bankmachine1_source_payload_we", false,-1);
        vcdp->declBus(c+3009,"sim main_sdram_bankmachine1_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2193,"sim main_sdram_bankmachine1_syncfifo1_we", false,-1);
        vcdp->declBit(c+2201,"sim main_sdram_bankmachine1_syncfifo1_writable", false,-1);
        vcdp->declBit(c+2977,"sim main_sdram_bankmachine1_syncfifo1_re", false,-1);
        vcdp->declBit(c+2969,"sim main_sdram_bankmachine1_syncfifo1_readable", false,-1);
        vcdp->declBus(c+3017,"sim main_sdram_bankmachine1_syncfifo1_din", false,-1, 24,0);
        vcdp->declBus(c+3025,"sim main_sdram_bankmachine1_syncfifo1_dout", false,-1, 24,0);
        vcdp->declBus(c+3033,"sim main_sdram_bankmachine1_level", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine1_replace", false,-1);
        vcdp->declBus(c+3041,"sim main_sdram_bankmachine1_produce", false,-1, 2,0);
        vcdp->declBus(c+3049,"sim main_sdram_bankmachine1_consume", false,-1, 2,0);
        vcdp->declBus(c+3057,"sim main_sdram_bankmachine1_wrport_adr", false,-1, 2,0);
        vcdp->declBus(c+8577,"sim main_sdram_bankmachine1_wrport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+3065,"sim main_sdram_bankmachine1_wrport_we", false,-1);
        vcdp->declBus(c+3017,"sim main_sdram_bankmachine1_wrport_dat_w", false,-1, 24,0);
        vcdp->declBit(c+3073,"sim main_sdram_bankmachine1_do_read", false,-1);
        vcdp->declBus(c+3049,"sim main_sdram_bankmachine1_rdport_adr", false,-1, 2,0);
        vcdp->declBus(c+3025,"sim main_sdram_bankmachine1_rdport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+2209,"sim main_sdram_bankmachine1_fifo_in_payload_we", false,-1);
        vcdp->declBus(c+2217,"sim main_sdram_bankmachine1_fifo_in_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine1_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine1_fifo_in_last", false,-1);
        vcdp->declBit(c+3001,"sim main_sdram_bankmachine1_fifo_out_payload_we", false,-1);
        vcdp->declBus(c+3009,"sim main_sdram_bankmachine1_fifo_out_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2985,"sim main_sdram_bankmachine1_fifo_out_first", false,-1);
        vcdp->declBit(c+2993,"sim main_sdram_bankmachine1_fifo_out_last", false,-1);
        vcdp->declBit(c+2969,"sim main_sdram_bankmachine1_sink_sink_valid", false,-1);
        vcdp->declBit(c+2977,"sim main_sdram_bankmachine1_sink_sink_ready", false,-1);
        vcdp->declBit(c+2985,"sim main_sdram_bankmachine1_sink_sink_first", false,-1);
        vcdp->declBit(c+2993,"sim main_sdram_bankmachine1_sink_sink_last", false,-1);
        vcdp->declBit(c+3001,"sim main_sdram_bankmachine1_sink_sink_payload_we", false,-1);
        vcdp->declBus(c+3009,"sim main_sdram_bankmachine1_sink_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3081,"sim main_sdram_bankmachine1_source_source_valid", false,-1);
        vcdp->declBit(c+3089,"sim main_sdram_bankmachine1_source_source_ready", false,-1);
        vcdp->declBit(c+3097,"sim main_sdram_bankmachine1_source_source_first", false,-1);
        vcdp->declBit(c+3105,"sim main_sdram_bankmachine1_source_source_last", false,-1);
        vcdp->declBit(c+3113,"sim main_sdram_bankmachine1_source_source_payload_we", false,-1);
        vcdp->declBus(c+3121,"sim main_sdram_bankmachine1_source_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2969,"sim main_sdram_bankmachine1_pipe_valid_sink_valid", false,-1);
        vcdp->declBit(c+2977,"sim main_sdram_bankmachine1_pipe_valid_sink_ready", false,-1);
        vcdp->declBit(c+2985,"sim main_sdram_bankmachine1_pipe_valid_sink_first", false,-1);
        vcdp->declBit(c+2993,"sim main_sdram_bankmachine1_pipe_valid_sink_last", false,-1);
        vcdp->declBit(c+3001,"sim main_sdram_bankmachine1_pipe_valid_sink_payload_we", false,-1);
        vcdp->declBus(c+3009,"sim main_sdram_bankmachine1_pipe_valid_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3081,"sim main_sdram_bankmachine1_pipe_valid_source_valid", false,-1);
        vcdp->declBit(c+3089,"sim main_sdram_bankmachine1_pipe_valid_source_ready", false,-1);
        vcdp->declBit(c+3097,"sim main_sdram_bankmachine1_pipe_valid_source_first", false,-1);
        vcdp->declBit(c+3105,"sim main_sdram_bankmachine1_pipe_valid_source_last", false,-1);
        vcdp->declBit(c+3113,"sim main_sdram_bankmachine1_pipe_valid_source_payload_we", false,-1);
        vcdp->declBus(c+3121,"sim main_sdram_bankmachine1_pipe_valid_source_payload_addr", false,-1, 21,0);
        vcdp->declBus(c+3129,"sim main_sdram_bankmachine1_row", false,-1, 12,0);
        vcdp->declBit(c+3137,"sim main_sdram_bankmachine1_row_opened", false,-1);
        vcdp->declBit(c+3145,"sim main_sdram_bankmachine1_row_hit", false,-1);
        vcdp->declBit(c+3153,"sim main_sdram_bankmachine1_row_open", false,-1);
        vcdp->declBit(c+3161,"sim main_sdram_bankmachine1_row_close", false,-1);
        vcdp->declBit(c+3169,"sim main_sdram_bankmachine1_row_col_n_addr_sel", false,-1);
        vcdp->declBit(c+3177,"sim main_sdram_bankmachine1_twtpcon_valid", false,-1);
        vcdp->declBit(c+3185,"sim main_sdram_bankmachine1_twtpcon_ready", false,-1);
        vcdp->declBus(c+3193,"sim main_sdram_bankmachine1_twtpcon_count", false,-1, 2,0);
        vcdp->declBit(c+3201,"sim main_sdram_bankmachine1_trccon_valid", false,-1);
        vcdp->declBit(c+3209,"sim main_sdram_bankmachine1_trccon_ready", false,-1);
        vcdp->declBus(c+3217,"sim main_sdram_bankmachine1_trccon_count", false,-1, 2,0);
        vcdp->declBit(c+3201,"sim main_sdram_bankmachine1_trascon_valid", false,-1);
        vcdp->declBit(c+3225,"sim main_sdram_bankmachine1_trascon_ready", false,-1);
        vcdp->declBus(c+3233,"sim main_sdram_bankmachine1_trascon_count", false,-1, 2,0);
        vcdp->declBit(c+2249,"sim main_sdram_bankmachine2_req_valid", false,-1);
        vcdp->declBit(c+2257,"sim main_sdram_bankmachine2_req_ready", false,-1);
        vcdp->declBit(c+2265,"sim main_sdram_bankmachine2_req_we", false,-1);
        vcdp->declBus(c+2273,"sim main_sdram_bankmachine2_req_addr", false,-1, 21,0);
        vcdp->declBit(c+2281,"sim main_sdram_bankmachine2_req_lock", false,-1);
        vcdp->declBit(c+2289,"sim main_sdram_bankmachine2_req_wdata_ready", false,-1);
        vcdp->declBit(c+2297,"sim main_sdram_bankmachine2_req_rdata_valid", false,-1);
        vcdp->declBit(c+2369,"sim main_sdram_bankmachine2_refresh_req", false,-1);
        vcdp->declBit(c+3241,"sim main_sdram_bankmachine2_refresh_gnt", false,-1);
        vcdp->declBit(c+3249,"sim main_sdram_bankmachine2_cmd_valid", false,-1);
        vcdp->declBit(c+3257,"sim main_sdram_bankmachine2_cmd_ready", false,-1);
        vcdp->declBus(c+3265,"sim main_sdram_bankmachine2_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+12385,"sim main_sdram_bankmachine2_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+3273,"sim main_sdram_bankmachine2_cmd_payload_cas", false,-1);
        vcdp->declBit(c+3281,"sim main_sdram_bankmachine2_cmd_payload_ras", false,-1);
        vcdp->declBit(c+3289,"sim main_sdram_bankmachine2_cmd_payload_we", false,-1);
        vcdp->declBit(c+3297,"sim main_sdram_bankmachine2_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+3305,"sim main_sdram_bankmachine2_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+3313,"sim main_sdram_bankmachine2_cmd_payload_is_write", false,-1);
        vcdp->declBit(c+3321,"sim main_sdram_bankmachine2_auto_precharge", false,-1);
        vcdp->declBit(c+2249,"sim main_sdram_bankmachine2_sink_valid", false,-1);
        vcdp->declBit(c+2257,"sim main_sdram_bankmachine2_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine2_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine2_sink_last", false,-1);
        vcdp->declBit(c+2265,"sim main_sdram_bankmachine2_sink_payload_we", false,-1);
        vcdp->declBus(c+2273,"sim main_sdram_bankmachine2_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3329,"sim main_sdram_bankmachine2_source_valid", false,-1);
        vcdp->declBit(c+3337,"sim main_sdram_bankmachine2_source_ready", false,-1);
        vcdp->declBit(c+3345,"sim main_sdram_bankmachine2_source_first", false,-1);
        vcdp->declBit(c+3353,"sim main_sdram_bankmachine2_source_last", false,-1);
        vcdp->declBit(c+3361,"sim main_sdram_bankmachine2_source_payload_we", false,-1);
        vcdp->declBus(c+3369,"sim main_sdram_bankmachine2_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2249,"sim main_sdram_bankmachine2_syncfifo2_we", false,-1);
        vcdp->declBit(c+2257,"sim main_sdram_bankmachine2_syncfifo2_writable", false,-1);
        vcdp->declBit(c+3337,"sim main_sdram_bankmachine2_syncfifo2_re", false,-1);
        vcdp->declBit(c+3329,"sim main_sdram_bankmachine2_syncfifo2_readable", false,-1);
        vcdp->declBus(c+3377,"sim main_sdram_bankmachine2_syncfifo2_din", false,-1, 24,0);
        vcdp->declBus(c+3385,"sim main_sdram_bankmachine2_syncfifo2_dout", false,-1, 24,0);
        vcdp->declBus(c+3393,"sim main_sdram_bankmachine2_level", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine2_replace", false,-1);
        vcdp->declBus(c+3401,"sim main_sdram_bankmachine2_produce", false,-1, 2,0);
        vcdp->declBus(c+3409,"sim main_sdram_bankmachine2_consume", false,-1, 2,0);
        vcdp->declBus(c+3417,"sim main_sdram_bankmachine2_wrport_adr", false,-1, 2,0);
        vcdp->declBus(c+8585,"sim main_sdram_bankmachine2_wrport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+3425,"sim main_sdram_bankmachine2_wrport_we", false,-1);
        vcdp->declBus(c+3377,"sim main_sdram_bankmachine2_wrport_dat_w", false,-1, 24,0);
        vcdp->declBit(c+3433,"sim main_sdram_bankmachine2_do_read", false,-1);
        vcdp->declBus(c+3409,"sim main_sdram_bankmachine2_rdport_adr", false,-1, 2,0);
        vcdp->declBus(c+3385,"sim main_sdram_bankmachine2_rdport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+2265,"sim main_sdram_bankmachine2_fifo_in_payload_we", false,-1);
        vcdp->declBus(c+2273,"sim main_sdram_bankmachine2_fifo_in_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine2_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine2_fifo_in_last", false,-1);
        vcdp->declBit(c+3361,"sim main_sdram_bankmachine2_fifo_out_payload_we", false,-1);
        vcdp->declBus(c+3369,"sim main_sdram_bankmachine2_fifo_out_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3345,"sim main_sdram_bankmachine2_fifo_out_first", false,-1);
        vcdp->declBit(c+3353,"sim main_sdram_bankmachine2_fifo_out_last", false,-1);
        vcdp->declBit(c+3329,"sim main_sdram_bankmachine2_sink_sink_valid", false,-1);
        vcdp->declBit(c+3337,"sim main_sdram_bankmachine2_sink_sink_ready", false,-1);
        vcdp->declBit(c+3345,"sim main_sdram_bankmachine2_sink_sink_first", false,-1);
        vcdp->declBit(c+3353,"sim main_sdram_bankmachine2_sink_sink_last", false,-1);
        vcdp->declBit(c+3361,"sim main_sdram_bankmachine2_sink_sink_payload_we", false,-1);
        vcdp->declBus(c+3369,"sim main_sdram_bankmachine2_sink_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3441,"sim main_sdram_bankmachine2_source_source_valid", false,-1);
        vcdp->declBit(c+3449,"sim main_sdram_bankmachine2_source_source_ready", false,-1);
        vcdp->declBit(c+3457,"sim main_sdram_bankmachine2_source_source_first", false,-1);
        vcdp->declBit(c+3465,"sim main_sdram_bankmachine2_source_source_last", false,-1);
        vcdp->declBit(c+3473,"sim main_sdram_bankmachine2_source_source_payload_we", false,-1);
        vcdp->declBus(c+3481,"sim main_sdram_bankmachine2_source_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3329,"sim main_sdram_bankmachine2_pipe_valid_sink_valid", false,-1);
        vcdp->declBit(c+3337,"sim main_sdram_bankmachine2_pipe_valid_sink_ready", false,-1);
        vcdp->declBit(c+3345,"sim main_sdram_bankmachine2_pipe_valid_sink_first", false,-1);
        vcdp->declBit(c+3353,"sim main_sdram_bankmachine2_pipe_valid_sink_last", false,-1);
        vcdp->declBit(c+3361,"sim main_sdram_bankmachine2_pipe_valid_sink_payload_we", false,-1);
        vcdp->declBus(c+3369,"sim main_sdram_bankmachine2_pipe_valid_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3441,"sim main_sdram_bankmachine2_pipe_valid_source_valid", false,-1);
        vcdp->declBit(c+3449,"sim main_sdram_bankmachine2_pipe_valid_source_ready", false,-1);
        vcdp->declBit(c+3457,"sim main_sdram_bankmachine2_pipe_valid_source_first", false,-1);
        vcdp->declBit(c+3465,"sim main_sdram_bankmachine2_pipe_valid_source_last", false,-1);
        vcdp->declBit(c+3473,"sim main_sdram_bankmachine2_pipe_valid_source_payload_we", false,-1);
        vcdp->declBus(c+3481,"sim main_sdram_bankmachine2_pipe_valid_source_payload_addr", false,-1, 21,0);
        vcdp->declBus(c+3489,"sim main_sdram_bankmachine2_row", false,-1, 12,0);
        vcdp->declBit(c+3497,"sim main_sdram_bankmachine2_row_opened", false,-1);
        vcdp->declBit(c+3505,"sim main_sdram_bankmachine2_row_hit", false,-1);
        vcdp->declBit(c+3513,"sim main_sdram_bankmachine2_row_open", false,-1);
        vcdp->declBit(c+3521,"sim main_sdram_bankmachine2_row_close", false,-1);
        vcdp->declBit(c+3529,"sim main_sdram_bankmachine2_row_col_n_addr_sel", false,-1);
        vcdp->declBit(c+3537,"sim main_sdram_bankmachine2_twtpcon_valid", false,-1);
        vcdp->declBit(c+3545,"sim main_sdram_bankmachine2_twtpcon_ready", false,-1);
        vcdp->declBus(c+3553,"sim main_sdram_bankmachine2_twtpcon_count", false,-1, 2,0);
        vcdp->declBit(c+3561,"sim main_sdram_bankmachine2_trccon_valid", false,-1);
        vcdp->declBit(c+3569,"sim main_sdram_bankmachine2_trccon_ready", false,-1);
        vcdp->declBus(c+3577,"sim main_sdram_bankmachine2_trccon_count", false,-1, 2,0);
        vcdp->declBit(c+3561,"sim main_sdram_bankmachine2_trascon_valid", false,-1);
        vcdp->declBit(c+3585,"sim main_sdram_bankmachine2_trascon_ready", false,-1);
        vcdp->declBus(c+3593,"sim main_sdram_bankmachine2_trascon_count", false,-1, 2,0);
        vcdp->declBit(c+2305,"sim main_sdram_bankmachine3_req_valid", false,-1);
        vcdp->declBit(c+2313,"sim main_sdram_bankmachine3_req_ready", false,-1);
        vcdp->declBit(c+2321,"sim main_sdram_bankmachine3_req_we", false,-1);
        vcdp->declBus(c+2329,"sim main_sdram_bankmachine3_req_addr", false,-1, 21,0);
        vcdp->declBit(c+2337,"sim main_sdram_bankmachine3_req_lock", false,-1);
        vcdp->declBit(c+2345,"sim main_sdram_bankmachine3_req_wdata_ready", false,-1);
        vcdp->declBit(c+2353,"sim main_sdram_bankmachine3_req_rdata_valid", false,-1);
        vcdp->declBit(c+2369,"sim main_sdram_bankmachine3_refresh_req", false,-1);
        vcdp->declBit(c+3601,"sim main_sdram_bankmachine3_refresh_gnt", false,-1);
        vcdp->declBit(c+3609,"sim main_sdram_bankmachine3_cmd_valid", false,-1);
        vcdp->declBit(c+3617,"sim main_sdram_bankmachine3_cmd_ready", false,-1);
        vcdp->declBus(c+3625,"sim main_sdram_bankmachine3_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+12393,"sim main_sdram_bankmachine3_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+3633,"sim main_sdram_bankmachine3_cmd_payload_cas", false,-1);
        vcdp->declBit(c+3641,"sim main_sdram_bankmachine3_cmd_payload_ras", false,-1);
        vcdp->declBit(c+3649,"sim main_sdram_bankmachine3_cmd_payload_we", false,-1);
        vcdp->declBit(c+3657,"sim main_sdram_bankmachine3_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+3665,"sim main_sdram_bankmachine3_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+3673,"sim main_sdram_bankmachine3_cmd_payload_is_write", false,-1);
        vcdp->declBit(c+3681,"sim main_sdram_bankmachine3_auto_precharge", false,-1);
        vcdp->declBit(c+2305,"sim main_sdram_bankmachine3_sink_valid", false,-1);
        vcdp->declBit(c+2313,"sim main_sdram_bankmachine3_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine3_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine3_sink_last", false,-1);
        vcdp->declBit(c+2321,"sim main_sdram_bankmachine3_sink_payload_we", false,-1);
        vcdp->declBus(c+2329,"sim main_sdram_bankmachine3_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3689,"sim main_sdram_bankmachine3_source_valid", false,-1);
        vcdp->declBit(c+3697,"sim main_sdram_bankmachine3_source_ready", false,-1);
        vcdp->declBit(c+3705,"sim main_sdram_bankmachine3_source_first", false,-1);
        vcdp->declBit(c+3713,"sim main_sdram_bankmachine3_source_last", false,-1);
        vcdp->declBit(c+3721,"sim main_sdram_bankmachine3_source_payload_we", false,-1);
        vcdp->declBus(c+3729,"sim main_sdram_bankmachine3_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+2305,"sim main_sdram_bankmachine3_syncfifo3_we", false,-1);
        vcdp->declBit(c+2313,"sim main_sdram_bankmachine3_syncfifo3_writable", false,-1);
        vcdp->declBit(c+3697,"sim main_sdram_bankmachine3_syncfifo3_re", false,-1);
        vcdp->declBit(c+3689,"sim main_sdram_bankmachine3_syncfifo3_readable", false,-1);
        vcdp->declBus(c+3737,"sim main_sdram_bankmachine3_syncfifo3_din", false,-1, 24,0);
        vcdp->declBus(c+3745,"sim main_sdram_bankmachine3_syncfifo3_dout", false,-1, 24,0);
        vcdp->declBus(c+3753,"sim main_sdram_bankmachine3_level", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine3_replace", false,-1);
        vcdp->declBus(c+3761,"sim main_sdram_bankmachine3_produce", false,-1, 2,0);
        vcdp->declBus(c+3769,"sim main_sdram_bankmachine3_consume", false,-1, 2,0);
        vcdp->declBus(c+3777,"sim main_sdram_bankmachine3_wrport_adr", false,-1, 2,0);
        vcdp->declBus(c+8593,"sim main_sdram_bankmachine3_wrport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+3785,"sim main_sdram_bankmachine3_wrport_we", false,-1);
        vcdp->declBus(c+3737,"sim main_sdram_bankmachine3_wrport_dat_w", false,-1, 24,0);
        vcdp->declBit(c+3793,"sim main_sdram_bankmachine3_do_read", false,-1);
        vcdp->declBus(c+3769,"sim main_sdram_bankmachine3_rdport_adr", false,-1, 2,0);
        vcdp->declBus(c+3745,"sim main_sdram_bankmachine3_rdport_dat_r", false,-1, 24,0);
        vcdp->declBit(c+2321,"sim main_sdram_bankmachine3_fifo_in_payload_we", false,-1);
        vcdp->declBus(c+2329,"sim main_sdram_bankmachine3_fifo_in_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine3_fifo_in_first", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_bankmachine3_fifo_in_last", false,-1);
        vcdp->declBit(c+3721,"sim main_sdram_bankmachine3_fifo_out_payload_we", false,-1);
        vcdp->declBus(c+3729,"sim main_sdram_bankmachine3_fifo_out_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3705,"sim main_sdram_bankmachine3_fifo_out_first", false,-1);
        vcdp->declBit(c+3713,"sim main_sdram_bankmachine3_fifo_out_last", false,-1);
        vcdp->declBit(c+3689,"sim main_sdram_bankmachine3_sink_sink_valid", false,-1);
        vcdp->declBit(c+3697,"sim main_sdram_bankmachine3_sink_sink_ready", false,-1);
        vcdp->declBit(c+3705,"sim main_sdram_bankmachine3_sink_sink_first", false,-1);
        vcdp->declBit(c+3713,"sim main_sdram_bankmachine3_sink_sink_last", false,-1);
        vcdp->declBit(c+3721,"sim main_sdram_bankmachine3_sink_sink_payload_we", false,-1);
        vcdp->declBus(c+3729,"sim main_sdram_bankmachine3_sink_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3801,"sim main_sdram_bankmachine3_source_source_valid", false,-1);
        vcdp->declBit(c+3809,"sim main_sdram_bankmachine3_source_source_ready", false,-1);
        vcdp->declBit(c+3817,"sim main_sdram_bankmachine3_source_source_first", false,-1);
        vcdp->declBit(c+3825,"sim main_sdram_bankmachine3_source_source_last", false,-1);
        vcdp->declBit(c+3833,"sim main_sdram_bankmachine3_source_source_payload_we", false,-1);
        vcdp->declBus(c+3841,"sim main_sdram_bankmachine3_source_source_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3689,"sim main_sdram_bankmachine3_pipe_valid_sink_valid", false,-1);
        vcdp->declBit(c+3697,"sim main_sdram_bankmachine3_pipe_valid_sink_ready", false,-1);
        vcdp->declBit(c+3705,"sim main_sdram_bankmachine3_pipe_valid_sink_first", false,-1);
        vcdp->declBit(c+3713,"sim main_sdram_bankmachine3_pipe_valid_sink_last", false,-1);
        vcdp->declBit(c+3721,"sim main_sdram_bankmachine3_pipe_valid_sink_payload_we", false,-1);
        vcdp->declBus(c+3729,"sim main_sdram_bankmachine3_pipe_valid_sink_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+3801,"sim main_sdram_bankmachine3_pipe_valid_source_valid", false,-1);
        vcdp->declBit(c+3809,"sim main_sdram_bankmachine3_pipe_valid_source_ready", false,-1);
        vcdp->declBit(c+3817,"sim main_sdram_bankmachine3_pipe_valid_source_first", false,-1);
        vcdp->declBit(c+3825,"sim main_sdram_bankmachine3_pipe_valid_source_last", false,-1);
        vcdp->declBit(c+3833,"sim main_sdram_bankmachine3_pipe_valid_source_payload_we", false,-1);
        vcdp->declBus(c+3841,"sim main_sdram_bankmachine3_pipe_valid_source_payload_addr", false,-1, 21,0);
        vcdp->declBus(c+3849,"sim main_sdram_bankmachine3_row", false,-1, 12,0);
        vcdp->declBit(c+3857,"sim main_sdram_bankmachine3_row_opened", false,-1);
        vcdp->declBit(c+3865,"sim main_sdram_bankmachine3_row_hit", false,-1);
        vcdp->declBit(c+3873,"sim main_sdram_bankmachine3_row_open", false,-1);
        vcdp->declBit(c+3881,"sim main_sdram_bankmachine3_row_close", false,-1);
        vcdp->declBit(c+3889,"sim main_sdram_bankmachine3_row_col_n_addr_sel", false,-1);
        vcdp->declBit(c+3897,"sim main_sdram_bankmachine3_twtpcon_valid", false,-1);
        vcdp->declBit(c+3905,"sim main_sdram_bankmachine3_twtpcon_ready", false,-1);
        vcdp->declBus(c+3913,"sim main_sdram_bankmachine3_twtpcon_count", false,-1, 2,0);
        vcdp->declBit(c+3921,"sim main_sdram_bankmachine3_trccon_valid", false,-1);
        vcdp->declBit(c+3929,"sim main_sdram_bankmachine3_trccon_ready", false,-1);
        vcdp->declBus(c+3937,"sim main_sdram_bankmachine3_trccon_count", false,-1, 2,0);
        vcdp->declBit(c+3921,"sim main_sdram_bankmachine3_trascon_valid", false,-1);
        vcdp->declBit(c+3945,"sim main_sdram_bankmachine3_trascon_ready", false,-1);
        vcdp->declBus(c+3953,"sim main_sdram_bankmachine3_trascon_count", false,-1, 2,0);
        vcdp->declBit(c+3961,"sim main_sdram_ras_allowed", false,-1);
        vcdp->declBit(c+3969,"sim main_sdram_cas_allowed", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_choose_cmd_want_reads", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_choose_cmd_want_writes", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_choose_cmd_want_cmds", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_choose_cmd_want_activates", false,-1);
        vcdp->declBit(c+3977,"sim main_sdram_choose_cmd_cmd_valid", false,-1);
        vcdp->declBit(c+12345,"sim main_sdram_choose_cmd_cmd_ready", false,-1);
        vcdp->declBus(c+3985,"sim main_sdram_choose_cmd_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+3993,"sim main_sdram_choose_cmd_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+4001,"sim main_sdram_choose_cmd_cmd_payload_cas", false,-1);
        vcdp->declBit(c+4009,"sim main_sdram_choose_cmd_cmd_payload_ras", false,-1);
        vcdp->declBit(c+4017,"sim main_sdram_choose_cmd_cmd_payload_we", false,-1);
        vcdp->declBit(c+4025,"sim main_sdram_choose_cmd_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+4033,"sim main_sdram_choose_cmd_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+4041,"sim main_sdram_choose_cmd_cmd_payload_is_write", false,-1);
        vcdp->declBus(c+4049,"sim main_sdram_choose_cmd_valids", false,-1, 3,0);
        vcdp->declBus(c+4049,"sim main_sdram_choose_cmd_request", false,-1, 3,0);
        vcdp->declBus(c+4057,"sim main_sdram_choose_cmd_grant", false,-1, 1,0);
        vcdp->declBit(c+4065,"sim main_sdram_choose_cmd_ce", false,-1);
        vcdp->declBit(c+4073,"sim main_sdram_choose_req_want_reads", false,-1);
        vcdp->declBit(c+4081,"sim main_sdram_choose_req_want_writes", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_choose_req_want_cmds", false,-1);
        vcdp->declBit(c+4089,"sim main_sdram_choose_req_want_activates", false,-1);
        vcdp->declBit(c+4097,"sim main_sdram_choose_req_cmd_valid", false,-1);
        vcdp->declBit(c+4105,"sim main_sdram_choose_req_cmd_ready", false,-1);
        vcdp->declBus(c+4113,"sim main_sdram_choose_req_cmd_payload_a", false,-1, 12,0);
        vcdp->declBus(c+4121,"sim main_sdram_choose_req_cmd_payload_ba", false,-1, 1,0);
        vcdp->declBit(c+4129,"sim main_sdram_choose_req_cmd_payload_cas", false,-1);
        vcdp->declBit(c+4137,"sim main_sdram_choose_req_cmd_payload_ras", false,-1);
        vcdp->declBit(c+4145,"sim main_sdram_choose_req_cmd_payload_we", false,-1);
        vcdp->declBit(c+4153,"sim main_sdram_choose_req_cmd_payload_is_cmd", false,-1);
        vcdp->declBit(c+4161,"sim main_sdram_choose_req_cmd_payload_is_read", false,-1);
        vcdp->declBit(c+4169,"sim main_sdram_choose_req_cmd_payload_is_write", false,-1);
        vcdp->declBus(c+4177,"sim main_sdram_choose_req_valids", false,-1, 3,0);
        vcdp->declBus(c+4177,"sim main_sdram_choose_req_request", false,-1, 3,0);
        vcdp->declBus(c+4185,"sim main_sdram_choose_req_grant", false,-1, 1,0);
        vcdp->declBit(c+4193,"sim main_sdram_choose_req_ce", false,-1);
        vcdp->declBus(c+12369,"sim main_sdram_nop_a", false,-1, 12,0);
        vcdp->declBus(c+12353,"sim main_sdram_nop_ba", false,-1, 1,0);
        vcdp->declBus(c+4201,"sim main_sdram_steerer_sel", false,-1, 1,0);
        vcdp->declBit(c+12321,"sim main_sdram_steerer0", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_steerer1", false,-1);
        vcdp->declBit(c+4209,"sim main_sdram_trrdcon_valid", false,-1);
        vcdp->declBit(c+3961,"sim main_sdram_trrdcon_ready", false,-1);
        vcdp->declBit(c+4217,"sim main_sdram_trrdcon_count", false,-1);
        vcdp->declBit(c+4209,"sim main_sdram_tfawcon_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_sdram_tfawcon_ready", false,-1);
        vcdp->declBit(c+4225,"sim main_sdram_tccdcon_valid", false,-1);
        vcdp->declBit(c+3969,"sim main_sdram_tccdcon_ready", false,-1);
        vcdp->declBit(c+4233,"sim main_sdram_tccdcon_count", false,-1);
        vcdp->declBit(c+4241,"sim main_sdram_twtrcon_valid", false,-1);
        vcdp->declBit(c+4249,"sim main_sdram_twtrcon_ready", false,-1);
        vcdp->declBus(c+4257,"sim main_sdram_twtrcon_count", false,-1, 2,0);
        vcdp->declBit(c+4265,"sim main_sdram_read_available", false,-1);
        vcdp->declBit(c+4273,"sim main_sdram_write_available", false,-1);
        vcdp->declBit(c+4281,"sim main_sdram_en0", false,-1);
        vcdp->declBit(c+4289,"sim main_sdram_max_time0", false,-1);
        vcdp->declBus(c+4297,"sim main_sdram_time0", false,-1, 4,0);
        vcdp->declBit(c+4305,"sim main_sdram_en1", false,-1);
        vcdp->declBit(c+4313,"sim main_sdram_max_time1", false,-1);
        vcdp->declBus(c+4321,"sim main_sdram_time1", false,-1, 3,0);
        vcdp->declBit(c+4329,"sim main_sdram_go_to_refresh", false,-1);
        vcdp->declBit(c+4337,"sim main_port_cmd_valid", false,-1);
        vcdp->declBit(c+4345,"sim main_port_cmd_ready", false,-1);
        vcdp->declBit(c+4353,"sim main_port_cmd_payload_we", false,-1);
        vcdp->declBus(c+4361,"sim main_port_cmd_payload_addr", false,-1, 23,0);
        vcdp->declBit(c+4369,"sim main_port_wdata_valid", false,-1);
    }
}

void Vsim::traceInitThis__3(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+4377,"sim main_port_wdata_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_port_wdata_first", false,-1);
        vcdp->declBit(c+12345,"sim main_port_wdata_last", false,-1);
        vcdp->declBus(c+4385,"sim main_port_wdata_payload_data", false,-1, 31,0);
        vcdp->declBus(c+4393,"sim main_port_wdata_payload_we", false,-1, 3,0);
        vcdp->declBit(c+4401,"sim main_port_rdata_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_port_rdata_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_port_rdata_first", false,-1);
        vcdp->declBit(c+12345,"sim main_port_rdata_last", false,-1);
        vcdp->declBus(c+1849,"sim main_port_rdata_payload_data", false,-1, 31,0);
        vcdp->declBus(c+225,"sim main_wb_sdram_adr", false,-1, 29,0);
        vcdp->declBus(c+233,"sim main_wb_sdram_dat_w", false,-1, 31,0);
        vcdp->declBus(c+4409,"sim main_wb_sdram_dat_r", false,-1, 31,0);
        vcdp->declBus(c+241,"sim main_wb_sdram_sel", false,-1, 3,0);
        vcdp->declBit(c+4417,"sim main_wb_sdram_cyc", false,-1);
        vcdp->declBit(c+257,"sim main_wb_sdram_stb", false,-1);
        vcdp->declBit(c+4425,"sim main_wb_sdram_ack", false,-1);
        vcdp->declBit(c+273,"sim main_wb_sdram_we", false,-1);
        vcdp->declBus(c+281,"sim main_wb_sdram_cti", false,-1, 2,0);
        vcdp->declBus(c+1,"sim main_wb_sdram_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim main_wb_sdram_err", false,-1);
        vcdp->declBus(c+4433,"sim main_interface_adr", false,-1, 29,0);
        vcdp->declArray(c+4441,"sim main_interface_dat_w", false,-1, 127,0);
        vcdp->declArray(c+4473,"sim main_interface_dat_r", false,-1, 127,0);
        vcdp->declBus(c+12401,"sim main_interface_sel", false,-1, 15,0);
        vcdp->declBit(c+4505,"sim main_interface_cyc", false,-1);
        vcdp->declBit(c+4513,"sim main_interface_stb", false,-1);
        vcdp->declBit(c+4521,"sim main_interface_ack", false,-1);
        vcdp->declBit(c+4529,"sim main_interface_we", false,-1);
        vcdp->declBus(c+4537,"sim main_data_port_adr", false,-1, 8,0);
        vcdp->declArray(c+4441,"sim main_data_port_dat_r", false,-1, 127,0);
        vcdp->declBus(c+4545,"sim main_data_port_we", false,-1, 15,0);
        vcdp->declArray(c+4553,"sim main_data_port_dat_w", false,-1, 127,0);
        vcdp->declBit(c+4585,"sim main_write_from_slave", false,-1);
        vcdp->declBus(c+4593,"sim main_adr_offset_r", false,-1, 1,0);
        vcdp->declBus(c+4537,"sim main_tag_port_adr", false,-1, 8,0);
        vcdp->declBus(c+4601,"sim main_tag_port_dat_r", false,-1, 23,0);
        vcdp->declBit(c+4609,"sim main_tag_port_we", false,-1);
        vcdp->declBus(c+4617,"sim main_tag_port_dat_w", false,-1, 23,0);
        vcdp->declBus(c+4625,"sim main_tag_do_tag", false,-1, 22,0);
        vcdp->declBit(c+4633,"sim main_tag_do_dirty", false,-1);
        vcdp->declBus(c+4641,"sim main_tag_di_tag", false,-1, 22,0);
        vcdp->declBit(c+4649,"sim main_tag_di_dirty", false,-1);
        vcdp->declBit(c+4657,"sim main_word_clr", false,-1);
        vcdp->declBit(c+4665,"sim main_word_inc", false,-1);
        vcdp->declBit(c+4673,"sim main_wishbone_bridge_flush", false,-1);
        vcdp->declBit(c+4681,"sim main_wishbone_bridge_cmd_valid", false,-1);
        vcdp->declBit(c+4689,"sim main_wishbone_bridge_cmd_ready", false,-1);
        vcdp->declBit(c+4697,"sim main_wishbone_bridge_cmd_last", false,-1);
        vcdp->declBit(c+4529,"sim main_wishbone_bridge_cmd_payload_we", false,-1);
        vcdp->declBus(c+4705,"sim main_wishbone_bridge_cmd_payload_addr", false,-1, 21,0);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_valid", false,-1);
        vcdp->declBit(c+4713,"sim main_wishbone_bridge_wdata_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_last", false,-1);
        vcdp->declArray(c+4441,"sim main_wishbone_bridge_wdata_payload_data", false,-1, 127,0);
        vcdp->declBus(c+12401,"sim main_wishbone_bridge_wdata_payload_we", false,-1, 15,0);
        vcdp->declBit(c+4721,"sim main_wishbone_bridge_rdata_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_ready", false,-1);
        vcdp->declBit(c+4729,"sim main_wishbone_bridge_rdata_first", false,-1);
        vcdp->declBit(c+4737,"sim main_wishbone_bridge_rdata_last", false,-1);
        vcdp->declArray(c+4745,"sim main_wishbone_bridge_rdata_payload_data", false,-1, 127,0);
        vcdp->declBus(c+4777,"sim main_wishbone_bridge_count", false,-1, 1,0);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_converter_sink_valid", false,-1);
        vcdp->declBit(c+4713,"sim main_wishbone_bridge_wdata_converter_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_sink_last", false,-1);
        vcdp->declArray(c+4441,"sim main_wishbone_bridge_wdata_converter_sink_payload_data", false,-1, 127,0);
        vcdp->declBus(c+12401,"sim main_wishbone_bridge_wdata_converter_sink_payload_we", false,-1, 15,0);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_converter_source_valid", false,-1);
        vcdp->declBit(c+4377,"sim main_wishbone_bridge_wdata_converter_source_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_source_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_source_last", false,-1);
        vcdp->declBus(c+4385,"sim main_wishbone_bridge_wdata_converter_source_payload_data", false,-1, 31,0);
        vcdp->declBus(c+4393,"sim main_wishbone_bridge_wdata_converter_source_payload_we", false,-1, 3,0);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_converter_converter_sink_valid", false,-1);
        vcdp->declBit(c+4713,"sim main_wishbone_bridge_wdata_converter_converter_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_converter_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_converter_sink_last", false,-1);
        vcdp->declArray(c+4785,"sim main_wishbone_bridge_wdata_converter_converter_sink_payload_data", false,-1, 143,0);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_converter_converter_source_valid", false,-1);
        vcdp->declBit(c+4377,"sim main_wishbone_bridge_wdata_converter_converter_source_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_converter_source_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_converter_source_last", false,-1);
        vcdp->declQuad(c+4825,"sim main_wishbone_bridge_wdata_converter_converter_source_payload_data", false,-1, 35,0);
        vcdp->declBit(c+4841,"sim main_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count", false,-1);
        vcdp->declBus(c+4849,"sim main_wishbone_bridge_wdata_converter_converter_mux", false,-1, 1,0);
        vcdp->declBit(c+4857,"sim main_wishbone_bridge_wdata_converter_converter_first", false,-1);
        vcdp->declBit(c+4841,"sim main_wishbone_bridge_wdata_converter_converter_last", false,-1);
        vcdp->declBit(c+4369,"sim main_wishbone_bridge_wdata_converter_source_source_valid", false,-1);
        vcdp->declBit(c+4377,"sim main_wishbone_bridge_wdata_converter_source_source_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_source_source_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_wdata_converter_source_source_last", false,-1);
        vcdp->declQuad(c+4825,"sim main_wishbone_bridge_wdata_converter_source_source_payload_data", false,-1, 35,0);
        vcdp->declBit(c+4401,"sim main_wishbone_bridge_rdata_converter_sink_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_converter_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_rdata_converter_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_rdata_converter_sink_last", false,-1);
        vcdp->declBus(c+1849,"sim main_wishbone_bridge_rdata_converter_sink_payload_data", false,-1, 31,0);
        vcdp->declBit(c+4721,"sim main_wishbone_bridge_rdata_converter_source_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_converter_source_ready", false,-1);
        vcdp->declBit(c+4729,"sim main_wishbone_bridge_rdata_converter_source_first", false,-1);
        vcdp->declBit(c+4737,"sim main_wishbone_bridge_rdata_converter_source_last", false,-1);
        vcdp->declArray(c+4745,"sim main_wishbone_bridge_rdata_converter_source_payload_data", false,-1, 127,0);
        vcdp->declBit(c+4401,"sim main_wishbone_bridge_rdata_converter_converter_sink_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_converter_converter_sink_ready", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_rdata_converter_converter_sink_first", false,-1);
        vcdp->declBit(c+12345,"sim main_wishbone_bridge_rdata_converter_converter_sink_last", false,-1);
        vcdp->declBus(c+1849,"sim main_wishbone_bridge_rdata_converter_converter_sink_payload_data", false,-1, 31,0);
        vcdp->declBit(c+4721,"sim main_wishbone_bridge_rdata_converter_converter_source_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_converter_converter_source_ready", false,-1);
        vcdp->declBit(c+4729,"sim main_wishbone_bridge_rdata_converter_converter_source_first", false,-1);
        vcdp->declBit(c+4737,"sim main_wishbone_bridge_rdata_converter_converter_source_last", false,-1);
        vcdp->declArray(c+4865,"sim main_wishbone_bridge_rdata_converter_converter_source_payload_data", false,-1, 127,0);
        vcdp->declBus(c+4897,"sim main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count", false,-1, 2,0);
        vcdp->declBus(c+4905,"sim main_wishbone_bridge_rdata_converter_converter_demux", false,-1, 1,0);
        vcdp->declBit(c+4401,"sim main_wishbone_bridge_rdata_converter_converter_load_part", false,-1);
        vcdp->declBit(c+4721,"sim main_wishbone_bridge_rdata_converter_converter_strobe_all", false,-1);
        vcdp->declBit(c+4721,"sim main_wishbone_bridge_rdata_converter_source_source_valid", false,-1);
        vcdp->declBit(c+12321,"sim main_wishbone_bridge_rdata_converter_source_source_ready", false,-1);
        vcdp->declBit(c+4729,"sim main_wishbone_bridge_rdata_converter_source_source_first", false,-1);
        vcdp->declBit(c+4737,"sim main_wishbone_bridge_rdata_converter_source_source_last", false,-1);
        vcdp->declArray(c+4865,"sim main_wishbone_bridge_rdata_converter_source_source_payload_data", false,-1, 127,0);
        vcdp->declBit(c+4913,"sim main_wishbone_bridge_aborted", false,-1);
        vcdp->declBit(c+4921,"sim main_wishbone_bridge_is_ongoing", false,-1);
        vcdp->declBus(c+4929,"sim builder_simsoc_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_simsoc_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_simsoc_dat_w", false,-1, 31,0);
        vcdp->declBus(c+4953,"sim builder_simsoc_dat_r", false,-1, 31,0);
        vcdp->declBus(c+225,"sim builder_simsoc_wishbone_adr", false,-1, 29,0);
        vcdp->declBus(c+233,"sim builder_simsoc_wishbone_dat_w", false,-1, 31,0);
        vcdp->declBus(c+4961,"sim builder_simsoc_wishbone_dat_r", false,-1, 31,0);
        vcdp->declBus(c+241,"sim builder_simsoc_wishbone_sel", false,-1, 3,0);
        vcdp->declBit(c+4969,"sim builder_simsoc_wishbone_cyc", false,-1);
        vcdp->declBit(c+257,"sim builder_simsoc_wishbone_stb", false,-1);
        vcdp->declBit(c+4977,"sim builder_simsoc_wishbone_ack", false,-1);
        vcdp->declBit(c+273,"sim builder_simsoc_wishbone_we", false,-1);
        vcdp->declBus(c+281,"sim builder_simsoc_wishbone_cti", false,-1, 2,0);
        vcdp->declBus(c+1,"sim builder_simsoc_wishbone_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim builder_simsoc_wishbone_err", false,-1);
        vcdp->declBus(c+225,"sim builder_shared_adr", false,-1, 29,0);
        vcdp->declBus(c+233,"sim builder_shared_dat_w", false,-1, 31,0);
        vcdp->declBus(c+177,"sim builder_shared_dat_r", false,-1, 31,0);
        vcdp->declBus(c+241,"sim builder_shared_sel", false,-1, 3,0);
        vcdp->declBit(c+4985,"sim builder_shared_cyc", false,-1);
        vcdp->declBit(c+257,"sim builder_shared_stb", false,-1);
        vcdp->declBit(c+4993,"sim builder_shared_ack", false,-1);
        vcdp->declBit(c+273,"sim builder_shared_we", false,-1);
        vcdp->declBus(c+281,"sim builder_shared_cti", false,-1, 2,0);
        vcdp->declBus(c+1,"sim builder_shared_bte", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim builder_shared_err", false,-1);
        vcdp->declBus(c+5001,"sim builder_request", false,-1, 1,0);
        vcdp->declBit(c+5009,"sim builder_grant", false,-1);
        vcdp->declBus(c+5017,"sim builder_slave_sel", false,-1, 3,0);
        vcdp->declBus(c+5025,"sim builder_slave_sel_r", false,-1, 3,0);
        vcdp->declBit(c+153,"sim builder_error", false,-1);
        vcdp->declBit(c+5033,"sim builder_wait", false,-1);
        vcdp->declBit(c+5041,"sim builder_done", false,-1);
        vcdp->declBus(c+5049,"sim builder_count", false,-1, 19,0);
        vcdp->declBus(c+4929,"sim builder_csr_bankarray_interface0_bank_bus_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_bankarray_interface0_bank_bus_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_interface0_bank_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+5057,"sim builder_csr_bankarray_interface0_bank_bus_dat_r", false,-1, 31,0);
        vcdp->declBit(c+5065,"sim builder_csr_bankarray_csrbank0_reset0_re", false,-1);
        vcdp->declBus(c+5073,"sim builder_csr_bankarray_csrbank0_reset0_r", false,-1, 1,0);
        vcdp->declBit(c+5081,"sim builder_csr_bankarray_csrbank0_reset0_we", false,-1);
        vcdp->declBus(c+97,"sim builder_csr_bankarray_csrbank0_reset0_w", false,-1, 1,0);
        vcdp->declBit(c+5089,"sim builder_csr_bankarray_csrbank0_scratch0_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank0_scratch0_r", false,-1, 31,0);
        vcdp->declBit(c+5097,"sim builder_csr_bankarray_csrbank0_scratch0_we", false,-1);
        vcdp->declBus(c+113,"sim builder_csr_bankarray_csrbank0_scratch0_w", false,-1, 31,0);
        vcdp->declBit(c+5105,"sim builder_csr_bankarray_csrbank0_bus_errors_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank0_bus_errors_r", false,-1, 31,0);
        vcdp->declBit(c+137,"sim builder_csr_bankarray_csrbank0_bus_errors_we", false,-1);
        vcdp->declBus(c+129,"sim builder_csr_bankarray_csrbank0_bus_errors_w", false,-1, 31,0);
        vcdp->declBit(c+5113,"sim builder_csr_bankarray_csrbank0_sel", false,-1);
        vcdp->declBus(c+4929,"sim builder_csr_bankarray_sram_bus_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_bankarray_sram_bus_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_sram_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+5121,"sim builder_csr_bankarray_sram_bus_dat_r", false,-1, 31,0);
        vcdp->declBus(c+5129,"sim builder_csr_bankarray_adr", false,-1, 5,0);
        vcdp->declBus(c+5137,"sim builder_csr_bankarray_dat_r", false,-1, 7,0);
        vcdp->declBit(c+5145,"sim builder_csr_bankarray_sel", false,-1);
        vcdp->declBit(c+5153,"sim builder_csr_bankarray_sel_r", false,-1);
        vcdp->declBus(c+4929,"sim builder_csr_bankarray_interface1_bank_bus_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_bankarray_interface1_bank_bus_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_interface1_bank_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+5161,"sim builder_csr_bankarray_interface1_bank_bus_dat_r", false,-1, 31,0);
        vcdp->declBit(c+5169,"sim builder_csr_bankarray_csrbank1_dfii_control0_re", false,-1);
        vcdp->declBus(c+5177,"sim builder_csr_bankarray_csrbank1_dfii_control0_r", false,-1, 3,0);
        vcdp->declBit(c+5185,"sim builder_csr_bankarray_csrbank1_dfii_control0_we", false,-1);
        vcdp->declBus(c+1985,"sim builder_csr_bankarray_csrbank1_dfii_control0_w", false,-1, 3,0);
        vcdp->declBit(c+5193,"sim builder_csr_bankarray_csrbank1_dfii_pi0_command0_re", false,-1);
        vcdp->declBus(c+5201,"sim builder_csr_bankarray_csrbank1_dfii_pi0_command0_r", false,-1, 5,0);
        vcdp->declBit(c+5209,"sim builder_csr_bankarray_csrbank1_dfii_pi0_command0_we", false,-1);
        vcdp->declBus(c+2049,"sim builder_csr_bankarray_csrbank1_dfii_pi0_command0_w", false,-1, 5,0);
        vcdp->declBit(c+5217,"sim builder_csr_bankarray_csrbank1_dfii_pi0_address0_re", false,-1);
        vcdp->declBus(c+5225,"sim builder_csr_bankarray_csrbank1_dfii_pi0_address0_r", false,-1, 12,0);
        vcdp->declBit(c+5233,"sim builder_csr_bankarray_csrbank1_dfii_pi0_address0_we", false,-1);
        vcdp->declBus(c+1865,"sim builder_csr_bankarray_csrbank1_dfii_pi0_address0_w", false,-1, 12,0);
        vcdp->declBit(c+5241,"sim builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_re", false,-1);
        vcdp->declBus(c+5073,"sim builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_r", false,-1, 1,0);
        vcdp->declBit(c+5249,"sim builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_we", false,-1);
        vcdp->declBus(c+1873,"sim builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_w", false,-1, 1,0);
        vcdp->declBit(c+5257,"sim builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_r", false,-1, 31,0);
        vcdp->declBit(c+5265,"sim builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_we", false,-1);
        vcdp->declBus(c+1937,"sim builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_w", false,-1, 31,0);
        vcdp->declBit(c+5273,"sim builder_csr_bankarray_csrbank1_dfii_pi0_rddata_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank1_dfii_pi0_rddata_r", false,-1, 31,0);
        vcdp->declBit(c+2121,"sim builder_csr_bankarray_csrbank1_dfii_pi0_rddata_we", false,-1);
        vcdp->declBus(c+2113,"sim builder_csr_bankarray_csrbank1_dfii_pi0_rddata_w", false,-1, 31,0);
        vcdp->declBit(c+5281,"sim builder_csr_bankarray_csrbank1_sel", false,-1);
        vcdp->declBus(c+4929,"sim builder_csr_bankarray_interface2_bank_bus_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_bankarray_interface2_bank_bus_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_interface2_bank_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+5289,"sim builder_csr_bankarray_interface2_bank_bus_dat_r", false,-1, 31,0);
        vcdp->declBit(c+5297,"sim builder_csr_bankarray_csrbank2_load0_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank2_load0_r", false,-1, 31,0);
        vcdp->declBit(c+5305,"sim builder_csr_bankarray_csrbank2_load0_we", false,-1);
        vcdp->declBus(c+785,"sim builder_csr_bankarray_csrbank2_load0_w", false,-1, 31,0);
        vcdp->declBit(c+5313,"sim builder_csr_bankarray_csrbank2_reload0_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank2_reload0_r", false,-1, 31,0);
        vcdp->declBit(c+5321,"sim builder_csr_bankarray_csrbank2_reload0_we", false,-1);
        vcdp->declBus(c+801,"sim builder_csr_bankarray_csrbank2_reload0_w", false,-1, 31,0);
        vcdp->declBit(c+5329,"sim builder_csr_bankarray_csrbank2_en0_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank2_en0_r", false,-1);
        vcdp->declBit(c+5337,"sim builder_csr_bankarray_csrbank2_en0_we", false,-1);
        vcdp->declBit(c+817,"sim builder_csr_bankarray_csrbank2_en0_w", false,-1);
        vcdp->declBit(c+5345,"sim builder_csr_bankarray_csrbank2_update_value0_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank2_update_value0_r", false,-1);
        vcdp->declBit(c+5353,"sim builder_csr_bankarray_csrbank2_update_value0_we", false,-1);
        vcdp->declBit(c+833,"sim builder_csr_bankarray_csrbank2_update_value0_w", false,-1);
        vcdp->declBit(c+5361,"sim builder_csr_bankarray_csrbank2_value_re", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_csrbank2_value_r", false,-1, 31,0);
        vcdp->declBit(c+857,"sim builder_csr_bankarray_csrbank2_value_we", false,-1);
        vcdp->declBus(c+849,"sim builder_csr_bankarray_csrbank2_value_w", false,-1, 31,0);
        vcdp->declBit(c+5369,"sim builder_csr_bankarray_csrbank2_ev_status_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank2_ev_status_r", false,-1);
        vcdp->declBit(c+913,"sim builder_csr_bankarray_csrbank2_ev_status_we", false,-1);
        vcdp->declBit(c+881,"sim builder_csr_bankarray_csrbank2_ev_status_w", false,-1);
        vcdp->declBit(c+5377,"sim builder_csr_bankarray_csrbank2_ev_pending_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank2_ev_pending_r", false,-1);
        vcdp->declBit(c+929,"sim builder_csr_bankarray_csrbank2_ev_pending_we", false,-1);
        vcdp->declBit(c+889,"sim builder_csr_bankarray_csrbank2_ev_pending_w", false,-1);
        vcdp->declBit(c+5385,"sim builder_csr_bankarray_csrbank2_ev_enable0_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank2_ev_enable0_r", false,-1);
        vcdp->declBit(c+5393,"sim builder_csr_bankarray_csrbank2_ev_enable0_we", false,-1);
        vcdp->declBit(c+953,"sim builder_csr_bankarray_csrbank2_ev_enable0_w", false,-1);
        vcdp->declBit(c+5401,"sim builder_csr_bankarray_csrbank2_sel", false,-1);
        vcdp->declBus(c+4929,"sim builder_csr_bankarray_interface3_bank_bus_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_bankarray_interface3_bank_bus_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_bankarray_interface3_bank_bus_dat_w", false,-1, 31,0);
        vcdp->declBus(c+5409,"sim builder_csr_bankarray_interface3_bank_bus_dat_r", false,-1, 31,0);
        vcdp->declBit(c+5417,"sim builder_csr_bankarray_csrbank3_txfull_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank3_txfull_r", false,-1);
        vcdp->declBit(c+393,"sim builder_csr_bankarray_csrbank3_txfull_we", false,-1);
        vcdp->declBit(c+385,"sim builder_csr_bankarray_csrbank3_txfull_w", false,-1);
        vcdp->declBit(c+5425,"sim builder_csr_bankarray_csrbank3_rxempty_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank3_rxempty_r", false,-1);
        vcdp->declBit(c+417,"sim builder_csr_bankarray_csrbank3_rxempty_we", false,-1);
        vcdp->declBit(c+409,"sim builder_csr_bankarray_csrbank3_rxempty_w", false,-1);
        vcdp->declBit(c+5433,"sim builder_csr_bankarray_csrbank3_ev_status_re", false,-1);
        vcdp->declBus(c+5073,"sim builder_csr_bankarray_csrbank3_ev_status_r", false,-1, 1,0);
        vcdp->declBit(c+513,"sim builder_csr_bankarray_csrbank3_ev_status_we", false,-1);
        vcdp->declBus(c+505,"sim builder_csr_bankarray_csrbank3_ev_status_w", false,-1, 1,0);
        vcdp->declBit(c+5441,"sim builder_csr_bankarray_csrbank3_ev_pending_re", false,-1);
        vcdp->declBus(c+5073,"sim builder_csr_bankarray_csrbank3_ev_pending_r", false,-1, 1,0);
        vcdp->declBit(c+537,"sim builder_csr_bankarray_csrbank3_ev_pending_we", false,-1);
        vcdp->declBus(c+529,"sim builder_csr_bankarray_csrbank3_ev_pending_w", false,-1, 1,0);
        vcdp->declBit(c+5449,"sim builder_csr_bankarray_csrbank3_ev_enable0_re", false,-1);
        vcdp->declBus(c+5073,"sim builder_csr_bankarray_csrbank3_ev_enable0_r", false,-1, 1,0);
        vcdp->declBit(c+5457,"sim builder_csr_bankarray_csrbank3_ev_enable0_we", false,-1);
        vcdp->declBus(c+577,"sim builder_csr_bankarray_csrbank3_ev_enable0_w", false,-1, 1,0);
        vcdp->declBit(c+5465,"sim builder_csr_bankarray_csrbank3_txempty_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank3_txempty_r", false,-1);
        vcdp->declBit(c+601,"sim builder_csr_bankarray_csrbank3_txempty_we", false,-1);
        vcdp->declBit(c+593,"sim builder_csr_bankarray_csrbank3_txempty_w", false,-1);
        vcdp->declBit(c+5473,"sim builder_csr_bankarray_csrbank3_rxfull_re", false,-1);
        vcdp->declBit(c+2073,"sim builder_csr_bankarray_csrbank3_rxfull_r", false,-1);
        vcdp->declBit(c+625,"sim builder_csr_bankarray_csrbank3_rxfull_we", false,-1);
        vcdp->declBit(c+617,"sim builder_csr_bankarray_csrbank3_rxfull_w", false,-1);
        vcdp->declBit(c+5481,"sim builder_csr_bankarray_csrbank3_sel", false,-1);
        vcdp->declBus(c+4929,"sim builder_csr_interconnect_adr", false,-1, 13,0);
        vcdp->declBit(c+4937,"sim builder_csr_interconnect_we", false,-1);
        vcdp->declBus(c+4945,"sim builder_csr_interconnect_dat_w", false,-1, 31,0);
        vcdp->declBus(c+4953,"sim builder_csr_interconnect_dat_r", false,-1, 31,0);
        vcdp->declBus(c+5489,"sim builder_simsoc_refresher_state", false,-1, 1,0);
        vcdp->declBus(c+5497,"sim builder_simsoc_refresher_next_state", false,-1, 1,0);
        vcdp->declBus(c+5505,"sim builder_simsoc_bankmachine0_state", false,-1, 2,0);
        vcdp->declBus(c+5513,"sim builder_simsoc_bankmachine0_next_state", false,-1, 2,0);
        vcdp->declBus(c+5521,"sim builder_simsoc_bankmachine1_state", false,-1, 2,0);
        vcdp->declBus(c+5529,"sim builder_simsoc_bankmachine1_next_state", false,-1, 2,0);
        vcdp->declBus(c+5537,"sim builder_simsoc_bankmachine2_state", false,-1, 2,0);
        vcdp->declBus(c+5545,"sim builder_simsoc_bankmachine2_next_state", false,-1, 2,0);
        vcdp->declBus(c+5553,"sim builder_simsoc_bankmachine3_state", false,-1, 2,0);
        vcdp->declBus(c+5561,"sim builder_simsoc_bankmachine3_next_state", false,-1, 2,0);
        vcdp->declBus(c+5569,"sim builder_simsoc_multiplexer_state", false,-1, 2,0);
        vcdp->declBus(c+5577,"sim builder_simsoc_multiplexer_next_state", false,-1, 2,0);
        vcdp->declBit(c+5585,"sim builder_simsoc_roundrobin0_request", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_roundrobin0_grant", false,-1);
        vcdp->declBit(c+5593,"sim builder_simsoc_roundrobin0_ce", false,-1);
        vcdp->declBit(c+5601,"sim builder_simsoc_roundrobin1_request", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_roundrobin1_grant", false,-1);
        vcdp->declBit(c+5609,"sim builder_simsoc_roundrobin1_ce", false,-1);
        vcdp->declBit(c+5617,"sim builder_simsoc_roundrobin2_request", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_roundrobin2_grant", false,-1);
        vcdp->declBit(c+5625,"sim builder_simsoc_roundrobin2_ce", false,-1);
        vcdp->declBit(c+5633,"sim builder_simsoc_roundrobin3_request", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_roundrobin3_grant", false,-1);
        vcdp->declBit(c+5641,"sim builder_simsoc_roundrobin3_ce", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_locked0", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_locked1", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_locked2", false,-1);
        vcdp->declBit(c+12345,"sim builder_simsoc_locked3", false,-1);
        vcdp->declBit(c+4377,"sim builder_simsoc_new_master_wdata_ready", false,-1);
        vcdp->declBit(c+5649,"sim builder_simsoc_new_master_rdata_valid0", false,-1);
        vcdp->declBit(c+5657,"sim builder_simsoc_new_master_rdata_valid1", false,-1);
        vcdp->declBit(c+5665,"sim builder_simsoc_new_master_rdata_valid2", false,-1);
        vcdp->declBit(c+5673,"sim builder_simsoc_new_master_rdata_valid3", false,-1);
        vcdp->declBit(c+4401,"sim builder_simsoc_new_master_rdata_valid4", false,-1);
        vcdp->declBus(c+5681,"sim builder_simsoc_fullmemorywe_state", false,-1, 1,0);
        vcdp->declBus(c+5689,"sim builder_simsoc_fullmemorywe_next_state", false,-1, 1,0);
        vcdp->declBit(c+5697,"sim builder_simsoc_litedramnativeportconverter_state", false,-1);
        vcdp->declBit(c+5705,"sim builder_simsoc_litedramnativeportconverter_next_state", false,-1);
        vcdp->declBus(c+5713,"sim main_wishbone_bridge_count_litedramnativeportconverter_next_value", false,-1, 1,0);
        vcdp->declBit(c+5721,"sim main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce", false,-1);
        vcdp->declBus(c+5729,"sim builder_simsoc_fsm_state", false,-1, 1,0);
        vcdp->declBus(c+5737,"sim builder_simsoc_fsm_next_state", false,-1, 1,0);
        vcdp->declBit(c+5745,"sim main_wishbone_bridge_aborted_fsm_next_value", false,-1);
        vcdp->declBit(c+33,"sim main_wishbone_bridge_aborted_fsm_next_value_ce", false,-1);
        vcdp->declBus(c+5753,"sim builder_simsoc_wishbone2csr_state", false,-1, 1,0);
        vcdp->declBus(c+5761,"sim builder_simsoc_wishbone2csr_next_state", false,-1, 1,0);
        vcdp->declBus(c+5769,"sim builder_simsoc_dat_w_next_value0", false,-1, 31,0);
        vcdp->declBit(c+5777,"sim builder_simsoc_dat_w_next_value_ce0", false,-1);
        vcdp->declBus(c+5785,"sim builder_simsoc_adr_next_value1", false,-1, 13,0);
        vcdp->declBit(c+5793,"sim builder_simsoc_adr_next_value_ce1", false,-1);
        vcdp->declBit(c+5801,"sim builder_simsoc_we_next_value2", false,-1);
        vcdp->declBit(c+5809,"sim builder_simsoc_we_next_value_ce2", false,-1);
        vcdp->declBus(c+5817,"sim builder_slice_proxy0", false,-1, 22,0);
        vcdp->declBus(c+5825,"sim builder_slice_proxy1", false,-1, 22,0);
        vcdp->declBus(c+5833,"sim builder_slice_proxy2", false,-1, 22,0);
        vcdp->declBus(c+5841,"sim builder_slice_proxy3", false,-1, 22,0);
        vcdp->declBus(c+5849,"sim builder_slice_proxy4", false,-1, 22,0);
        vcdp->declBus(c+5857,"sim builder_slice_proxy5", false,-1, 22,0);
        vcdp->declBus(c+5865,"sim builder_slice_proxy6", false,-1, 22,0);
        vcdp->declBus(c+5873,"sim builder_slice_proxy7", false,-1, 22,0);
        vcdp->declBit(c+3977,"sim builder_rhs_array_muxed0", false,-1);
        vcdp->declBus(c+3985,"sim builder_rhs_array_muxed1", false,-1, 12,0);
        vcdp->declBus(c+3993,"sim builder_rhs_array_muxed2", false,-1, 1,0);
        vcdp->declBit(c+4033,"sim builder_rhs_array_muxed3", false,-1);
        vcdp->declBit(c+4041,"sim builder_rhs_array_muxed4", false,-1);
        vcdp->declBit(c+4025,"sim builder_rhs_array_muxed5", false,-1);
        vcdp->declBit(c+5881,"sim builder_t_array_muxed0", false,-1);
        vcdp->declBit(c+5889,"sim builder_t_array_muxed1", false,-1);
        vcdp->declBit(c+5897,"sim builder_t_array_muxed2", false,-1);
        vcdp->declBit(c+4097,"sim builder_rhs_array_muxed6", false,-1);
        vcdp->declBus(c+4113,"sim builder_rhs_array_muxed7", false,-1, 12,0);
        vcdp->declBus(c+4121,"sim builder_rhs_array_muxed8", false,-1, 1,0);
        vcdp->declBit(c+4161,"sim builder_rhs_array_muxed9", false,-1);
        vcdp->declBit(c+4169,"sim builder_rhs_array_muxed10", false,-1);
        vcdp->declBit(c+4153,"sim builder_rhs_array_muxed11", false,-1);
        vcdp->declBit(c+5905,"sim builder_t_array_muxed3", false,-1);
        vcdp->declBit(c+5913,"sim builder_t_array_muxed4", false,-1);
        vcdp->declBit(c+5921,"sim builder_t_array_muxed5", false,-1);
        vcdp->declBus(c+2161,"sim builder_rhs_array_muxed12", false,-1, 21,0);
        vcdp->declBit(c+2153,"sim builder_rhs_array_muxed13", false,-1);
        vcdp->declBit(c+2137,"sim builder_rhs_array_muxed14", false,-1);
        vcdp->declBus(c+2217,"sim builder_rhs_array_muxed15", false,-1, 21,0);
        vcdp->declBit(c+2209,"sim builder_rhs_array_muxed16", false,-1);
        vcdp->declBit(c+2193,"sim builder_rhs_array_muxed17", false,-1);
        vcdp->declBus(c+2273,"sim builder_rhs_array_muxed18", false,-1, 21,0);
        vcdp->declBit(c+2265,"sim builder_rhs_array_muxed19", false,-1);
        vcdp->declBit(c+2249,"sim builder_rhs_array_muxed20", false,-1);
        vcdp->declBus(c+2329,"sim builder_rhs_array_muxed21", false,-1, 21,0);
        vcdp->declBit(c+2321,"sim builder_rhs_array_muxed22", false,-1);
        vcdp->declBit(c+2305,"sim builder_rhs_array_muxed23", false,-1);
        vcdp->declBus(c+225,"sim builder_rhs_array_muxed24", false,-1, 29,0);
        vcdp->declBus(c+233,"sim builder_rhs_array_muxed25", false,-1, 31,0);
        vcdp->declBus(c+241,"sim builder_rhs_array_muxed26", false,-1, 3,0);
        vcdp->declBit(c+4985,"sim builder_rhs_array_muxed27", false,-1);
        vcdp->declBit(c+257,"sim builder_rhs_array_muxed28", false,-1);
        vcdp->declBit(c+273,"sim builder_rhs_array_muxed29", false,-1);
        vcdp->declBus(c+281,"sim builder_rhs_array_muxed30", false,-1, 2,0);
        vcdp->declBus(c+1,"sim builder_rhs_array_muxed31", false,-1, 1,0);
        vcdp->declBus(c+5929,"sim builder_array_muxed0", false,-1, 1,0);
        vcdp->declBus(c+5937,"sim builder_array_muxed1", false,-1, 12,0);
        vcdp->declBit(c+5945,"sim builder_array_muxed2", false,-1);
        vcdp->declBit(c+5953,"sim builder_array_muxed3", false,-1);
        vcdp->declBit(c+5961,"sim builder_array_muxed4", false,-1);
        vcdp->declBit(c+5969,"sim builder_array_muxed5", false,-1);
        vcdp->declBit(c+5977,"sim builder_array_muxed6", false,-1);
        vcdp->declBus(c+8529,"sim rom_dat0", false,-1, 31,0);
        vcdp->declBus(c+8601,"sim sram_adr0", false,-1, 10,0);
        vcdp->declBus(c+8609,"sim mem_adr0", false,-1, 5,0);
        {int i; for (i=0; i<16; i++) {
                vcdp->declBus(c+8617+i*1,"sim storage", true,(i+0), 9,0);}}
        vcdp->declBus(c+8545,"sim storage_dat0", false,-1, 9,0);
        vcdp->declBus(c+8537,"sim storage_dat1", false,-1, 9,0);
        {int i; for (i=0; i<16; i++) {
                vcdp->declBus(c+8745+i*1,"sim storage_1", true,(i+0), 9,0);}}
        vcdp->declBus(c+8561,"sim storage_1_dat0", false,-1, 9,0);
        vcdp->declBus(c+8553,"sim storage_1_dat1", false,-1, 9,0);
        vcdp->declBus(c+8873,"sim mem_1_adr0", false,-1, 21,0);
        vcdp->declBus(c+8881,"sim mem_2_adr0", false,-1, 21,0);
        vcdp->declBus(c+8889,"sim mem_3_adr0", false,-1, 21,0);
        vcdp->declBus(c+8897,"sim mem_4_adr0", false,-1, 21,0);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+8905+i*1,"sim storage_2", true,(i+0), 24,0);}}
        vcdp->declBus(c+8569,"sim storage_2_dat0", false,-1, 24,0);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+8969+i*1,"sim storage_3", true,(i+0), 24,0);}}
        vcdp->declBus(c+8577,"sim storage_3_dat0", false,-1, 24,0);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+9033+i*1,"sim storage_4", true,(i+0), 24,0);}}
        vcdp->declBus(c+8585,"sim storage_4_dat0", false,-1, 24,0);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+9097+i*1,"sim storage_5", true,(i+0), 24,0);}}
        vcdp->declBus(c+8593,"sim storage_5_dat0", false,-1, 24,0);
        vcdp->declBus(c+9161,"sim tag_mem_adr0", false,-1, 8,0);
        vcdp->declBus(c+9169,"sim data_mem_grain0_adr0", false,-1, 8,0);
        vcdp->declBus(c+9177,"sim data_mem_grain1_adr0", false,-1, 8,0);
        vcdp->declBus(c+9185,"sim data_mem_grain2_adr0", false,-1, 8,0);
        vcdp->declBus(c+9193,"sim data_mem_grain3_adr0", false,-1, 8,0);
        vcdp->declBus(c+9201,"sim data_mem_grain4_adr0", false,-1, 8,0);
        vcdp->declBus(c+9209,"sim data_mem_grain5_adr0", false,-1, 8,0);
        vcdp->declBus(c+9217,"sim data_mem_grain6_adr0", false,-1, 8,0);
        vcdp->declBus(c+9225,"sim data_mem_grain7_adr0", false,-1, 8,0);
        vcdp->declBus(c+9233,"sim data_mem_grain8_adr0", false,-1, 8,0);
        vcdp->declBus(c+9241,"sim data_mem_grain9_adr0", false,-1, 8,0);
        vcdp->declBus(c+9249,"sim data_mem_grain10_adr0", false,-1, 8,0);
        vcdp->declBus(c+9257,"sim data_mem_grain11_adr0", false,-1, 8,0);
        vcdp->declBus(c+9265,"sim data_mem_grain12_adr0", false,-1, 8,0);
        vcdp->declBus(c+9273,"sim data_mem_grain13_adr0", false,-1, 8,0);
        vcdp->declBus(c+9281,"sim data_mem_grain14_adr0", false,-1, 8,0);
        vcdp->declBus(c+9289,"sim data_mem_grain15_adr0", false,-1, 8,0);
        vcdp->declBus(c+12329,"sim VexRiscv externalResetVector", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv timerInterrupt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv softwareInterrupt", false,-1);
        vcdp->declBus(c+169,"sim VexRiscv externalInterruptArray", false,-1, 31,0);
        vcdp->declBit(c+185,"sim VexRiscv iBusWishbone_CYC", false,-1);
        vcdp->declBit(c+193,"sim VexRiscv iBusWishbone_STB", false,-1);
        vcdp->declBit(c+201,"sim VexRiscv iBusWishbone_ACK", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv iBusWishbone_WE", false,-1);
        vcdp->declBus(c+8473,"sim VexRiscv iBusWishbone_ADR", false,-1, 29,0);
        vcdp->declBus(c+177,"sim VexRiscv iBusWishbone_DAT_MISO", false,-1, 31,0);
        vcdp->declBus(c+12329,"sim VexRiscv iBusWishbone_DAT_MOSI", false,-1, 31,0);
        vcdp->declBus(c+12337,"sim VexRiscv iBusWishbone_SEL", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim VexRiscv iBusWishbone_ERR", false,-1);
        vcdp->declBus(c+8481,"sim VexRiscv iBusWishbone_CTI", false,-1, 2,0);
        vcdp->declBus(c+12353,"sim VexRiscv iBusWishbone_BTE", false,-1, 1,0);
        vcdp->declBit(c+8513,"sim VexRiscv dBusWishbone_CYC", false,-1);
        vcdp->declBit(c+8513,"sim VexRiscv dBusWishbone_STB", false,-1);
        vcdp->declBit(c+209,"sim VexRiscv dBusWishbone_ACK", false,-1);
        vcdp->declBit(c+8521,"sim VexRiscv dBusWishbone_WE", false,-1);
        vcdp->declBus(c+8489,"sim VexRiscv dBusWishbone_ADR", false,-1, 29,0);
        vcdp->declBus(c+177,"sim VexRiscv dBusWishbone_DAT_MISO", false,-1, 31,0);
        vcdp->declBus(c+8497,"sim VexRiscv dBusWishbone_DAT_MOSI", false,-1, 31,0);
        vcdp->declBus(c+8505,"sim VexRiscv dBusWishbone_SEL", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim VexRiscv dBusWishbone_ERR", false,-1);
        vcdp->declBus(c+217,"sim VexRiscv dBusWishbone_CTI", false,-1, 2,0);
        vcdp->declBus(c+12353,"sim VexRiscv dBusWishbone_BTE", false,-1, 1,0);
        vcdp->declBit(c+11881,"sim VexRiscv clk", false,-1);
        vcdp->declBit(c+5985,"sim VexRiscv reset", false,-1);
        vcdp->declBus(c+12353,"sim VexRiscv ShiftCtrlEnum_DISABLE_1", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv ShiftCtrlEnum_SLL_1", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv ShiftCtrlEnum_SRL_1", false,-1, 1,0);
        vcdp->declBus(c+12393,"sim VexRiscv ShiftCtrlEnum_SRA_1", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv EnvCtrlEnum_NONE", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv EnvCtrlEnum_XRET", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv EnvCtrlEnum_ECALL", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv BranchCtrlEnum_INC", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv BranchCtrlEnum_B", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv BranchCtrlEnum_JAL", false,-1, 1,0);
        vcdp->declBus(c+12393,"sim VexRiscv BranchCtrlEnum_JALR", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv AluBitwiseCtrlEnum_XOR_1", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv AluBitwiseCtrlEnum_OR_1", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv AluBitwiseCtrlEnum_AND_1", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv Src2CtrlEnum_RS", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv Src2CtrlEnum_IMI", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv Src2CtrlEnum_IMS", false,-1, 1,0);
        vcdp->declBus(c+12393,"sim VexRiscv Src2CtrlEnum_PC", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv AluCtrlEnum_ADD_SUB", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv AluCtrlEnum_SLT_SLTU", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv AluCtrlEnum_BITWISE", false,-1, 1,0);
        vcdp->declBus(c+12353,"sim VexRiscv Src1CtrlEnum_RS", false,-1, 1,0);
        vcdp->declBus(c+12377,"sim VexRiscv Src1CtrlEnum_IMU", false,-1, 1,0);
        vcdp->declBus(c+12385,"sim VexRiscv Src1CtrlEnum_PC_INCREMENT", false,-1, 1,0);
        vcdp->declBus(c+12393,"sim VexRiscv Src1CtrlEnum_URS1", false,-1, 1,0);
        vcdp->declBit(c+5993,"sim VexRiscv IBusCachedPlugin_cache_io_flush", false,-1);
        vcdp->declBit(c+6001,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_prefetch_isValid", false,-1);
        vcdp->declBit(c+9297,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fetch_isValid", false,-1);
        vcdp->declBit(c+6009,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fetch_isStuck", false,-1);
        vcdp->declBit(c+12409,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fetch_isRemoved", false,-1);
        vcdp->declBit(c+6017,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_isValid", false,-1);
        vcdp->declBit(c+6009,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_isStuck", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_isUser", false,-1);
        vcdp->declBit(c+6025,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fill_valid", false,-1);
        vcdp->declBit(c+6033,"sim VexRiscv dataCache_1_io_cpu_execute_isValid", false,-1);
        vcdp->declBus(c+6041,"sim VexRiscv dataCache_1_io_cpu_execute_address", false,-1, 31,0);
        vcdp->declBit(c+9305,"sim VexRiscv dataCache_1_io_cpu_memory_isValid", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv dataCache_1_io_cpu_memory_address", false,-1, 31,0);
        vcdp->declBit(c+9321,"sim VexRiscv dataCache_1_io_cpu_memory_mmuRsp_isIoAccess", false,-1);
        vcdp->declBit(c+6049,"sim VexRiscv dataCache_1_io_cpu_writeBack_isValid", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1_io_cpu_writeBack_isUser", false,-1);
        vcdp->declBus(c+9329,"sim VexRiscv dataCache_1_io_cpu_writeBack_storeData", false,-1, 31,0);
        vcdp->declBus(c+9337,"sim VexRiscv dataCache_1_io_cpu_writeBack_address", false,-1, 31,0);
    }
}

void Vsim::traceInitThis__4(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12417,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_SW", false,-1);
        vcdp->declBit(c+12425,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_SR", false,-1);
        vcdp->declBit(c+12433,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_SO", false,-1);
        vcdp->declBit(c+12441,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_SI", false,-1);
        vcdp->declBit(c+12449,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_PW", false,-1);
        vcdp->declBit(c+12457,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_PR", false,-1);
        vcdp->declBit(c+12465,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_PO", false,-1);
        vcdp->declBit(c+12473,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_PI", false,-1);
        vcdp->declBus(c+12481,"sim VexRiscv dataCache_1_io_cpu_writeBack_fence_FM", false,-1, 3,0);
        vcdp->declBit(c+6057,"sim VexRiscv dataCache_1_io_cpu_flush_valid", false,-1);
        vcdp->declBit(c+9345,"sim VexRiscv dataCache_1_io_cpu_flush_payload_singleLine", false,-1);
        vcdp->declBus(c+9353,"sim VexRiscv dataCache_1_io_cpu_flush_payload_lineId", false,-1, 6,0);
        vcdp->declBit(c+9361,"sim VexRiscv dataCache_1_io_mem_cmd_ready", false,-1);
        vcdp->declBit(c+6065,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_prefetch_haltIt", false,-1);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fetch_data", false,-1, 31,0);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+9377,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_error", false,-1);
        vcdp->declBit(c+9385,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling", false,-1);
        vcdp->declBit(c+9393,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_mmuException", false,-1);
        vcdp->declBus(c+9401,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_data", false,-1, 31,0);
        vcdp->declBit(c+9409,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_cacheMiss", false,-1);
        vcdp->declBus(c+9417,"sim VexRiscv IBusCachedPlugin_cache_io_cpu_decode_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+6073,"sim VexRiscv IBusCachedPlugin_cache_io_mem_cmd_valid", false,-1);
        vcdp->declBus(c+9425,"sim VexRiscv IBusCachedPlugin_cache_io_mem_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+12489,"sim VexRiscv IBusCachedPlugin_cache_io_mem_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+6081,"sim VexRiscv dataCache_1_io_cpu_execute_haltIt", false,-1);
        vcdp->declBit(c+9433,"sim VexRiscv dataCache_1_io_cpu_execute_refilling", false,-1);
        vcdp->declBit(c+9441,"sim VexRiscv dataCache_1_io_cpu_memory_isWrite", false,-1);
        vcdp->declBit(c+6089,"sim VexRiscv dataCache_1_io_cpu_writeBack_haltIt", false,-1);
        vcdp->declBus(c+6097,"sim VexRiscv dataCache_1_io_cpu_writeBack_data", false,-1, 31,0);
        vcdp->declBit(c+6105,"sim VexRiscv dataCache_1_io_cpu_writeBack_mmuException", false,-1);
        vcdp->declBit(c+6113,"sim VexRiscv dataCache_1_io_cpu_writeBack_unalignedAccess", false,-1);
        vcdp->declBit(c+6121,"sim VexRiscv dataCache_1_io_cpu_writeBack_accessError", false,-1);
        vcdp->declBit(c+9449,"sim VexRiscv dataCache_1_io_cpu_writeBack_isWrite", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1_io_cpu_writeBack_keepMemRspData", false,-1);
        vcdp->declBit(c+12497,"sim VexRiscv dataCache_1_io_cpu_writeBack_exclusiveOk", false,-1);
        vcdp->declBit(c+6129,"sim VexRiscv dataCache_1_io_cpu_flush_ready", false,-1);
        vcdp->declBit(c+6137,"sim VexRiscv dataCache_1_io_cpu_redo", false,-1);
        vcdp->declBit(c+6145,"sim VexRiscv dataCache_1_io_mem_cmd_valid", false,-1);
        vcdp->declBit(c+6153,"sim VexRiscv dataCache_1_io_mem_cmd_payload_wr", false,-1);
        vcdp->declBit(c+9457,"sim VexRiscv dataCache_1_io_mem_cmd_payload_uncached", false,-1);
        vcdp->declBus(c+6161,"sim VexRiscv dataCache_1_io_mem_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+9329,"sim VexRiscv dataCache_1_io_mem_cmd_payload_data", false,-1, 31,0);
        vcdp->declBus(c+9465,"sim VexRiscv dataCache_1_io_mem_cmd_payload_mask", false,-1, 3,0);
        vcdp->declBus(c+6169,"sim VexRiscv dataCache_1_io_mem_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1_io_mem_cmd_payload_last", false,-1);
        vcdp->declQuad(c+9473,"sim VexRiscv memory_MUL_LOW", false,-1, 51,0);
        vcdp->declQuad(c+9489,"sim VexRiscv memory_MUL_HH", false,-1, 33,0);
        vcdp->declQuad(c+6177,"sim VexRiscv execute_MUL_HH", false,-1, 33,0);
        vcdp->declQuad(c+6193,"sim VexRiscv execute_MUL_HL", false,-1, 33,0);
        vcdp->declQuad(c+6209,"sim VexRiscv execute_MUL_LH", false,-1, 33,0);
        vcdp->declBus(c+9505,"sim VexRiscv execute_MUL_LL", false,-1, 31,0);
        vcdp->declBus(c+6225,"sim VexRiscv execute_BRANCH_CALC", false,-1, 31,0);
        vcdp->declBit(c+6233,"sim VexRiscv execute_BRANCH_DO", false,-1);
        vcdp->declBus(c+6241,"sim VexRiscv execute_SHIFT_RIGHT", false,-1, 31,0);
        vcdp->declBus(c+6249,"sim VexRiscv execute_REGFILE_WRITE_DATA", false,-1, 31,0);
        vcdp->declBus(c+9513,"sim VexRiscv memory_MEMORY_STORE_DATA_RF", false,-1, 31,0);
        vcdp->declBus(c+9521,"sim VexRiscv execute_MEMORY_STORE_DATA_RF", false,-1, 31,0);
        vcdp->declBit(c+9529,"sim VexRiscv decode_CSR_READ_OPCODE", false,-1);
        vcdp->declBit(c+9537,"sim VexRiscv decode_CSR_WRITE_OPCODE", false,-1);
        vcdp->declBit(c+6257,"sim VexRiscv decode_PREDICTION_HAD_BRANCHED2", false,-1);
        vcdp->declBit(c+6265,"sim VexRiscv decode_SRC2_FORCE_ZERO", false,-1);
        vcdp->declBit(c+6273,"sim VexRiscv decode_IS_RS2_SIGNED", false,-1);
        vcdp->declBit(c+6281,"sim VexRiscv decode_IS_RS1_SIGNED", false,-1);
        vcdp->declBit(c+6289,"sim VexRiscv decode_IS_DIV", false,-1);
        vcdp->declBit(c+9545,"sim VexRiscv memory_IS_MUL", false,-1);
        vcdp->declBit(c+9553,"sim VexRiscv execute_IS_MUL", false,-1);
        vcdp->declBit(c+6297,"sim VexRiscv decode_IS_MUL", false,-1);
        vcdp->declBus(c+6305,"sim VexRiscv decode_ENV_CTRL", false,-1, 1,0);
        vcdp->declBit(c+6313,"sim VexRiscv decode_IS_CSR", false,-1);
        vcdp->declBus(c+6321,"sim VexRiscv decode_SHIFT_CTRL", false,-1, 1,0);
        vcdp->declBus(c+6329,"sim VexRiscv decode_ALU_BITWISE_CTRL", false,-1, 1,0);
        vcdp->declBit(c+6337,"sim VexRiscv decode_SRC_LESS_UNSIGNED", false,-1);
        vcdp->declBit(c+6345,"sim VexRiscv decode_MEMORY_MANAGMENT", false,-1);
        vcdp->declBit(c+9561,"sim VexRiscv memory_MEMORY_WR", false,-1);
        vcdp->declBit(c+6353,"sim VexRiscv decode_MEMORY_WR", false,-1);
        vcdp->declBit(c+9569,"sim VexRiscv execute_BYPASSABLE_MEMORY_STAGE", false,-1);
        vcdp->declBit(c+6361,"sim VexRiscv decode_BYPASSABLE_MEMORY_STAGE", false,-1);
        vcdp->declBit(c+6369,"sim VexRiscv decode_BYPASSABLE_EXECUTE_STAGE", false,-1);
        vcdp->declBus(c+6377,"sim VexRiscv decode_SRC2_CTRL", false,-1, 1,0);
        vcdp->declBus(c+6385,"sim VexRiscv decode_ALU_CTRL", false,-1, 1,0);
        vcdp->declBus(c+6393,"sim VexRiscv decode_SRC1_CTRL", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim VexRiscv decode_MEMORY_FORCE_CONSTISTENCY", false,-1);
        vcdp->declBus(c+9577,"sim VexRiscv writeBack_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBus(c+9585,"sim VexRiscv memory_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBus(c+9593,"sim VexRiscv execute_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBus(c+9601,"sim VexRiscv decode_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBus(c+9609,"sim VexRiscv memory_PC", false,-1, 31,0);
        vcdp->declBit(c+9617,"sim VexRiscv execute_IS_RS1_SIGNED", false,-1);
        vcdp->declBit(c+9625,"sim VexRiscv execute_IS_DIV", false,-1);
        vcdp->declBit(c+9633,"sim VexRiscv execute_IS_RS2_SIGNED", false,-1);
        vcdp->declBit(c+9641,"sim VexRiscv memory_IS_DIV", false,-1);
        vcdp->declBit(c+9649,"sim VexRiscv writeBack_IS_MUL", false,-1);
        vcdp->declQuad(c+9657,"sim VexRiscv writeBack_MUL_HH", false,-1, 33,0);
        vcdp->declQuad(c+9673,"sim VexRiscv writeBack_MUL_LOW", false,-1, 51,0);
        vcdp->declQuad(c+9689,"sim VexRiscv memory_MUL_HL", false,-1, 33,0);
        vcdp->declQuad(c+9705,"sim VexRiscv memory_MUL_LH", false,-1, 33,0);
        vcdp->declBus(c+9721,"sim VexRiscv memory_MUL_LL", false,-1, 31,0);
        vcdp->declBit(c+9729,"sim VexRiscv execute_CSR_READ_OPCODE", false,-1);
        vcdp->declBit(c+9737,"sim VexRiscv execute_CSR_WRITE_OPCODE", false,-1);
        vcdp->declBit(c+9745,"sim VexRiscv execute_IS_CSR", false,-1);
        vcdp->declBus(c+9753,"sim VexRiscv memory_ENV_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9761,"sim VexRiscv execute_ENV_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9769,"sim VexRiscv writeBack_ENV_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9777,"sim VexRiscv memory_BRANCH_CALC", false,-1, 31,0);
        vcdp->declBit(c+9785,"sim VexRiscv memory_BRANCH_DO", false,-1);
        vcdp->declBus(c+9793,"sim VexRiscv execute_PC", false,-1, 31,0);
        vcdp->declBit(c+9801,"sim VexRiscv execute_PREDICTION_HAD_BRANCHED2", false,-1);
        vcdp->declBit(c+6401,"sim VexRiscv execute_BRANCH_COND_RESULT", false,-1);
        vcdp->declBus(c+9809,"sim VexRiscv execute_BRANCH_CTRL", false,-1, 1,0);
        vcdp->declBit(c+6409,"sim VexRiscv decode_RS2_USE", false,-1);
        vcdp->declBit(c+6417,"sim VexRiscv decode_RS1_USE", false,-1);
        vcdp->declBit(c+9817,"sim VexRiscv execute_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBit(c+9825,"sim VexRiscv execute_BYPASSABLE_EXECUTE_STAGE", false,-1);
        vcdp->declBit(c+9833,"sim VexRiscv memory_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBus(c+9841,"sim VexRiscv memory_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+9849,"sim VexRiscv memory_BYPASSABLE_MEMORY_STAGE", false,-1);
        vcdp->declBit(c+9857,"sim VexRiscv writeBack_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBus(c+6425,"sim VexRiscv decode_RS2", false,-1, 31,0);
        vcdp->declBus(c+6433,"sim VexRiscv decode_RS1", false,-1, 31,0);
        vcdp->declBus(c+9865,"sim VexRiscv memory_SHIFT_RIGHT", false,-1, 31,0);
        vcdp->declBus(c+9873,"sim VexRiscv memory_SHIFT_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9881,"sim VexRiscv execute_SHIFT_CTRL", false,-1, 1,0);
        vcdp->declBit(c+9889,"sim VexRiscv execute_SRC_LESS_UNSIGNED", false,-1);
        vcdp->declBit(c+9897,"sim VexRiscv execute_SRC2_FORCE_ZERO", false,-1);
        vcdp->declBit(c+9905,"sim VexRiscv execute_SRC_USE_SUB_LESS", false,-1);
        vcdp->declBus(c+9913,"sim VexRiscv execute_SRC2_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9921,"sim VexRiscv execute_SRC1_CTRL", false,-1, 1,0);
        vcdp->declBit(c+6441,"sim VexRiscv decode_SRC_USE_SUB_LESS", false,-1);
        vcdp->declBit(c+6449,"sim VexRiscv decode_SRC_ADD_ZERO", false,-1);
        vcdp->declBus(c+6041,"sim VexRiscv execute_SRC_ADD_SUB", false,-1, 31,0);
        vcdp->declBit(c+6457,"sim VexRiscv execute_SRC_LESS", false,-1);
        vcdp->declBus(c+9929,"sim VexRiscv execute_ALU_CTRL", false,-1, 1,0);
        vcdp->declBus(c+6465,"sim VexRiscv execute_SRC2", false,-1, 31,0);
        vcdp->declBus(c+6473,"sim VexRiscv execute_SRC1", false,-1, 31,0);
        vcdp->declBus(c+9937,"sim VexRiscv execute_ALU_BITWISE_CTRL", false,-1, 1,0);
        vcdp->declBus(c+6481,"sim VexRiscv decode_INSTRUCTION_ANTICIPATED", false,-1, 31,0);
        vcdp->declBit(c+6489,"sim VexRiscv decode_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBit(c+9945,"sim VexRiscv decode_LEGAL_INSTRUCTION", false,-1);
        vcdp->declBit(c+9953,"sim VexRiscv writeBack_MEMORY_WR", false,-1);
        vcdp->declBus(c+9329,"sim VexRiscv writeBack_MEMORY_STORE_DATA_RF", false,-1, 31,0);
        vcdp->declBus(c+9337,"sim VexRiscv writeBack_REGFILE_WRITE_DATA", false,-1, 31,0);
        vcdp->declBit(c+9961,"sim VexRiscv writeBack_MEMORY_ENABLE", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv memory_REGFILE_WRITE_DATA", false,-1, 31,0);
        vcdp->declBit(c+9969,"sim VexRiscv memory_MEMORY_ENABLE", false,-1);
        vcdp->declBit(c+9977,"sim VexRiscv execute_MEMORY_FORCE_CONSTISTENCY", false,-1);
        vcdp->declBus(c+9985,"sim VexRiscv execute_RS1", false,-1, 31,0);
        vcdp->declBit(c+9993,"sim VexRiscv execute_MEMORY_MANAGMENT", false,-1);
        vcdp->declBus(c+10001,"sim VexRiscv execute_RS2", false,-1, 31,0);
        vcdp->declBit(c+10009,"sim VexRiscv execute_MEMORY_WR", false,-1);
        vcdp->declBus(c+6041,"sim VexRiscv execute_SRC_ADD", false,-1, 31,0);
        vcdp->declBit(c+10017,"sim VexRiscv execute_MEMORY_ENABLE", false,-1);
        vcdp->declBus(c+10025,"sim VexRiscv execute_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+6497,"sim VexRiscv decode_MEMORY_ENABLE", false,-1);
        vcdp->declBit(c+6505,"sim VexRiscv decode_FLUSH_ALL", false,-1);
        vcdp->declBit(c+6513,"sim VexRiscv IBusCachedPlugin_rsp_issueDetected_4", false,-1);
        vcdp->declBit(c+6521,"sim VexRiscv IBusCachedPlugin_rsp_issueDetected_3", false,-1);
        vcdp->declBit(c+6529,"sim VexRiscv IBusCachedPlugin_rsp_issueDetected_2", false,-1);
        vcdp->declBit(c+6537,"sim VexRiscv IBusCachedPlugin_rsp_issueDetected_1", false,-1);
        vcdp->declBus(c+6545,"sim VexRiscv decode_BRANCH_CTRL", false,-1, 1,0);
        vcdp->declBus(c+9401,"sim VexRiscv decode_INSTRUCTION", false,-1, 31,0);
        vcdp->declBus(c+10033,"sim VexRiscv decode_PC", false,-1, 31,0);
        vcdp->declBus(c+10041,"sim VexRiscv writeBack_PC", false,-1, 31,0);
        vcdp->declBus(c+10049,"sim VexRiscv writeBack_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv decode_arbitration_haltItself", false,-1);
        vcdp->declBit(c+6553,"sim VexRiscv decode_arbitration_haltByOther", false,-1);
        vcdp->declBit(c+6561,"sim VexRiscv decode_arbitration_removeIt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv decode_arbitration_flushIt", false,-1);
        vcdp->declBit(c+6569,"sim VexRiscv decode_arbitration_flushNext", false,-1);
        vcdp->declBit(c+6577,"sim VexRiscv decode_arbitration_isValid", false,-1);
        vcdp->declBit(c+6585,"sim VexRiscv decode_arbitration_isStuck", false,-1);
        vcdp->declBit(c+6585,"sim VexRiscv decode_arbitration_isStuckByOthers", false,-1);
        vcdp->declBit(c+6593,"sim VexRiscv decode_arbitration_isFlushed", false,-1);
        vcdp->declBit(c+6601,"sim VexRiscv decode_arbitration_isMoving", false,-1);
        vcdp->declBit(c+6609,"sim VexRiscv decode_arbitration_isFiring", false,-1);
        vcdp->declBit(c+6617,"sim VexRiscv execute_arbitration_haltItself", false,-1);
        vcdp->declBit(c+6625,"sim VexRiscv execute_arbitration_haltByOther", false,-1);
        vcdp->declBit(c+6633,"sim VexRiscv execute_arbitration_removeIt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv execute_arbitration_flushIt", false,-1);
        vcdp->declBit(c+6641,"sim VexRiscv execute_arbitration_flushNext", false,-1);
        vcdp->declBit(c+10057,"sim VexRiscv execute_arbitration_isValid", false,-1);
        vcdp->declBit(c+6649,"sim VexRiscv execute_arbitration_isStuck", false,-1);
        vcdp->declBit(c+6657,"sim VexRiscv execute_arbitration_isStuckByOthers", false,-1);
        vcdp->declBit(c+6665,"sim VexRiscv execute_arbitration_isFlushed", false,-1);
        vcdp->declBit(c+6673,"sim VexRiscv execute_arbitration_isMoving", false,-1);
        vcdp->declBit(c+6681,"sim VexRiscv execute_arbitration_isFiring", false,-1);
        vcdp->declBit(c+6689,"sim VexRiscv memory_arbitration_haltItself", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv memory_arbitration_haltByOther", false,-1);
        vcdp->declBit(c+6697,"sim VexRiscv memory_arbitration_removeIt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv memory_arbitration_flushIt", false,-1);
        vcdp->declBit(c+6705,"sim VexRiscv memory_arbitration_flushNext", false,-1);
        vcdp->declBit(c+10065,"sim VexRiscv memory_arbitration_isValid", false,-1);
        vcdp->declBit(c+6713,"sim VexRiscv memory_arbitration_isStuck", false,-1);
        vcdp->declBit(c+6721,"sim VexRiscv memory_arbitration_isStuckByOthers", false,-1);
        vcdp->declBit(c+6729,"sim VexRiscv memory_arbitration_isFlushed", false,-1);
        vcdp->declBit(c+6737,"sim VexRiscv memory_arbitration_isMoving", false,-1);
        vcdp->declBit(c+6745,"sim VexRiscv memory_arbitration_isFiring", false,-1);
        vcdp->declBit(c+6721,"sim VexRiscv writeBack_arbitration_haltItself", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv writeBack_arbitration_haltByOther", false,-1);
        vcdp->declBit(c+6753,"sim VexRiscv writeBack_arbitration_removeIt", false,-1);
        vcdp->declBit(c+6761,"sim VexRiscv writeBack_arbitration_flushIt", false,-1);
        vcdp->declBit(c+6769,"sim VexRiscv writeBack_arbitration_flushNext", false,-1);
        vcdp->declBit(c+10073,"sim VexRiscv writeBack_arbitration_isValid", false,-1);
        vcdp->declBit(c+6721,"sim VexRiscv writeBack_arbitration_isStuck", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv writeBack_arbitration_isStuckByOthers", false,-1);
        vcdp->declBit(c+6761,"sim VexRiscv writeBack_arbitration_isFlushed", false,-1);
        vcdp->declBit(c+6777,"sim VexRiscv writeBack_arbitration_isMoving", false,-1);
        vcdp->declBit(c+6785,"sim VexRiscv writeBack_arbitration_isFiring", false,-1);
        vcdp->declBus(c+11961,"sim VexRiscv lastStageInstruction", false,-1, 31,0);
        vcdp->declBus(c+11969,"sim VexRiscv lastStagePc", false,-1, 31,0);
        vcdp->declBit(c+11977,"sim VexRiscv lastStageIsValid", false,-1);
        vcdp->declBit(c+11985,"sim VexRiscv lastStageIsFiring", false,-1);
        vcdp->declBit(c+6793,"sim VexRiscv IBusCachedPlugin_fetcherHalt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_forceNoDecodeCond", false,-1);
        vcdp->declBit(c+6801,"sim VexRiscv IBusCachedPlugin_incomingInstruction", false,-1);
        vcdp->declBit(c+6809,"sim VexRiscv IBusCachedPlugin_predictionJumpInterface_valid", false,-1);
        vcdp->declBus(c+6817,"sim VexRiscv IBusCachedPlugin_predictionJumpInterface_payload", false,-1, 31,0);
        vcdp->declBit(c+6257,"sim VexRiscv IBusCachedPlugin_decodePrediction_cmd_hadBranch", false,-1);
        vcdp->declBit(c+6825,"sim VexRiscv IBusCachedPlugin_decodePrediction_rsp_wasWrong", false,-1);
        vcdp->declBit(c+10081,"sim VexRiscv IBusCachedPlugin_pcValids_0", false,-1);
        vcdp->declBit(c+10089,"sim VexRiscv IBusCachedPlugin_pcValids_1", false,-1);
        vcdp->declBit(c+10097,"sim VexRiscv IBusCachedPlugin_pcValids_2", false,-1);
        vcdp->declBit(c+10105,"sim VexRiscv IBusCachedPlugin_pcValids_3", false,-1);
        vcdp->declBit(c+6833,"sim VexRiscv IBusCachedPlugin_decodeExceptionPort_valid", false,-1);
        vcdp->declBus(c+6841,"sim VexRiscv IBusCachedPlugin_decodeExceptionPort_payload_code", false,-1, 3,0);
        vcdp->declBus(c+10113,"sim VexRiscv IBusCachedPlugin_decodeExceptionPort_payload_badAddr", false,-1, 31,0);
        vcdp->declBit(c+9297,"sim VexRiscv IBusCachedPlugin_mmuBus_cmd_0_isValid", false,-1);
        vcdp->declBit(c+6009,"sim VexRiscv IBusCachedPlugin_mmuBus_cmd_0_isStuck", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_mmuBus_cmd_0_virtualAddress", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+11993,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_isIoAccess", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_isPaging", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_allowRead", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_allowWrite", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_allowExecute", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_exception", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_refilling", false,-1);
        vcdp->declBit(c+12505,"sim VexRiscv IBusCachedPlugin_mmuBus_rsp_bypassTranslation", false,-1);
        vcdp->declBit(c+6849,"sim VexRiscv IBusCachedPlugin_mmuBus_end", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_mmuBus_busy", false,-1);
        vcdp->declBit(c+8513,"sim VexRiscv dBus_cmd_valid", false,-1);
        vcdp->declBit(c+6857,"sim VexRiscv dBus_cmd_ready", false,-1);
        vcdp->declBit(c+8521,"sim VexRiscv dBus_cmd_payload_wr", false,-1);
        vcdp->declBit(c+10121,"sim VexRiscv dBus_cmd_payload_uncached", false,-1);
        vcdp->declBus(c+10129,"sim VexRiscv dBus_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+8497,"sim VexRiscv dBus_cmd_payload_data", false,-1, 31,0);
        vcdp->declBus(c+10137,"sim VexRiscv dBus_cmd_payload_mask", false,-1, 3,0);
        vcdp->declBus(c+10145,"sim VexRiscv dBus_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+10153,"sim VexRiscv dBus_cmd_payload_last", false,-1);
        vcdp->declBit(c+10161,"sim VexRiscv dBus_rsp_valid", false,-1);
        vcdp->declBit(c+12513,"sim VexRiscv dBus_rsp_payload_last", false,-1);
        vcdp->declBus(c+10169,"sim VexRiscv dBus_rsp_payload_data", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv dBus_rsp_payload_error", false,-1);
        vcdp->declBit(c+9305,"sim VexRiscv DBusCachedPlugin_mmuBus_cmd_0_isValid", false,-1);
        vcdp->declBit(c+6713,"sim VexRiscv DBusCachedPlugin_mmuBus_cmd_0_isStuck", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv DBusCachedPlugin_mmuBus_cmd_0_virtualAddress", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+9321,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_isIoAccess", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_isPaging", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_allowRead", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_allowWrite", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_allowExecute", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_exception", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_refilling", false,-1);
        vcdp->declBit(c+12521,"sim VexRiscv DBusCachedPlugin_mmuBus_rsp_bypassTranslation", false,-1);
        vcdp->declBit(c+6865,"sim VexRiscv DBusCachedPlugin_mmuBus_end", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv DBusCachedPlugin_mmuBus_busy", false,-1);
        vcdp->declBit(c+6873,"sim VexRiscv DBusCachedPlugin_redoBranch_valid", false,-1);
        vcdp->declBus(c+10041,"sim VexRiscv DBusCachedPlugin_redoBranch_payload", false,-1, 31,0);
        vcdp->declBit(c+6881,"sim VexRiscv DBusCachedPlugin_exceptionBus_valid", false,-1);
        vcdp->declBus(c+6889,"sim VexRiscv DBusCachedPlugin_exceptionBus_payload_code", false,-1, 3,0);
        vcdp->declBus(c+9337,"sim VexRiscv DBusCachedPlugin_exceptionBus_payload_badAddr", false,-1, 31,0);
        vcdp->declBit(c+6897,"sim VexRiscv decodeExceptionPort_valid", false,-1);
        vcdp->declBus(c+12529,"sim VexRiscv decodeExceptionPort_payload_code", false,-1, 3,0);
        vcdp->declBus(c+9401,"sim VexRiscv decodeExceptionPort_payload_badAddr", false,-1, 31,0);
        vcdp->declBit(c+6825,"sim VexRiscv BranchPlugin_jumpInterface_valid", false,-1);
        vcdp->declBus(c+9777,"sim VexRiscv BranchPlugin_jumpInterface_payload", false,-1, 31,0);
        vcdp->declBit(c+6905,"sim VexRiscv BranchPlugin_branchExceptionPort_valid", false,-1);
        vcdp->declBus(c+12361,"sim VexRiscv BranchPlugin_branchExceptionPort_payload_code", false,-1, 3,0);
        vcdp->declBus(c+9777,"sim VexRiscv BranchPlugin_branchExceptionPort_payload_badAddr", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv BranchPlugin_inDebugNoFetchFlag", false,-1);
        vcdp->declBus(c+6913,"sim VexRiscv CsrPlugin_csrMapping_readDataSignal", false,-1, 31,0);
        vcdp->declBus(c+6913,"sim VexRiscv CsrPlugin_csrMapping_readDataInit", false,-1, 31,0);
        vcdp->declBus(c+6921,"sim VexRiscv CsrPlugin_csrMapping_writeDataSignal", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv CsrPlugin_csrMapping_allowCsrSignal", false,-1);
        vcdp->declBit(c+10177,"sim VexRiscv CsrPlugin_csrMapping_hazardFree", false,-1);
        vcdp->declBit(c+12001,"sim VexRiscv CsrPlugin_inWfi", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv CsrPlugin_thirdPartyWake", false,-1);
        vcdp->declBit(c+6929,"sim VexRiscv CsrPlugin_jumpInterface_valid", false,-1);
        vcdp->declBus(c+6937,"sim VexRiscv CsrPlugin_jumpInterface_payload", false,-1, 31,0);
        vcdp->declBit(c+10185,"sim VexRiscv CsrPlugin_exceptionPendings_0", false,-1);
        vcdp->declBit(c+10193,"sim VexRiscv CsrPlugin_exceptionPendings_1", false,-1);
        vcdp->declBit(c+10201,"sim VexRiscv CsrPlugin_exceptionPendings_2", false,-1);
        vcdp->declBit(c+10209,"sim VexRiscv CsrPlugin_exceptionPendings_3", false,-1);
        vcdp->declBit(c+6945,"sim VexRiscv externalInterrupt", false,-1);
        vcdp->declBit(c+6929,"sim VexRiscv contextSwitching", false,-1);
        vcdp->declBus(c+12393,"sim VexRiscv CsrPlugin_privilege", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim VexRiscv CsrPlugin_forceMachineWire", false,-1);
        vcdp->declBit(c+6953,"sim VexRiscv CsrPlugin_selfException_valid", false,-1);
        vcdp->declBus(c+6961,"sim VexRiscv CsrPlugin_selfException_payload_code", false,-1, 3,0);
        vcdp->declBus(c+10025,"sim VexRiscv CsrPlugin_selfException_payload_badAddr", false,-1, 31,0);
        vcdp->declBit(c+12321,"sim VexRiscv CsrPlugin_allowInterrupts", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv CsrPlugin_allowException", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv CsrPlugin_allowEbreakException", false,-1);
        vcdp->declBit(c+6969,"sim VexRiscv IBusCachedPlugin_externalFlush", false,-1);
        vcdp->declBit(c+6977,"sim VexRiscv IBusCachedPlugin_jump_pcLoad_valid", false,-1);
        vcdp->declBus(c+6985,"sim VexRiscv IBusCachedPlugin_jump_pcLoad_payload", false,-1, 31,0);
        vcdp->declBit(c+6001,"sim VexRiscv IBusCachedPlugin_fetchPc_output_valid", false,-1);
        vcdp->declBit(c+6993,"sim VexRiscv IBusCachedPlugin_fetchPc_output_ready", false,-1);
        vcdp->declBus(c+7001,"sim VexRiscv IBusCachedPlugin_fetchPc_output_payload", false,-1, 31,0);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_fetchPc_pcReg", false,-1, 31,0);
        vcdp->declBit(c+7009,"sim VexRiscv IBusCachedPlugin_fetchPc_correction", false,-1);
        vcdp->declBit(c+10217,"sim VexRiscv IBusCachedPlugin_fetchPc_correctionReg", false,-1);
        vcdp->declBit(c+7017,"sim VexRiscv IBusCachedPlugin_fetchPc_output_fire", false,-1);
        vcdp->declBit(c+7025,"sim VexRiscv IBusCachedPlugin_fetchPc_corrected", false,-1);
        vcdp->declBit(c+7033,"sim VexRiscv IBusCachedPlugin_fetchPc_pcRegPropagate", false,-1);
        vcdp->declBit(c+10225,"sim VexRiscv IBusCachedPlugin_fetchPc_booted", false,-1);
        vcdp->declBit(c+10233,"sim VexRiscv IBusCachedPlugin_fetchPc_inc", false,-1);
        vcdp->declBit(c+7041,"sim VexRiscv when_Fetcher_l134", false,-1);
        vcdp->declBit(c+7017,"sim VexRiscv IBusCachedPlugin_fetchPc_output_fire_1", false,-1);
        vcdp->declBit(c+7049,"sim VexRiscv when_Fetcher_l134_1", false,-1);
        vcdp->declBus(c+7001,"sim VexRiscv IBusCachedPlugin_fetchPc_pc", false,-1, 31,0);
        vcdp->declBit(c+7057,"sim VexRiscv IBusCachedPlugin_fetchPc_redo_valid", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_fetchPc_redo_payload", false,-1, 31,0);
        vcdp->declBit(c+7065,"sim VexRiscv IBusCachedPlugin_fetchPc_flushed", false,-1);
        vcdp->declBit(c+7073,"sim VexRiscv when_Fetcher_l161", false,-1);
        vcdp->declBit(c+7057,"sim VexRiscv IBusCachedPlugin_iBusRsp_redoFetch", false,-1);
        vcdp->declBit(c+6001,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_input_valid", false,-1);
        vcdp->declBit(c+6993,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_input_ready", false,-1);
        vcdp->declBus(c+7001,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_input_payload", false,-1, 31,0);
        vcdp->declBit(c+7081,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_output_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_output_ready", false,-1);
        vcdp->declBus(c+7001,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_output_payload", false,-1, 31,0);
        vcdp->declBit(c+7097,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_0_halt", false,-1);
        vcdp->declBit(c+10241,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_input_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_input_ready", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_input_payload", false,-1, 31,0);
        vcdp->declBit(c+10241,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_ready", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_payload", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_halt", false,-1);
        vcdp->declBit(c+10249,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_input_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_input_ready", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_input_payload", false,-1, 31,0);
        vcdp->declBit(c+6577,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_output_valid", false,-1);
        vcdp->declBit(c+7105,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_output_ready", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_output_payload", false,-1, 31,0);
        vcdp->declBit(c+7113,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_2_halt", false,-1);
        vcdp->declBit(c+7121,"sim VexRiscv IBusCachedPlugin_iBusRsp_flush", false,-1);
        vcdp->declBit(c+10249,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload", false,-1, 31,0);
        vcdp->declBit(c+7129,"sim VexRiscv IBusCachedPlugin_iBusRsp_readyForError", false,-1);
        vcdp->declBit(c+6577,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_valid", false,-1);
        vcdp->declBit(c+7105,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_ready", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_payload_pc", false,-1, 31,0);
        vcdp->declBit(c+12537,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_payload_rsp_error", false,-1);
        vcdp->declBus(c+9401,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_payload_rsp_inst", false,-1, 31,0);
        vcdp->declBit(c+12545,"sim VexRiscv IBusCachedPlugin_iBusRsp_output_payload_isRvc", false,-1);
        vcdp->declBit(c+10257,"sim VexRiscv when_Fetcher_l243", false,-1);
        vcdp->declBit(c+10265,"sim VexRiscv when_Fetcher_l323", false,-1);
        vcdp->declBit(c+10273,"sim VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_0", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv when_Fetcher_l332", false,-1);
        vcdp->declBit(c+10081,"sim VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_1", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv when_Fetcher_l332_1", false,-1);
        vcdp->declBit(c+10089,"sim VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_2", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Fetcher_l332_2", false,-1);
        vcdp->declBit(c+10097,"sim VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_3", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Fetcher_l332_3", false,-1);
        vcdp->declBit(c+10105,"sim VexRiscv IBusCachedPlugin_injector_nextPcCalc_valids_4", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_Fetcher_l332_4", false,-1);
        vcdp->declBit(c+6073,"sim VexRiscv iBus_cmd_valid", false,-1);
        vcdp->declBit(c+7161,"sim VexRiscv iBus_cmd_ready", false,-1);
        vcdp->declBus(c+9425,"sim VexRiscv iBus_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+12489,"sim VexRiscv iBus_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+10281,"sim VexRiscv iBus_rsp_valid", false,-1);
        vcdp->declBus(c+10289,"sim VexRiscv iBus_rsp_payload_data", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv iBus_rsp_payload_error", false,-1);
        vcdp->declBus(c+10297,"sim VexRiscv IBusCachedPlugin_rspCounter", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_s0_tightlyCoupledHit", false,-1);
        vcdp->declBit(c+10305,"sim VexRiscv IBusCachedPlugin_s1_tightlyCoupledHit", false,-1);
        vcdp->declBit(c+10313,"sim VexRiscv IBusCachedPlugin_s2_tightlyCoupledHit", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_rsp_iBusRspOutputHalt", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_rsp_issueDetected", false,-1);
        vcdp->declBit(c+7169,"sim VexRiscv IBusCachedPlugin_rsp_redoFetch", false,-1);
        vcdp->declBit(c+7177,"sim VexRiscv when_IBusCachedPlugin_l239", false,-1);
        vcdp->declBit(c+7185,"sim VexRiscv when_IBusCachedPlugin_l244", false,-1);
        vcdp->declBit(c+7193,"sim VexRiscv when_IBusCachedPlugin_l250", false,-1);
        vcdp->declBit(c+7201,"sim VexRiscv when_IBusCachedPlugin_l256", false,-1);
        vcdp->declBit(c+6513,"sim VexRiscv when_IBusCachedPlugin_l267", false,-1);
        vcdp->declBit(c+7209,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_valid", false,-1);
        vcdp->declBit(c+7217,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_ready", false,-1);
        vcdp->declBit(c+7225,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_wr", false,-1);
        vcdp->declBit(c+10321,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_uncached", false,-1);
        vcdp->declBus(c+7233,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_address", false,-1, 31,0);
        vcdp->declBus(c+10329,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_data", false,-1, 31,0);
        vcdp->declBus(c+10337,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_mask", false,-1, 3,0);
        vcdp->declBus(c+7241,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_size", false,-1, 2,0);
        vcdp->declBit(c+10345,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_payload_last", false,-1);
        vcdp->declBit(c+10353,"sim VexRiscv dataCache_1_io_mem_cmd_rValid", false,-1);
        vcdp->declBit(c+10361,"sim VexRiscv dataCache_1_io_mem_cmd_rData_wr", false,-1);
        vcdp->declBit(c+10369,"sim VexRiscv dataCache_1_io_mem_cmd_rData_uncached", false,-1);
        vcdp->declBus(c+10377,"sim VexRiscv dataCache_1_io_mem_cmd_rData_address", false,-1, 31,0);
        vcdp->declBus(c+10385,"sim VexRiscv dataCache_1_io_mem_cmd_rData_data", false,-1, 31,0);
        vcdp->declBus(c+10393,"sim VexRiscv dataCache_1_io_mem_cmd_rData_mask", false,-1, 3,0);
        vcdp->declBus(c+10401,"sim VexRiscv dataCache_1_io_mem_cmd_rData_size", false,-1, 2,0);
        vcdp->declBit(c+10409,"sim VexRiscv dataCache_1_io_mem_cmd_rData_last", false,-1);
        vcdp->declBit(c+8513,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_valid", false,-1);
        vcdp->declBit(c+6857,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_ready", false,-1);
        vcdp->declBit(c+8521,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_wr", false,-1);
        vcdp->declBit(c+10121,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_uncached", false,-1);
        vcdp->declBus(c+10129,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_address", false,-1, 31,0);
        vcdp->declBus(c+8497,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_data", false,-1, 31,0);
        vcdp->declBus(c+10137,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_mask", false,-1, 3,0);
        vcdp->declBus(c+10145,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_size", false,-1, 2,0);
        vcdp->declBit(c+10153,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_m2sPipe_payload_last", false,-1);
        vcdp->declBit(c+8513,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rValid", false,-1);
        vcdp->declBit(c+8521,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_wr", false,-1);
        vcdp->declBit(c+10121,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_uncached", false,-1);
        vcdp->declBus(c+10129,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_address", false,-1, 31,0);
        vcdp->declBus(c+8497,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_data", false,-1, 31,0);
        vcdp->declBus(c+10137,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_mask", false,-1, 3,0);
        vcdp->declBus(c+10145,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_size", false,-1, 2,0);
        vcdp->declBit(c+10153,"sim VexRiscv dataCache_1_io_mem_cmd_s2mPipe_rData_last", false,-1);
        vcdp->declBit(c+10417,"sim VexRiscv when_Stream_l368", false,-1);
        vcdp->declBus(c+10425,"sim VexRiscv DBusCachedPlugin_rspCounter", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv when_DBusCachedPlugin_l308", false,-1);
        vcdp->declBus(c+10433,"sim VexRiscv execute_DBusCachedPlugin_size", false,-1, 1,0);
        vcdp->declBit(c+7249,"sim VexRiscv dataCache_1_io_cpu_flush_isStall", false,-1);
        vcdp->declBit(c+7257,"sim VexRiscv when_DBusCachedPlugin_l350", false,-1);
        vcdp->declBit(c+10441,"sim VexRiscv when_DBusCachedPlugin_l366", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv when_DBusCachedPlugin_l393", false,-1);
        vcdp->declBit(c+7265,"sim VexRiscv when_DBusCachedPlugin_l446", false,-1);
        vcdp->declBit(c+7273,"sim VexRiscv when_DBusCachedPlugin_l466", false,-1);
        vcdp->declBus(c+7281,"sim VexRiscv writeBack_DBusCachedPlugin_rspSplits_0", false,-1, 7,0);
        vcdp->declBus(c+7289,"sim VexRiscv writeBack_DBusCachedPlugin_rspSplits_1", false,-1, 7,0);
        vcdp->declBus(c+7297,"sim VexRiscv writeBack_DBusCachedPlugin_rspSplits_2", false,-1, 7,0);
        vcdp->declBus(c+7305,"sim VexRiscv writeBack_DBusCachedPlugin_rspSplits_3", false,-1, 7,0);
        vcdp->declBus(c+7313,"sim VexRiscv writeBack_DBusCachedPlugin_rspShifted", false,-1, 31,0);
        vcdp->declBus(c+7313,"sim VexRiscv writeBack_DBusCachedPlugin_rspRf", false,-1, 31,0);
        vcdp->declBus(c+10449,"sim VexRiscv switch_Misc_l210", false,-1, 1,0);
        vcdp->declBus(c+7321,"sim VexRiscv writeBack_DBusCachedPlugin_rspFormated", false,-1, 31,0);
        vcdp->declBit(c+10457,"sim VexRiscv when_DBusCachedPlugin_l492", false,-1);
        vcdp->declBit(c+10465,"sim VexRiscv when_RegFilePlugin_l63", false,-1);
        vcdp->declBus(c+7329,"sim VexRiscv decode_RegFilePlugin_regFileReadAddress1", false,-1, 4,0);
        vcdp->declBus(c+7337,"sim VexRiscv decode_RegFilePlugin_regFileReadAddress2", false,-1, 4,0);
        vcdp->declBus(c+10473,"sim VexRiscv decode_RegFilePlugin_rs1Data", false,-1, 31,0);
        vcdp->declBus(c+10481,"sim VexRiscv decode_RegFilePlugin_rs2Data", false,-1, 31,0);
        vcdp->declBit(c+12009,"sim VexRiscv lastStageRegFileWrite_valid", false,-1);
        vcdp->declBus(c+12017,"sim VexRiscv lastStageRegFileWrite_payload_address", false,-1, 4,0);
        vcdp->declBus(c+12025,"sim VexRiscv lastStageRegFileWrite_payload_data", false,-1, 31,0);
        vcdp->declBus(c+7345,"sim VexRiscv execute_IntAluPlugin_bitwise", false,-1, 31,0);
        vcdp->declBus(c+6041,"sim VexRiscv execute_SrcPlugin_addSub", false,-1, 31,0);
        vcdp->declBit(c+6457,"sim VexRiscv execute_SrcPlugin_less", false,-1);
        vcdp->declBus(c+7353,"sim VexRiscv execute_FullBarrelShifterPlugin_amplitude", false,-1, 4,0);
        vcdp->declBus(c+7361,"sim VexRiscv execute_FullBarrelShifterPlugin_reversed", false,-1, 31,0);
        vcdp->declBit(c+7369,"sim VexRiscv HazardSimplePlugin_src0Hazard", false,-1);
        vcdp->declBit(c+7377,"sim VexRiscv HazardSimplePlugin_src1Hazard", false,-1);
        vcdp->declBit(c+7385,"sim VexRiscv HazardSimplePlugin_writeBackWrites_valid", false,-1);
        vcdp->declBus(c+10489,"sim VexRiscv HazardSimplePlugin_writeBackWrites_payload_address", false,-1, 4,0);
        vcdp->declBus(c+7393,"sim VexRiscv HazardSimplePlugin_writeBackWrites_payload_data", false,-1, 31,0);
        vcdp->declBit(c+10497,"sim VexRiscv HazardSimplePlugin_writeBackBuffer_valid", false,-1);
        vcdp->declBus(c+10505,"sim VexRiscv HazardSimplePlugin_writeBackBuffer_payload_address", false,-1, 4,0);
        vcdp->declBus(c+10513,"sim VexRiscv HazardSimplePlugin_writeBackBuffer_payload_data", false,-1, 31,0);
        vcdp->declBit(c+10521,"sim VexRiscv HazardSimplePlugin_addr0Match", false,-1);
        vcdp->declBit(c+10529,"sim VexRiscv HazardSimplePlugin_addr1Match", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv when_HazardSimplePlugin_l47", false,-1);
        vcdp->declBit(c+10537,"sim VexRiscv when_HazardSimplePlugin_l48", false,-1);
        vcdp->declBit(c+10545,"sim VexRiscv when_HazardSimplePlugin_l51", false,-1);
        vcdp->declBit(c+7401,"sim VexRiscv when_HazardSimplePlugin_l45", false,-1);
        vcdp->declBit(c+10553,"sim VexRiscv when_HazardSimplePlugin_l57", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv when_HazardSimplePlugin_l58", false,-1);
        vcdp->declBit(c+7409,"sim VexRiscv when_HazardSimplePlugin_l48_1", false,-1);
        vcdp->declBit(c+7417,"sim VexRiscv when_HazardSimplePlugin_l51_1", false,-1);
        vcdp->declBit(c+7425,"sim VexRiscv when_HazardSimplePlugin_l45_1", false,-1);
        vcdp->declBit(c+7433,"sim VexRiscv when_HazardSimplePlugin_l57_1", false,-1);
        vcdp->declBit(c+10561,"sim VexRiscv when_HazardSimplePlugin_l58_1", false,-1);
        vcdp->declBit(c+7441,"sim VexRiscv when_HazardSimplePlugin_l48_2", false,-1);
        vcdp->declBit(c+7449,"sim VexRiscv when_HazardSimplePlugin_l51_2", false,-1);
        vcdp->declBit(c+7457,"sim VexRiscv when_HazardSimplePlugin_l45_2", false,-1);
        vcdp->declBit(c+7465,"sim VexRiscv when_HazardSimplePlugin_l57_2", false,-1);
        vcdp->declBit(c+10569,"sim VexRiscv when_HazardSimplePlugin_l58_2", false,-1);
        vcdp->declBit(c+7473,"sim VexRiscv when_HazardSimplePlugin_l105", false,-1);
        vcdp->declBit(c+7481,"sim VexRiscv when_HazardSimplePlugin_l108", false,-1);
        vcdp->declBit(c+7489,"sim VexRiscv when_HazardSimplePlugin_l113", false,-1);
        vcdp->declBit(c+7497,"sim VexRiscv execute_BranchPlugin_eq", false,-1);
        vcdp->declBus(c+10577,"sim VexRiscv switch_Misc_l210_1", false,-1, 2,0);
        vcdp->declBit(c+7505,"sim VexRiscv execute_BranchPlugin_missAlignedTarget", false,-1);
        vcdp->declBus(c+10585,"sim VexRiscv execute_BranchPlugin_branch_src1", false,-1, 31,0);
        vcdp->declBus(c+7513,"sim VexRiscv execute_BranchPlugin_branch_src2", false,-1, 31,0);
        vcdp->declBus(c+7521,"sim VexRiscv execute_BranchPlugin_branchAdder", false,-1, 31,0);
        vcdp->declBus(c+12377,"sim VexRiscv CsrPlugin_misa_base", false,-1, 1,0);
        vcdp->declBus(c+12553,"sim VexRiscv CsrPlugin_misa_extensions", false,-1, 25,0);
        vcdp->declBus(c+10593,"sim VexRiscv CsrPlugin_mtvec_mode", false,-1, 1,0);
        vcdp->declBus(c+10601,"sim VexRiscv CsrPlugin_mtvec_base", false,-1, 29,0);
        vcdp->declBus(c+10609,"sim VexRiscv CsrPlugin_mepc", false,-1, 31,0);
        vcdp->declBit(c+10617,"sim VexRiscv CsrPlugin_mstatus_MIE", false,-1);
        vcdp->declBit(c+10625,"sim VexRiscv CsrPlugin_mstatus_MPIE", false,-1);
        vcdp->declBus(c+10633,"sim VexRiscv CsrPlugin_mstatus_MPP", false,-1, 1,0);
    }
}

void Vsim::traceInitThis__5(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10641,"sim VexRiscv CsrPlugin_mip_MEIP", false,-1);
        vcdp->declBit(c+10649,"sim VexRiscv CsrPlugin_mip_MTIP", false,-1);
        vcdp->declBit(c+10657,"sim VexRiscv CsrPlugin_mip_MSIP", false,-1);
        vcdp->declBit(c+10665,"sim VexRiscv CsrPlugin_mie_MEIE", false,-1);
        vcdp->declBit(c+10673,"sim VexRiscv CsrPlugin_mie_MTIE", false,-1);
        vcdp->declBit(c+10681,"sim VexRiscv CsrPlugin_mie_MSIE", false,-1);
        vcdp->declBit(c+10689,"sim VexRiscv CsrPlugin_mcause_interrupt", false,-1);
        vcdp->declBus(c+10697,"sim VexRiscv CsrPlugin_mcause_exceptionCode", false,-1, 3,0);
        vcdp->declBus(c+10705,"sim VexRiscv CsrPlugin_mtval", false,-1, 31,0);
        vcdp->declQuad(c+10713,"sim VexRiscv CsrPlugin_mcycle", false,-1, 63,0);
        vcdp->declQuad(c+10729,"sim VexRiscv CsrPlugin_minstret", false,-1, 63,0);
        vcdp->declBit(c+7529,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValids_decode", false,-1);
        vcdp->declBit(c+7537,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValids_execute", false,-1);
        vcdp->declBit(c+7545,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValids_memory", false,-1);
        vcdp->declBit(c+7553,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack", false,-1);
        vcdp->declBit(c+10185,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode", false,-1);
        vcdp->declBit(c+10193,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute", false,-1);
        vcdp->declBit(c+10201,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory", false,-1);
        vcdp->declBit(c+10209,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack", false,-1);
        vcdp->declBus(c+10745,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_code", false,-1, 3,0);
        vcdp->declBus(c+10753,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr", false,-1, 31,0);
        vcdp->declBus(c+12393,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped", false,-1, 1,0);
        vcdp->declBus(c+12393,"sim VexRiscv CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege", false,-1, 1,0);
        vcdp->declBit(c+7105,"sim VexRiscv when_CsrPlugin_l922", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l922_1", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_CsrPlugin_l922_2", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_CsrPlugin_l922_3", false,-1);
        vcdp->declBit(c+7561,"sim VexRiscv when_CsrPlugin_l935", false,-1);
        vcdp->declBit(c+10761,"sim VexRiscv CsrPlugin_interrupt_valid", false,-1);
        vcdp->declBus(c+12033,"sim VexRiscv CsrPlugin_interrupt_code", false,-1, 3,0);
        vcdp->declBus(c+10769,"sim VexRiscv CsrPlugin_interrupt_targetPrivilege", false,-1, 1,0);
        vcdp->declBit(c+10617,"sim VexRiscv when_CsrPlugin_l959", false,-1);
        vcdp->declBit(c+7569,"sim VexRiscv when_CsrPlugin_l965", false,-1);
        vcdp->declBit(c+7577,"sim VexRiscv when_CsrPlugin_l965_1", false,-1);
        vcdp->declBit(c+7585,"sim VexRiscv when_CsrPlugin_l965_2", false,-1);
        vcdp->declBit(c+7553,"sim VexRiscv CsrPlugin_exception", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv CsrPlugin_lastStageWasWfi", false,-1);
        vcdp->declBit(c+10777,"sim VexRiscv CsrPlugin_pipelineLiberator_pcValids_0", false,-1);
        vcdp->declBit(c+10785,"sim VexRiscv CsrPlugin_pipelineLiberator_pcValids_1", false,-1);
        vcdp->declBit(c+10793,"sim VexRiscv CsrPlugin_pipelineLiberator_pcValids_2", false,-1);
        vcdp->declBit(c+7593,"sim VexRiscv CsrPlugin_pipelineLiberator_active", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l993", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_CsrPlugin_l993_1", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_CsrPlugin_l993_2", false,-1);
        vcdp->declBit(c+7601,"sim VexRiscv when_CsrPlugin_l998", false,-1);
        vcdp->declBit(c+7609,"sim VexRiscv CsrPlugin_pipelineLiberator_done", false,-1);
        vcdp->declBit(c+10801,"sim VexRiscv when_CsrPlugin_l1004", false,-1);
        vcdp->declBit(c+12041,"sim VexRiscv CsrPlugin_interruptJump", false,-1);
        vcdp->declBit(c+12049,"sim VexRiscv CsrPlugin_hadException", false,-1);
        vcdp->declBus(c+7617,"sim VexRiscv CsrPlugin_targetPrivilege", false,-1, 1,0);
        vcdp->declBus(c+7625,"sim VexRiscv CsrPlugin_trapCause", false,-1, 3,0);
        vcdp->declBus(c+7633,"sim VexRiscv CsrPlugin_xtvec_mode", false,-1, 1,0);
        vcdp->declBus(c+7641,"sim VexRiscv CsrPlugin_xtvec_base", false,-1, 29,0);
        vcdp->declBit(c+7649,"sim VexRiscv when_CsrPlugin_l1032", false,-1);
        vcdp->declBit(c+7657,"sim VexRiscv when_CsrPlugin_l1077", false,-1);
        vcdp->declBus(c+10809,"sim VexRiscv switch_CsrPlugin_l1081", false,-1, 1,0);
        vcdp->declBit(c+10817,"sim VexRiscv execute_CsrPlugin_wfiWake", false,-1);
        vcdp->declBit(c+10825,"sim VexRiscv when_CsrPlugin_l1129", false,-1);
        vcdp->declBit(c+10833,"sim VexRiscv execute_CsrPlugin_blockedBySideEffects", false,-1);
        vcdp->declBit(c+7665,"sim VexRiscv execute_CsrPlugin_illegalAccess", false,-1);
        vcdp->declBit(c+41,"sim VexRiscv execute_CsrPlugin_illegalInstruction", false,-1);
        vcdp->declBit(c+10841,"sim VexRiscv when_CsrPlugin_l1149", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv when_CsrPlugin_l1150", false,-1);
        vcdp->declBit(c+7673,"sim VexRiscv when_CsrPlugin_l1157", false,-1);
        vcdp->declBit(c+7681,"sim VexRiscv execute_CsrPlugin_writeInstruction", false,-1);
        vcdp->declBit(c+7689,"sim VexRiscv execute_CsrPlugin_readInstruction", false,-1);
        vcdp->declBit(c+7697,"sim VexRiscv execute_CsrPlugin_writeEnable", false,-1);
        vcdp->declBit(c+7705,"sim VexRiscv execute_CsrPlugin_readEnable", false,-1);
        vcdp->declBus(c+6913,"sim VexRiscv execute_CsrPlugin_readToWriteData", false,-1, 31,0);
        vcdp->declBit(c+10849,"sim VexRiscv switch_Misc_l210_2", false,-1);
        vcdp->declBit(c+10857,"sim VexRiscv when_CsrPlugin_l1189", false,-1);
        vcdp->declBit(c+10857,"sim VexRiscv when_CsrPlugin_l1193", false,-1);
        vcdp->declBus(c+10865,"sim VexRiscv execute_CsrPlugin_csrAddress", false,-1, 11,0);
        vcdp->declBit(c+10873,"sim VexRiscv execute_MulPlugin_aSigned", false,-1);
        vcdp->declBit(c+10881,"sim VexRiscv execute_MulPlugin_bSigned", false,-1);
        vcdp->declBus(c+9985,"sim VexRiscv execute_MulPlugin_a", false,-1, 31,0);
        vcdp->declBus(c+10001,"sim VexRiscv execute_MulPlugin_b", false,-1, 31,0);
        vcdp->declBus(c+10433,"sim VexRiscv switch_MulPlugin_l87", false,-1, 1,0);
        vcdp->declBus(c+10889,"sim VexRiscv execute_MulPlugin_aULow", false,-1, 15,0);
        vcdp->declBus(c+10897,"sim VexRiscv execute_MulPlugin_bULow", false,-1, 15,0);
        vcdp->declBus(c+10905,"sim VexRiscv execute_MulPlugin_aSLow", false,-1, 16,0);
        vcdp->declBus(c+10913,"sim VexRiscv execute_MulPlugin_bSLow", false,-1, 16,0);
        vcdp->declBus(c+7713,"sim VexRiscv execute_MulPlugin_aHigh", false,-1, 16,0);
        vcdp->declBus(c+7721,"sim VexRiscv execute_MulPlugin_bHigh", false,-1, 16,0);
        vcdp->declArray(c+10921,"sim VexRiscv writeBack_MulPlugin_result", false,-1, 65,0);
        vcdp->declBit(c+10945,"sim VexRiscv when_MulPlugin_l147", false,-1);
        vcdp->declBus(c+10449,"sim VexRiscv switch_MulPlugin_l148", false,-1, 1,0);
        vcdp->declQuad(c+10953,"sim VexRiscv memory_DivPlugin_rs1", false,-1, 32,0);
        vcdp->declBus(c+10969,"sim VexRiscv memory_DivPlugin_rs2", false,-1, 31,0);
        vcdp->declArray(c+10977,"sim VexRiscv memory_DivPlugin_accumulator", false,-1, 64,0);
        vcdp->declBit(c+12321,"sim VexRiscv memory_DivPlugin_frontendOk", false,-1);
        vcdp->declBit(c+11001,"sim VexRiscv memory_DivPlugin_div_needRevert", false,-1);
        vcdp->declBit(c+7729,"sim VexRiscv memory_DivPlugin_div_counter_willIncrement", false,-1);
        vcdp->declBit(c+7737,"sim VexRiscv memory_DivPlugin_div_counter_willClear", false,-1);
        vcdp->declBus(c+7745,"sim VexRiscv memory_DivPlugin_div_counter_valueNext", false,-1, 5,0);
        vcdp->declBus(c+11009,"sim VexRiscv memory_DivPlugin_div_counter_value", false,-1, 5,0);
        vcdp->declBit(c+11017,"sim VexRiscv memory_DivPlugin_div_counter_willOverflowIfInc", false,-1);
        vcdp->declBit(c+7753,"sim VexRiscv memory_DivPlugin_div_counter_willOverflow", false,-1);
        vcdp->declBit(c+11025,"sim VexRiscv memory_DivPlugin_div_done", false,-1);
        vcdp->declBit(c+11033,"sim VexRiscv when_MulDivIterativePlugin_l126", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_MulDivIterativePlugin_l126_1", false,-1);
        vcdp->declBus(c+11041,"sim VexRiscv memory_DivPlugin_div_result", false,-1, 31,0);
        vcdp->declBit(c+7761,"sim VexRiscv when_MulDivIterativePlugin_l128", false,-1);
        vcdp->declBit(c+11049,"sim VexRiscv when_MulDivIterativePlugin_l129", false,-1);
        vcdp->declBit(c+11049,"sim VexRiscv when_MulDivIterativePlugin_l132", false,-1);
        vcdp->declQuad(c+7769,"sim VexRiscv memory_DivPlugin_div_stage_0_remainderShifted", false,-1, 32,0);
        vcdp->declQuad(c+7785,"sim VexRiscv memory_DivPlugin_div_stage_0_remainderMinusDenominator", false,-1, 32,0);
        vcdp->declBus(c+7801,"sim VexRiscv memory_DivPlugin_div_stage_0_outRemainder", false,-1, 31,0);
        vcdp->declBus(c+7809,"sim VexRiscv memory_DivPlugin_div_stage_0_outNumerator", false,-1, 31,0);
        vcdp->declBit(c+11033,"sim VexRiscv when_MulDivIterativePlugin_l151", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_MulDivIterativePlugin_l162", false,-1);
        vcdp->declBus(c+11057,"sim VexRiscv externalInterruptArray_regNext", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124", false,-1);
        vcdp->declBus(c+9793,"sim VexRiscv decode_to_execute_PC", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_1", false,-1);
        vcdp->declBus(c+9609,"sim VexRiscv execute_to_memory_PC", false,-1, 31,0);
        vcdp->declBit(c+7817,"sim VexRiscv when_Pipeline_l124_2", false,-1);
        vcdp->declBus(c+10041,"sim VexRiscv memory_to_writeBack_PC", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_3", false,-1);
        vcdp->declBus(c+10025,"sim VexRiscv decode_to_execute_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_4", false,-1);
        vcdp->declBus(c+9841,"sim VexRiscv execute_to_memory_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_5", false,-1);
        vcdp->declBus(c+10049,"sim VexRiscv memory_to_writeBack_INSTRUCTION", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_6", false,-1);
        vcdp->declBus(c+9593,"sim VexRiscv decode_to_execute_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_7", false,-1);
        vcdp->declBus(c+9585,"sim VexRiscv execute_to_memory_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_8", false,-1);
        vcdp->declBus(c+9577,"sim VexRiscv memory_to_writeBack_FORMAL_PC_NEXT", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_9", false,-1);
        vcdp->declBit(c+9977,"sim VexRiscv decode_to_execute_MEMORY_FORCE_CONSTISTENCY", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_10", false,-1);
        vcdp->declBus(c+9921,"sim VexRiscv decode_to_execute_SRC1_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_11", false,-1);
        vcdp->declBit(c+9905,"sim VexRiscv decode_to_execute_SRC_USE_SUB_LESS", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_12", false,-1);
        vcdp->declBit(c+10017,"sim VexRiscv decode_to_execute_MEMORY_ENABLE", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_13", false,-1);
        vcdp->declBit(c+9969,"sim VexRiscv execute_to_memory_MEMORY_ENABLE", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_14", false,-1);
        vcdp->declBit(c+9961,"sim VexRiscv memory_to_writeBack_MEMORY_ENABLE", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_15", false,-1);
        vcdp->declBus(c+9929,"sim VexRiscv decode_to_execute_ALU_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_16", false,-1);
        vcdp->declBus(c+9913,"sim VexRiscv decode_to_execute_SRC2_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_17", false,-1);
        vcdp->declBit(c+9817,"sim VexRiscv decode_to_execute_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_18", false,-1);
        vcdp->declBit(c+9833,"sim VexRiscv execute_to_memory_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_19", false,-1);
        vcdp->declBit(c+9857,"sim VexRiscv memory_to_writeBack_REGFILE_WRITE_VALID", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_20", false,-1);
        vcdp->declBit(c+9825,"sim VexRiscv decode_to_execute_BYPASSABLE_EXECUTE_STAGE", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_21", false,-1);
        vcdp->declBit(c+9569,"sim VexRiscv decode_to_execute_BYPASSABLE_MEMORY_STAGE", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_22", false,-1);
        vcdp->declBit(c+9849,"sim VexRiscv execute_to_memory_BYPASSABLE_MEMORY_STAGE", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_23", false,-1);
        vcdp->declBit(c+10009,"sim VexRiscv decode_to_execute_MEMORY_WR", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_24", false,-1);
        vcdp->declBit(c+9561,"sim VexRiscv execute_to_memory_MEMORY_WR", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_25", false,-1);
        vcdp->declBit(c+9953,"sim VexRiscv memory_to_writeBack_MEMORY_WR", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_26", false,-1);
        vcdp->declBit(c+9993,"sim VexRiscv decode_to_execute_MEMORY_MANAGMENT", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_27", false,-1);
        vcdp->declBit(c+9889,"sim VexRiscv decode_to_execute_SRC_LESS_UNSIGNED", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_28", false,-1);
        vcdp->declBus(c+9937,"sim VexRiscv decode_to_execute_ALU_BITWISE_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_29", false,-1);
        vcdp->declBus(c+9881,"sim VexRiscv decode_to_execute_SHIFT_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_30", false,-1);
        vcdp->declBus(c+9873,"sim VexRiscv execute_to_memory_SHIFT_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_31", false,-1);
        vcdp->declBus(c+9809,"sim VexRiscv decode_to_execute_BRANCH_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_32", false,-1);
        vcdp->declBit(c+9745,"sim VexRiscv decode_to_execute_IS_CSR", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_33", false,-1);
        vcdp->declBus(c+9761,"sim VexRiscv decode_to_execute_ENV_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_34", false,-1);
        vcdp->declBus(c+9753,"sim VexRiscv execute_to_memory_ENV_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_35", false,-1);
        vcdp->declBus(c+9769,"sim VexRiscv memory_to_writeBack_ENV_CTRL", false,-1, 1,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_36", false,-1);
        vcdp->declBit(c+9553,"sim VexRiscv decode_to_execute_IS_MUL", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_37", false,-1);
        vcdp->declBit(c+9545,"sim VexRiscv execute_to_memory_IS_MUL", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_38", false,-1);
        vcdp->declBit(c+9649,"sim VexRiscv memory_to_writeBack_IS_MUL", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_39", false,-1);
        vcdp->declBit(c+9625,"sim VexRiscv decode_to_execute_IS_DIV", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_40", false,-1);
        vcdp->declBit(c+9641,"sim VexRiscv execute_to_memory_IS_DIV", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_41", false,-1);
        vcdp->declBit(c+9617,"sim VexRiscv decode_to_execute_IS_RS1_SIGNED", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_42", false,-1);
        vcdp->declBit(c+9633,"sim VexRiscv decode_to_execute_IS_RS2_SIGNED", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_43", false,-1);
        vcdp->declBus(c+9985,"sim VexRiscv decode_to_execute_RS1", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_44", false,-1);
        vcdp->declBus(c+10001,"sim VexRiscv decode_to_execute_RS2", false,-1, 31,0);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_45", false,-1);
        vcdp->declBit(c+9897,"sim VexRiscv decode_to_execute_SRC2_FORCE_ZERO", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_46", false,-1);
        vcdp->declBit(c+9801,"sim VexRiscv decode_to_execute_PREDICTION_HAD_BRANCHED2", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_47", false,-1);
        vcdp->declBit(c+9737,"sim VexRiscv decode_to_execute_CSR_WRITE_OPCODE", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_Pipeline_l124_48", false,-1);
        vcdp->declBit(c+9729,"sim VexRiscv decode_to_execute_CSR_READ_OPCODE", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_49", false,-1);
        vcdp->declBus(c+9513,"sim VexRiscv execute_to_memory_MEMORY_STORE_DATA_RF", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_50", false,-1);
        vcdp->declBus(c+9329,"sim VexRiscv memory_to_writeBack_MEMORY_STORE_DATA_RF", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_51", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv execute_to_memory_REGFILE_WRITE_DATA", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_52", false,-1);
        vcdp->declBus(c+9337,"sim VexRiscv memory_to_writeBack_REGFILE_WRITE_DATA", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_53", false,-1);
        vcdp->declBus(c+9865,"sim VexRiscv execute_to_memory_SHIFT_RIGHT", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_54", false,-1);
        vcdp->declBit(c+9785,"sim VexRiscv execute_to_memory_BRANCH_DO", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_55", false,-1);
        vcdp->declBus(c+9777,"sim VexRiscv execute_to_memory_BRANCH_CALC", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_56", false,-1);
        vcdp->declBus(c+9721,"sim VexRiscv execute_to_memory_MUL_LL", false,-1, 31,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_57", false,-1);
        vcdp->declQuad(c+9705,"sim VexRiscv execute_to_memory_MUL_LH", false,-1, 33,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_58", false,-1);
        vcdp->declQuad(c+9689,"sim VexRiscv execute_to_memory_MUL_HL", false,-1, 33,0);
        vcdp->declBit(c+7145,"sim VexRiscv when_Pipeline_l124_59", false,-1);
        vcdp->declQuad(c+9489,"sim VexRiscv execute_to_memory_MUL_HH", false,-1, 33,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_60", false,-1);
        vcdp->declQuad(c+9657,"sim VexRiscv memory_to_writeBack_MUL_HH", false,-1, 33,0);
        vcdp->declBit(c+7153,"sim VexRiscv when_Pipeline_l124_61", false,-1);
        vcdp->declQuad(c+9673,"sim VexRiscv memory_to_writeBack_MUL_LOW", false,-1, 51,0);
        vcdp->declBit(c+7825,"sim VexRiscv when_Pipeline_l151", false,-1);
        vcdp->declBit(c+6601,"sim VexRiscv when_Pipeline_l154", false,-1);
        vcdp->declBit(c+6865,"sim VexRiscv when_Pipeline_l151_1", false,-1);
        vcdp->declBit(c+6673,"sim VexRiscv when_Pipeline_l154_1", false,-1);
        vcdp->declBit(c+7833,"sim VexRiscv when_Pipeline_l151_2", false,-1);
        vcdp->declBit(c+6737,"sim VexRiscv when_Pipeline_l154_2", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277", false,-1);
        vcdp->declBit(c+11065,"sim VexRiscv execute_CsrPlugin_csr_3264", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_1", false,-1);
        vcdp->declBit(c+11073,"sim VexRiscv execute_CsrPlugin_csr_768", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_2", false,-1);
        vcdp->declBit(c+11081,"sim VexRiscv execute_CsrPlugin_csr_836", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_3", false,-1);
        vcdp->declBit(c+11089,"sim VexRiscv execute_CsrPlugin_csr_772", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_4", false,-1);
        vcdp->declBit(c+11097,"sim VexRiscv execute_CsrPlugin_csr_773", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_5", false,-1);
        vcdp->declBit(c+11105,"sim VexRiscv execute_CsrPlugin_csr_833", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_6", false,-1);
        vcdp->declBit(c+11113,"sim VexRiscv execute_CsrPlugin_csr_834", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_7", false,-1);
        vcdp->declBit(c+11121,"sim VexRiscv execute_CsrPlugin_csr_835", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_8", false,-1);
        vcdp->declBit(c+11129,"sim VexRiscv execute_CsrPlugin_csr_3008", false,-1);
        vcdp->declBit(c+7137,"sim VexRiscv when_CsrPlugin_l1277_9", false,-1);
        vcdp->declBit(c+11137,"sim VexRiscv execute_CsrPlugin_csr_4032", false,-1);
        vcdp->declBus(c+7841,"sim VexRiscv switch_CsrPlugin_l723", false,-1, 1,0);
        vcdp->declBit(c+12345,"sim VexRiscv when_CsrPlugin_l1310", false,-1);
        vcdp->declBit(c+11145,"sim VexRiscv when_CsrPlugin_l1315", false,-1);
        vcdp->declBit(c+7849,"sim VexRiscv when_InstructionCache_l239", false,-1);
        vcdp->declBus(c+10289,"sim VexRiscv iBusWishbone_DAT_MISO_regNext", false,-1, 31,0);
        vcdp->declBus(c+10169,"sim VexRiscv dBusWishbone_DAT_MISO_regNext", false,-1, 31,0);
        vcdp->declQuad(c+7857,"sim VexRiscv decode_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declArray(c+7873,"sim VexRiscv decode_SHIFT_CTRL_string", false,-1, 71,0);
        vcdp->declQuad(c+7897,"sim VexRiscv decode_ALU_BITWISE_CTRL_string", false,-1, 39,0);
        vcdp->declBus(c+7913,"sim VexRiscv decode_SRC2_CTRL_string", false,-1, 23,0);
        vcdp->declQuad(c+7921,"sim VexRiscv decode_ALU_CTRL_string", false,-1, 63,0);
        vcdp->declArray(c+7937,"sim VexRiscv decode_SRC1_CTRL_string", false,-1, 95,0);
        vcdp->declQuad(c+11153,"sim VexRiscv memory_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declQuad(c+11169,"sim VexRiscv execute_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declQuad(c+11185,"sim VexRiscv writeBack_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declBus(c+11201,"sim VexRiscv execute_BRANCH_CTRL_string", false,-1, 31,0);
        vcdp->declArray(c+7961,"sim VexRiscv memory_SHIFT_CTRL_string", false,-1, 71,0);
        vcdp->declArray(c+7985,"sim VexRiscv execute_SHIFT_CTRL_string", false,-1, 71,0);
        vcdp->declBus(c+11209,"sim VexRiscv execute_SRC2_CTRL_string", false,-1, 23,0);
        vcdp->declArray(c+8009,"sim VexRiscv execute_SRC1_CTRL_string", false,-1, 95,0);
        vcdp->declQuad(c+11217,"sim VexRiscv execute_ALU_CTRL_string", false,-1, 63,0);
        vcdp->declQuad(c+11233,"sim VexRiscv execute_ALU_BITWISE_CTRL_string", false,-1, 39,0);
        vcdp->declBus(c+8033,"sim VexRiscv decode_BRANCH_CTRL_string", false,-1, 31,0);
        vcdp->declArray(c+8041,"sim VexRiscv decode_to_execute_SRC1_CTRL_string", false,-1, 95,0);
        vcdp->declQuad(c+11217,"sim VexRiscv decode_to_execute_ALU_CTRL_string", false,-1, 63,0);
        vcdp->declBus(c+11209,"sim VexRiscv decode_to_execute_SRC2_CTRL_string", false,-1, 23,0);
        vcdp->declQuad(c+11233,"sim VexRiscv decode_to_execute_ALU_BITWISE_CTRL_string", false,-1, 39,0);
        vcdp->declArray(c+8065,"sim VexRiscv decode_to_execute_SHIFT_CTRL_string", false,-1, 71,0);
        vcdp->declArray(c+8089,"sim VexRiscv execute_to_memory_SHIFT_CTRL_string", false,-1, 71,0);
        vcdp->declBus(c+11201,"sim VexRiscv decode_to_execute_BRANCH_CTRL_string", false,-1, 31,0);
        vcdp->declQuad(c+11169,"sim VexRiscv decode_to_execute_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declQuad(c+11153,"sim VexRiscv execute_to_memory_ENV_CTRL_string", false,-1, 39,0);
        vcdp->declQuad(c+11185,"sim VexRiscv memory_to_writeBack_ENV_CTRL_string", false,-1, 39,0);
        {int i; for (i=0; i<32; i++) {
                vcdp->declBus(c+12057+i*1,"sim VexRiscv RegFilePlugin_regFile", true,(i+0), 31,0);}}
        vcdp->declBit(c+5993,"sim VexRiscv IBusCachedPlugin_cache io_flush", false,-1);
        vcdp->declBit(c+6001,"sim VexRiscv IBusCachedPlugin_cache io_cpu_prefetch_isValid", false,-1);
        vcdp->declBit(c+6065,"sim VexRiscv IBusCachedPlugin_cache io_cpu_prefetch_haltIt", false,-1);
        vcdp->declBus(c+7001,"sim VexRiscv IBusCachedPlugin_cache io_cpu_prefetch_pc", false,-1, 31,0);
        vcdp->declBit(c+9297,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_isValid", false,-1);
        vcdp->declBit(c+6009,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_isStuck", false,-1);
        vcdp->declBit(c+12409,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_isRemoved", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_pc", false,-1, 31,0);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_data", false,-1, 31,0);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+11993,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_isIoAccess", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_isPaging", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_allowRead", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_allowWrite", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_allowExecute", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_exception", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_refilling", false,-1);
        vcdp->declBit(c+12505,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_mmuRsp_bypassTranslation", false,-1);
        vcdp->declBus(c+11953,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+6017,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_isValid", false,-1);
        vcdp->declBit(c+6009,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_isStuck", false,-1);
        vcdp->declBus(c+10033,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_pc", false,-1, 31,0);
        vcdp->declBus(c+9417,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_physicalAddress", false,-1, 31,0);
        vcdp->declBus(c+9401,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_data", false,-1, 31,0);
        vcdp->declBit(c+9409,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_cacheMiss", false,-1);
        vcdp->declBit(c+9377,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_error", false,-1);
        vcdp->declBit(c+9385,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_mmuRefilling", false,-1);
        vcdp->declBit(c+9393,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_mmuException", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache io_cpu_decode_isUser", false,-1);
        vcdp->declBit(c+6025,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fill_valid", false,-1);
        vcdp->declBus(c+9417,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fill_payload", false,-1, 31,0);
        vcdp->declBit(c+6073,"sim VexRiscv IBusCachedPlugin_cache io_mem_cmd_valid", false,-1);
        vcdp->declBit(c+7161,"sim VexRiscv IBusCachedPlugin_cache io_mem_cmd_ready", false,-1);
        vcdp->declBus(c+9425,"sim VexRiscv IBusCachedPlugin_cache io_mem_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+12489,"sim VexRiscv IBusCachedPlugin_cache io_mem_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+10281,"sim VexRiscv IBusCachedPlugin_cache io_mem_rsp_valid", false,-1);
        vcdp->declBus(c+10289,"sim VexRiscv IBusCachedPlugin_cache io_mem_rsp_payload_data", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache io_mem_rsp_payload_error", false,-1);
        vcdp->declBit(c+11881,"sim VexRiscv IBusCachedPlugin_cache clk", false,-1);
        vcdp->declBit(c+5985,"sim VexRiscv IBusCachedPlugin_cache reset", false,-1);
        vcdp->declBit(c+8113,"sim VexRiscv IBusCachedPlugin_cache lineLoader_fire", false,-1);
        vcdp->declBit(c+11249,"sim VexRiscv IBusCachedPlugin_cache lineLoader_valid", false,-1);
        vcdp->declBus(c+11257,"sim VexRiscv IBusCachedPlugin_cache lineLoader_address", false,-1, 31,0);
        vcdp->declBit(c+11265,"sim VexRiscv IBusCachedPlugin_cache lineLoader_hadError", false,-1);
        vcdp->declBit(c+11273,"sim VexRiscv IBusCachedPlugin_cache lineLoader_flushPending", false,-1);
        vcdp->declBus(c+11281,"sim VexRiscv IBusCachedPlugin_cache lineLoader_flushCounter", false,-1, 7,0);
        vcdp->declBit(c+11289,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l338", false,-1);
        vcdp->declBit(c+11297,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l342", false,-1);
        vcdp->declBit(c+8121,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l351", false,-1);
        vcdp->declBit(c+11305,"sim VexRiscv IBusCachedPlugin_cache lineLoader_cmdSent", false,-1);
        vcdp->declBit(c+7161,"sim VexRiscv IBusCachedPlugin_cache io_mem_cmd_fire", false,-1);
        vcdp->declBit(c+11313,"sim VexRiscv IBusCachedPlugin_cache when_Utils_l515", false,-1);
        vcdp->declBit(c+8129,"sim VexRiscv IBusCachedPlugin_cache lineLoader_wayToAllocate_willIncrement", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv IBusCachedPlugin_cache lineLoader_wayToAllocate_willClear", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv IBusCachedPlugin_cache lineLoader_wayToAllocate_willOverflowIfInc", false,-1);
        vcdp->declBit(c+8129,"sim VexRiscv IBusCachedPlugin_cache lineLoader_wayToAllocate_willOverflow", false,-1);
        vcdp->declBus(c+11321,"sim VexRiscv IBusCachedPlugin_cache lineLoader_wordIndex", false,-1, 2,0);
        vcdp->declBit(c+8137,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_valid", false,-1);
        vcdp->declBus(c+11329,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_address", false,-1, 6,0);
        vcdp->declBit(c+11337,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_valid", false,-1);
        vcdp->declBit(c+11265,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_error", false,-1);
        vcdp->declBus(c+11345,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_tag_0_payload_data_address", false,-1, 19,0);
        vcdp->declBit(c+10281,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_data_0_valid", false,-1);
        vcdp->declBus(c+11353,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_data_0_payload_address", false,-1, 9,0);
        vcdp->declBus(c+10289,"sim VexRiscv IBusCachedPlugin_cache lineLoader_write_data_0_payload_data", false,-1, 31,0);
        vcdp->declBit(c+11361,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l401", false,-1);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache fetchStage_read_banksValue_0_dataMem", false,-1, 31,0);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache fetchStage_read_banksValue_0_data", false,-1, 31,0);
        vcdp->declBit(c+11369,"sim VexRiscv IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_valid", false,-1);
        vcdp->declBit(c+11377,"sim VexRiscv IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_error", false,-1);
        vcdp->declBus(c+11385,"sim VexRiscv IBusCachedPlugin_cache fetchStage_read_waysValues_0_tag_address", false,-1, 19,0);
        vcdp->declBit(c+12313,"sim VexRiscv IBusCachedPlugin_cache fetchStage_hit_hits_0", false,-1);
        vcdp->declBit(c+12313,"sim VexRiscv IBusCachedPlugin_cache fetchStage_hit_valid", false,-1);
        vcdp->declBit(c+11377,"sim VexRiscv IBusCachedPlugin_cache fetchStage_hit_error", false,-1);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache fetchStage_hit_data", false,-1, 31,0);
        vcdp->declBus(c+9369,"sim VexRiscv IBusCachedPlugin_cache fetchStage_hit_word", false,-1, 31,0);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l435", false,-1);
        vcdp->declBus(c+9401,"sim VexRiscv IBusCachedPlugin_cache io_cpu_fetch_data_regNextWhen", false,-1, 31,0);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l459", false,-1);
        vcdp->declBus(c+9417,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+11393,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_isIoAccess", false,-1);
        vcdp->declBit(c+11401,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_isPaging", false,-1);
        vcdp->declBit(c+11409,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_allowRead", false,-1);
        vcdp->declBit(c+11417,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_allowWrite", false,-1);
        vcdp->declBit(c+11425,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_allowExecute", false,-1);
        vcdp->declBit(c+11433,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_exception", false,-1);
        vcdp->declBit(c+9385,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_refilling", false,-1);
        vcdp->declBit(c+11441,"sim VexRiscv IBusCachedPlugin_cache decodeStage_mmuRsp_bypassTranslation", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l459_1", false,-1);
        vcdp->declBit(c+11449,"sim VexRiscv IBusCachedPlugin_cache decodeStage_hit_valid", false,-1);
        vcdp->declBit(c+7089,"sim VexRiscv IBusCachedPlugin_cache when_InstructionCache_l459_2", false,-1);
        vcdp->declBit(c+11457,"sim VexRiscv IBusCachedPlugin_cache decodeStage_hit_error", false,-1);
        vcdp->declBit(c+6033,"sim VexRiscv dataCache_1 io_cpu_execute_isValid", false,-1);
        vcdp->declBus(c+6041,"sim VexRiscv dataCache_1 io_cpu_execute_address", false,-1, 31,0);
        vcdp->declBit(c+6081,"sim VexRiscv dataCache_1 io_cpu_execute_haltIt", false,-1);
        vcdp->declBit(c+10009,"sim VexRiscv dataCache_1 io_cpu_execute_args_wr", false,-1);
        vcdp->declBus(c+10433,"sim VexRiscv dataCache_1 io_cpu_execute_args_size", false,-1, 1,0);
        vcdp->declBit(c+9977,"sim VexRiscv dataCache_1 io_cpu_execute_args_totalyConsistent", false,-1);
        vcdp->declBit(c+9433,"sim VexRiscv dataCache_1 io_cpu_execute_refilling", false,-1);
        vcdp->declBit(c+9305,"sim VexRiscv dataCache_1 io_cpu_memory_isValid", false,-1);
        vcdp->declBit(c+6713,"sim VexRiscv dataCache_1 io_cpu_memory_isStuck", false,-1);
        vcdp->declBit(c+9441,"sim VexRiscv dataCache_1 io_cpu_memory_isWrite", false,-1);
        vcdp->declBus(c+9313,"sim VexRiscv dataCache_1 io_cpu_memory_address", false,-1, 31,0);
        vcdp->declBus(c+9313,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+9321,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_isIoAccess", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_isPaging", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_allowRead", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_allowWrite", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_allowExecute", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_exception", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_refilling", false,-1);
        vcdp->declBit(c+12521,"sim VexRiscv dataCache_1 io_cpu_memory_mmuRsp_bypassTranslation", false,-1);
        vcdp->declBit(c+6049,"sim VexRiscv dataCache_1 io_cpu_writeBack_isValid", false,-1);
        vcdp->declBit(c+6721,"sim VexRiscv dataCache_1 io_cpu_writeBack_isStuck", false,-1);
        vcdp->declBit(c+6785,"sim VexRiscv dataCache_1 io_cpu_writeBack_isFiring", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_cpu_writeBack_isUser", false,-1);
        vcdp->declBit(c+6089,"sim VexRiscv dataCache_1 io_cpu_writeBack_haltIt", false,-1);
        vcdp->declBit(c+9449,"sim VexRiscv dataCache_1 io_cpu_writeBack_isWrite", false,-1);
        vcdp->declBus(c+9329,"sim VexRiscv dataCache_1 io_cpu_writeBack_storeData", false,-1, 31,0);
        vcdp->declBus(c+6097,"sim VexRiscv dataCache_1 io_cpu_writeBack_data", false,-1, 31,0);
        vcdp->declBus(c+9337,"sim VexRiscv dataCache_1 io_cpu_writeBack_address", false,-1, 31,0);
        vcdp->declBit(c+6105,"sim VexRiscv dataCache_1 io_cpu_writeBack_mmuException", false,-1);
        vcdp->declBit(c+6113,"sim VexRiscv dataCache_1 io_cpu_writeBack_unalignedAccess", false,-1);
        vcdp->declBit(c+6121,"sim VexRiscv dataCache_1 io_cpu_writeBack_accessError", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_cpu_writeBack_keepMemRspData", false,-1);
        vcdp->declBit(c+12417,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_SW", false,-1);
        vcdp->declBit(c+12425,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_SR", false,-1);
        vcdp->declBit(c+12433,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_SO", false,-1);
        vcdp->declBit(c+12441,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_SI", false,-1);
        vcdp->declBit(c+12449,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_PW", false,-1);
        vcdp->declBit(c+12457,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_PR", false,-1);
        vcdp->declBit(c+12465,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_PO", false,-1);
        vcdp->declBit(c+12473,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_PI", false,-1);
        vcdp->declBus(c+12481,"sim VexRiscv dataCache_1 io_cpu_writeBack_fence_FM", false,-1, 3,0);
        vcdp->declBit(c+12497,"sim VexRiscv dataCache_1 io_cpu_writeBack_exclusiveOk", false,-1);
        vcdp->declBit(c+6137,"sim VexRiscv dataCache_1 io_cpu_redo", false,-1);
        vcdp->declBit(c+6057,"sim VexRiscv dataCache_1 io_cpu_flush_valid", false,-1);
        vcdp->declBit(c+6129,"sim VexRiscv dataCache_1 io_cpu_flush_ready", false,-1);
        vcdp->declBit(c+9345,"sim VexRiscv dataCache_1 io_cpu_flush_payload_singleLine", false,-1);
        vcdp->declBus(c+9353,"sim VexRiscv dataCache_1 io_cpu_flush_payload_lineId", false,-1, 6,0);
        vcdp->declBit(c+6145,"sim VexRiscv dataCache_1 io_mem_cmd_valid", false,-1);
        vcdp->declBit(c+9361,"sim VexRiscv dataCache_1 io_mem_cmd_ready", false,-1);
        vcdp->declBit(c+6153,"sim VexRiscv dataCache_1 io_mem_cmd_payload_wr", false,-1);
        vcdp->declBit(c+9457,"sim VexRiscv dataCache_1 io_mem_cmd_payload_uncached", false,-1);
        vcdp->declBus(c+6161,"sim VexRiscv dataCache_1 io_mem_cmd_payload_address", false,-1, 31,0);
        vcdp->declBus(c+9329,"sim VexRiscv dataCache_1 io_mem_cmd_payload_data", false,-1, 31,0);
        vcdp->declBus(c+9465,"sim VexRiscv dataCache_1 io_mem_cmd_payload_mask", false,-1, 3,0);
        vcdp->declBus(c+6169,"sim VexRiscv dataCache_1 io_mem_cmd_payload_size", false,-1, 2,0);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 io_mem_cmd_payload_last", false,-1);
        vcdp->declBit(c+10161,"sim VexRiscv dataCache_1 io_mem_rsp_valid", false,-1);
        vcdp->declBit(c+12513,"sim VexRiscv dataCache_1 io_mem_rsp_payload_last", false,-1);
        vcdp->declBus(c+10169,"sim VexRiscv dataCache_1 io_mem_rsp_payload_data", false,-1, 31,0);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 io_mem_rsp_payload_error", false,-1);
        vcdp->declBit(c+11881,"sim VexRiscv dataCache_1 clk", false,-1);
        vcdp->declBit(c+5985,"sim VexRiscv dataCache_1 reset", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 haltCpu", false,-1);
        vcdp->declBit(c+8145,"sim VexRiscv dataCache_1 tagsReadCmd_valid", false,-1);
        vcdp->declBus(c+8153,"sim VexRiscv dataCache_1 tagsReadCmd_payload", false,-1, 6,0);
        vcdp->declBit(c+8161,"sim VexRiscv dataCache_1 tagsWriteCmd_valid", false,-1);
        vcdp->declBus(c+8169,"sim VexRiscv dataCache_1 tagsWriteCmd_payload_way", false,-1, 0,0);
        vcdp->declBus(c+8177,"sim VexRiscv dataCache_1 tagsWriteCmd_payload_address", false,-1, 6,0);
        vcdp->declBit(c+8185,"sim VexRiscv dataCache_1 tagsWriteCmd_payload_data_valid", false,-1);
        vcdp->declBit(c+8193,"sim VexRiscv dataCache_1 tagsWriteCmd_payload_data_error", false,-1);
        vcdp->declBus(c+8201,"sim VexRiscv dataCache_1 tagsWriteCmd_payload_data_address", false,-1, 19,0);
        vcdp->declBit(c+11465,"sim VexRiscv dataCache_1 tagsWriteLastCmd_valid", false,-1);
        vcdp->declBus(c+11473,"sim VexRiscv dataCache_1 tagsWriteLastCmd_payload_way", false,-1, 0,0);
        vcdp->declBus(c+11481,"sim VexRiscv dataCache_1 tagsWriteLastCmd_payload_address", false,-1, 6,0);
        vcdp->declBit(c+11489,"sim VexRiscv dataCache_1 tagsWriteLastCmd_payload_data_valid", false,-1);
        vcdp->declBit(c+11497,"sim VexRiscv dataCache_1 tagsWriteLastCmd_payload_data_error", false,-1);
        vcdp->declBus(c+11505,"sim VexRiscv dataCache_1 tagsWriteLastCmd_payload_data_address", false,-1, 19,0);
        vcdp->declBit(c+8209,"sim VexRiscv dataCache_1 dataReadCmd_valid", false,-1);
        vcdp->declBus(c+8217,"sim VexRiscv dataCache_1 dataReadCmd_payload", false,-1, 9,0);
        vcdp->declBit(c+8225,"sim VexRiscv dataCache_1 dataWriteCmd_valid", false,-1);
        vcdp->declBus(c+8233,"sim VexRiscv dataCache_1 dataWriteCmd_payload_way", false,-1, 0,0);
        vcdp->declBus(c+8241,"sim VexRiscv dataCache_1 dataWriteCmd_payload_address", false,-1, 9,0);
        vcdp->declBus(c+8249,"sim VexRiscv dataCache_1 dataWriteCmd_payload_data", false,-1, 31,0);
        vcdp->declBus(c+8257,"sim VexRiscv dataCache_1 dataWriteCmd_payload_mask", false,-1, 3,0);
        vcdp->declBit(c+11513,"sim VexRiscv dataCache_1 ways_0_tagsReadRsp_valid", false,-1);
        vcdp->declBit(c+11521,"sim VexRiscv dataCache_1 ways_0_tagsReadRsp_error", false,-1);
        vcdp->declBus(c+11529,"sim VexRiscv dataCache_1 ways_0_tagsReadRsp_address", false,-1, 19,0);
        vcdp->declBus(c+11537,"sim VexRiscv dataCache_1 ways_0_dataReadRspMem", false,-1, 31,0);
        vcdp->declBus(c+11537,"sim VexRiscv dataCache_1 ways_0_dataReadRsp", false,-1, 31,0);
        vcdp->declBit(c+8265,"sim VexRiscv dataCache_1 when_DataCache_l642", false,-1);
        vcdp->declBit(c+8273,"sim VexRiscv dataCache_1 when_DataCache_l645", false,-1);
        vcdp->declBit(c+8281,"sim VexRiscv dataCache_1 when_DataCache_l664", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 rspSync", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 rspLast", false,-1);
        vcdp->declBit(c+11545,"sim VexRiscv dataCache_1 memCmdSent", false,-1);
        vcdp->declBit(c+8289,"sim VexRiscv dataCache_1 io_mem_cmd_fire", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l686", false,-1);
        vcdp->declBus(c+8297,"sim VexRiscv dataCache_1 stage0_mask", false,-1, 3,0);
        vcdp->declBus(c+8305,"sim VexRiscv dataCache_1 stage0_dataColisions", false,-1, 0,0);
        vcdp->declBus(c+12345,"sim VexRiscv dataCache_1 stage0_wayInvalidate", false,-1, 0,0);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stage0_isAmo", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv dataCache_1 when_DataCache_l771", false,-1);
        vcdp->declBit(c+9441,"sim VexRiscv dataCache_1 stageA_request_wr", false,-1);
        vcdp->declBus(c+11553,"sim VexRiscv dataCache_1 stageA_request_size", false,-1, 1,0);
        vcdp->declBit(c+11561,"sim VexRiscv dataCache_1 stageA_request_totalyConsistent", false,-1);
        vcdp->declBit(c+7145,"sim VexRiscv dataCache_1 when_DataCache_l771_1", false,-1);
        vcdp->declBus(c+11569,"sim VexRiscv dataCache_1 stageA_mask", false,-1, 3,0);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageA_isAmo", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageA_isLrsc", false,-1);
        vcdp->declBus(c+11577,"sim VexRiscv dataCache_1 stageA_wayHits", false,-1, 0,0);
        vcdp->declBit(c+7145,"sim VexRiscv dataCache_1 when_DataCache_l771_2", false,-1);
        vcdp->declBus(c+11585,"sim VexRiscv dataCache_1 stageA_wayInvalidate", false,-1, 0,0);
    }
}

void Vsim::traceInitThis__6(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+7145,"sim VexRiscv dataCache_1 when_DataCache_l771_3", false,-1);
        vcdp->declBus(c+11593,"sim VexRiscv dataCache_1 stage0_dataColisions_regNextWhen", false,-1, 0,0);
        vcdp->declBus(c+8313,"sim VexRiscv dataCache_1 stageA_dataColisions", false,-1, 0,0);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l822", false,-1);
        vcdp->declBit(c+9449,"sim VexRiscv dataCache_1 stageB_request_wr", false,-1);
        vcdp->declBus(c+11601,"sim VexRiscv dataCache_1 stageB_request_size", false,-1, 1,0);
        vcdp->declBit(c+11609,"sim VexRiscv dataCache_1 stageB_request_totalyConsistent", false,-1);
        vcdp->declBit(c+8321,"sim VexRiscv dataCache_1 stageB_mmuRspFreeze", false,-1);
        vcdp->declBit(c+8329,"sim VexRiscv dataCache_1 when_DataCache_l824", false,-1);
        vcdp->declBus(c+11617,"sim VexRiscv dataCache_1 stageB_mmuRsp_physicalAddress", false,-1, 31,0);
        vcdp->declBit(c+9457,"sim VexRiscv dataCache_1 stageB_mmuRsp_isIoAccess", false,-1);
        vcdp->declBit(c+11625,"sim VexRiscv dataCache_1 stageB_mmuRsp_isPaging", false,-1);
        vcdp->declBit(c+11633,"sim VexRiscv dataCache_1 stageB_mmuRsp_allowRead", false,-1);
        vcdp->declBit(c+11641,"sim VexRiscv dataCache_1 stageB_mmuRsp_allowWrite", false,-1);
        vcdp->declBit(c+11649,"sim VexRiscv dataCache_1 stageB_mmuRsp_allowExecute", false,-1);
        vcdp->declBit(c+11657,"sim VexRiscv dataCache_1 stageB_mmuRsp_exception", false,-1);
        vcdp->declBit(c+11665,"sim VexRiscv dataCache_1 stageB_mmuRsp_refilling", false,-1);
        vcdp->declBit(c+11673,"sim VexRiscv dataCache_1 stageB_mmuRsp_bypassTranslation", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l821", false,-1);
        vcdp->declBit(c+11681,"sim VexRiscv dataCache_1 stageB_tagsReadRsp_0_valid", false,-1);
        vcdp->declBit(c+11689,"sim VexRiscv dataCache_1 stageB_tagsReadRsp_0_error", false,-1);
        vcdp->declBus(c+11697,"sim VexRiscv dataCache_1 stageB_tagsReadRsp_0_address", false,-1, 19,0);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l821_1", false,-1);
        vcdp->declBus(c+11705,"sim VexRiscv dataCache_1 stageB_dataReadRsp_0", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l820", false,-1);
        vcdp->declBus(c+11713,"sim VexRiscv dataCache_1 stageB_wayInvalidate", false,-1, 0,0);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_consistancyHazard", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l820_1", false,-1);
        vcdp->declBus(c+11721,"sim VexRiscv dataCache_1 stageB_dataColisions", false,-1, 0,0);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l820_2", false,-1);
        vcdp->declBit(c+11729,"sim VexRiscv dataCache_1 stageB_unaligned", false,-1);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l820_3", false,-1);
        vcdp->declBus(c+11737,"sim VexRiscv dataCache_1 stageB_waysHitsBeforeInvalidate", false,-1, 0,0);
        vcdp->declBus(c+8337,"sim VexRiscv dataCache_1 stageB_waysHits", false,-1, 0,0);
        vcdp->declBit(c+8345,"sim VexRiscv dataCache_1 stageB_waysHit", false,-1);
        vcdp->declBus(c+11705,"sim VexRiscv dataCache_1 stageB_dataMux", false,-1, 31,0);
        vcdp->declBit(c+7153,"sim VexRiscv dataCache_1 when_DataCache_l820_4", false,-1);
        vcdp->declBus(c+9465,"sim VexRiscv dataCache_1 stageB_mask", false,-1, 3,0);
        vcdp->declBit(c+8353,"sim VexRiscv dataCache_1 stageB_loaderValid", false,-1);
        vcdp->declBus(c+10169,"sim VexRiscv dataCache_1 stageB_ioMemRspMuxed", false,-1, 31,0);
        vcdp->declBit(c+11745,"sim VexRiscv dataCache_1 stageB_flusher_waitDone", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_flusher_hold", false,-1);
        vcdp->declBus(c+11753,"sim VexRiscv dataCache_1 stageB_flusher_counter", false,-1, 7,0);
        vcdp->declBit(c+11761,"sim VexRiscv dataCache_1 when_DataCache_l850", false,-1);
        vcdp->declBit(c+12321,"sim VexRiscv dataCache_1 when_DataCache_l856", false,-1);
        vcdp->declBit(c+11769,"sim VexRiscv dataCache_1 stageB_flusher_start", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_isAmo", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_isAmoCached", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_isExternalLsrc", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 stageB_isExternalAmo", false,-1);
        vcdp->declBus(c+9329,"sim VexRiscv dataCache_1 stageB_requestDataBypass", false,-1, 31,0);
        vcdp->declBit(c+8361,"sim VexRiscv dataCache_1 stageB_cpuWriteToCache", false,-1);
        vcdp->declBit(c+8369,"sim VexRiscv dataCache_1 when_DataCache_l926", false,-1);
        vcdp->declBit(c+11777,"sim VexRiscv dataCache_1 stageB_badPermissions", false,-1);
        vcdp->declBit(c+8377,"sim VexRiscv dataCache_1 stageB_loadStoreFault", false,-1);
        vcdp->declBit(c+9457,"sim VexRiscv dataCache_1 stageB_bypassCache", false,-1);
        vcdp->declBit(c+11785,"sim VexRiscv dataCache_1 when_DataCache_l995", false,-1);
        vcdp->declBit(c+8385,"sim VexRiscv dataCache_1 when_DataCache_l1004", false,-1);
        vcdp->declBit(c+11793,"sim VexRiscv dataCache_1 when_DataCache_l1009", false,-1);
        vcdp->declBit(c+8393,"sim VexRiscv dataCache_1 when_DataCache_l1020", false,-1);
        vcdp->declBit(c+11801,"sim VexRiscv dataCache_1 when_DataCache_l1032", false,-1);
        vcdp->declBit(c+9457,"sim VexRiscv dataCache_1 when_DataCache_l991", false,-1);
        vcdp->declBit(c+8401,"sim VexRiscv dataCache_1 when_DataCache_l1066", false,-1);
        vcdp->declBit(c+8409,"sim VexRiscv dataCache_1 when_DataCache_l1075", false,-1);
        vcdp->declBit(c+9433,"sim VexRiscv dataCache_1 loader_valid", false,-1);
        vcdp->declBit(c+8417,"sim VexRiscv dataCache_1 loader_counter_willIncrement", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 loader_counter_willClear", false,-1);
        vcdp->declBus(c+8425,"sim VexRiscv dataCache_1 loader_counter_valueNext", false,-1, 2,0);
        vcdp->declBus(c+11809,"sim VexRiscv dataCache_1 loader_counter_value", false,-1, 2,0);
        vcdp->declBit(c+11817,"sim VexRiscv dataCache_1 loader_counter_willOverflowIfInc", false,-1);
        vcdp->declBit(c+8433,"sim VexRiscv dataCache_1 loader_counter_willOverflow", false,-1);
        vcdp->declBus(c+11825,"sim VexRiscv dataCache_1 loader_waysAllocator", false,-1, 0,0);
        vcdp->declBit(c+11833,"sim VexRiscv dataCache_1 loader_error", false,-1);
        vcdp->declBit(c+12345,"sim VexRiscv dataCache_1 loader_kill", false,-1);
        vcdp->declBit(c+11841,"sim VexRiscv dataCache_1 loader_killReg", false,-1);
        vcdp->declBit(c+8441,"sim VexRiscv dataCache_1 when_DataCache_l1090", false,-1);
        vcdp->declBit(c+8433,"sim VexRiscv dataCache_1 loader_done", false,-1);
        vcdp->declBit(c+11849,"sim VexRiscv dataCache_1 when_DataCache_l1118", false,-1);
        vcdp->declBit(c+11857,"sim VexRiscv dataCache_1 loader_valid_regNext", false,-1);
        vcdp->declBit(c+11865,"sim VexRiscv dataCache_1 when_DataCache_l1122", false,-1);
        vcdp->declBit(c+8449,"sim VexRiscv dataCache_1 when_DataCache_l1125", false,-1);
    }
}

void Vsim::traceFullThis__1(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->fullBus(c+1,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed31),2);
        vcdp->fullBit(c+9,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_act_n));
        vcdp->fullBus(c+17,(vlSymsp->TOP__sim.__PVT__main_sdram_ext_dfi_p0_rddata),32);
        vcdp->fullBit(c+25,(vlSymsp->TOP__sim.__PVT__main_sdram_ext_dfi_p0_rddata_valid));
        vcdp->fullBit(c+33,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_aborted_fsm_next_value_ce));
        vcdp->fullBit(c+41,(vlSymsp->TOP__sim__VexRiscv.__PVT__execute_CsrPlugin_illegalInstruction));
        vcdp->fullBit(c+49,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_readable));
        vcdp->fullBus(c+57,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_fifo_out_payload_data),8);
        vcdp->fullBit(c+65,((0x10U != (IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_level0))));
        vcdp->fullBit(c+73,(vlSymsp->TOP__sim.__PVT__main_int_rst));
        vcdp->fullBit(c+81,(vlSymsp->TOP__sim.__PVT__main_soc_rst));
        vcdp->fullBit(c+89,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_reset_storage) 
                                   >> 1U))));
        vcdp->fullBus(c+97,(vlSymsp->TOP__sim.__PVT__main_reset_storage),2);
        vcdp->fullBit(c+105,(vlSymsp->TOP__sim.__PVT__main_reset_re));
        vcdp->fullBus(c+113,(vlSymsp->TOP__sim.__PVT__main_scratch_storage),32);
        vcdp->fullBit(c+121,(vlSymsp->TOP__sim.__PVT__main_scratch_re));
        vcdp->fullBus(c+129,(vlSymsp->TOP__sim.__PVT__main_bus_errors),32);
        vcdp->fullBit(c+137,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_bus_errors_we));
        vcdp->fullBit(c+145,(vlSymsp->TOP__sim.__PVT__main_bus_errors_re));
        vcdp->fullBit(c+153,(vlSymsp->TOP__sim.__PVT__builder_error));
        vcdp->fullBit(c+161,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_soc_rst) 
                                    | ((IData)(vlSymsp->TOP__sim.__PVT__main_reset_storage) 
                                       >> 1U)))));
        vcdp->fullBus(c+169,(vlSymsp->TOP__sim.__PVT__main_interrupt),32);
        vcdp->fullBus(c+177,(vlSymsp->TOP__sim.__PVT__builder_shared_dat_r),32);
        vcdp->fullBit(c+185,(vlSymsp->TOP__sim__VexRiscv.__PVT__iBusWishbone_CYC));
        vcdp->fullBit(c+193,(vlSymsp->TOP__sim__VexRiscv.__PVT__iBusWishbone_STB));
        vcdp->fullBit(c+201,(vlSymsp->TOP__sim.__PVT__main_ibus_ack));
        vcdp->fullBit(c+209,(vlSymsp->TOP__sim.__PVT__main_dbus_ack));
        vcdp->fullBus(c+217,(((5U == (IData)(vlSymsp->TOP__sim__VexRiscv.__PVT__dataCache_1_io_mem_cmd_s2mPipe_rData_size))
                               ? ((IData)(vlSymsp->TOP__sim__VexRiscv.__PVT___zz_dBus_cmd_ready_4)
                                   ? 7U : 2U) : 0U)),3);
        vcdp->fullBus(c+225,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24),30);
        vcdp->fullBus(c+233,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed25),32);
        vcdp->fullBus(c+241,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed26),4);
        vcdp->fullBit(c+249,(((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed27) 
                              & (IData)(vlSymsp->TOP__sim.__PVT__builder_slave_sel))));
        vcdp->fullBit(c+257,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed28));
        vcdp->fullBit(c+265,(vlSymsp->TOP__sim.__PVT__main_simsoc_ram_bus_ack));
        vcdp->fullBit(c+273,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed29));
        vcdp->fullBus(c+281,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed30),3);
        vcdp->fullBus(c+289,((0x7fffU & vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24)),15);
        vcdp->fullBus(c+297,(vlSymsp->TOP__sim.__PVT__sram
                             [vlSymsp->TOP__sim.__PVT__sram_adr0]),32);
        vcdp->fullBit(c+305,(vlSymsp->TOP__sim.__PVT__main_ram_bus_ram_bus_cyc));
        vcdp->fullBit(c+313,(vlSymsp->TOP__sim.__PVT__main_ram_bus_ram_bus_ack));
        vcdp->fullBus(c+321,((0x7ffU & vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24)),11);
        vcdp->fullBus(c+329,(vlSymsp->TOP__sim.__PVT__main_ram_we),4);
        vcdp->fullBit(c+337,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_fifo_out_first));
        vcdp->fullBit(c+345,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_fifo_out_last));
        vcdp->fullBit(c+353,(vlSymsp->TOP__sim.__PVT__main_uart_rxtx_re));
        vcdp->fullBus(c+361,((0xffU & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),8);
        vcdp->fullBit(c+369,(vlSymsp->TOP__sim.__PVT__main_uart_rxtx_we));
        vcdp->fullBus(c+377,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_fifo_out_payload_data),8);
        vcdp->fullBit(c+385,((0x10U == (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0))));
        vcdp->fullBit(c+393,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_txfull_we));
        vcdp->fullBit(c+401,(vlSymsp->TOP__sim.__PVT__main_uart_txfull_re));
        vcdp->fullBit(c+409,((1U & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_readable)))));
        vcdp->fullBit(c+417,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_rxempty_we));
        vcdp->fullBit(c+425,(vlSymsp->TOP__sim.__PVT__main_uart_rxempty_re));
        vcdp->fullBit(c+433,((1U & (((IData)(vlSymsp->TOP__sim.__PVT__main_uart_pending_status) 
                                     & (IData)(vlSymsp->TOP__sim.__PVT__main_uart_enable_storage)) 
                                    | (((IData)(vlSymsp->TOP__sim.__PVT__main_uart_pending_status) 
                                        & (IData)(vlSymsp->TOP__sim.__PVT__main_uart_enable_storage)) 
                                       >> 1U)))));
        vcdp->fullBit(c+441,((0x10U != (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0))));
        vcdp->fullBit(c+449,(vlSymsp->TOP__sim.__PVT__main_uart_tx_pending));
        vcdp->fullBit(c+457,(vlSymsp->TOP__sim.__PVT__main_uart_tx_clear));
        vcdp->fullBit(c+465,(vlSymsp->TOP__sim.__PVT__main_uart_tx_trigger_d));
        vcdp->fullBit(c+473,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_readable));
        vcdp->fullBit(c+481,(vlSymsp->TOP__sim.__PVT__main_uart_rx_pending));
        vcdp->fullBit(c+489,(vlSymsp->TOP__sim.__PVT__main_uart_rx_clear));
        vcdp->fullBit(c+497,(vlSymsp->TOP__sim.__PVT__main_uart_rx_trigger_d));
        vcdp->fullBus(c+505,(vlSymsp->TOP__sim.__PVT__main_uart_status_status),2);
        vcdp->fullBit(c+513,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_status_we));
        vcdp->fullBit(c+521,(vlSymsp->TOP__sim.__PVT__main_uart_status_re));
        vcdp->fullBus(c+529,(vlSymsp->TOP__sim.__PVT__main_uart_pending_status),2);
        vcdp->fullBit(c+537,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_pending_we));
        vcdp->fullBit(c+545,(vlSymsp->TOP__sim.__PVT__main_uart_pending_re));
        vcdp->fullBus(c+553,(vlSymsp->TOP__sim.__PVT__main_uart_pending_r),2);
        vcdp->fullBit(c+561,((1U & (IData)(vlSymsp->TOP__sim.__PVT__main_uart_enable_storage))));
        vcdp->fullBit(c+569,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_uart_enable_storage) 
                                    >> 1U))));
        vcdp->fullBus(c+577,(vlSymsp->TOP__sim.__PVT__main_uart_enable_storage),2);
        vcdp->fullBit(c+585,(vlSymsp->TOP__sim.__PVT__main_uart_enable_re));
        vcdp->fullBit(c+593,((1U & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_readable)))));
        vcdp->fullBit(c+601,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_txempty_we));
        vcdp->fullBit(c+609,(vlSymsp->TOP__sim.__PVT__main_uart_txempty_re));
        vcdp->fullBit(c+617,((0x10U == (IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_level0))));
        vcdp->fullBit(c+625,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_rxfull_we));
        vcdp->fullBit(c+633,(vlSymsp->TOP__sim.__PVT__main_uart_rxfull_re));
        vcdp->fullBit(c+641,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0))));
        vcdp->fullBus(c+649,((0xffU & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),10);
        vcdp->fullBus(c+657,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0),5);
        vcdp->fullBus(c+665,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_produce),4);
        vcdp->fullBus(c+673,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_consume),4);
        vcdp->fullBus(c+681,(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_wrport_adr),4);
        vcdp->fullBit(c+689,(((IData)(vlSymsp->TOP__sim.__PVT__main_uart_rxtx_re) 
                              & (0x10U != (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0)))));
        vcdp->fullBus(c+697,((0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_level0) 
                                       + (IData)(vlSymsp->TOP__sim.__PVT__main_uart_tx_fifo_readable)))),5);
        vcdp->fullBit(c+705,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_fifo_out_first));
        vcdp->fullBit(c+713,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_fifo_out_last));
        vcdp->fullBit(c+721,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_syncfifo_re));
        vcdp->fullBit(c+729,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_level0))));
        vcdp->fullBus(c+737,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_level0),5);
        vcdp->fullBus(c+745,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_produce),4);
        vcdp->fullBus(c+753,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_consume),4);
        vcdp->fullBus(c+761,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_wrport_adr),4);
        vcdp->fullBit(c+769,(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_do_read));
        vcdp->fullBus(c+777,((0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_level0) 
                                       + (IData)(vlSymsp->TOP__sim.__PVT__main_uart_rx_fifo_readable)))),5);
        vcdp->fullBus(c+785,(vlSymsp->TOP__sim.__PVT__main_timer_load_storage),32);
        vcdp->fullBit(c+793,(vlSymsp->TOP__sim.__PVT__main_timer_load_re));
        vcdp->fullBus(c+801,(vlSymsp->TOP__sim.__PVT__main_timer_reload_storage),32);
        vcdp->fullBit(c+809,(vlSymsp->TOP__sim.__PVT__main_timer_reload_re));
        vcdp->fullBit(c+817,(vlSymsp->TOP__sim.__PVT__main_timer_en_storage));
        vcdp->fullBit(c+825,(vlSymsp->TOP__sim.__PVT__main_timer_en_re));
        vcdp->fullBit(c+833,(vlSymsp->TOP__sim.__PVT__main_timer_update_value_storage));
        vcdp->fullBit(c+841,(vlSymsp->TOP__sim.__PVT__main_timer_update_value_re));
        vcdp->fullBus(c+849,(vlSymsp->TOP__sim.__PVT__main_timer_value_status),32);
        vcdp->fullBit(c+857,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_value_we));
        vcdp->fullBit(c+865,(vlSymsp->TOP__sim.__PVT__main_timer_value_re));
        vcdp->fullBit(c+873,(((IData)(vlSymsp->TOP__sim.__PVT__main_timer_zero_pending) 
                              & (IData)(vlSymsp->TOP__sim.__PVT__main_timer_enable_storage))));
        vcdp->fullBit(c+881,((0U == vlSymsp->TOP__sim.__PVT__main_timer_value)));
        vcdp->fullBit(c+889,(vlSymsp->TOP__sim.__PVT__main_timer_zero_pending));
        vcdp->fullBit(c+897,(vlSymsp->TOP__sim.__PVT__main_timer_zero_clear));
        vcdp->fullBit(c+905,(vlSymsp->TOP__sim.__PVT__main_timer_zero_trigger_d));
        vcdp->fullBit(c+913,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_status_we));
        vcdp->fullBit(c+921,(vlSymsp->TOP__sim.__PVT__main_timer_status_re));
        vcdp->fullBit(c+929,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_pending_we));
        vcdp->fullBit(c+937,(vlSymsp->TOP__sim.__PVT__main_timer_pending_re));
        vcdp->fullBit(c+945,(vlSymsp->TOP__sim.__PVT__main_timer_pending_r));
        vcdp->fullBit(c+953,(vlSymsp->TOP__sim.__PVT__main_timer_enable_storage));
        vcdp->fullBit(c+961,(vlSymsp->TOP__sim.__PVT__main_timer_enable_re));
        vcdp->fullBus(c+969,(vlSymsp->TOP__sim.__PVT__main_timer_value),32);
        vcdp->fullBus(c+977,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_address),13);
        vcdp->fullBus(c+985,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_bank),2);
        vcdp->fullBit(c+993,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_cas_n));
        vcdp->fullBit(c+1001,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_cs_n));
        vcdp->fullBit(c+1009,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_ras_n));
        vcdp->fullBit(c+1017,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_we_n));
        vcdp->fullBit(c+1025,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_cke));
        vcdp->fullBit(c+1033,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_odt));
        vcdp->fullBit(c+1041,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_reset_n));
        vcdp->fullBus(c+1049,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_wrdata),32);
        vcdp->fullBit(c+1057,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_wrdata_en));
        vcdp->fullBus(c+1065,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_wrdata_mask),4);
        vcdp->fullBit(c+1073,(vlSymsp->TOP__sim.__PVT__main_sdram_master_p0_rddata_en));
        vcdp->fullBus(c+1081,(vlSymsp->TOP__sim.__PVT__main_new_banks_read_data3),32);
        vcdp->fullBit(c+1089,(vlSymsp->TOP__sim.__PVT__main_new_banks_read3));
        vcdp->fullBit(c+1097,(vlSymsp->TOP__sim.__PVT__main_activate));
        vcdp->fullBit(c+1105,(vlSymsp->TOP__sim.__PVT__main_precharge));
        vcdp->fullBit(c+1113,(vlSymsp->TOP__sim.__PVT__main_write));
        vcdp->fullBit(c+1121,(vlSymsp->TOP__sim.__PVT__main_read));
        vcdp->fullBit(c+1129,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_activate));
        vcdp->fullBus(c+1137,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_activate_row),13);
        vcdp->fullBit(c+1145,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_precharge));
        vcdp->fullBit(c+1153,(vlSymsp->TOP__sim.__PVT__main_bank_write0));
        vcdp->fullBus(c+1161,(vlSymsp->TOP__sim.__PVT__main_bank_write_col0),9);
        vcdp->fullBit(c+1169,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read));
        vcdp->fullBus(c+1177,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_col),9);
        vcdp->fullBus(c+1185,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_data),32);
        vcdp->fullBit(c+1193,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_active));
        vcdp->fullBus(c+1201,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_row),13);
        vcdp->fullBus(c+1209,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_write_port_adr),22);
        vcdp->fullBus(c+1217,(vlSymsp->TOP__sim.__PVT__mem_1
                              [vlSymsp->TOP__sim.__PVT__mem_1_adr0]),32);
        vcdp->fullBus(c+1225,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_write_port_we),4);
        vcdp->fullBus(c+1233,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_write_port_dat_w),32);
        vcdp->fullBus(c+1241,(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_port_adr),22);
        vcdp->fullBus(c+1249,(vlSymsp->TOP__sim.__PVT__mem_1
                              [vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_port_adr]),32);
        vcdp->fullBus(c+1257,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col0)))),22);
        vcdp->fullBus(c+1265,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_col)))),22);
        vcdp->fullBit(c+1273,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_activate));
        vcdp->fullBus(c+1281,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_activate_row),13);
        vcdp->fullBit(c+1289,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_precharge));
        vcdp->fullBit(c+1297,(vlSymsp->TOP__sim.__PVT__main_bank_write1));
        vcdp->fullBus(c+1305,(vlSymsp->TOP__sim.__PVT__main_bank_write_col1),9);
        vcdp->fullBit(c+1313,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read));
        vcdp->fullBus(c+1321,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_col),9);
        vcdp->fullBus(c+1329,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_data),32);
        vcdp->fullBit(c+1337,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_active));
        vcdp->fullBus(c+1345,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_row),13);
        vcdp->fullBus(c+1353,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_write_port_adr),22);
        vcdp->fullBus(c+1361,(vlSymsp->TOP__sim.__PVT__mem_2
                              [vlSymsp->TOP__sim.__PVT__mem_2_adr0]),32);
        vcdp->fullBus(c+1369,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_write_port_we),4);
        vcdp->fullBus(c+1377,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_write_port_dat_w),32);
        vcdp->fullBus(c+1385,(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_port_adr),22);
        vcdp->fullBus(c+1393,(vlSymsp->TOP__sim.__PVT__mem_2
                              [vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_port_adr]),32);
        vcdp->fullBus(c+1401,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col1)))),22);
        vcdp->fullBus(c+1409,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_col)))),22);
        vcdp->fullBit(c+1417,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_activate));
        vcdp->fullBus(c+1425,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_activate_row),13);
    }
}

void Vsim::traceFullThis__4(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(c+1433,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_precharge));
        vcdp->fullBit(c+1441,(vlSymsp->TOP__sim.__PVT__main_bank_write2));
        vcdp->fullBus(c+1449,(vlSymsp->TOP__sim.__PVT__main_bank_write_col2),9);
        vcdp->fullBit(c+1457,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read));
        vcdp->fullBus(c+1465,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_col),9);
        vcdp->fullBus(c+1473,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_data),32);
        vcdp->fullBit(c+1481,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_active));
        vcdp->fullBus(c+1489,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_row),13);
        vcdp->fullBus(c+1497,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_write_port_adr),22);
        vcdp->fullBus(c+1505,(vlSymsp->TOP__sim.__PVT__mem_3
                              [vlSymsp->TOP__sim.__PVT__mem_3_adr0]),32);
        vcdp->fullBus(c+1513,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_write_port_we),4);
        vcdp->fullBus(c+1521,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_write_port_dat_w),32);
        vcdp->fullBus(c+1529,(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_port_adr),22);
        vcdp->fullBus(c+1537,(vlSymsp->TOP__sim.__PVT__mem_3
                              [vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_port_adr]),32);
        vcdp->fullBus(c+1545,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col2)))),22);
        vcdp->fullBus(c+1553,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_col)))),22);
        vcdp->fullBit(c+1561,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_activate));
        vcdp->fullBus(c+1569,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_activate_row),13);
        vcdp->fullBit(c+1577,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_precharge));
        vcdp->fullBit(c+1585,(vlSymsp->TOP__sim.__PVT__main_bank_write3));
        vcdp->fullBus(c+1593,(vlSymsp->TOP__sim.__PVT__main_bank_write_col3),9);
        vcdp->fullBit(c+1601,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read));
        vcdp->fullBus(c+1609,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_col),9);
        vcdp->fullBus(c+1617,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_data),32);
        vcdp->fullBit(c+1625,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_active));
        vcdp->fullBus(c+1633,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_row),13);
        vcdp->fullBus(c+1641,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_write_port_adr),22);
        vcdp->fullBus(c+1649,(vlSymsp->TOP__sim.__PVT__mem_4
                              [vlSymsp->TOP__sim.__PVT__mem_4_adr0]),32);
        vcdp->fullBus(c+1657,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_write_port_we),4);
        vcdp->fullBus(c+1665,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_write_port_dat_w),32);
        vcdp->fullBus(c+1673,(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_port_adr),22);
        vcdp->fullBus(c+1681,(vlSymsp->TOP__sim.__PVT__mem_4
                              [vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_port_adr]),32);
        vcdp->fullBus(c+1689,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel3_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col3)))),22);
        vcdp->fullBus(c+1697,((0x3fffffU & ((0x7fffffU 
                                             & ((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel3_row) 
                                                << 9U)) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_col)))),22);
        vcdp->fullBit(c+1705,(((((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read) 
                                 | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read)) 
                                | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read)) 
                               | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel3_read))));
        vcdp->fullBus(c+1713,((((vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_data 
                                 | vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_data) 
                                | vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_data) 
                               | vlSymsp->TOP__sim.__PVT__main_bankmodel3_read_data)),32);
        vcdp->fullBit(c+1721,(vlSymsp->TOP__sim.__PVT__main_new_banks_read0));
        vcdp->fullBus(c+1729,(vlSymsp->TOP__sim.__PVT__main_new_banks_read_data0),32);
        vcdp->fullBit(c+1737,(vlSymsp->TOP__sim.__PVT__main_new_banks_read1));
        vcdp->fullBus(c+1745,(vlSymsp->TOP__sim.__PVT__main_new_banks_read_data1),32);
        vcdp->fullBit(c+1753,(vlSymsp->TOP__sim.__PVT__main_new_banks_read2));
        vcdp->fullBus(c+1761,(vlSymsp->TOP__sim.__PVT__main_new_banks_read_data2),32);
        vcdp->fullBus(c+1769,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_address),13);
        vcdp->fullBus(c+1777,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_bank),2);
        vcdp->fullBit(c+1785,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_cas_n));
        vcdp->fullBit(c+1793,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_cs_n));
        vcdp->fullBit(c+1801,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_ras_n));
        vcdp->fullBit(c+1809,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_we_n));
        vcdp->fullBus(c+1817,(vlSymsp->TOP__sim.__PVT__main_sdram_interface_wdata),32);
        vcdp->fullBit(c+1825,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_wrdata_en));
        vcdp->fullBus(c+1833,((0xfU & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_interface_wdata_we)))),4);
        vcdp->fullBit(c+1841,(vlSymsp->TOP__sim.__PVT__main_sdram_dfi_p0_rddata_en));
        vcdp->fullBus(c+1849,(vlSymsp->TOP__sim.__PVT__main_sdram_slave_p0_rddata),32);
        vcdp->fullBit(c+1857,(vlSymsp->TOP__sim.__PVT__main_sdram_slave_p0_rddata_valid));
        vcdp->fullBus(c+1865,(vlSymsp->TOP__sim.__PVT__main_sdram_address_storage),13);
        vcdp->fullBus(c+1873,(vlSymsp->TOP__sim.__PVT__main_sdram_baddress_storage),2);
        vcdp->fullBit(c+1881,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_cas_n));
        vcdp->fullBit(c+1889,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_cs_n));
        vcdp->fullBit(c+1897,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_ras_n));
        vcdp->fullBit(c+1905,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_we_n));
        vcdp->fullBit(c+1913,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_storage) 
                                     >> 1U))));
        vcdp->fullBit(c+1921,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_storage) 
                                     >> 2U))));
        vcdp->fullBit(c+1929,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_storage) 
                                     >> 3U))));
        vcdp->fullBus(c+1937,(vlSymsp->TOP__sim.__PVT__main_sdram_wrdata_storage),32);
        vcdp->fullBit(c+1945,(((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_issue_re) 
                               & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                  >> 4U))));
        vcdp->fullBit(c+1953,(((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_issue_re) 
                               & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                  >> 5U))));
        vcdp->fullBus(c+1961,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_rddata),32);
        vcdp->fullBit(c+1969,(vlSymsp->TOP__sim.__PVT__main_sdram_csr_dfi_p0_rddata_valid));
        vcdp->fullBit(c+1977,((1U & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_storage))));
        vcdp->fullBus(c+1985,(vlSymsp->TOP__sim.__PVT__main_sdram_storage),4);
        vcdp->fullBit(c+1993,(vlSymsp->TOP__sim.__PVT__main_sdram_re));
        vcdp->fullBit(c+2001,((1U & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage))));
        vcdp->fullBit(c+2009,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                     >> 1U))));
        vcdp->fullBit(c+2017,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                     >> 2U))));
        vcdp->fullBit(c+2025,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                     >> 3U))));
        vcdp->fullBit(c+2033,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                     >> 4U))));
        vcdp->fullBit(c+2041,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage) 
                                     >> 5U))));
        vcdp->fullBus(c+2049,(vlSymsp->TOP__sim.__PVT__main_sdram_command_storage),6);
        vcdp->fullBit(c+2057,(vlSymsp->TOP__sim.__PVT__main_sdram_command_re));
        vcdp->fullBit(c+2065,(vlSymsp->TOP__sim.__PVT__main_sdram_command_issue_re));
        vcdp->fullBit(c+2073,((1U & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)));
        vcdp->fullBit(c+2081,(vlSymsp->TOP__sim.__PVT__main_sdram_command_issue_we));
        vcdp->fullBit(c+2089,(vlSymsp->TOP__sim.__PVT__main_sdram_address_re));
        vcdp->fullBit(c+2097,(vlSymsp->TOP__sim.__PVT__main_sdram_baddress_re));
        vcdp->fullBit(c+2105,(vlSymsp->TOP__sim.__PVT__main_sdram_wrdata_re));
        vcdp->fullBus(c+2113,(vlSymsp->TOP__sim.__PVT__main_sdram_rddata_status),32);
        vcdp->fullBit(c+2121,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_rddata_we));
        vcdp->fullBit(c+2129,(vlSymsp->TOP__sim.__PVT__main_sdram_rddata_re));
        vcdp->fullBit(c+2137,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed14));
        vcdp->fullBit(c+2145,((8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_level))));
        vcdp->fullBit(c+2153,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed13));
        vcdp->fullBus(c+2161,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed12),22);
        vcdp->fullBit(c+2169,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_lock));
        vcdp->fullBit(c+2177,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_wdata_ready));
        vcdp->fullBit(c+2185,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_rdata_valid));
        vcdp->fullBit(c+2193,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed17));
        vcdp->fullBit(c+2201,((8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_level))));
        vcdp->fullBit(c+2209,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed16));
        vcdp->fullBus(c+2217,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed15),22);
        vcdp->fullBit(c+2225,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_lock));
        vcdp->fullBit(c+2233,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_wdata_ready));
        vcdp->fullBit(c+2241,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_rdata_valid));
        vcdp->fullBit(c+2249,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed20));
        vcdp->fullBit(c+2257,((8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_level))));
        vcdp->fullBit(c+2265,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed19));
        vcdp->fullBus(c+2273,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed18),22);
        vcdp->fullBit(c+2281,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_lock));
        vcdp->fullBit(c+2289,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_wdata_ready));
        vcdp->fullBit(c+2297,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_rdata_valid));
        vcdp->fullBit(c+2305,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed23));
        vcdp->fullBit(c+2313,((8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_level))));
        vcdp->fullBit(c+2321,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed22));
        vcdp->fullBus(c+2329,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed21),22);
        vcdp->fullBit(c+2337,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_lock));
        vcdp->fullBit(c+2345,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_wdata_ready));
        vcdp->fullBit(c+2353,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_rdata_valid));
        vcdp->fullBus(c+2361,(vlSymsp->TOP__sim.__PVT__main_sdram_interface_wdata_we),4);
        vcdp->fullBit(c+2369,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_valid));
        vcdp->fullBit(c+2377,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_ready));
        vcdp->fullBit(c+2385,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_last));
        vcdp->fullBus(c+2393,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_payload_a),13);
        vcdp->fullBus(c+2401,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_payload_ba),2);
        vcdp->fullBit(c+2409,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_payload_cas));
        vcdp->fullBit(c+2417,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_payload_ras));
        vcdp->fullBit(c+2425,(vlSymsp->TOP__sim.__PVT__main_sdram_cmd_payload_we));
        vcdp->fullBit(c+2433,(vlSymsp->TOP__sim.__PVT__main_sdram_postponer_req_o));
        vcdp->fullBit(c+2441,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_timer_count1))));
        vcdp->fullBit(c+2449,((0U == (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_timer_count1))));
        vcdp->fullBus(c+2457,(vlSymsp->TOP__sim.__PVT__main_sdram_timer_count1),10);
        vcdp->fullBit(c+2465,(vlSymsp->TOP__sim.__PVT__main_sdram_postponer_count));
        vcdp->fullBit(c+2473,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_start0));
        vcdp->fullBit(c+2481,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_done0));
        vcdp->fullBit(c+2489,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_start1));
        vcdp->fullBit(c+2497,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_done1));
        vcdp->fullBus(c+2505,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_counter),4);
        vcdp->fullBit(c+2513,(vlSymsp->TOP__sim.__PVT__main_sdram_sequencer_count));
        vcdp->fullBit(c+2521,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_refresh_gnt));
        vcdp->fullBit(c+2529,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_valid));
        vcdp->fullBit(c+2537,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_ready));
        vcdp->fullBus(c+2545,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_a),13);
        vcdp->fullBit(c+2553,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_cas));
        vcdp->fullBit(c+2561,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_ras));
        vcdp->fullBit(c+2569,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_we));
        vcdp->fullBit(c+2577,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_is_cmd));
        vcdp->fullBit(c+2585,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_is_read));
        vcdp->fullBit(c+2593,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_is_write));
        vcdp->fullBit(c+2601,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_auto_precharge));
        vcdp->fullBit(c+2609,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_level))));
        vcdp->fullBit(c+2617,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_valid)) 
                                     | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_source_source_ready)))));
        vcdp->fullBit(c+2625,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_fifo_out_first));
        vcdp->fullBit(c+2633,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_fifo_out_last));
        vcdp->fullBit(c+2641,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_fifo_out_payload_we));
        vcdp->fullBus(c+2649,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_fifo_out_payload_addr),22);
        vcdp->fullBus(c+2657,(((vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed12 
                                << 1U) | (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed13))),25);
        vcdp->fullBus(c+2665,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_rdport_dat_r),25);
        vcdp->fullBus(c+2673,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_level),4);
        vcdp->fullBus(c+2681,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_produce),3);
        vcdp->fullBus(c+2689,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_consume),3);
        vcdp->fullBus(c+2697,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_wrport_adr),3);
        vcdp->fullBit(c+2705,(((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed14) 
                               & (8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_level)))));
        vcdp->fullBit(c+2713,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_do_read));
        vcdp->fullBit(c+2721,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_valid));
        vcdp->fullBit(c+2729,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_source_source_ready));
        vcdp->fullBit(c+2737,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_first));
        vcdp->fullBit(c+2745,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_last));
        vcdp->fullBit(c+2753,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_payload_we));
        vcdp->fullBus(c+2761,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_pipe_valid_source_payload_addr),22);
        vcdp->fullBus(c+2769,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row),13);
        vcdp->fullBit(c+2777,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_opened));
        vcdp->fullBit(c+2785,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_hit));
        vcdp->fullBit(c+2793,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_open));
        vcdp->fullBit(c+2801,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_close));
        vcdp->fullBit(c+2809,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_col_n_addr_sel));
        vcdp->fullBit(c+2817,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_payload_is_write))));
        vcdp->fullBit(c+2825,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_twtpcon_ready));
        vcdp->fullBus(c+2833,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_twtpcon_count),3);
        vcdp->fullBit(c+2841,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_row_open))));
        vcdp->fullBit(c+2849,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_trccon_ready));
        vcdp->fullBus(c+2857,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_trccon_count),3);
    }
}

void Vsim::traceFullThis__6(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->fullBit(c+2865,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_trascon_ready));
        vcdp->fullBus(c+2873,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_trascon_count),3);
        vcdp->fullBit(c+2881,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_refresh_gnt));
        vcdp->fullBit(c+2889,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_valid));
        vcdp->fullBit(c+2897,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_ready));
        vcdp->fullBus(c+2905,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_a),13);
        vcdp->fullBit(c+2913,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_cas));
        vcdp->fullBit(c+2921,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_ras));
        vcdp->fullBit(c+2929,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_we));
        vcdp->fullBit(c+2937,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_is_cmd));
        vcdp->fullBit(c+2945,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_is_read));
        vcdp->fullBit(c+2953,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_is_write));
        vcdp->fullBit(c+2961,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_auto_precharge));
        vcdp->fullBit(c+2969,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_level))));
        vcdp->fullBit(c+2977,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_valid)) 
                                     | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_source_source_ready)))));
        vcdp->fullBit(c+2985,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_fifo_out_first));
        vcdp->fullBit(c+2993,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_fifo_out_last));
        vcdp->fullBit(c+3001,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_fifo_out_payload_we));
        vcdp->fullBus(c+3009,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_fifo_out_payload_addr),22);
        vcdp->fullBus(c+3017,(((vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed15 
                                << 1U) | (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed16))),25);
        vcdp->fullBus(c+3025,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_rdport_dat_r),25);
        vcdp->fullBus(c+3033,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_level),4);
        vcdp->fullBus(c+3041,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_produce),3);
        vcdp->fullBus(c+3049,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_consume),3);
        vcdp->fullBus(c+3057,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_wrport_adr),3);
        vcdp->fullBit(c+3065,(((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed17) 
                               & (8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_level)))));
        vcdp->fullBit(c+3073,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_do_read));
        vcdp->fullBit(c+3081,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_valid));
        vcdp->fullBit(c+3089,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_source_source_ready));
        vcdp->fullBit(c+3097,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_first));
        vcdp->fullBit(c+3105,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_last));
        vcdp->fullBit(c+3113,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_payload_we));
        vcdp->fullBus(c+3121,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_pipe_valid_source_payload_addr),22);
        vcdp->fullBus(c+3129,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row),13);
        vcdp->fullBit(c+3137,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_opened));
        vcdp->fullBit(c+3145,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_hit));
        vcdp->fullBit(c+3153,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_open));
        vcdp->fullBit(c+3161,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_close));
        vcdp->fullBit(c+3169,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_col_n_addr_sel));
        vcdp->fullBit(c+3177,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_payload_is_write))));
        vcdp->fullBit(c+3185,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_twtpcon_ready));
        vcdp->fullBus(c+3193,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_twtpcon_count),3);
        vcdp->fullBit(c+3201,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_row_open))));
        vcdp->fullBit(c+3209,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_trccon_ready));
        vcdp->fullBus(c+3217,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_trccon_count),3);
        vcdp->fullBit(c+3225,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_trascon_ready));
        vcdp->fullBus(c+3233,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_trascon_count),3);
        vcdp->fullBit(c+3241,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_refresh_gnt));
        vcdp->fullBit(c+3249,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_valid));
        vcdp->fullBit(c+3257,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_ready));
        vcdp->fullBus(c+3265,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_a),13);
        vcdp->fullBit(c+3273,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_cas));
        vcdp->fullBit(c+3281,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_ras));
        vcdp->fullBit(c+3289,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_we));
        vcdp->fullBit(c+3297,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_is_cmd));
        vcdp->fullBit(c+3305,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_is_read));
        vcdp->fullBit(c+3313,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_is_write));
        vcdp->fullBit(c+3321,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_auto_precharge));
        vcdp->fullBit(c+3329,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_level))));
        vcdp->fullBit(c+3337,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_valid)) 
                                     | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_source_source_ready)))));
        vcdp->fullBit(c+3345,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_fifo_out_first));
        vcdp->fullBit(c+3353,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_fifo_out_last));
        vcdp->fullBit(c+3361,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_fifo_out_payload_we));
        vcdp->fullBus(c+3369,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_fifo_out_payload_addr),22);
        vcdp->fullBus(c+3377,(((vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed18 
                                << 1U) | (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed19))),25);
        vcdp->fullBus(c+3385,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_rdport_dat_r),25);
        vcdp->fullBus(c+3393,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_level),4);
        vcdp->fullBus(c+3401,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_produce),3);
        vcdp->fullBus(c+3409,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_consume),3);
        vcdp->fullBus(c+3417,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_wrport_adr),3);
        vcdp->fullBit(c+3425,(((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed20) 
                               & (8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_level)))));
        vcdp->fullBit(c+3433,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_do_read));
        vcdp->fullBit(c+3441,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_valid));
        vcdp->fullBit(c+3449,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_source_source_ready));
        vcdp->fullBit(c+3457,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_first));
        vcdp->fullBit(c+3465,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_last));
        vcdp->fullBit(c+3473,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_payload_we));
        vcdp->fullBus(c+3481,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_pipe_valid_source_payload_addr),22);
        vcdp->fullBus(c+3489,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row),13);
        vcdp->fullBit(c+3497,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_opened));
        vcdp->fullBit(c+3505,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_hit));
        vcdp->fullBit(c+3513,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_open));
        vcdp->fullBit(c+3521,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_close));
        vcdp->fullBit(c+3529,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_col_n_addr_sel));
        vcdp->fullBit(c+3537,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_payload_is_write))));
        vcdp->fullBit(c+3545,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_twtpcon_ready));
        vcdp->fullBus(c+3553,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_twtpcon_count),3);
        vcdp->fullBit(c+3561,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_row_open))));
        vcdp->fullBit(c+3569,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_trccon_ready));
        vcdp->fullBus(c+3577,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_trccon_count),3);
        vcdp->fullBit(c+3585,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_trascon_ready));
        vcdp->fullBus(c+3593,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_trascon_count),3);
        vcdp->fullBit(c+3601,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_refresh_gnt));
        vcdp->fullBit(c+3609,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_valid));
        vcdp->fullBit(c+3617,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_ready));
        vcdp->fullBus(c+3625,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_a),13);
        vcdp->fullBit(c+3633,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_cas));
        vcdp->fullBit(c+3641,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_ras));
        vcdp->fullBit(c+3649,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_we));
        vcdp->fullBit(c+3657,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_is_cmd));
        vcdp->fullBit(c+3665,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_is_read));
        vcdp->fullBit(c+3673,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_is_write));
        vcdp->fullBit(c+3681,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_auto_precharge));
        vcdp->fullBit(c+3689,((0U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_level))));
        vcdp->fullBit(c+3697,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_valid)) 
                                     | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_source_source_ready)))));
        vcdp->fullBit(c+3705,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_fifo_out_first));
        vcdp->fullBit(c+3713,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_fifo_out_last));
        vcdp->fullBit(c+3721,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_fifo_out_payload_we));
        vcdp->fullBus(c+3729,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_fifo_out_payload_addr),22);
        vcdp->fullBus(c+3737,(((vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed21 
                                << 1U) | (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed22))),25);
        vcdp->fullBus(c+3745,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_rdport_dat_r),25);
        vcdp->fullBus(c+3753,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_level),4);
        vcdp->fullBus(c+3761,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_produce),3);
        vcdp->fullBus(c+3769,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_consume),3);
        vcdp->fullBus(c+3777,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_wrport_adr),3);
        vcdp->fullBit(c+3785,(((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed23) 
                               & (8U != (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_level)))));
        vcdp->fullBit(c+3793,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_do_read));
        vcdp->fullBit(c+3801,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_valid));
        vcdp->fullBit(c+3809,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_source_source_ready));
        vcdp->fullBit(c+3817,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_first));
        vcdp->fullBit(c+3825,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_last));
        vcdp->fullBit(c+3833,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_payload_we));
        vcdp->fullBus(c+3841,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_pipe_valid_source_payload_addr),22);
        vcdp->fullBus(c+3849,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row),13);
        vcdp->fullBit(c+3857,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_opened));
        vcdp->fullBit(c+3865,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_hit));
        vcdp->fullBit(c+3873,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_open));
        vcdp->fullBit(c+3881,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_close));
        vcdp->fullBit(c+3889,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_col_n_addr_sel));
        vcdp->fullBit(c+3897,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_payload_is_write))));
        vcdp->fullBit(c+3905,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_twtpcon_ready));
        vcdp->fullBus(c+3913,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_twtpcon_count),3);
        vcdp->fullBit(c+3921,((((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_valid) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_row_open))));
        vcdp->fullBit(c+3929,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_trccon_ready));
        vcdp->fullBus(c+3937,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_trccon_count),3);
        vcdp->fullBit(c+3945,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_trascon_ready));
        vcdp->fullBus(c+3953,(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_trascon_count),3);
        vcdp->fullBit(c+3961,(vlSymsp->TOP__sim.__PVT__main_sdram_trrdcon_ready));
        vcdp->fullBit(c+3969,(vlSymsp->TOP__sim.__PVT__main_sdram_tccdcon_ready));
        vcdp->fullBit(c+3977,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed0));
        vcdp->fullBus(c+3985,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed1),13);
        vcdp->fullBus(c+3993,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed2),2);
        vcdp->fullBit(c+4001,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_cmd_cmd_payload_cas));
        vcdp->fullBit(c+4009,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_cmd_cmd_payload_ras));
        vcdp->fullBit(c+4017,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_cmd_cmd_payload_we));
        vcdp->fullBit(c+4025,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed5));
        vcdp->fullBit(c+4033,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed3));
        vcdp->fullBit(c+4041,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed4));
        vcdp->fullBus(c+4049,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_cmd_valids),4);
        vcdp->fullBus(c+4057,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_cmd_grant),2);
        vcdp->fullBit(c+4065,((1U & (~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed0)))));
        vcdp->fullBit(c+4073,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_want_reads));
        vcdp->fullBit(c+4081,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_want_writes));
        vcdp->fullBit(c+4089,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_want_activates));
        vcdp->fullBit(c+4097,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed6));
        vcdp->fullBit(c+4105,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_ready));
        vcdp->fullBus(c+4113,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed7),13);
        vcdp->fullBus(c+4121,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed8),2);
        vcdp->fullBit(c+4129,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_cas));
        vcdp->fullBit(c+4137,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_ras));
        vcdp->fullBit(c+4145,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_we));
        vcdp->fullBit(c+4153,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed11));
        vcdp->fullBit(c+4161,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed9));
        vcdp->fullBit(c+4169,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed10));
        vcdp->fullBus(c+4177,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_valids),4);
        vcdp->fullBus(c+4185,(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_grant),2);
        vcdp->fullBit(c+4193,((1U & ((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_ready) 
                                     | (~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed6))))));
        vcdp->fullBus(c+4201,(vlSymsp->TOP__sim.__PVT__main_sdram_steerer_sel),2);
        vcdp->fullBit(c+4209,((((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed6) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_ready)) 
                               & (((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_ras) 
                                   & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_cas))) 
                                  & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_payload_we))))));
        vcdp->fullBit(c+4217,(vlSymsp->TOP__sim.__PVT__main_sdram_trrdcon_count));
        vcdp->fullBit(c+4225,((((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed6) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_ready)) 
                               & ((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed10) 
                                  | (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed9)))));
        vcdp->fullBit(c+4233,(vlSymsp->TOP__sim.__PVT__main_sdram_tccdcon_count));
        vcdp->fullBit(c+4241,((((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed6) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_choose_req_cmd_ready)) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed10))));
        vcdp->fullBit(c+4249,(vlSymsp->TOP__sim.__PVT__main_sdram_twtrcon_ready));
        vcdp->fullBus(c+4257,(vlSymsp->TOP__sim.__PVT__main_sdram_twtrcon_count),3);
        vcdp->fullBit(c+4265,(vlSymsp->TOP__sim.__PVT__main_sdram_read_available));
        vcdp->fullBit(c+4273,(vlSymsp->TOP__sim.__PVT__main_sdram_write_available));
        vcdp->fullBit(c+4281,(vlSymsp->TOP__sim.__PVT__main_sdram_en0));
        vcdp->fullBit(c+4289,((0U == (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_time0))));
        vcdp->fullBus(c+4297,(vlSymsp->TOP__sim.__PVT__main_sdram_time0),5);
        vcdp->fullBit(c+4305,(vlSymsp->TOP__sim.__PVT__main_sdram_en1));
        vcdp->fullBit(c+4313,((0U == (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_time1))));
        vcdp->fullBus(c+4321,(vlSymsp->TOP__sim.__PVT__main_sdram_time1),4);
        vcdp->fullBit(c+4329,(vlSymsp->TOP__sim.__PVT__main_sdram_go_to_refresh));
        vcdp->fullBit(c+4337,(vlSymsp->TOP__sim.__PVT__main_port_cmd_valid));
        vcdp->fullBit(c+4345,(vlSymsp->TOP__sim.__PVT__main_port_cmd_ready));
        vcdp->fullBit(c+4353,(vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_we));
        vcdp->fullBus(c+4361,(vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_addr),24);
        vcdp->fullBit(c+4369,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_valid));
        vcdp->fullBit(c+4377,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_wdata_ready));
        vcdp->fullBus(c+4385,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_source_payload_data),32);
        vcdp->fullBus(c+4393,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_source_payload_we),4);
        vcdp->fullBit(c+4401,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_rdata_valid4));
        vcdp->fullBus(c+4409,(vlSymsp->TOP__sim.__PVT__main_wb_sdram_dat_r),32);
        vcdp->fullBit(c+4417,(vlSymsp->TOP__sim.__PVT__main_wb_sdram_cyc));
        vcdp->fullBit(c+4425,(vlSymsp->TOP__sim.__PVT__main_wb_sdram_ack));
        vcdp->fullBus(c+4433,(((0x3ffffe00U & (vlSymsp->TOP__sim.__PVT__main_tag_do_tag 
                                               << 9U)) 
                               | (0x1ffU & (vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24 
                                            >> 2U)))),30);
        vcdp->fullArray(c+4441,(vlSymsp->TOP__sim.__PVT__main_data_port_dat_r),128);
        vcdp->fullArray(c+4473,(vlSymsp->TOP__sim.__PVT__main_interface_dat_r),128);
        vcdp->fullBit(c+4505,(vlSymsp->TOP__sim.__PVT__main_interface_cyc));
        vcdp->fullBit(c+4513,(vlSymsp->TOP__sim.__PVT__main_interface_stb));
        vcdp->fullBit(c+4521,(vlSymsp->TOP__sim.__PVT__main_interface_ack));
        vcdp->fullBit(c+4529,(vlSymsp->TOP__sim.__PVT__main_interface_we));
    }
}

void Vsim::traceFullThis__8(Vsim__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    Vsim* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (0 && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->fullBus(c+4537,((0x1ffU & (vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24 
                                         >> 2U))),9);
        vcdp->fullBus(c+4545,(vlSymsp->TOP__sim.__PVT__main_data_port_we),16);
        vcdp->fullArray(c+4553,(vlSymsp->TOP__sim.__PVT__main_data_port_dat_w),128);
        vcdp->fullBit(c+4585,(vlSymsp->TOP__sim.__PVT__main_write_from_slave));
        vcdp->fullBus(c+4593,(vlSymsp->TOP__sim.__PVT__main_adr_offset_r),2);
        vcdp->fullBus(c+4601,(vlSymsp->TOP__sim.__PVT__main_tag_port_dat_r),24);
        vcdp->fullBit(c+4609,(vlSymsp->TOP__sim.__PVT__main_tag_port_we));
        vcdp->fullBus(c+4617,((((IData)(vlSymsp->TOP__sim.__PVT__main_tag_di_dirty) 
                                << 0x17U) | (0x7ffffU 
                                             & (vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24 
                                                >> 0xbU)))),24);
        vcdp->fullBus(c+4625,(vlSymsp->TOP__sim.__PVT__main_tag_do_tag),23);
        vcdp->fullBit(c+4633,(vlSymsp->TOP__sim.__PVT__main_tag_do_dirty));
        vcdp->fullBus(c+4641,((0x7ffffU & (vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24 
                                           >> 0xbU))),23);
        vcdp->fullBit(c+4649,(vlSymsp->TOP__sim.__PVT__main_tag_di_dirty));
        vcdp->fullBit(c+4657,(vlSymsp->TOP__sim.__PVT__main_word_clr));
        vcdp->fullBit(c+4665,(vlSymsp->TOP__sim.__PVT__main_word_inc));
        vcdp->fullBit(c+4673,((1U & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_interface_cyc)))));
        vcdp->fullBit(c+4681,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_cmd_valid));
        vcdp->fullBit(c+4689,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_cmd_ready));
        vcdp->fullBit(c+4697,((1U & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_interface_we)))));
        vcdp->fullBus(c+4705,(((0x3ffe00U & (vlSymsp->TOP__sim.__PVT__main_tag_do_tag 
                                             << 9U)) 
                               | (0x1ffU & (vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed24 
                                            >> 2U)))),22);
        vcdp->fullBit(c+4713,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_sink_ready));
        vcdp->fullBit(c+4721,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_strobe_all));
        vcdp->fullBit(c+4729,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_source_first));
        vcdp->fullBit(c+4737,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_source_last));
        vcdp->fullArray(c+4745,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_source_payload_data),128);
        vcdp->fullBus(c+4777,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_count),2);
        vcdp->fullArray(c+4785,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_sink_payload_data),144);
        vcdp->fullQuad(c+4825,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_source_payload_data),36);
        vcdp->fullBit(c+4841,((3U == (IData)(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_mux))));
        vcdp->fullBus(c+4849,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_mux),2);
        vcdp->fullBit(c+4857,((0U == (IData)(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_wdata_converter_converter_mux))));
        vcdp->fullArray(c+4865,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_source_payload_data),128);
        vcdp->fullBus(c+4897,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count),3);
        vcdp->fullBus(c+4905,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_rdata_converter_converter_demux),2);
        vcdp->fullBit(c+4913,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_aborted));
        vcdp->fullBit(c+4921,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_is_ongoing));
        vcdp->fullBus(c+4929,(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr),14);
        vcdp->fullBit(c+4937,(vlSymsp->TOP__sim.__PVT__builder_simsoc_we));
        vcdp->fullBus(c+4945,(vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w),32);
        vcdp->fullBus(c+4953,(((((vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface0_bank_bus_dat_r 
                                  | vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface1_bank_bus_dat_r) 
                                 | vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface2_bank_bus_dat_r) 
                                | vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface3_bank_bus_dat_r) 
                               | vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_sram_bus_dat_r)),32);
        vcdp->fullBus(c+4961,(vlSymsp->TOP__sim.__PVT__builder_simsoc_wishbone_dat_r),32);
        vcdp->fullBit(c+4969,(vlSymsp->TOP__sim.__PVT__builder_simsoc_wishbone_cyc));
        vcdp->fullBit(c+4977,(vlSymsp->TOP__sim.__PVT__builder_simsoc_wishbone_ack));
        vcdp->fullBit(c+4985,(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed27));
        vcdp->fullBit(c+4993,(vlSymsp->TOP__sim.__PVT__builder_shared_ack));
        vcdp->fullBus(c+5001,(vlSymsp->TOP__sim.__PVT__builder_request),2);
        vcdp->fullBit(c+5009,(vlSymsp->TOP__sim.__PVT__builder_grant));
        vcdp->fullBus(c+5017,(vlSymsp->TOP__sim.__PVT__builder_slave_sel),4);
        vcdp->fullBus(c+5025,(vlSymsp->TOP__sim.__PVT__builder_slave_sel_r),4);
        vcdp->fullBit(c+5033,((((IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed28) 
                                & (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed27)) 
                               & (~ (IData)(vlSymsp->TOP__sim.__PVT__builder_shared_ack)))));
        vcdp->fullBit(c+5041,((0U == vlSymsp->TOP__sim.__PVT__builder_count)));
        vcdp->fullBus(c+5049,(vlSymsp->TOP__sim.__PVT__builder_count),20);
        vcdp->fullBus(c+5057,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface0_bank_bus_dat_r),32);
        vcdp->fullBit(c+5065,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_reset0_re));
        vcdp->fullBus(c+5073,((3U & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),2);
        vcdp->fullBit(c+5081,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_reset0_we));
        vcdp->fullBit(c+5089,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_scratch0_re));
        vcdp->fullBit(c+5097,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_scratch0_we));
        vcdp->fullBit(c+5105,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank0_bus_errors_re));
        vcdp->fullBit(c+5113,((0U == (0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr) 
                                               >> 9U)))));
        vcdp->fullBus(c+5121,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_sram_bus_dat_r),32);
        vcdp->fullBus(c+5129,((0x3fU & (IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr))),6);
        vcdp->fullBus(c+5137,(((0x24U >= (IData)(vlSymsp->TOP__sim.__PVT__mem_adr0))
                                ? vlSymsp->TOP__sim.__PVT__mem
                               [vlSymsp->TOP__sim.__PVT__mem_adr0]
                                : 0U)),8);
        vcdp->fullBit(c+5145,((1U == (0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr) 
                                               >> 9U)))));
        vcdp->fullBit(c+5153,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_sel_r));
        vcdp->fullBus(c+5161,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface1_bank_bus_dat_r),32);
        vcdp->fullBit(c+5169,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_control0_re));
        vcdp->fullBus(c+5177,((0xfU & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),4);
        vcdp->fullBit(c+5185,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_control0_we));
        vcdp->fullBit(c+5193,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_command0_re));
        vcdp->fullBus(c+5201,((0x3fU & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),6);
        vcdp->fullBit(c+5209,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_command0_we));
        vcdp->fullBit(c+5217,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_address0_re));
        vcdp->fullBus(c+5225,((0x1fffU & vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w)),13);
        vcdp->fullBit(c+5233,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_address0_we));
        vcdp->fullBit(c+5241,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_re));
        vcdp->fullBit(c+5249,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_baddress0_we));
        vcdp->fullBit(c+5257,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_re));
        vcdp->fullBit(c+5265,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_wrdata0_we));
        vcdp->fullBit(c+5273,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank1_dfii_pi0_rddata_re));
        vcdp->fullBit(c+5281,((2U == (0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr) 
                                               >> 9U)))));
        vcdp->fullBus(c+5289,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface2_bank_bus_dat_r),32);
        vcdp->fullBit(c+5297,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_load0_re));
        vcdp->fullBit(c+5305,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_load0_we));
        vcdp->fullBit(c+5313,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_reload0_re));
        vcdp->fullBit(c+5321,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_reload0_we));
        vcdp->fullBit(c+5329,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_en0_re));
        vcdp->fullBit(c+5337,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_en0_we));
        vcdp->fullBit(c+5345,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_update_value0_re));
        vcdp->fullBit(c+5353,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_update_value0_we));
        vcdp->fullBit(c+5361,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_value_re));
        vcdp->fullBit(c+5369,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_status_re));
        vcdp->fullBit(c+5377,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_pending_re));
        vcdp->fullBit(c+5385,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_enable0_re));
        vcdp->fullBit(c+5393,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank2_ev_enable0_we));
        vcdp->fullBit(c+5401,((3U == (0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr) 
                                               >> 9U)))));
        vcdp->fullBus(c+5409,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_interface3_bank_bus_dat_r),32);
        vcdp->fullBit(c+5417,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_txfull_re));
        vcdp->fullBit(c+5425,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_rxempty_re));
        vcdp->fullBit(c+5433,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_status_re));
        vcdp->fullBit(c+5441,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_pending_re));
        vcdp->fullBit(c+5449,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_enable0_re));
        vcdp->fullBit(c+5457,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_ev_enable0_we));
        vcdp->fullBit(c+5465,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_txempty_re));
        vcdp->fullBit(c+5473,(vlSymsp->TOP__sim.__PVT__builder_csr_bankarray_csrbank3_rxfull_re));
        vcdp->fullBit(c+5481,((4U == (0x1fU & ((IData)(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr) 
                                               >> 9U)))));
        vcdp->fullBus(c+5489,(vlSymsp->TOP__sim.__PVT__builder_simsoc_refresher_state),2);
        vcdp->fullBus(c+5497,(vlSymsp->TOP__sim.__PVT__builder_simsoc_refresher_next_state),2);
        vcdp->fullBus(c+5505,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine0_state),3);
        vcdp->fullBus(c+5513,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine0_next_state),3);
        vcdp->fullBus(c+5521,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine1_state),3);
        vcdp->fullBus(c+5529,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine1_next_state),3);
        vcdp->fullBus(c+5537,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine2_state),3);
        vcdp->fullBus(c+5545,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine2_next_state),3);
        vcdp->fullBus(c+5553,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine3_state),3);
        vcdp->fullBus(c+5561,(vlSymsp->TOP__sim.__PVT__builder_simsoc_bankmachine3_next_state),3);
        vcdp->fullBus(c+5569,(vlSymsp->TOP__sim.__PVT__builder_simsoc_multiplexer_state),3);
        vcdp->fullBus(c+5577,(vlSymsp->TOP__sim.__PVT__builder_simsoc_multiplexer_next_state),3);
        vcdp->fullBit(c+5585,((((0U == (3U & (vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_addr 
                                              >> 9U))) 
                                & (~ (((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_lock) 
                                       | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_lock)) 
                                      | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_lock)))) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_port_cmd_valid))));
        vcdp->fullBit(c+5593,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed14)) 
                                     & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_lock))))));
        vcdp->fullBit(c+5601,((((1U == (3U & (vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_addr 
                                              >> 9U))) 
                                & (~ (((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_lock) 
                                       | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_lock)) 
                                      | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_lock)))) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_port_cmd_valid))));
        vcdp->fullBit(c+5609,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed17)) 
                                     & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_lock))))));
        vcdp->fullBit(c+5617,((((2U == (3U & (vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_addr 
                                              >> 9U))) 
                                & (~ (((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_lock) 
                                       | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_lock)) 
                                      | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_lock)))) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_port_cmd_valid))));
        vcdp->fullBit(c+5625,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed20)) 
                                     & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_lock))))));
        vcdp->fullBit(c+5633,((((3U == (3U & (vlSymsp->TOP__sim.__PVT__main_port_cmd_payload_addr 
                                              >> 9U))) 
                                & (~ (((IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine0_req_lock) 
                                       | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine1_req_lock)) 
                                      | (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine2_req_lock)))) 
                               & (IData)(vlSymsp->TOP__sim.__PVT__main_port_cmd_valid))));
        vcdp->fullBit(c+5641,((1U & ((~ (IData)(vlSymsp->TOP__sim.__PVT__builder_rhs_array_muxed23)) 
                                     & (~ (IData)(vlSymsp->TOP__sim.__PVT__main_sdram_bankmachine3_req_lock))))));
        vcdp->fullBit(c+5649,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_rdata_valid0));
        vcdp->fullBit(c+5657,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_rdata_valid1));
        vcdp->fullBit(c+5665,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_rdata_valid2));
        vcdp->fullBit(c+5673,(vlSymsp->TOP__sim.__PVT__builder_simsoc_new_master_rdata_valid3));
        vcdp->fullBus(c+5681,(vlSymsp->TOP__sim.__PVT__builder_simsoc_fullmemorywe_state),2);
        vcdp->fullBus(c+5689,(vlSymsp->TOP__sim.__PVT__builder_simsoc_fullmemorywe_next_state),2);
        vcdp->fullBit(c+5697,(vlSymsp->TOP__sim.__PVT__builder_simsoc_litedramnativeportconverter_state));
        vcdp->fullBit(c+5705,(vlSymsp->TOP__sim.__PVT__builder_simsoc_litedramnativeportconverter_next_state));
        vcdp->fullBus(c+5713,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_count_litedramnativeportconverter_next_value),2);
        vcdp->fullBit(c+5721,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce));
        vcdp->fullBus(c+5729,(vlSymsp->TOP__sim.__PVT__builder_simsoc_fsm_state),2);
        vcdp->fullBus(c+5737,(vlSymsp->TOP__sim.__PVT__builder_simsoc_fsm_next_state),2);
        vcdp->fullBit(c+5745,(vlSymsp->TOP__sim.__PVT__main_wishbone_bridge_aborted_fsm_next_value));
        vcdp->fullBus(c+5753,(vlSymsp->TOP__sim.__PVT__builder_simsoc_wishbone2csr_state),2);
        vcdp->fullBus(c+5761,(vlSymsp->TOP__sim.__PVT__builder_simsoc_wishbone2csr_next_state),2);
        vcdp->fullBus(c+5769,(vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w_next_value0),32);
        vcdp->fullBit(c+5777,(vlSymsp->TOP__sim.__PVT__builder_simsoc_dat_w_next_value_ce0));
        vcdp->fullBus(c+5785,(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr_next_value1),14);
        vcdp->fullBit(c+5793,(vlSymsp->TOP__sim.__PVT__builder_simsoc_adr_next_value_ce1));
        vcdp->fullBit(c+5801,(vlSymsp->TOP__sim.__PVT__builder_simsoc_we_next_value2));
        vcdp->fullBit(c+5809,(vlSymsp->TOP__sim.__PVT__builder_simsoc_we_next_value_ce2));
        vcdp->fullBus(c+5817,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col0)))),23);
        vcdp->fullBus(c+5825,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel0_read_col)))),23);
        vcdp->fullBus(c+5833,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col1)))),23);
        vcdp->fullBus(c+5841,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel1_read_col)))),23);
        vcdp->fullBus(c+5849,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bank_write_col2)))),23);
        vcdp->fullBus(c+5857,((0x7fffffU & (((IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_row) 
                                             << 9U) 
                                            | (IData)(vlSymsp->TOP__sim.__PVT__main_bankmodel2_read_col)))),23);
    }
}
