name:    verilog
version: 0.0.6

category: Language, Hardware, Embedded

synopsis: Verilog parser and DSL.

description:
  A parser and DSL supporting a small subset of Verilog-95.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.8

library
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0,
    monadLib   >= 3.7   && < 4.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.DSL
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  extensions:

  ghc-options: -W -fprof-auto

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git



package-hashes:
    MD5:444a28f955bfd1a878d9ae14046da0c6
    SHA1:718c464cc4e77aee025bec805b53ebb3b52ced82
    SHA256:8e8eb27bec921cc674fb05224948f75c7a892980411f00f18603402129642ce8
    SHA512:70af93a161912de5a3344e252a90380a9ca00c7f3437b9e34a8bfa0419c435241ed48abea1aa11c3ee9912a955b8d7567a188f1d78471693d5fc196e8a30fef0
    Skein512_512:2cc92c46ea135b858d78ccd1a7d3420df111c6556224ac0154f1cdf20b461d237f037c37df1b570e71d3777e07d7f73462e4aac314230c135c2b6227182b7589

package-locations:
    https://hackage.haskell.org/package/verilog-0.0.6/verilog-0.0.6.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.6.tar.gz

package-size: 35675
