<html><body><samp><pre>
<!@TC:1682931414>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: D:\ispLEVER_Classic2_1\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-SCOTTCHE

#Implementation: isp_lab8

<a name=compilerReport1>$ Start of Compile</a>
#Mon May 01 16:56:54 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1682931414> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\umr_capim.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_objects.v"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\scemi_pipes.svh"
@I::"D:\ispLEVER_Classic2_1\synpbase\lib\vlog\hypermods.v"
@I::"D:\ispLEVER_Classic2_1\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\isp_lab8.h"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\ledscan_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\controller.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\debouncer.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\clk_gen.v"
@I::"D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\toplevel.v"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module toplevel
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1682931414> | Synthesizing module counter_n

	n=32'b00000000000000000001011101110000
	counter_bits=32'b00000000000000000000000000001101
   Generated name = counter_n_6000s_13s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v:34:22:34:23:@N:CG179:@XP_MSG">counter_n.v(34)</a><!@TM:1682931414> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v:18:7:18:16:@N:CG364:@XP_MSG">counter_n.v(18)</a><!@TM:1682931414> | Synthesizing module counter_n

	n=32'b00000000000000000000000000001010
	counter_bits=32'b00000000000000000000000000000100
   Generated name = counter_n_10s_4s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\clk_gen.v:1:7:1:14:@N:CG364:@XP_MSG">clk_gen.v(1)</a><!@TM:1682931414> | Synthesizing module clk_gen

	LEDnum=32'b00000000000000000000000000000011
	sim=32'b00000000000000000000000000000000
   Generated name = clk_gen_3s_0s

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\clk_gen.v:1:28:1:35:@W:CS142:@XP_MSG">clk_gen.v(1)</a><!@TM:1682931414> | Range of port scancnt in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\controller.v:1:7:1:17:@N:CG364:@XP_MSG">controller.v(1)</a><!@TM:1682931414> | Synthesizing module controller

	width=32'b00000000000000000000000000000100
	LOW=32'b00000000000000000000000000000000
	WAIT_HIGH=32'b00000000000000000000000000000001
	HIGH=32'b00000000000000000000000000000010
	WAIT_LOW=32'b00000000000000000000000000000011
   Generated name = controller_4s_0s_1s_2s_3s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\debouncer.v:1:7:1:16:@N:CG364:@XP_MSG">debouncer.v(1)</a><!@TM:1682931414> | Synthesizing module debouncer

	width=32'b00000000000000000000000000000100
   Generated name = debouncer_4s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\debouncer.v:6:23:6:27:@W:CG360:@XP_MSG">debouncer.v(6)</a><!@TM:1682931414> | No assignment to wire out0</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:1:7:1:19:@N:CG364:@XP_MSG">scanButtons.v(1)</a><!@TM:1682931414> | Synthesizing module scan_buttons

<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:154:13:154:26:@W:CG296:@XP_MSG">scanButtons.v(154)</a><!@TM:1682931414> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:163:19:163:27:@W:CG290:@XP_MSG">scanButtons.v(163)</a><!@TM:1682931414> | Referenced variable int_Data is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:14:4:14:10:@W:CL169:@XP_MSG">scanButtons.v(14)</a><!@TM:1682931414> | Pruning register PointTime </font>

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:14:4:14:10:@A:CL282:@XP_MSG">scanButtons.v(14)</a><!@TM:1682931414> | Feedback mux created for signal key_out[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\ledscan_n.v:5:7:5:14:@N:CG364:@XP_MSG">ledscan_n.v(5)</a><!@TM:1682931414> | Synthesizing module LEDscan

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\toplevel.v:1:7:1:15:@N:CG364:@XP_MSG">toplevel.v(1)</a><!@TM:1682931414> | Synthesizing module toplevel

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\toplevel.v:19:27:19:40:@W:CL168:@XP_MSG">toplevel.v(19)</a><!@TM:1682931414> | Pruning instance debouncerInst -- not in use ...</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:14:4:14:10:@N:CL201:@XP_MSG">scanButtons.v(14)</a><!@TM:1682931414> | Trying to extract state machine for register scanvalue
Extracted state machine for register scanvalue
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:14:4:14:10:@W:CL249:@XP_MSG">scanButtons.v(14)</a><!@TM:1682931414> | Initial value is not supported on state machine scanvalue</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:14:4:14:10:@N:CL201:@XP_MSG">scanButtons.v(14)</a><!@TM:1682931414> | Trying to extract state machine for register flag_Data
Extracted state machine for register flag_Data
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanButtons.v:4:10:4:13:@W:CL159:@XP_MSG">scanButtons.v(4)</a><!@TM:1682931414> | Input clk is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\controller.v:12:4:12:10:@N:CL201:@XP_MSG">controller.v(12)</a><!@TM:1682931414> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="D:\myducuments\_junior_1\electricsystemdesign\isp_lab8\controller.v:12:4:12:10:@W:CL249:@XP_MSG">controller.v(12)</a><!@TM:1682931414> | Initial value is not supported on state machine state</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 01 16:56:54 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1682931415> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 01 16:56:55 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1682931416> | Running in 64-bit mode. 
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1682931416> | Found counter in view:work.counter_n_6000s_13s(verilog) inst q[13:1]
@N: : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\counter_n.v:27:4:27:10:@N::@XP_MSG">counter_n.v(27)</a><!@TM:1682931416> | Found counter in view:work.counter_n_10s_4s(verilog) inst q[4:1]
Encoding state machine flag_Data[3:0] (view:work.scan_buttons(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanbuttons.v:14:4:14:10:@N:MO225:@XP_MSG">scanbuttons.v(14)</a><!@TM:1682931416> | No possible illegal states for state machine flag_Data[3:0],safe FSM implementation is disabled
Encoding state machine scanvalue[3:0] (view:work.scan_buttons(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanbuttons.v:14:4:14:10:@N:MO225:@XP_MSG">scanbuttons.v(14)</a><!@TM:1682931416> | No possible illegal states for state machine scanvalue[3:0],safe FSM implementation is disabled
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\myducuments\_junior_1\electricsystemdesign\isp_lab8\scanbuttons.v:14:4:14:10:@W:BN132:@XP_MSG">scanbuttons.v(14)</a><!@TM:1682931416> | Removing instance scanButtonsInst.led_int_Data2[3],  because it is equivalent to instance scanButtonsInst.led_int_Data2[1]</font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFC            21 uses
DFF             13 uses
DFFRH           4 uses
DFFCRH          17 uses
DFFCSH          1 use
IBUF            6 uses
OBUF            15 uses
AND2            285 uses
XOR2            36 uses
INV             190 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1682931416> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 01 16:56:56 2023

###########################################################]

</pre></samp></body></html>
