TimeQuest Timing Analyzer report for DE2_70_TOP
Fri Dec 06 16:56:22 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'u0|syspll|sd1|pll|clk[0]'
 13. Slow Model Setup: 'iCLK_50'
 14. Slow Model Setup: 'u0|syspll|sd1|pll|clk[2]'
 15. Slow Model Hold: 'iCLK_50'
 16. Slow Model Hold: 'u0|syspll|sd1|pll|clk[0]'
 17. Slow Model Hold: 'u0|syspll|sd1|pll|clk[2]'
 18. Slow Model Recovery: 'u0|syspll|sd1|pll|clk[0]'
 19. Slow Model Recovery: 'u0|syspll|sd1|pll|clk[2]'
 20. Slow Model Recovery: 'iCLK_50'
 21. Slow Model Removal: 'iCLK_50'
 22. Slow Model Removal: 'u0|syspll|sd1|pll|clk[0]'
 23. Slow Model Removal: 'u0|syspll|sd1|pll|clk[2]'
 24. Slow Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'iCLK_50'
 26. Slow Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[2]'
 27. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'u0|syspll|sd1|pll|clk[0]'
 44. Fast Model Setup: 'iCLK_50'
 45. Fast Model Setup: 'u0|syspll|sd1|pll|clk[2]'
 46. Fast Model Hold: 'iCLK_50'
 47. Fast Model Hold: 'u0|syspll|sd1|pll|clk[0]'
 48. Fast Model Hold: 'u0|syspll|sd1|pll|clk[2]'
 49. Fast Model Recovery: 'u0|syspll|sd1|pll|clk[0]'
 50. Fast Model Recovery: 'u0|syspll|sd1|pll|clk[2]'
 51. Fast Model Recovery: 'iCLK_50'
 52. Fast Model Removal: 'iCLK_50'
 53. Fast Model Removal: 'u0|syspll|sd1|pll|clk[0]'
 54. Fast Model Removal: 'u0|syspll|sd1|pll|clk[2]'
 55. Fast Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[2]'
 58. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Progagation Delay
 75. Minimum Progagation Delay
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_70_TOP                                                         ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-28        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; DE2_70_TOP.sdc ; OK     ; Fri Dec 06 16:56:20 2024 ;
+----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                          ;
+--------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+
; Clock Name               ; Type      ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                     ; Targets                      ;
+--------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+
; altera_reserved_tck      ; Base      ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                            ; { altera_reserved_tck }      ;
; iCLK_50                  ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                            ; { iCLK_50 }                  ;
; u0|syspll|sd1|pll|clk[0] ; Generated ; 6.666   ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; iCLK_50 ; u0|syspll|sd1|pll|inclk[0] ; { u0|syspll|sd1|pll|clk[0] } ;
; u0|syspll|sd1|pll|clk[1] ; Generated ; 6.666   ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50 ; u0|syspll|sd1|pll|inclk[0] ; { u0|syspll|sd1|pll|clk[1] } ;
; u0|syspll|sd1|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; iCLK_50 ; u0|syspll|sd1|pll|inclk[0] ; { u0|syspll|sd1|pll|clk[2] } ;
+--------------------------+-----------+---------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------+------------------------------+


+----------------------------------------------------------------+
; Slow Model Fmax Summary                                        ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 107.64 MHz ; 107.64 MHz      ; u0|syspll|sd1|pll|clk[0] ;      ;
; 191.35 MHz ; 191.35 MHz      ; u0|syspll|sd1|pll|clk[2] ;      ;
; 208.81 MHz ; 208.81 MHz      ; iCLK_50                  ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; -2.624 ; -1274.112     ;
; iCLK_50                  ; 15.211 ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 94.774 ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; iCLK_50                  ; -0.549 ; -0.549        ;
; u0|syspll|sd1|pll|clk[0] ; 0.391  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 0.391  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Recovery Summary                       ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; 1.976  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 3.628  ; 0.000         ;
; iCLK_50                  ; 18.059 ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Removal Summary                       ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; iCLK_50                  ; 1.031 ; 0.000         ;
; u0|syspll|sd1|pll|clk[0] ; 1.733 ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 2.808 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; 1.206  ; 0.000         ;
; iCLK_50                  ; 9.000  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 47.873 ; 0.000         ;
; altera_reserved_tck      ; 97.778 ; 0.000         ;
+--------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.624 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 9.284      ;
; -2.607 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 9.267      ;
; -2.517 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 9.156      ;
; -2.491 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 9.163      ;
; -2.474 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 9.134      ;
; -2.441 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 9.101      ;
; -2.437 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 9.097      ;
; -2.404 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.055     ; 9.051      ;
; -2.384 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 9.056      ;
; -2.381 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 9.053      ;
; -2.367 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 9.006      ;
; -2.360 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 9.021      ;
; -2.356 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.025     ; 9.033      ;
; -2.326 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.986      ;
; -2.317 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.977      ;
; -2.293 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[20]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.921      ;
; -2.284 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.944      ;
; -2.275 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.914      ;
; -2.252 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.912      ;
; -2.231 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.859      ;
; -2.227 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.855      ;
; -2.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.843      ;
; -2.214 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.830      ;
; -2.214 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.830      ;
; -2.214 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.830      ;
; -2.214 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.874      ;
; -2.212 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.840      ;
; -2.211 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.871      ;
; -2.201 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.861      ;
; -2.187 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.848      ;
; -2.187 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.844      ;
; -2.187 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.844      ;
; -2.187 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.844      ;
; -2.187 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.844      ;
; -2.184 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.823      ;
; -2.176 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 8.848      ;
; -2.175 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.057     ; 8.820      ;
; -2.173 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.834      ;
; -2.173 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.834      ;
; -2.170 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.071     ; 8.801      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.774      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[18]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.040     ; 8.830      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[26]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.040     ; 8.830      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.774      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.774      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.774      ;
; -2.168 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.774      ;
; -2.150 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.778      ;
; -2.146 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.774      ;
; -2.140 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.800      ;
; -2.132 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.055     ; 8.779      ;
; -2.131 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 8.803      ;
; -2.130 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.769      ;
; -2.128 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 8.800      ;
; -2.127 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.055     ; 8.774      ;
; -2.116 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.776      ;
; -2.115 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 8.787      ;
; -2.107 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.746      ;
; -2.104 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[23]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.055     ; 8.751      ;
; -2.104 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[24]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.732      ;
; -2.103 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.025     ; 8.780      ;
; -2.102 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.741      ;
; -2.094 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[24]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 8.722      ;
; -2.088 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.704      ;
; -2.088 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.704      ;
; -2.088 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.086     ; 8.704      ;
; -2.086 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 8.746      ;
; -2.074 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read|read_select                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 8.749      ;
; -2.071 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_mem_read:the_NiosSoc_dma_mem_read|NiosSoc_dma_mem_read_idle                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 8.746      ;
; -2.061 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.718      ;
; -2.061 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.718      ;
; -2.061 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.718      ;
; -2.061 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 8.718      ;
; -2.053 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.714      ;
; -2.049 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.057     ; 8.694      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.648      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[18]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.040     ; 8.704      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[26]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.040     ; 8.704      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.648      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.648      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.648      ;
; -2.042 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.096     ; 8.648      ;
; -2.040 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.701      ;
; -2.040 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 8.701      ;
; -2.037 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.666      ;
; -2.037 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.666      ;
; -2.037 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.666      ;
; -2.034 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[23]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.055     ; 8.681      ;
; -2.025 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.063     ; 8.664      ;
; -2.015 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.030     ; 8.687      ;
; -2.010 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.032     ; 8.680      ;
; -2.010 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.032     ; 8.680      ;
; -2.010 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.032     ; 8.680      ;
; -2.010 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.032     ; 8.680      ;
; -1.998 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 8.656      ;
; -1.993 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.622      ;
; -1.993 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.622      ;
; -1.993 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 8.622      ;
; -1.992 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 8.655      ;
; -1.991 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 8.610      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_50'                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.211 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.825      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.253 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.783      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.435 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.601      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.454 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.582      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.534 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.502      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.554 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]     ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.482      ;
; 15.616 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 4.409      ;
; 15.616 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 4.409      ;
; 15.616 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 4.409      ;
; 15.616 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.011     ; 4.409      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[9]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[1]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[3]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[4]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[5]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[6]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[7]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[8]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[10]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[11]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[12]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[13]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[14]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[15]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.774 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[2]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.259      ;
; 94.782 ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|read_latency_shift_reg[0]                                       ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.254      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[17]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[20]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[21]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[23]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[24]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[25]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[26]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[28]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[29]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[30]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[31]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[16]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[27]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.791 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.245      ;
; 94.882 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.002      ; 5.156      ;
; 94.893 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.143      ;
; 94.899 ; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|read_latency_shift_reg[0]                                        ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.137      ;
; 94.971 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_is_running                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.001      ; 5.066      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[9]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[1]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[3]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[4]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[5]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[6]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[7]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[8]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[10]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[11]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[12]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[13]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[14]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[15]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.003 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[2]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 5.030      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[17]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[20]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[21]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[23]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[24]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[25]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[26]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[28]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[29]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[30]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[31]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[16]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[27]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.020 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[22]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 5.016      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[9]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[1]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[3]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[4]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[5]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[6]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[7]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[8]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[10]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[11]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[12]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[13]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[14]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[15]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.148 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[2]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.003     ; 4.885      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[17]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[20]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[21]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[23]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[24]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[25]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[26]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[28]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[29]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[30]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[31]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[16]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
; 95.165 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[19]                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[27]                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.000      ; 4.871      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.549 ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.071      ; 0.788      ;
; -0.279 ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.071      ; 1.058      ;
; 0.196  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[11]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 1.535      ;
; 0.391  ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.512  ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.778      ;
; 0.515  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[12]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 1.854      ;
; 0.517  ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.783      ;
; 0.523  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.789      ;
; 0.525  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.792      ;
; 0.528  ; LTM_top:LTMController|adc_spi_controller:u4|madc_out                                                                                                            ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[9]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]                                                                                                        ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]                                                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[15]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[15]                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.532  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.798      ;
; 0.532  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10]                                                                                                   ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.798      ;
; 0.541  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.807      ;
; 0.542  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.809      ;
; 0.546  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.812      ;
; 0.556  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.822      ;
; 0.563  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.829      ;
; 0.575  ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[4]                                                                                                     ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[6]                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.841      ;
; 0.597  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.863      ;
; 0.598  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.864      ;
; 0.602  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[15]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 1.941      ;
; 0.606  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.872      ;
; 0.606  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.872      ;
; 0.607  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.873      ;
; 0.607  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.873      ;
; 0.607  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.873      ;
; 0.609  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.875      ;
; 0.612  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.878      ;
; 0.629  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.895      ;
; 0.652  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.918      ;
; 0.653  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[10]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 1.993      ;
; 0.658  ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.924      ;
; 0.660  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.926      ;
; 0.663  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.929      ;
; 0.665  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.931      ;
; 0.669  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.935      ;
; 0.669  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.935      ;
; 0.674  ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.940      ;
; 0.675  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.941      ;
; 0.677  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.943      ;
; 0.681  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.947      ;
; 0.682  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.948      ;
; 0.683  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.949      ;
; 0.684  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10]                                                                                                   ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.950      ;
; 0.685  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.951      ;
; 0.686  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[7]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.952      ;
; 0.686  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.952      ;
; 0.688  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.954      ;
; 0.702  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.968      ;
; 0.703  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.002      ; 0.971      ;
; 0.704  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[8]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.969      ;
; 0.706  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.972      ;
; 0.710  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.975      ;
; 0.711  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.976      ;
; 0.712  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.977      ;
; 0.712  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.977      ;
; 0.730  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.001      ; 0.997      ;
; 0.741  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[13]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 2.080      ;
; 0.766  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[9]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.073      ; 2.105      ;
; 0.779  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.045      ;
; 0.786  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11]                                                                                                   ; LTM_top:LTMController|adc_spi_controller:u4|rDval                                                                                                               ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.052      ;
; 0.788  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[0]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[0]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[1]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[1]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.065      ;
; 0.802  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.000                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.000                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.000                                                                                                                                                                                                  ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.000                                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[0]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[0]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[1]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[1]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[2]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[2]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[1]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[1]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[2]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[2]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[3]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[3]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.101                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.101                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.101                                                                                                                                                                                                  ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.101                                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|init_done                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|init_done                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state.000100000                                                                                                                                                                                            ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state.000100000                                                                                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|rd_address                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|rd_address                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                                                                                                        ; NiosSoc:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[0]                                                                                                                                                                                             ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[0]                                                                                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench|d_write                                                                                                                                              ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench|d_write                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_ci_multi_clk_en                                                                                                                                                                                                ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_ci_multi_clk_en                                                                                                                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|wr_address                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|wr_address                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_waiting_for_data                                                                                                                                                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_waiting_for_data                                                                                                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_aligning_data                                                                                                                                                                                              ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_aligning_data                                                                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[1]                                                                                                                                                                                             ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[1]                                                                                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                                                                                                       ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][15]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][15]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|i_read                                                                                                                                                                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|i_read                                                                                                                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|write                                                                                                                                                  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|write                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|jtag_rd                                                                                ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|jtag_rd                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][14]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][14]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                            ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                                                              ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                                                         ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burst_stalled                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burst_stalled                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_master_translator:ltm_mm_if_m1_translator|end_begintransfer                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_master_translator:ltm_mm_if_m1_translator|end_begintransfer                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                           ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                     ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ltm_mm_if_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ltm_mm_if_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][7]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][7]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][10]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][10]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_collision                                                                                                                                                   ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_collision                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                            ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][0]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][0]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|monitor_error                                                                    ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|monitor_error                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|break_on_reset                                                                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|break_on_reset                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|jtag_break                                                                       ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|jtag_break                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_single_step_mode                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_single_step_mode                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|wait_for_one_post_bret_inst                                                                                                                                                                                      ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|wait_for_one_post_bret_inst                                                                                                                                                                                      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|hbreak_pending                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|hbreak_pending                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][6]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][6]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][8]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][8]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][9]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][9]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][11]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][11]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][1]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][1]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]                                                                                                                                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]                                                                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|rLcmEn                                                                                                                                                                                        ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|rLcmEn                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                                                                                                                                        ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]       ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                              ; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                            ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                       ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                       ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                            ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                            ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                      ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                      ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                           ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                         ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[6]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[7]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[8]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 1.976 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[9]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 4.680      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[6]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[6]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[5]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[2]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[3]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[4]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[5]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[6]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[7]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[8]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.193 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[9]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.466      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[4]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.195 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[3]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.045     ; 4.462      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[4]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[2]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[2]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[3]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[3]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[0]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[0]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[0]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[1]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[1]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[2]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[4]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.200 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[5]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 4.458      ;
; 2.210 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 4.451      ;
; 2.210 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[5]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 4.451      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[6]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[7]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[8]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.368 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[9]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.013     ; 4.321      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[10] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[10] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[11] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[11] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[1]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[1]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.471 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[0]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.192      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[6]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[6]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[5]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[2]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[3]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[4]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[5]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[6]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[7]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[8]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.585 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[9]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 4.107      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[4]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.587 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[3]                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.012     ; 4.103      ;
; 2.592 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[4]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.011     ; 4.099      ;
; 2.592 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[2]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.011     ; 4.099      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 3.628  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.016     ; 3.068      ;
; 3.628  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.016     ; 3.068      ;
; 3.628  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.016     ; 3.068      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.864 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 4.179      ;
; 95.896 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[2]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.040      ; 4.180      ;
; 95.896 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[3]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.040      ; 4.180      ;
; 95.896 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[1]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.040      ; 4.180      ;
; 95.896 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[0]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.040      ; 4.180      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.900 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.014      ; 4.150      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.912 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.022      ; 4.146      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|av_waitrequest                                                                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|read_0                                                                                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|rvalid                                                                                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.914 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|fifo_wr                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 4.152      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.922 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.133      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 4.142      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 4.128      ;
; 95.923 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 4.142      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.924 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 4.139      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.926 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.017      ; 4.127      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.927 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 4.130      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.032      ; 4.140      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.127      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 4.139      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.127      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 4.139      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 4.139      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 4.139      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 4.139      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.127      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.127      ;
; 95.928 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 4.127      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.059 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[0]                                                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 1.971      ;
; 18.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.005     ; 1.731      ;
; 18.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.005     ; 1.731      ;
; 18.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.005     ; 1.731      ;
; 18.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.005     ; 1.731      ;
; 18.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.005     ; 1.731      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.323 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 1.712      ;
; 18.739 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.297      ;
; 18.739 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.297      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.031 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.297      ;
; 1.031 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.297      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.447 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 1.712      ;
; 1.470 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.005     ; 1.731      ;
; 1.470 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.005     ; 1.731      ;
; 1.470 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.005     ; 1.731      ;
; 1.470 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.005     ; 1.731      ;
; 1.470 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.005     ; 1.731      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
; 1.711 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[0]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 1.971      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.736 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 2.001      ;
; 1.742 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 2.010      ;
; 1.742 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 2.010      ;
; 1.742 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 2.010      ;
; 1.993 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 2.255      ;
; 1.993 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 2.255      ;
; 1.993 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 2.255      ;
; 1.996 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.022      ; 2.252      ;
; 1.996 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.022      ; 2.252      ;
; 2.007 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.018      ; 2.259      ;
; 2.007 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.018      ; 2.259      ;
; 2.007 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.018      ; 2.259      ;
; 2.027 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.033      ; 2.294      ;
; 2.027 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.033      ; 2.294      ;
; 2.027 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.033      ; 2.294      ;
; 2.027 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.033      ; 2.294      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.070 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.024      ; 2.328      ;
; 2.222 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.021      ; 2.477      ;
; 2.222 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.021      ; 2.477      ;
; 2.222 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.021      ; 2.477      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.558      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.558      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.035      ; 2.558      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.289 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 2.565      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.308 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.050      ; 2.592      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.316 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.016      ; 2.566      ;
; 2.552 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.015      ; 2.801      ;
; 2.552 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.015      ; 2.801      ;
; 2.552 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.015      ; 2.801      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 2.808 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.016     ; 3.068      ;
; 2.808 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.016     ; 3.068      ;
; 2.808 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.016     ; 3.068      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_SEG0:seg6|data_out[5]                                                                                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[5]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_SEG0:seg6|data_out[3]                                                                                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[3]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_SEG0:seg6|data_out[6]                                                                                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[6]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[0]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_SEG0:seg6|data_out[7]                                                                                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[7]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 3.782      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.509 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|waitrequest_reset_override                                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.035      ; 3.811      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 3.788      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.012      ; 3.788      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 3.789      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.015      ; 3.791      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.015      ; 3.791      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.784      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 3.786      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.010      ; 3.786      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.029      ; 3.805      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.029      ; 3.805      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.029      ; 3.805      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.029      ; 3.805      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.037      ; 3.813      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.037      ; 3.813      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.037      ; 3.813      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.037      ; 3.813      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.036      ; 3.812      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.034      ; 3.810      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.034      ; 3.810      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 3.801      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 3.801      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 3.801      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 3.796      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 3.796      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.030      ; 3.806      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.030      ; 3.806      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 3.797      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 3.799      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.043      ; 3.819      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[1]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.044      ; 3.820      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.043      ; 3.819      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.044      ; 3.820      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.043      ; 3.819      ;
; 3.510 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 3.790      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg1    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg1    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_we_reg         ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_we_reg         ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a13~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a13~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg10 ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|madc_out          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|madc_out          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdclk             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdclk             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]  ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 4.477  ; 4.477  ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; 4.477  ; 4.477  ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; -0.059 ; -0.059 ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; 4.088  ; 4.088  ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; 4.088  ; 4.088  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 1.365  ; 1.365  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 1.365  ; 1.365  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 1.351  ; 1.351  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 1.341  ; 1.341  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 1.332  ; 1.332  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 1.332  ; 1.332  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 1.287  ; 1.287  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 1.327  ; 1.327  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 1.327  ; 1.327  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 1.294  ; 1.294  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 1.311  ; 1.311  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 1.316  ; 1.316  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 1.316  ; 1.316  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 1.319  ; 1.319  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 1.325  ; 1.325  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 1.333  ; 1.333  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 1.351  ; 1.351  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 1.382  ; 1.382  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 1.382  ; 1.382  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 1.375  ; 1.375  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 7.322  ; 7.322  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.832  ; 6.832  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 7.322  ; 7.322  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 6.707  ; 6.707  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 6.568  ; 6.568  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 6.649  ; 6.649  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 6.628  ; 6.628  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 6.608  ; 6.608  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 6.442  ; 6.442  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.855  ; 6.855  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 6.959  ; 6.959  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 6.956  ; 6.956  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.989  ; 6.989  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 6.544  ; 6.544  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 6.447  ; 6.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 6.512  ; 6.512  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 7.238  ; 7.238  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; 7.743  ; 7.743  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; 7.743  ; 7.743  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; 7.351  ; 7.351  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; 7.631  ; 7.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; 7.578  ; 7.578  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; -4.247 ; -4.247 ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; -4.247 ; -4.247 ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; 0.300  ; 0.300  ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; -3.858 ; -3.858 ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; -3.858 ; -3.858 ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; -1.123 ; -1.123 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; -1.201 ; -1.201 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; -1.201 ; -1.201 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; -1.187 ; -1.187 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; -1.197 ; -1.197 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; -1.197 ; -1.197 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; -1.177 ; -1.177 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; -1.168 ; -1.168 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; -1.168 ; -1.168 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; -1.123 ; -1.123 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; -1.163 ; -1.163 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; -1.163 ; -1.163 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; -1.130 ; -1.130 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; -1.147 ; -1.147 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; -1.157 ; -1.157 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; -1.157 ; -1.157 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; -1.157 ; -1.157 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; -1.152 ; -1.152 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; -1.152 ; -1.152 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; -1.155 ; -1.155 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; -1.171 ; -1.171 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; -1.161 ; -1.161 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; -1.171 ; -1.171 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; -1.171 ; -1.171 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; -1.169 ; -1.169 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; -1.197 ; -1.197 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; -1.197 ; -1.197 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; -1.187 ; -1.187 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; -1.218 ; -1.218 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; -1.218 ; -1.218 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; -1.211 ; -1.211 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; -1.231 ; -1.231 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; -1.231 ; -1.231 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; -6.212 ; -6.212 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; -6.602 ; -6.602 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; -7.092 ; -7.092 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; -6.477 ; -6.477 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; -6.338 ; -6.338 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; -6.419 ; -6.419 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; -6.398 ; -6.398 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; -6.378 ; -6.378 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; -6.212 ; -6.212 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; -6.625 ; -6.625 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; -6.729 ; -6.729 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; -6.726 ; -6.726 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; -6.759 ; -6.759 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; -6.314 ; -6.314 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; -6.217 ; -6.217 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; -6.282 ; -6.282 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; -7.008 ; -7.008 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; -6.587 ; -6.587 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; -6.794 ; -6.794 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; -6.587 ; -6.587 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; -6.843 ; -6.843 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; -6.626 ; -6.626 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 10.419 ; 10.419 ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 9.424  ; 9.424  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 10.419 ; 10.419 ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 9.154  ; 9.154  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 2.478  ; 2.478  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 2.517  ; 2.517  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 2.517  ; 2.517  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 2.522  ; 2.522  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 2.542  ; 2.542  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 2.542  ; 2.542  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 2.538  ; 2.538  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 2.493  ; 2.493  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 2.493  ; 2.493  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 2.470  ; 2.470  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 2.456  ; 2.456  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 2.447  ; 2.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 2.447  ; 2.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 2.414  ; 2.414  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 2.434  ; 2.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 2.434  ; 2.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 6.229  ; 6.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 5.780  ; 5.780  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.152  ; 5.152  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 6.008  ; 6.008  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.568  ; 5.568  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.194  ; 5.194  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 4.926  ; 4.926  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.643  ; 5.643  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 4.868  ; 4.868  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 5.587  ; 5.587  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 6.229  ; 6.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 6.217  ; 6.217  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 5.263  ; 5.263  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.900  ; 5.900  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 4.725  ; 4.725  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 4.701  ; 4.701  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.826  ; 5.826  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 2.424  ; 2.424  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 2.448  ; 2.448  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 2.502  ; 2.502  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 2.522  ; 2.522  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 2.418  ; 2.418  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 2.460  ; 2.460  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 2.456  ; 2.456  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 2.414  ; 2.414  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 2.400  ; 2.400  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 2.445  ; 2.445  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 2.406  ; 2.406  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 2.426  ; 2.426  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 2.402  ; 2.402  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 7.330  ; 7.330  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.988  ; 6.988  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 6.385  ; 6.385  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.319  ; 6.319  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 6.100  ; 6.100  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.642  ; 6.642  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 5.717  ; 5.717  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 5.792  ; 5.792  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 5.839  ; 5.839  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 7.225  ; 7.225  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.250  ; 6.250  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 5.947  ; 5.947  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 6.298  ; 6.298  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 6.640  ; 6.640  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.330  ; 7.330  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 6.549  ; 6.549  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.000  ; 7.000  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.026  ; 7.026  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 6.338  ; 6.338  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 5.724  ; 5.724  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.777  ; 6.777  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.610  ; 6.610  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 6.270  ; 6.270  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 6.360  ; 6.360  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 6.591  ; 6.591  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.425  ; 5.425  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; 1.104  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; 1.110  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; 1.104  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; 1.110  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 6.357  ; 6.357  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 5.972  ; 5.972  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 6.357  ; 6.357  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 5.596  ; 5.596  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 6.119  ; 6.119  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 6.046  ; 6.046  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 5.828  ; 5.828  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 5.630  ; 5.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 4.721  ; 4.721  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 7.113  ; 7.113  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 4.950  ; 4.950  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 6.493  ; 6.493  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 6.117  ; 6.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 6.442  ; 6.442  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 7.113  ; 7.113  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 6.139  ; 6.139  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 6.318  ; 6.318  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 7.385  ; 7.385  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 5.704  ; 5.704  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 7.156  ; 7.156  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 7.175  ; 7.175  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 7.385  ; 7.385  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 6.387  ; 6.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 6.603  ; 6.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 7.382  ; 7.382  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 6.171  ; 6.171  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 5.887  ; 5.887  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 4.450  ; 4.450  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 4.467  ; 4.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 5.159  ; 5.159  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 5.887  ; 5.887  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 5.137  ; 5.137  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 5.537  ; 5.537  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 5.575  ; 5.575  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 5.683  ; 5.683  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 4.472  ; 4.472  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 5.379  ; 5.379  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 5.360  ; 5.360  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 5.683  ; 5.683  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 5.037  ; 5.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 5.475  ; 5.475  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 4.889  ; 4.889  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 6.078  ; 6.078  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 7.041  ; 7.041  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 5.320  ; 5.320  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 6.105  ; 6.105  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 6.118  ; 6.118  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 6.109  ; 6.109  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 6.011  ; 6.011  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 7.041  ; 7.041  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 6.744  ; 6.744  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 6.660  ; 6.660  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 7.117  ; 7.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 6.854  ; 6.854  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 5.957  ; 5.957  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 7.117  ; 7.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 6.980  ; 6.980  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 5.505  ; 5.505  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 6.945  ; 6.945  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 6.617  ; 6.617  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 5.775  ; 5.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 7.025  ; 7.025  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 6.361  ; 6.361  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 6.140  ; 6.140  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 6.142  ; 6.142  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 5.288  ; 5.288  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 7.025  ; 7.025  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 6.733  ; 6.733  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 6.429  ; 6.429  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 5.928  ; 5.928  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 8.661  ; 8.661  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 5.893  ; 5.893  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 6.447  ; 6.447  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 8.661  ; 8.661  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 7.070  ; 7.070  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 6.985  ; 6.985  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 7.908  ; 7.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 6.383  ; 6.383  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 6.710  ; 6.710  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 5.885  ; 5.885  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 7.465  ; 7.465  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 9.154  ; 9.154  ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 9.424  ; 9.424  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 10.026 ; 10.026 ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 9.154  ; 9.154  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 2.411  ; 2.411  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 2.461  ; 2.461  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 2.461  ; 2.461  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 2.514  ; 2.514  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 2.514  ; 2.514  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 2.519  ; 2.519  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 2.539  ; 2.539  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 2.539  ; 2.539  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 2.532  ; 2.532  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 2.490  ; 2.490  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 2.490  ; 2.490  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 2.467  ; 2.467  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 2.471  ; 2.471  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 2.461  ; 2.461  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 2.471  ; 2.471  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 2.471  ; 2.471  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 2.465  ; 2.465  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 2.465  ; 2.465  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 2.444  ; 2.444  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 2.444  ; 2.444  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 2.411  ; 2.411  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 2.431  ; 2.431  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 2.431  ; 2.431  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 4.701  ; 4.701  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 5.780  ; 5.780  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.152  ; 5.152  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 6.008  ; 6.008  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.568  ; 5.568  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.194  ; 5.194  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 4.926  ; 4.926  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.643  ; 5.643  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 4.868  ; 4.868  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 5.587  ; 5.587  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 6.229  ; 6.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 6.217  ; 6.217  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 5.263  ; 5.263  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.900  ; 5.900  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 4.725  ; 4.725  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 4.701  ; 4.701  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.826  ; 5.826  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 2.424  ; 2.424  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 2.424  ; 2.424  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 2.448  ; 2.448  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 2.502  ; 2.502  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 2.522  ; 2.522  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 2.418  ; 2.418  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 2.400  ; 2.400  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 2.460  ; 2.460  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 2.456  ; 2.456  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 2.414  ; 2.414  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 2.400  ; 2.400  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 2.445  ; 2.445  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 2.445  ; 2.445  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 2.406  ; 2.406  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 2.426  ; 2.426  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 2.402  ; 2.402  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 5.717  ; 5.717  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.988  ; 6.988  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 6.385  ; 6.385  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.319  ; 6.319  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 6.100  ; 6.100  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.642  ; 6.642  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 5.717  ; 5.717  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 5.792  ; 5.792  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 5.839  ; 5.839  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 7.225  ; 7.225  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.250  ; 6.250  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 5.947  ; 5.947  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 6.298  ; 6.298  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 6.640  ; 6.640  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.330  ; 7.330  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 6.549  ; 6.549  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.000  ; 7.000  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.026  ; 7.026  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 6.338  ; 6.338  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 5.724  ; 5.724  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.777  ; 6.777  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.610  ; 6.610  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 6.270  ; 6.270  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 6.360  ; 6.360  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 6.591  ; 6.591  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.425  ; 5.425  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; 1.104  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; 1.110  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; 1.104  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; 1.110  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 5.596  ; 5.596  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 5.972  ; 5.972  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 6.357  ; 6.357  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 5.596  ; 5.596  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 6.119  ; 6.119  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 6.046  ; 6.046  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 5.828  ; 5.828  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 5.630  ; 5.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 4.721  ; 4.721  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 4.950  ; 4.950  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 4.950  ; 4.950  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 6.493  ; 6.493  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 6.117  ; 6.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 6.442  ; 6.442  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 7.113  ; 7.113  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 6.139  ; 6.139  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 6.318  ; 6.318  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 5.704  ; 5.704  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 5.704  ; 5.704  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 7.156  ; 7.156  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 7.175  ; 7.175  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 7.385  ; 7.385  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 6.387  ; 6.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 6.603  ; 6.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 7.382  ; 7.382  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 6.171  ; 6.171  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 4.450  ; 4.450  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 4.450  ; 4.450  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 4.467  ; 4.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 5.159  ; 5.159  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 5.887  ; 5.887  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 5.137  ; 5.137  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 5.537  ; 5.537  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 5.575  ; 5.575  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 4.472  ; 4.472  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 4.472  ; 4.472  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 5.379  ; 5.379  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 5.360  ; 5.360  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 5.683  ; 5.683  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 5.037  ; 5.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 5.475  ; 5.475  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 4.889  ; 4.889  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 6.078  ; 6.078  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 5.320  ; 5.320  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 5.320  ; 5.320  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 6.105  ; 6.105  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 6.118  ; 6.118  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 6.109  ; 6.109  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 6.011  ; 6.011  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 7.041  ; 7.041  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 6.744  ; 6.744  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 6.660  ; 6.660  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 5.505  ; 5.505  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 6.854  ; 6.854  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 5.957  ; 5.957  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 7.117  ; 7.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 6.980  ; 6.980  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 5.505  ; 5.505  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 6.945  ; 6.945  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 6.617  ; 6.617  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 5.775  ; 5.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 5.288  ; 5.288  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 6.361  ; 6.361  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 6.140  ; 6.140  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 6.142  ; 6.142  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 5.288  ; 5.288  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 7.025  ; 7.025  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 6.733  ; 6.733  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 6.429  ; 6.429  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 5.928  ; 5.928  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 5.885  ; 5.885  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 5.893  ; 5.893  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 6.447  ; 6.447  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 8.661  ; 8.661  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 7.070  ; 7.070  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 6.985  ; 6.985  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 7.908  ; 7.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 6.383  ; 6.383  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 6.710  ; 6.710  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 5.885  ; 5.885  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 7.465  ; 7.465  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.647 ;    ;    ; 8.647 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.647 ;    ;    ; 8.647 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------+
; Output Enable Times                                                                ;
+----------------+------------+-------+------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference          ;
+----------------+------------+-------+------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 5.221 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.246 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.931 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.221 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 5.248 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.299 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 5.279 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.246 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.242 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.231 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 5.248 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 5.299 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.929 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 6.329 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.843 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 7.066 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.329 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 7.346 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.833 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 7.575 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 7.578 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 7.336 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 6.852 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.862 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 7.084 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 7.106 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 7.376 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.366 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 7.366 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.076 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.084 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 7.569 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 6.816 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.883 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.883 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 7.558 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 4.984 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 5.574 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.699 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-------+------+------------+--------------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+----------------+------------+-------+------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference          ;
+----------------+------------+-------+------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 5.221 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.246 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.931 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.221 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 5.248 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.299 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 5.279 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.246 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 5.278 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.242 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.231 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 5.248 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 5.299 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.929 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 6.329 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.843 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 7.066 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.329 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 7.346 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.833 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 7.575 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 7.578 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 7.336 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 6.852 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.862 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 7.084 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 7.106 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 7.376 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.366 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 7.366 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.076 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.084 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 7.569 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 6.816 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.883 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.883 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 7.558 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 4.984 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 5.574 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.699 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-------+------+------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference          ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 5.221     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.246     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.931     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.221     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 5.248     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.299     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 5.279     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.246     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.242     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.231     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 5.248     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 5.299     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.929     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 6.329     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.843     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 7.066     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.329     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 7.346     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.833     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 7.575     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 7.578     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 7.336     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 6.852     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.862     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 7.084     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 7.106     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 7.376     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.366     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 7.366     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.076     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.084     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 7.569     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 6.816     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.883     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.883     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 7.558     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 4.984     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 5.574     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.699     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference          ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 5.221     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.246     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.931     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.221     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 5.248     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.299     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 5.279     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.246     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 5.278     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.242     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.231     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 5.248     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 5.299     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.929     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 6.329     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.843     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 7.066     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.329     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 7.346     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.833     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 7.575     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 7.578     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 7.336     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 6.852     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.862     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 7.084     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 7.106     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 7.376     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.366     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 7.366     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.076     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.084     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 7.569     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 6.816     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.883     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.883     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 7.558     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 4.984     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 5.574     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.699     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+--------------------------+


+---------------------------------------------------+
; Fast Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; 2.464  ; 0.000         ;
; iCLK_50                  ; 17.812 ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 97.269 ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; iCLK_50                  ; -0.104 ; -0.104        ;
; u0|syspll|sd1|pll|clk[0] ; 0.215  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 0.215  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Recovery Summary                       ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; 4.307  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 5.121  ; 0.000         ;
; iCLK_50                  ; 18.988 ; 0.000         ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Removal Summary                       ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; iCLK_50                  ; 0.580 ; 0.000         ;
; u0|syspll|sd1|pll|clk[0] ; 0.983 ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 1.425 ; 0.000         ;
+--------------------------+-------+---------------+


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; u0|syspll|sd1|pll|clk[0] ; 1.206  ; 0.000         ;
; iCLK_50                  ; 9.000  ; 0.000         ;
; u0|syspll|sd1|pll|clk[2] ; 47.873 ; 0.000         ;
; altera_reserved_tck      ; 97.778 ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 2.464 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.195      ;
; 2.481 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.178      ;
; 2.495 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 4.176      ;
; 2.498 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 4.173      ;
; 2.499 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.062     ; 4.137      ;
; 2.504 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[27]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 4.167      ;
; 2.528 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.085      ;
; 2.528 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.085      ;
; 2.528 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.085      ;
; 2.539 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.120      ;
; 2.545 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.059      ;
; 2.545 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.059      ;
; 2.545 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.059      ;
; 2.545 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.059      ;
; 2.545 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.059      ;
; 2.547 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.062     ; 4.089      ;
; 2.552 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.107      ;
; 2.561 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.095      ;
; 2.561 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.095      ;
; 2.561 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.095      ;
; 2.561 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.095      ;
; 2.565 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.094      ;
; 2.569 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.054     ; 4.075      ;
; 2.577 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[18]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.037     ; 4.084      ;
; 2.577 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[26]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.037     ; 4.084      ;
; 2.579 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.034      ;
; 2.579 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.034      ;
; 2.579 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 4.034      ;
; 2.582 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.077      ;
; 2.583 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.051     ; 4.064      ;
; 2.589 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[20]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.036      ;
; 2.590 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.062     ; 4.046      ;
; 2.595 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.027     ; 4.076      ;
; 2.596 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.008      ;
; 2.596 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.008      ;
; 2.596 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.008      ;
; 2.596 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.008      ;
; 2.596 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.094     ; 4.008      ;
; 2.597 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.062      ;
; 2.601 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.024      ;
; 2.603 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.021      ;
; 2.603 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.021      ;
; 2.603 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.021      ;
; 2.605 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.020      ;
; 2.606 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[25]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.038     ; 4.054      ;
; 2.609 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.051     ; 4.038      ;
; 2.612 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[17]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.062     ; 4.024      ;
; 2.612 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.044      ;
; 2.612 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.044      ;
; 2.612 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.044      ;
; 2.612 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 4.044      ;
; 2.617 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.007      ;
; 2.617 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.007      ;
; 2.617 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.074     ; 4.007      ;
; 2.620 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.995      ;
; 2.620 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.995      ;
; 2.620 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.995      ;
; 2.620 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.995      ;
; 2.620 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.995      ;
; 2.620 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.054     ; 4.024      ;
; 2.620 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.005      ;
; 2.623 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.002      ;
; 2.624 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.001      ;
; 2.625 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 4.000      ;
; 2.628 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[18]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.037     ; 4.033      ;
; 2.628 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|fifo_empty                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[26]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.037     ; 4.033      ;
; 2.629 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.070     ; 3.999      ;
; 2.630 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.062     ; 4.006      ;
; 2.630 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.022     ; 4.046      ;
; 2.634 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[6]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.981      ;
; 2.634 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[10]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.981      ;
; 2.634 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[11]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.981      ;
; 2.634 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[23]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.981      ;
; 2.634 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[21]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.083     ; 3.981      ;
; 2.636 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.031      ;
; 2.636 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.031      ;
; 2.636 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.031      ;
; 2.636 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.031      ;
; 2.637 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.022      ;
; 2.642 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                   ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[28]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 3.971      ;
; 2.642 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                   ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[4]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 3.971      ;
; 2.642 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                   ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[12]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.085     ; 3.971      ;
; 2.644 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[29]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 4.011      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[0]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[13]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[5]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[15]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[17]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[16]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.645 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                        ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[7]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.100     ; 3.953      ;
; 2.650 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[27]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.017      ;
; 2.650 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[19]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.017      ;
; 2.650 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[3]                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.017      ;
; 2.650 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[19]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[24]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.031     ; 4.017      ;
; 2.652 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.007      ;
; 2.652 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[18]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.026     ; 4.020      ;
; 2.652 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[26]                                                                                                                     ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_data[26]                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.026     ; 4.020      ;
; 2.653 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[1] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.037     ; 4.008      ;
; 2.656 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[24]     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.073     ; 3.969      ;
; 2.656 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|NiosSoc_dma_fifo_module_fifo_ram_module:NiosSoc_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|xraddr[0] ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.039     ; 4.003      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_50'                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.812 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.220      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.826 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.206      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.888 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.144      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.912 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.120      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.938 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]    ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.094      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.941 ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[2] ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.009     ; 2.082      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
; 17.952 ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]     ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.080      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.269 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.690      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.280 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.679      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.299 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.660      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.303 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.656      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.305 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.654      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.366 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.593      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.385 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.574      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.386 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.073     ; 2.573      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.408 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.054     ; 2.570      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.411 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.059     ; 2.562      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.493 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.479      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.508 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.464      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[0]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[9]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[1]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[3]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[4]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[5]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[6]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[7]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[8]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[10]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[11]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[12]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[13]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[14]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[15]                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[18]                                                                                                                                                                                          ; NiosSoc:u0|NiosSoc_timer:timer|internal_counter[2]                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.002     ; 2.510      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.520 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.452      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
; 97.522 ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; -0.060     ; 2.450      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.104 ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.344      ; 0.392      ;
; 0.012  ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.344      ; 0.508      ;
; 0.215  ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; LTM_top:LTMController|rClk[2]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.221  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[11]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.346      ; 0.719      ;
; 0.235  ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.387      ;
; 0.238  ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.392      ;
; 0.242  ; LTM_top:LTMController|adc_spi_controller:u4|madc_out                                                                                                            ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]                                                                                                        ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]                                                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[9]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[15]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[15]                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; LTM_top:LTMController|rClk[0]                                                                                                                                   ; LTM_top:LTMController|rClk[1]                                                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10]                                                                                                   ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.399      ;
; 0.252  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.407      ;
; 0.259  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.411      ;
; 0.263  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.415      ;
; 0.272  ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[4]                                                                                                     ; LTM_top:LTMController|adc_spi_controller:u4|spi_ctrl_cnt[6]                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.424      ;
; 0.281  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.433      ;
; 0.282  ; LTM_top:LTMController|adc_spi_controller:u4|dclk                                                                                                                ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.434      ;
; 0.287  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.439      ;
; 0.287  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.439      ;
; 0.288  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.440      ;
; 0.288  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.440      ;
; 0.297  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.449      ;
; 0.305  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.457      ;
; 0.308  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.460      ;
; 0.308  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.460      ;
; 0.308  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.460      ;
; 0.310  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.462      ;
; 0.311  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.463      ;
; 0.313  ; LTM_top:LTMController|adc_spi_controller:u4|mdclk                                                                                                               ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.465      ;
; 0.316  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.468      ;
; 0.318  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.001      ; 0.471      ;
; 0.318  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.470      ;
; 0.320  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.472      ;
; 0.323  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.475      ;
; 0.323  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[5]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.002     ; 0.473      ;
; 0.324  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.002     ; 0.474      ;
; 0.324  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.002     ; 0.475      ;
; 0.327  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.479      ;
; 0.328  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.480      ;
; 0.328  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[6]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.002     ; 0.478      ;
; 0.328  ; LTM_top:LTMController|adc_spi_controller:u4|y_coordinate_config                                                                                                 ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.481      ;
; 0.333  ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.485      ;
; 0.333  ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|oX_COORD[8]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.002     ; 0.483      ;
; 0.335  ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.001      ; 0.489      ;
; 0.338  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10]                                                                                                   ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11]                                                                                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.490      ;
; 0.339  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.491      ;
; 0.340  ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]                                                                                                    ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[7]                                                                                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.492      ;
; 0.341  ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.493      ;
; 0.353  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[0]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[0]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[12]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.346      ; 0.853      ;
; 0.357  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[1]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[1]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]                                                                                                        ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]                                                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[2]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[2]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[9]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[9]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[11]                                                                                 ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[11]                                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]                                                                                                         ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]                                                                                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]                                                                                                        ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]                                                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]                                                                                                        ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]                                                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[4]                                                                                  ; LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK_DIV[4]                                                                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.000                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.000                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.000                                                                                                                                                                                                  ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.000                                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[0]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[0]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[1]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[1]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[2]                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_refs[2]                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[1]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[1]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[2]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[2]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[3]                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_count[3]                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.101                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_next.101                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.101                                                                                                                                                                                                  ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|i_state.101                                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|init_done                                                                                                                                                                                                    ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|init_done                                                                                                                                                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state.000100000                                                                                                                                                                                            ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_state.000100000                                                                                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|rd_address                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|rd_address                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                                                                                                        ; NiosSoc:u0|altera_avalon_mm_bridge:apb|use_reg                                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[0]                                                                                                                                                                                             ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[0]                                                                                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench|d_write                                                                                                                                              ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_test_bench:the_NiosSoc_nios2cpu_test_bench|d_write                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_ci_multi_clk_en                                                                                                                                                                                                ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|E_ci_multi_clk_en                                                                                                                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|wr_address                                                                                                                   ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|NiosSoc_sdram_ctrl_input_efifo_module:the_NiosSoc_sdram_ctrl_input_efifo_module|wr_address                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_waiting_for_data                                                                                                                                                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_waiting_for_data                                                                                                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_aligning_data                                                                                                                                                                                              ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_aligning_data                                                                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[1]                                                                                                                                                                                             ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|av_ld_align_cycle[1]                                                                                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                                                                                                       ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[3]                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][15]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][15]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|i_read                                                                                                                                                                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|i_read                                                                                                                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|write                                                                                                                                                  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|write                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|jtag_rd                                                                                ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_ocimem:the_NiosSoc_nios2cpu_nios2_ocimem|jtag_rd                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][14]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][14]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                            ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; NiosSoc:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                                                              ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_begintransfer                                                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                                                         ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|end_beginbursttransfer                                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burst_stalled                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_master_translator:dma_write_master_translator|burst_stalled                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_master_translator:ltm_mm_if_m1_translator|end_begintransfer                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_master_translator:ltm_mm_if_m1_translator|end_begintransfer                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                           ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                     ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                     ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ltm_mm_if_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:ltm_mm_if_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][7]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][7]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][10]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][10]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[4]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[5]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                       ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|rdaddress_reg[6]                                                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_collision                                                                                                                                                   ; NiosSoc:u0|NiosSoc_dma:dma|NiosSoc_dma_fifo_module:the_NiosSoc_dma_fifo_module|last_write_collision                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                 ; NiosSoc:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                        ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                            ; NiosSoc:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][0]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][0]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|monitor_error                                                                    ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|monitor_error                                                                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|break_on_reset                                                                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|break_on_reset                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|jtag_break                                                                       ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|jtag_break                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_single_step_mode                                                           ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_avalon_reg:the_NiosSoc_nios2cpu_nios2_avalon_reg|oci_single_step_mode                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|wait_for_one_post_bret_inst                                                                                                                                                                                      ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|wait_for_one_post_bret_inst                                                                                                                                                                                      ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|hbreak_pending                                                                                                                                                                                                   ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|hbreak_pending                                                                                                                                                                                                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][3]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][4]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][6]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][6]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][8]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][8]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][9]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][9]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][11]                                                                                                                                        ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][11]                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][1]                                                                                                                                         ; NiosSoc:u0|altera_avalon_sc_fifo:ext_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[3][1]                                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; NiosSoc:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]                                                                                                                                                ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][100]                                                                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                                                 ; NiosSoc:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|rLcmEn                                                                                                                                                                                        ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|rLcmEn                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                                                                                                                                        ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                          ; NiosSoc:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                                                                ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                                                                                                ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]       ; NiosSoc:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; NiosSoc:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                              ; NiosSoc:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                            ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                       ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                       ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                            ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[0]                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                            ; NiosSoc:u0|altera_merlin_slave_translator:uart0_s1_translator|wait_latency_counter[1]                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; NiosSoc:u0|altera_avalon_sc_fifo:uart0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                      ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                      ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                           ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                         ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[0]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[0]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[1]                                             ; NiosSoc:u0|altera_merlin_slave_translator:seg0_s1_translator|wait_latency_counter[1]                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; NiosSoc:u0|altera_avalon_sc_fifo:seg0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[6]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[7]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[8]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.307 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[9]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.046     ; 2.345      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[4] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[0]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[2]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[3]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[4]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[5]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a1                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a0                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|sub_parity12a2                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|parity11                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[1]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.407 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[3]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.044     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[4] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[2] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[2] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[3] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[3] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[0] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[0]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[0]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[1]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[1]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[2]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[4]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.408 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[5]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.043     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[6] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[6] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[7] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[5] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[8] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[8] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[9] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe24a[9] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[2]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[3]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[4]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[5]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[6]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[7]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[8]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.409 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_brp|dffe21a[9]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.042     ; 2.247      ;
; 4.416 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[7] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 2.241      ;
; 4.416 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe22|dffe23a[5] ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.041     ; 2.241      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[21]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.227     ; 1.936      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[30]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.275     ; 1.888      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[25]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[26]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[20]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.227     ; 1.936      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[29]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.275     ; 1.888      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[31]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.275     ; 1.888      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[19]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.227     ; 1.936      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[22]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.227     ; 1.936      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[23]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.234     ; 1.929      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[24]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[0]                                                                                                                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.275     ; 1.888      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[7]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.234     ; 1.929      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[11]~_Duplicate_1                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_dqm[2]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.275     ; 1.888      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[2]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.468 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[3]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.243     ; 1.920      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[18]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.220     ; 1.942      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[28]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.262     ; 1.900      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[27]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.262     ; 1.900      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[2]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.220     ; 1.942      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[3]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.220     ; 1.942      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[4]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.220     ; 1.942      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[5]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.252     ; 1.910      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[6]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.252     ; 1.910      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_dqm[0]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.252     ; 1.910      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_cmd[1]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.252     ; 1.910      ;
; 4.469 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_bank[1]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.212     ; 1.950      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[17]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.209     ; 1.952      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_data[16]                                                                                                                       ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.209     ; 1.952      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[0]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.207     ; 1.954      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[1]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.207     ; 1.954      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_addr[10]~_Duplicate_1                                                                                                          ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.207     ; 1.954      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_dqm[3]                                                                                                                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.215     ; 1.946      ;
; 4.470 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|m_bank[0]~_Duplicate_1                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.207     ; 1.954      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[6]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[7]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[9]                    ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[11]                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]                   ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[6]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[7]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[8]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.477 ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|mStart                                                                           ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|dffpipe_qe9:ws_bwp|dffe21a[9]                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.010     ; 2.211      ;
; 4.478 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|oe~_Duplicate_21                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.219     ; 1.934      ;
; 4.478 ; NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_sdram_ctrl:sdram_ctrl|oe~_Duplicate_30                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6.666        ; -0.267     ; 1.886      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 5.121  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.012     ; 1.575      ;
; 5.121  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.012     ; 1.575      ;
; 5.121  ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 6.676        ; -0.012     ; 1.575      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.610 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.007      ; 2.429      ;
; 97.624 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[2]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.036      ; 2.444      ;
; 97.624 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[3]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.036      ; 2.444      ;
; 97.624 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[1]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.036      ; 2.444      ;
; 97.624 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|control_register[0]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.036      ; 2.444      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg4_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.628 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.013      ; 2.417      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|av_waitrequest                                                                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|read_0                                                                                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|rvalid                                                                                                                   ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.634 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|fifo_wr                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.427      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.636 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|alt_jtag_atlantic:NiosSoc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                           ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.015      ; 2.411      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg1_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.637 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.021      ; 2.416      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.639 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.026      ; 2.419      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.640 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.029      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 2.422      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.035      ; 2.426      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.035      ; 2.426      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 2.418      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.035      ; 2.426      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.035      ; 2.426      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.030      ; 2.421      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.027      ; 2.418      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.035      ; 2.426      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.011      ; 2.402      ;
; 97.641 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.031      ; 2.422      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_027|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
; 97.642 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 100.000      ; 0.019      ; 2.409      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 18.988 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[0]                                                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.007     ; 1.037      ;
; 19.096 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 0.930      ;
; 19.096 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 0.930      ;
; 19.096 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 0.930      ;
; 19.096 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 0.930      ;
; 19.096 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.006     ; 0.930      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.112 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.001     ; 0.919      ;
; 19.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 0.732      ;
; 19.300 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 0.732      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'iCLK_50'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.580 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.732      ;
; 0.580 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.732      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe4a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.768 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.001     ; 0.919      ;
; 0.784 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 0.930      ;
; 0.784 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 0.930      ;
; 0.784 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 0.930      ;
; 0.784 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 0.930      ;
; 0.784 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.006     ; 0.930      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|waitrequest_reset_override                                                                ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|pfdena_reg                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[1]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|prev_reset                                                                                                                     ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe5a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|NiosSoc_syspll:syspll|NiosSoc_syspll_stdsync_sv6:stdsync2|NiosSoc_syspll_dffpipe_l2c:dffpipe3|dffe6a[0]                                              ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
; 0.892 ; NiosSoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosSoc:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[0]                                                                        ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.007     ; 1.037      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.983 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                               ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                               ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.166      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.985 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.042      ; 1.165      ;
; 0.987 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.170      ;
; 0.987 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.170      ;
; 0.987 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.170      ;
; 1.109 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.038      ; 1.285      ;
; 1.109 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.038      ; 1.285      ;
; 1.109 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.038      ; 1.285      ;
; 1.111 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 1.283      ;
; 1.111 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_1|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 1.283      ;
; 1.118 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.044      ; 1.300      ;
; 1.118 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a2                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.044      ; 1.300      ;
; 1.118 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a1                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.044      ; 1.300      ;
; 1.118 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a0                                                                                                                             ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.044      ; 1.300      ;
; 1.122 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 1.288      ;
; 1.122 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 1.288      ;
; 1.122 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.028      ; 1.288      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.156 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                                 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                                 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.037      ; 1.331      ;
; 1.213 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 1.385      ;
; 1.213 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 1.385      ;
; 1.213 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.034      ; 1.385      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.234 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.053      ; 1.425      ;
; 1.245 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.428      ;
; 1.245 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.428      ;
; 1.245 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.045      ; 1.428      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                           ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.249 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                            ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                            ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.061      ; 1.448      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.262 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.031      ; 1.431      ;
; 1.369 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.030      ; 1.537      ;
; 1.369 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.030      ; 1.537      ;
; 1.369 ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; NiosSoc:u0|fpoint_wrapper:nios_custom_instr_floating_point_0|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 0.000        ; 0.030      ; 1.537      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.425 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.012     ; 1.575      ;
; 1.425 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.012     ; 1.575      ;
; 1.425 ; NiosSoc:u0|NiosSoc_nios2cpu:nios2cpu|NiosSoc_nios2cpu_nios2_oci:the_NiosSoc_nios2cpu_nios2_oci|NiosSoc_nios2cpu_nios2_oci_debug:the_NiosSoc_nios2cpu_nios2_oci_debug|resetrequest ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 0.010        ; -0.012     ; 1.575      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 2.265      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|av_readdata_pre[2]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d1_data_in[1]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d2_data_in[1]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|edge_capture[1]                                                                                                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|readdata[1]                                                                                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[9]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[25]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|av_readdata_pre[4]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg5_s1_translator|av_readdata_pre[3]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d1_data_in[3]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d2_data_in[3]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|edge_capture[3]                                                                                                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|readdata[3]                                                                                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[11]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[27]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|readdata[11]                                                                                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                               ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d1_data_in[2]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|readdata[2]                                                                                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2]                                                                               ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 2.267      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_SEG0:seg2|data_out[6]                                                                                                                        ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 2.267      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg2_s1_translator|av_readdata_pre[6]                                                                                 ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.023      ; 2.267      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[24]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[8]                                                                                                              ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|fifo_AF                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d1_data_in[0]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|d2_data_in[0]                                                                                                                  ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|edge_capture[0]                                                                                                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_button:button|readdata[0]                                                                                                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.040      ; 2.284      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.039      ; 2.283      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[10]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|counter_snapshot[26]                                                                                                             ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|NiosSoc_timer:timer|readdata[10]                                                                                                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.024      ; 2.268      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg5_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.248      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.025      ; 2.269      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.020      ; 2.264      ;
; 2.092 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.021      ; 2.265      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|waitrequest_reset_override                                                                         ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.033      ; 2.278      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 2.256      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                     ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 2.256      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg7_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.022      ; 2.267      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.250      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.250      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[1]                                                                            ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.250      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.250      ;
; 2.093 ; NiosSoc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; NiosSoc:u0|altera_avalon_sc_fifo:seg6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                          ; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.250      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg1    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_datain_reg1    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_we_reg         ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a0~portb_we_reg         ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a10~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg8  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_address_reg9  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_datain_reg1   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a12~portb_we_reg        ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a13~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a13~portb_memory_reg0   ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg10 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[0] ; Rise       ; NiosSoc:u0|LTM_MM_if:ltm_mm_if|LTM_Master_Controller:U1|UDCFIFO:fifo0|dcfifo:fifo0|dcfifo_skk1:auto_generated|altsyncram_tmu:fifo_ram|altsyncram_9j91:altsyncram14|ram_block15a14~portb_address_reg10 ;
+-------+--------------+----------------+------------------+--------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d1_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|d2_PENIRQ_n       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[2]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[3]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[4]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[5]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[6]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[7]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[8]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|dclk_cnt[9]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|eof_transmition   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|madc_out          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|madc_out          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[2]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[3]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[4]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[5]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[6]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdata_in[7]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdclk             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mdclk             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|mx_coordinate[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; LTM_top:LTMController|adc_spi_controller:u4|my_coordinate[6]  ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u0|syspll|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_r:the_NiosSoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; u0|syspll|sd1|pll|clk[2] ; Rise       ; NiosSoc:u0|NiosSoc_jtag_uart:jtag_uart|NiosSoc_jtag_uart_scfifo_w:the_NiosSoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; -0.342 ; -0.342 ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; 2.202  ; 2.202  ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; 2.202  ; 2.202  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 0.904  ; 0.904  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 0.874  ; 0.874  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 0.874  ; 0.874  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 0.862  ; 0.862  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 0.872  ; 0.872  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 0.872  ; 0.872  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 0.852  ; 0.852  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 0.844  ; 0.844  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 0.844  ; 0.844  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 0.801  ; 0.801  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 0.841  ; 0.841  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 0.841  ; 0.841  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 0.808  ; 0.808  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 0.825  ; 0.825  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 0.835  ; 0.835  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 0.835  ; 0.835  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 0.835  ; 0.835  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 0.828  ; 0.828  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 0.828  ; 0.828  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 0.829  ; 0.829  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 0.846  ; 0.846  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 0.836  ; 0.836  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 0.846  ; 0.846  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 0.846  ; 0.846  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 0.843  ; 0.843  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 0.872  ; 0.872  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 0.872  ; 0.872  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 0.862  ; 0.862  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 0.891  ; 0.891  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 0.891  ; 0.891  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 0.884  ; 0.884  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 0.904  ; 0.904  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 0.904  ; 0.904  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 4.189  ; 4.189  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 3.937  ; 3.937  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 4.189  ; 4.189  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 3.899  ; 3.899  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 3.815  ; 3.815  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 3.858  ; 3.858  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 3.842  ; 3.842  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 3.832  ; 3.832  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 3.717  ; 3.717  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 3.950  ; 3.950  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 4.004  ; 4.004  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 4.006  ; 4.006  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 4.022  ; 4.022  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 3.793  ; 3.793  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 3.737  ; 3.737  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 3.775  ; 3.775  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 4.139  ; 4.139  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; 4.356  ; 4.356  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; 4.356  ; 4.356  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; 4.155  ; 4.155  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; 4.325  ; 4.325  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; 4.286  ; 4.286  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; -2.348 ; -2.348 ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; -2.348 ; -2.348 ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; 0.500  ; 0.500  ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; -2.082 ; -2.082 ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; -2.082 ; -2.082 ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; -0.715 ; -0.715 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; -0.788 ; -0.788 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; -0.788 ; -0.788 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; -0.776 ; -0.776 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; -0.766 ; -0.766 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; -0.758 ; -0.758 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; -0.758 ; -0.758 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; -0.715 ; -0.715 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; -0.755 ; -0.755 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; -0.755 ; -0.755 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; -0.722 ; -0.722 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; -0.739 ; -0.739 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; -0.742 ; -0.742 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; -0.742 ; -0.742 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; -0.743 ; -0.743 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; -0.750 ; -0.750 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; -0.757 ; -0.757 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; -0.776 ; -0.776 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; -0.805 ; -0.805 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; -0.805 ; -0.805 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; -0.798 ; -0.798 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; -0.818 ; -0.818 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; -0.818 ; -0.818 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; -3.597 ; -3.597 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; -3.817 ; -3.817 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; -4.069 ; -4.069 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; -3.779 ; -3.779 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; -3.695 ; -3.695 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; -3.738 ; -3.738 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; -3.722 ; -3.722 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; -3.712 ; -3.712 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; -3.597 ; -3.597 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; -3.830 ; -3.830 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; -3.884 ; -3.884 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; -3.886 ; -3.886 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; -3.902 ; -3.902 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; -3.673 ; -3.673 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; -3.617 ; -3.617 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; -3.655 ; -3.655 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; -4.019 ; -4.019 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; -3.785 ; -3.785 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; -3.902 ; -3.902 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; -3.785 ; -3.785 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; -3.961 ; -3.961 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; -3.832 ; -3.832 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 5.363  ; 5.363  ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 5.081  ; 5.081  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 5.363  ; 5.363  ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 4.790  ; 4.790  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 1.323  ; 1.323  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 1.244  ; 1.244  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 1.244  ; 1.244  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 1.256  ; 1.256  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 1.266  ; 1.266  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 1.266  ; 1.266  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 1.266  ; 1.266  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 1.294  ; 1.294  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 1.294  ; 1.294  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 1.317  ; 1.317  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 1.317  ; 1.317  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 1.313  ; 1.313  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 1.323  ; 1.323  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 1.323  ; 1.323  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 1.323  ; 1.323  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 1.270  ; 1.270  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 1.270  ; 1.270  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 1.249  ; 1.249  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 1.252  ; 1.252  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 1.242  ; 1.242  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 1.252  ; 1.252  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 1.252  ; 1.252  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 1.235  ; 1.235  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 1.246  ; 1.246  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 1.246  ; 1.246  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 1.236  ; 1.236  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 1.227  ; 1.227  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 1.227  ; 1.227  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 1.194  ; 1.194  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 3.117  ; 3.117  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 2.953  ; 2.953  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 2.704  ; 2.704  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 3.025  ; 3.025  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.860  ; 2.860  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.668  ; 2.668  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.841  ; 2.841  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.508  ; 2.508  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 2.879  ; 2.879  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 3.117  ; 3.117  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 3.114  ; 3.114  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 2.714  ; 2.714  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.959  ; 2.959  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 1.191  ; 1.191  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 1.213  ; 1.213  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 1.264  ; 1.264  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 1.284  ; 1.284  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 1.184  ; 1.184  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 1.238  ; 1.238  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 1.219  ; 1.219  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 1.226  ; 1.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 1.166  ; 1.166  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 1.209  ; 1.209  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 1.193  ; 1.193  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 1.171  ; 1.171  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.853  ; 3.853  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.528  ; 3.528  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.293  ; 3.293  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.291  ; 3.291  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.198  ; 3.198  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.032  ; 3.032  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.078  ; 3.078  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.647  ; 3.647  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.121  ; 3.121  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.280  ; 3.280  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.515  ; 3.515  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.853  ; 3.853  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.349  ; 3.349  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.546  ; 3.546  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.597  ; 3.597  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.279  ; 3.279  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.052  ; 3.052  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.596  ; 3.596  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.434  ; 3.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.200  ; 3.200  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 3.226  ; 3.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 3.329  ; 3.329  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.842  ; 2.842  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; -0.210 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; -0.203 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; -0.210 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; -0.203 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 3.248  ; 3.248  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 3.098  ; 3.098  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 3.248  ; 3.248  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 2.900  ; 2.900  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 3.133  ; 3.133  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 3.090  ; 3.090  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 2.986  ; 2.986  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 2.904  ; 2.904  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 2.515  ; 2.515  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 3.637  ; 3.637  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 2.630  ; 2.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 3.387  ; 3.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 3.195  ; 3.195  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 2.878  ; 2.878  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 3.350  ; 3.350  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 3.637  ; 3.637  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 3.187  ; 3.187  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 3.876  ; 3.876  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 3.022  ; 3.022  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 3.731  ; 3.731  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 3.652  ; 3.652  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 3.857  ; 3.857  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 3.369  ; 3.369  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 3.497  ; 3.497  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 3.876  ; 3.876  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 3.277  ; 3.277  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 3.021  ; 3.021  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 2.314  ; 2.314  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 2.330  ; 2.330  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 2.666  ; 2.666  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 2.741  ; 2.741  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 3.021  ; 3.021  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 2.642  ; 2.642  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 2.817  ; 2.817  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 2.827  ; 2.827  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 2.849  ; 2.849  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 2.345  ; 2.345  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 2.728  ; 2.728  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 2.715  ; 2.715  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 2.849  ; 2.849  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 2.603  ; 2.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 2.799  ; 2.799  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 2.546  ; 2.546  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 3.047  ; 3.047  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 3.641  ; 3.641  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 2.749  ; 2.749  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 3.077  ; 3.077  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 3.079  ; 3.079  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 3.101  ; 3.101  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 3.051  ; 3.051  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 3.641  ; 3.641  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 3.377  ; 3.377  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 3.419  ; 3.419  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 3.037  ; 3.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 3.467  ; 3.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 2.864  ; 2.864  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 3.463  ; 3.463  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 3.437  ; 3.437  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 2.908  ; 2.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 3.631  ; 3.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 3.215  ; 3.215  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 3.099  ; 3.099  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 3.100  ; 3.100  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 2.775  ; 2.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 3.631  ; 3.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 3.378  ; 3.378  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 3.239  ; 3.239  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 3.054  ; 3.054  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 4.404  ; 4.404  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 3.058  ; 3.058  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 3.315  ; 3.315  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 4.404  ; 4.404  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 3.686  ; 3.686  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 3.925  ; 3.925  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 3.295  ; 3.295  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 3.446  ; 3.446  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 3.030  ; 3.030  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 3.753  ; 3.753  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 4.790  ; 4.790  ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 5.081  ; 5.081  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 5.358  ; 5.358  ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 4.790  ; 4.790  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 1.231  ; 1.231  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 1.231  ; 1.231  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 1.243  ; 1.243  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 1.281  ; 1.281  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 1.281  ; 1.281  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 1.284  ; 1.284  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 1.304  ; 1.304  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 1.304  ; 1.304  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 1.300  ; 1.300  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 1.257  ; 1.257  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 1.257  ; 1.257  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 1.236  ; 1.236  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 1.229  ; 1.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 1.201  ; 1.201  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 1.201  ; 1.201  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 2.953  ; 2.953  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 2.704  ; 2.704  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 3.025  ; 3.025  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.860  ; 2.860  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.668  ; 2.668  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.841  ; 2.841  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.508  ; 2.508  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 2.879  ; 2.879  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 3.117  ; 3.117  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 3.114  ; 3.114  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 2.714  ; 2.714  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.959  ; 2.959  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 1.191  ; 1.191  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 1.191  ; 1.191  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 1.213  ; 1.213  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 1.264  ; 1.264  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 1.284  ; 1.284  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 1.184  ; 1.184  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 1.238  ; 1.238  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 1.166  ; 1.166  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 1.219  ; 1.219  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 1.226  ; 1.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 1.166  ; 1.166  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 1.209  ; 1.209  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 1.209  ; 1.209  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 1.193  ; 1.193  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 1.171  ; 1.171  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.032  ; 3.032  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.528  ; 3.528  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.293  ; 3.293  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.291  ; 3.291  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.198  ; 3.198  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.032  ; 3.032  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.078  ; 3.078  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.647  ; 3.647  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.121  ; 3.121  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.280  ; 3.280  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.515  ; 3.515  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.853  ; 3.853  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.349  ; 3.349  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.546  ; 3.546  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.597  ; 3.597  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.279  ; 3.279  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.052  ; 3.052  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.596  ; 3.596  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.434  ; 3.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.200  ; 3.200  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 3.226  ; 3.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 3.329  ; 3.329  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.842  ; 2.842  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; -0.210 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; -0.203 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; -0.210 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; -0.203 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 2.900  ; 2.900  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 3.098  ; 3.098  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 3.248  ; 3.248  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 2.900  ; 2.900  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 3.133  ; 3.133  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 3.090  ; 3.090  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 2.986  ; 2.986  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 2.904  ; 2.904  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 2.515  ; 2.515  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 2.630  ; 2.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 2.630  ; 2.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 3.387  ; 3.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 3.195  ; 3.195  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 2.878  ; 2.878  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 3.350  ; 3.350  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 3.637  ; 3.637  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 3.187  ; 3.187  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 3.022  ; 3.022  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 3.022  ; 3.022  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 3.731  ; 3.731  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 3.652  ; 3.652  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 3.857  ; 3.857  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 3.369  ; 3.369  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 3.497  ; 3.497  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 3.876  ; 3.876  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 3.277  ; 3.277  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 2.314  ; 2.314  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 2.314  ; 2.314  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 2.330  ; 2.330  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 2.666  ; 2.666  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 2.741  ; 2.741  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 3.021  ; 3.021  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 2.642  ; 2.642  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 2.817  ; 2.817  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 2.827  ; 2.827  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 2.345  ; 2.345  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 2.345  ; 2.345  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 2.728  ; 2.728  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 2.715  ; 2.715  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 2.849  ; 2.849  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 2.603  ; 2.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 2.799  ; 2.799  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 2.546  ; 2.546  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 3.047  ; 3.047  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 2.749  ; 2.749  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 2.749  ; 2.749  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 3.077  ; 3.077  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 3.079  ; 3.079  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 3.101  ; 3.101  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 3.051  ; 3.051  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 3.641  ; 3.641  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 3.377  ; 3.377  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 3.419  ; 3.419  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 2.864  ; 2.864  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 3.037  ; 3.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 3.467  ; 3.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 2.864  ; 2.864  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 3.463  ; 3.463  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 3.437  ; 3.437  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 2.908  ; 2.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 2.775  ; 2.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 3.215  ; 3.215  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 3.099  ; 3.099  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 3.100  ; 3.100  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 2.775  ; 2.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 3.631  ; 3.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 3.378  ; 3.378  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 3.239  ; 3.239  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 3.054  ; 3.054  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 3.030  ; 3.030  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 3.058  ; 3.058  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 3.315  ; 3.315  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 4.404  ; 4.404  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 3.686  ; 3.686  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 3.925  ; 3.925  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 3.295  ; 3.295  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 3.446  ; 3.446  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 3.030  ; 3.030  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 3.753  ; 3.753  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.917 ;    ;    ; 4.917 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.917 ;    ;    ; 4.917 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------+
; Output Enable Times                                                                ;
+----------------+------------+-------+------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference          ;
+----------------+------------+-------+------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 2.674 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 3.214 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 3.055 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.674 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.697 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.736 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.716 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 3.214 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 3.207 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.684 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.697 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.736 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.092 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.174 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.414 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.513 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.174 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.650 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.404 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.752 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.754 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.640 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.426 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.436 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.531 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.549 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.680 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.670 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.673 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.523 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.531 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.745 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.390 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.454 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.454 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.734 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 2.546 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 2.788 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.844 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-------+------+------------+--------------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+----------------+------------+-------+------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference          ;
+----------------+------------+-------+------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 2.674 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 3.214 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 3.055 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.674 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.697 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.736 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.716 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 3.214 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 2.724 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 3.207 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.684 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.697 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.736 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.092 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.174 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.414 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.513 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.174 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.650 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.404 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.752 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.754 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.640 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.426 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.436 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.531 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.549 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.680 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.670 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.673 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.523 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.531 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.745 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.390 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.454 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.454 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.734 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 2.546 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 2.788 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.844 ;      ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-------+------+------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference          ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 2.674     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 3.214     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 3.055     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.674     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.697     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.736     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.716     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 3.214     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 3.207     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.684     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.697     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.736     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.092     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.174     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.414     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.513     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.174     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.650     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.404     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.752     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.754     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.640     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.426     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.436     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.531     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.549     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.680     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.670     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.673     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.523     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.531     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.745     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.390     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.454     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.454     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.734     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 2.546     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 2.788     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.844     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference          ;
+----------------+------------+-----------+-----------+------------+--------------------------+
; FLASH_DQ[*]    ; iCLK_50    ; 2.674     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 3.214     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 3.055     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.674     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.697     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.736     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.716     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 3.214     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 2.724     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 3.207     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.684     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.697     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.736     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.092     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.174     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.414     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.513     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.174     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.650     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.404     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.752     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.754     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.640     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.426     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.436     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.531     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.549     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.680     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.670     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.673     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.523     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.531     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.745     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.390     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.454     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.454     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.734     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 2.546     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 2.788     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.844     ;           ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+---------------------------+-----------+--------+----------+---------+---------------------+
; Clock                     ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack          ; -2.624    ; -0.549 ; 1.976    ; 0.580   ; 1.206               ;
;  altera_reserved_tck      ; N/A       ; N/A    ; N/A      ; N/A     ; 97.778              ;
;  iCLK_50                  ; 15.211    ; -0.549 ; 18.059   ; 0.580   ; 9.000               ;
;  u0|syspll|sd1|pll|clk[0] ; -2.624    ; 0.215  ; 1.976    ; 0.983   ; 1.206               ;
;  u0|syspll|sd1|pll|clk[2] ; 94.774    ; 0.215  ; 3.628    ; 1.425   ; 47.873              ;
; Design-wide TNS           ; -1274.112 ; -0.549 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck      ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50                  ; 0.000     ; -0.549 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|syspll|sd1|pll|clk[0] ; -1274.112 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u0|syspll|sd1|pll|clk[2] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 4.477  ; 4.477  ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; 4.477  ; 4.477  ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; -0.059 ; -0.059 ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; 4.088  ; 4.088  ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; 4.088  ; 4.088  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 1.365  ; 1.365  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 1.365  ; 1.365  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 1.351  ; 1.351  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 1.341  ; 1.341  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 1.332  ; 1.332  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 1.332  ; 1.332  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 1.287  ; 1.287  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 1.327  ; 1.327  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 1.327  ; 1.327  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 1.294  ; 1.294  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 1.311  ; 1.311  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 1.321  ; 1.321  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 1.316  ; 1.316  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 1.316  ; 1.316  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 1.319  ; 1.319  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 1.325  ; 1.325  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 1.335  ; 1.335  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 1.333  ; 1.333  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 1.361  ; 1.361  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 1.351  ; 1.351  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 1.382  ; 1.382  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 1.382  ; 1.382  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 1.375  ; 1.375  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 1.395  ; 1.395  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 7.322  ; 7.322  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 6.832  ; 6.832  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 7.322  ; 7.322  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 6.707  ; 6.707  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 6.568  ; 6.568  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 6.649  ; 6.649  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 6.628  ; 6.628  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 6.608  ; 6.608  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 6.442  ; 6.442  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 6.855  ; 6.855  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 6.959  ; 6.959  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 6.956  ; 6.956  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 6.989  ; 6.989  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 6.544  ; 6.544  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 6.447  ; 6.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 6.512  ; 6.512  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 7.238  ; 7.238  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; 7.743  ; 7.743  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; 7.743  ; 7.743  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; 7.351  ; 7.351  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; 7.631  ; 7.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; 7.578  ; 7.578  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; -2.348 ; -2.348 ; Rise       ; iCLK_50                  ;
;  GPIO_0[0]     ; iCLK_50    ; -2.348 ; -2.348 ; Rise       ; iCLK_50                  ;
; GPIO_CLKIN_N0  ; iCLK_50    ; 0.500  ; 0.500  ; Rise       ; iCLK_50                  ;
; iKEY[*]        ; iCLK_50    ; -2.082 ; -2.082 ; Rise       ; iCLK_50                  ;
;  iKEY[0]       ; iCLK_50    ; -2.082 ; -2.082 ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; -0.715 ; -0.715 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; -0.788 ; -0.788 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; -0.788 ; -0.788 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; -0.776 ; -0.776 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; -0.766 ; -0.766 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; -0.758 ; -0.758 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; -0.758 ; -0.758 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; -0.715 ; -0.715 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; -0.755 ; -0.755 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; -0.755 ; -0.755 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; -0.722 ; -0.722 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; -0.739 ; -0.739 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; -0.749 ; -0.749 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; -0.742 ; -0.742 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; -0.742 ; -0.742 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; -0.743 ; -0.743 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; -0.750 ; -0.750 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; -0.760 ; -0.760 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; -0.757 ; -0.757 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; -0.786 ; -0.786 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; -0.776 ; -0.776 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; -0.805 ; -0.805 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; -0.805 ; -0.805 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; -0.798 ; -0.798 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; -0.818 ; -0.818 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; -0.818 ; -0.818 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; -3.597 ; -3.597 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; -3.817 ; -3.817 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; -4.069 ; -4.069 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; -3.779 ; -3.779 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; -3.695 ; -3.695 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; -3.738 ; -3.738 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; -3.722 ; -3.722 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; -3.712 ; -3.712 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; -3.597 ; -3.597 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; -3.830 ; -3.830 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; -3.884 ; -3.884 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; -3.886 ; -3.886 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; -3.902 ; -3.902 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; -3.673 ; -3.673 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; -3.617 ; -3.617 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; -3.655 ; -3.655 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; -4.019 ; -4.019 ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; iKEY[*]        ; iCLK_50    ; -3.785 ; -3.785 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[0]       ; iCLK_50    ; -3.902 ; -3.902 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[1]       ; iCLK_50    ; -3.785 ; -3.785 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[2]       ; iCLK_50    ; -3.961 ; -3.961 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  iKEY[3]       ; iCLK_50    ; -3.832 ; -3.832 ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 10.419 ; 10.419 ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 9.424  ; 9.424  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 10.419 ; 10.419 ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 9.154  ; 9.154  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 2.478  ; 2.478  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 2.517  ; 2.517  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 2.517  ; 2.517  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 2.522  ; 2.522  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 2.542  ; 2.542  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 2.542  ; 2.542  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 2.538  ; 2.538  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 2.548  ; 2.548  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 2.493  ; 2.493  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 2.493  ; 2.493  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 2.470  ; 2.470  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 2.474  ; 2.474  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 2.456  ; 2.456  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 2.447  ; 2.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 2.447  ; 2.447  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 2.414  ; 2.414  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 2.434  ; 2.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 2.434  ; 2.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 6.229  ; 6.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 5.780  ; 5.780  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 5.152  ; 5.152  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 6.008  ; 6.008  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 5.568  ; 5.568  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 5.194  ; 5.194  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 4.926  ; 4.926  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 5.643  ; 5.643  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 4.868  ; 4.868  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 5.587  ; 5.587  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 6.229  ; 6.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 6.217  ; 6.217  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 5.263  ; 5.263  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 5.900  ; 5.900  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 4.725  ; 4.725  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 4.701  ; 4.701  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 5.826  ; 5.826  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 2.424  ; 2.424  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 2.448  ; 2.448  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 2.468  ; 2.468  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 2.502  ; 2.502  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 2.488  ; 2.488  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 2.497  ; 2.497  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 2.522  ; 2.522  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 2.535  ; 2.535  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 2.485  ; 2.485  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 2.418  ; 2.418  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 2.410  ; 2.410  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 2.460  ; 2.460  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 2.408  ; 2.408  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 2.456  ; 2.456  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 2.414  ; 2.414  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 2.400  ; 2.400  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 2.475  ; 2.475  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 2.458  ; 2.458  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 2.457  ; 2.457  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 2.445  ; 2.445  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 2.450  ; 2.450  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 2.406  ; 2.406  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 2.426  ; 2.426  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 2.402  ; 2.402  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 2.455  ; 2.455  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 2.436  ; 2.436  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 7.330  ; 7.330  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 6.988  ; 6.988  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 6.385  ; 6.385  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 6.319  ; 6.319  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 6.100  ; 6.100  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 6.642  ; 6.642  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 5.717  ; 5.717  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 5.792  ; 5.792  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 5.839  ; 5.839  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 7.225  ; 7.225  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 6.250  ; 6.250  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 5.947  ; 5.947  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 6.298  ; 6.298  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 6.640  ; 6.640  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 7.330  ; 7.330  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 6.549  ; 6.549  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 7.000  ; 7.000  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 7.026  ; 7.026  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 6.338  ; 6.338  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 5.724  ; 5.724  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 6.777  ; 6.777  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 6.610  ; 6.610  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 6.270  ; 6.270  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 6.360  ; 6.360  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 6.591  ; 6.591  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 5.425  ; 5.425  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; 1.104  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; 1.110  ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; 1.104  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; 1.110  ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 6.357  ; 6.357  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 5.972  ; 5.972  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 6.357  ; 6.357  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 5.596  ; 5.596  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 6.119  ; 6.119  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 6.046  ; 6.046  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 5.828  ; 5.828  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 5.630  ; 5.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 4.721  ; 4.721  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 7.113  ; 7.113  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 4.950  ; 4.950  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 6.493  ; 6.493  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 6.117  ; 6.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 6.442  ; 6.442  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 7.113  ; 7.113  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 6.139  ; 6.139  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 6.318  ; 6.318  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 7.385  ; 7.385  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 5.704  ; 5.704  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 7.156  ; 7.156  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 7.175  ; 7.175  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 7.385  ; 7.385  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 6.387  ; 6.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 6.603  ; 6.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 7.382  ; 7.382  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 6.171  ; 6.171  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 5.887  ; 5.887  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 4.450  ; 4.450  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 4.467  ; 4.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 5.159  ; 5.159  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 5.432  ; 5.432  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 5.887  ; 5.887  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 5.137  ; 5.137  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 5.537  ; 5.537  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 5.575  ; 5.575  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 5.683  ; 5.683  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 4.472  ; 4.472  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 5.379  ; 5.379  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 5.360  ; 5.360  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 5.683  ; 5.683  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 5.037  ; 5.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 5.475  ; 5.475  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 4.889  ; 4.889  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 6.078  ; 6.078  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 7.041  ; 7.041  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 5.320  ; 5.320  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 6.105  ; 6.105  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 6.118  ; 6.118  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 6.109  ; 6.109  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 6.011  ; 6.011  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 7.041  ; 7.041  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 6.744  ; 6.744  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 6.660  ; 6.660  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 7.117  ; 7.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 6.854  ; 6.854  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 5.957  ; 5.957  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 7.117  ; 7.117  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 6.980  ; 6.980  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 5.505  ; 5.505  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 6.945  ; 6.945  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 6.617  ; 6.617  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 5.775  ; 5.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 7.025  ; 7.025  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 6.361  ; 6.361  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 6.140  ; 6.140  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 6.142  ; 6.142  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 5.288  ; 5.288  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 7.025  ; 7.025  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 6.733  ; 6.733  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 6.429  ; 6.429  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 5.928  ; 5.928  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 8.661  ; 8.661  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 5.893  ; 5.893  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 6.447  ; 6.447  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 8.661  ; 8.661  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 7.070  ; 7.070  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 6.985  ; 6.985  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 7.908  ; 7.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 6.383  ; 6.383  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 6.710  ; 6.710  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 5.885  ; 5.885  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 7.465  ; 7.465  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+----------------+------------+--------+--------+------------+--------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+----------------+------------+--------+--------+------------+--------------------------+
; GPIO_0[*]      ; iCLK_50    ; 4.790  ; 4.790  ; Rise       ; iCLK_50                  ;
;  GPIO_0[1]     ; iCLK_50    ; 5.081  ; 5.081  ; Rise       ; iCLK_50                  ;
;  GPIO_0[2]     ; iCLK_50    ; 5.358  ; 5.358  ; Rise       ; iCLK_50                  ;
;  GPIO_0[7]     ; iCLK_50    ; 4.790  ; 4.790  ; Rise       ; iCLK_50                  ;
; DRAM_DQ[*]     ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[0]    ; iCLK_50    ; 1.231  ; 1.231  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[1]    ; iCLK_50    ; 1.231  ; 1.231  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[2]    ; iCLK_50    ; 1.243  ; 1.243  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[3]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[4]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[5]    ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[6]    ; iCLK_50    ; 1.281  ; 1.281  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[7]    ; iCLK_50    ; 1.281  ; 1.281  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[8]    ; iCLK_50    ; 1.284  ; 1.284  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[9]    ; iCLK_50    ; 1.304  ; 1.304  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[10]   ; iCLK_50    ; 1.304  ; 1.304  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[11]   ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[12]   ; iCLK_50    ; 1.300  ; 1.300  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[13]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[14]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[15]   ; iCLK_50    ; 1.310  ; 1.310  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[16]   ; iCLK_50    ; 1.257  ; 1.257  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[17]   ; iCLK_50    ; 1.257  ; 1.257  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[18]   ; iCLK_50    ; 1.236  ; 1.236  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[19]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[20]   ; iCLK_50    ; 1.229  ; 1.229  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[21]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[22]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[23]   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[24]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[25]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[26]   ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[27]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[28]   ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[29]   ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[30]   ; iCLK_50    ; 1.201  ; 1.201  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  DRAM_DQ[31]   ; iCLK_50    ; 1.201  ; 1.201  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ[*]    ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[0]   ; iCLK_50    ; 2.953  ; 2.953  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[1]   ; iCLK_50    ; 2.704  ; 2.704  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[2]   ; iCLK_50    ; 3.025  ; 3.025  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[3]   ; iCLK_50    ; 2.860  ; 2.860  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[4]   ; iCLK_50    ; 2.668  ; 2.668  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[5]   ; iCLK_50    ; 2.545  ; 2.545  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[6]   ; iCLK_50    ; 2.841  ; 2.841  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[7]   ; iCLK_50    ; 2.508  ; 2.508  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[8]   ; iCLK_50    ; 2.879  ; 2.879  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[9]   ; iCLK_50    ; 3.117  ; 3.117  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[10]  ; iCLK_50    ; 3.114  ; 3.114  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[11]  ; iCLK_50    ; 2.714  ; 2.714  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[12]  ; iCLK_50    ; 2.959  ; 2.959  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[13]  ; iCLK_50    ; 2.464  ; 2.464  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  FLASH_DQ[14]  ; iCLK_50    ; 2.453  ; 2.453  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; FLASH_DQ15_AM1 ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_A[*]    ; iCLK_50    ; 1.191  ; 1.191  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[0]   ; iCLK_50    ; 1.191  ; 1.191  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[1]   ; iCLK_50    ; 1.213  ; 1.213  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[2]   ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[3]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[4]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[5]   ; iCLK_50    ; 1.233  ; 1.233  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[6]   ; iCLK_50    ; 1.264  ; 1.264  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[7]   ; iCLK_50    ; 1.248  ; 1.248  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[8]   ; iCLK_50    ; 1.253  ; 1.253  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[9]   ; iCLK_50    ; 1.259  ; 1.259  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[10]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[11]  ; iCLK_50    ; 1.284  ; 1.284  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_A[12]  ; iCLK_50    ; 1.297  ; 1.297  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_BA[*]   ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[0]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM0_BA[1]  ; iCLK_50    ; 1.247  ; 1.247  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CAS_N   ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CS_N    ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_LDQM0   ; iCLK_50    ; 1.184  ; 1.184  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_RAS_N   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_UDQM1   ; iCLK_50    ; 1.238  ; 1.238  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_WE_N    ; iCLK_50    ; 1.176  ; 1.176  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_A[*]    ; iCLK_50    ; 1.166  ; 1.166  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[0]   ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[1]   ; iCLK_50    ; 1.219  ; 1.219  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[2]   ; iCLK_50    ; 1.226  ; 1.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[3]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[4]   ; iCLK_50    ; 1.216  ; 1.216  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[5]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[6]   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[7]   ; iCLK_50    ; 1.222  ; 1.222  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[8]   ; iCLK_50    ; 1.181  ; 1.181  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[9]   ; iCLK_50    ; 1.166  ; 1.166  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[10]  ; iCLK_50    ; 1.239  ; 1.239  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[11]  ; iCLK_50    ; 1.223  ; 1.223  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_A[12]  ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_BA[*]   ; iCLK_50    ; 1.209  ; 1.209  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[0]  ; iCLK_50    ; 1.209  ; 1.209  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oDRAM1_BA[1]  ; iCLK_50    ; 1.214  ; 1.214  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CAS_N   ; iCLK_50    ; 1.174  ; 1.174  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_CS_N    ; iCLK_50    ; 1.193  ; 1.193  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_LDQM0   ; iCLK_50    ; 1.171  ; 1.171  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_RAS_N   ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_UDQM1   ; iCLK_50    ; 1.221  ; 1.221  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM1_WE_N    ; iCLK_50    ; 1.203  ; 1.203  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_A[*]    ; iCLK_50    ; 3.032  ; 3.032  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[0]   ; iCLK_50    ; 3.528  ; 3.528  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[1]   ; iCLK_50    ; 3.293  ; 3.293  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[2]   ; iCLK_50    ; 3.291  ; 3.291  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[3]   ; iCLK_50    ; 3.198  ; 3.198  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[4]   ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[5]   ; iCLK_50    ; 3.032  ; 3.032  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[6]   ; iCLK_50    ; 3.078  ; 3.078  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[7]   ; iCLK_50    ; 3.065  ; 3.065  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[8]   ; iCLK_50    ; 3.647  ; 3.647  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[9]   ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[10]  ; iCLK_50    ; 3.121  ; 3.121  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[11]  ; iCLK_50    ; 3.280  ; 3.280  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[12]  ; iCLK_50    ; 3.515  ; 3.515  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[13]  ; iCLK_50    ; 3.853  ; 3.853  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[14]  ; iCLK_50    ; 3.349  ; 3.349  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[15]  ; iCLK_50    ; 3.546  ; 3.546  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[16]  ; iCLK_50    ; 3.597  ; 3.597  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[17]  ; iCLK_50    ; 3.279  ; 3.279  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[18]  ; iCLK_50    ; 3.052  ; 3.052  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[19]  ; iCLK_50    ; 3.596  ; 3.596  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[20]  ; iCLK_50    ; 3.434  ; 3.434  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
;  oFLASH_A[21]  ; iCLK_50    ; 3.200  ; 3.200  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_CE_N    ; iCLK_50    ; 3.226  ; 3.226  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_OE_N    ; iCLK_50    ; 3.329  ; 3.329  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oFLASH_WE_N    ; iCLK_50    ; 2.842  ; 2.842  ; Rise       ; u0|syspll|sd1|pll|clk[0] ;
; oDRAM0_CLK     ; iCLK_50    ; -0.210 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ; -0.203 ;        ; Rise       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM0_CLK     ; iCLK_50    ;        ; -0.210 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oDRAM1_CLK     ; iCLK_50    ;        ; -0.203 ; Fall       ; u0|syspll|sd1|pll|clk[1] ;
; oHEX0_D[*]     ; iCLK_50    ; 2.900  ; 2.900  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[0]    ; iCLK_50    ; 3.098  ; 3.098  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[1]    ; iCLK_50    ; 3.248  ; 3.248  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[2]    ; iCLK_50    ; 2.900  ; 2.900  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[3]    ; iCLK_50    ; 3.133  ; 3.133  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[4]    ; iCLK_50    ; 3.090  ; 3.090  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[5]    ; iCLK_50    ; 2.986  ; 2.986  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX0_D[6]    ; iCLK_50    ; 2.904  ; 2.904  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX0_DP       ; iCLK_50    ; 2.515  ; 2.515  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_D[*]     ; iCLK_50    ; 2.630  ; 2.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[0]    ; iCLK_50    ; 2.630  ; 2.630  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[1]    ; iCLK_50    ; 3.387  ; 3.387  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[2]    ; iCLK_50    ; 3.195  ; 3.195  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[3]    ; iCLK_50    ; 2.878  ; 2.878  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[4]    ; iCLK_50    ; 3.350  ; 3.350  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[5]    ; iCLK_50    ; 3.637  ; 3.637  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX1_D[6]    ; iCLK_50    ; 3.187  ; 3.187  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX1_DP       ; iCLK_50    ; 3.274  ; 3.274  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_D[*]     ; iCLK_50    ; 3.022  ; 3.022  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[0]    ; iCLK_50    ; 3.022  ; 3.022  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[1]    ; iCLK_50    ; 3.731  ; 3.731  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[2]    ; iCLK_50    ; 3.652  ; 3.652  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[3]    ; iCLK_50    ; 3.857  ; 3.857  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[4]    ; iCLK_50    ; 3.369  ; 3.369  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[5]    ; iCLK_50    ; 3.497  ; 3.497  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX2_D[6]    ; iCLK_50    ; 3.876  ; 3.876  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX2_DP       ; iCLK_50    ; 3.277  ; 3.277  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_D[*]     ; iCLK_50    ; 2.314  ; 2.314  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[0]    ; iCLK_50    ; 2.314  ; 2.314  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[1]    ; iCLK_50    ; 2.330  ; 2.330  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[2]    ; iCLK_50    ; 2.666  ; 2.666  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[3]    ; iCLK_50    ; 2.741  ; 2.741  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[4]    ; iCLK_50    ; 3.021  ; 3.021  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[5]    ; iCLK_50    ; 2.642  ; 2.642  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX3_D[6]    ; iCLK_50    ; 2.817  ; 2.817  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX3_DP       ; iCLK_50    ; 2.827  ; 2.827  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_D[*]     ; iCLK_50    ; 2.345  ; 2.345  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[0]    ; iCLK_50    ; 2.345  ; 2.345  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[1]    ; iCLK_50    ; 2.728  ; 2.728  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[2]    ; iCLK_50    ; 2.715  ; 2.715  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[3]    ; iCLK_50    ; 2.849  ; 2.849  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[4]    ; iCLK_50    ; 2.603  ; 2.603  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[5]    ; iCLK_50    ; 2.799  ; 2.799  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX4_D[6]    ; iCLK_50    ; 2.546  ; 2.546  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX4_DP       ; iCLK_50    ; 3.047  ; 3.047  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_D[*]     ; iCLK_50    ; 2.749  ; 2.749  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[0]    ; iCLK_50    ; 2.749  ; 2.749  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[1]    ; iCLK_50    ; 3.077  ; 3.077  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[2]    ; iCLK_50    ; 3.079  ; 3.079  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[3]    ; iCLK_50    ; 3.101  ; 3.101  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[4]    ; iCLK_50    ; 3.051  ; 3.051  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[5]    ; iCLK_50    ; 3.641  ; 3.641  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX5_D[6]    ; iCLK_50    ; 3.377  ; 3.377  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX5_DP       ; iCLK_50    ; 3.419  ; 3.419  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_D[*]     ; iCLK_50    ; 2.864  ; 2.864  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[0]    ; iCLK_50    ; 3.451  ; 3.451  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[1]    ; iCLK_50    ; 3.037  ; 3.037  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[2]    ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[3]    ; iCLK_50    ; 3.467  ; 3.467  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[4]    ; iCLK_50    ; 2.864  ; 2.864  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[5]    ; iCLK_50    ; 3.463  ; 3.463  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX6_D[6]    ; iCLK_50    ; 3.437  ; 3.437  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX6_DP       ; iCLK_50    ; 2.908  ; 2.908  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_D[*]     ; iCLK_50    ; 2.775  ; 2.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[0]    ; iCLK_50    ; 3.215  ; 3.215  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[1]    ; iCLK_50    ; 3.099  ; 3.099  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[2]    ; iCLK_50    ; 3.100  ; 3.100  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[3]    ; iCLK_50    ; 2.775  ; 2.775  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[4]    ; iCLK_50    ; 3.631  ; 3.631  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[5]    ; iCLK_50    ; 3.378  ; 3.378  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oHEX7_D[6]    ; iCLK_50    ; 3.239  ; 3.239  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oHEX7_DP       ; iCLK_50    ; 3.054  ; 3.054  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oLEDG[*]       ; iCLK_50    ; 3.030  ; 3.030  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[0]      ; iCLK_50    ; 3.058  ; 3.058  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[1]      ; iCLK_50    ; 3.315  ; 3.315  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[2]      ; iCLK_50    ; 4.404  ; 4.404  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[3]      ; iCLK_50    ; 3.686  ; 3.686  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[4]      ; iCLK_50    ; 3.562  ; 3.562  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[5]      ; iCLK_50    ; 3.925  ; 3.925  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[6]      ; iCLK_50    ; 3.295  ; 3.295  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[7]      ; iCLK_50    ; 3.446  ; 3.446  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
;  oLEDG[8]      ; iCLK_50    ; 3.030  ; 3.030  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
; oUART_TXD      ; iCLK_50    ; 3.753  ; 3.753  ; Rise       ; u0|syspll|sd1|pll|clk[2] ;
+----------------+------------+--------+--------+------------+--------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.647 ;    ;    ; 8.647 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.917 ;    ;    ; 4.917 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; iCLK_50                  ; iCLK_50                  ; 1489     ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; iCLK_50                  ; 8        ; 0        ; 0        ; 0        ;
; iCLK_50                  ; u0|syspll|sd1|pll|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 502951   ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[0] ; 193      ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 204      ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 9329     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; iCLK_50                  ; iCLK_50                  ; 1489     ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; iCLK_50                  ; 8        ; 0        ; 0        ; 0        ;
; iCLK_50                  ; u0|syspll|sd1|pll|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 502951   ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[0] ; 193      ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 204      ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 9329     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                              ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; iCLK_50                  ; iCLK_50                  ; 34       ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6525     ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 1299     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                               ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; iCLK_50                  ; iCLK_50                  ; 34       ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[0] ; 6525     ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[0] ; u0|syspll|sd1|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u0|syspll|sd1|pll|clk[2] ; u0|syspll|sd1|pll|clk[2] ; 1299     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 224   ; 224  ;
; Unconstrained Output Port Paths ; 306   ; 306  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 06 16:56:19 2024
Info: Command: quartus_sta DE2_70_TOP -c DE2_70_TOP
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 28 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_skk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe18|dffe19a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1038): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1038): *rs_dgwp|dffpipe_re9:dffpipe18|dffe19a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1038): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1038): Argument <to> is not an object ID
Info (332104): Reading SDC File: 'DE2_70_TOP.sdc'
Warning (332049): Ignored create_clock at DE2_70_TOP.sdc(2): Incorrect assignment for clock.  Source node: iCLK_50 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -name "iCLK_50_2" -period 20.000ns [get_ports {iCLK_50}]
Warning (332049): Ignored create_clock at DE2_70_TOP.sdc(3): Incorrect assignment for clock.  Source node: iCLK_50 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -name "iCLK_50_3" -period 20.000ns [get_ports {iCLK_50}]
Warning (332049): Ignored create_clock at DE2_70_TOP.sdc(4): Incorrect assignment for clock.  Source node: iCLK_50 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -name "iCLK_50_4" -period 20.000ns [get_ports {iCLK_50}]
Warning (332049): Ignored create_clock at DE2_70_TOP.sdc(5): Incorrect assignment for clock.  Source node: iCLK_50 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_clock -name "iCLK_28" -period 35.714ns [get_ports {iCLK_50}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|syspll|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|syspll|sd1|pll|clk[0]} {u0|syspll|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {u0|syspll|sd1|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {u0|syspll|sd1|pll|clk[1]} {u0|syspll|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {u0|syspll|sd1|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|syspll|sd1|pll|clk[2]} {u0|syspll|sd1|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: LTM_top:LTMController|rClk[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.624     -1274.112 u0|syspll|sd1|pll|clk[0] 
    Info (332119):    15.211         0.000 iCLK_50 
    Info (332119):    94.774         0.000 u0|syspll|sd1|pll|clk[2] 
Info (332146): Worst-case hold slack is -0.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.549        -0.549 iCLK_50 
    Info (332119):     0.391         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     0.391         0.000 u0|syspll|sd1|pll|clk[2] 
Info (332146): Worst-case recovery slack is 1.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.976         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     3.628         0.000 u0|syspll|sd1|pll|clk[2] 
    Info (332119):    18.059         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.031         0.000 iCLK_50 
    Info (332119):     1.733         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     2.808         0.000 u0|syspll|sd1|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.206         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    47.873         0.000 u0|syspll|sd1|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: LTM_top:LTMController|rClk[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: NiosSoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LTM_top:LTMController|lcd_3wire_config:wire0|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 2.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.464         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):    17.812         0.000 iCLK_50 
    Info (332119):    97.269         0.000 u0|syspll|sd1|pll|clk[2] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.104        -0.104 iCLK_50 
    Info (332119):     0.215         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 u0|syspll|sd1|pll|clk[2] 
Info (332146): Worst-case recovery slack is 4.307
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.307         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     5.121         0.000 u0|syspll|sd1|pll|clk[2] 
    Info (332119):    18.988         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 0.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.580         0.000 iCLK_50 
    Info (332119):     0.983         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     1.425         0.000 u0|syspll|sd1|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.206         0.000 u0|syspll|sd1|pll|clk[0] 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    47.873         0.000 u0|syspll|sd1|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Fri Dec 06 16:56:22 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


