#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe872e071e0 .scope module, "testbenchControl" "testbenchControl" 2 18;
 .timescale 0 0;
v0x7fe872e10590_0 .net "alu_select", 2 0, v0x7fe872f00010_0;  1 drivers
v0x7fe872e10620_0 .net "alusrc", 0 0, v0x7fe872e0ff00_0;  1 drivers
v0x7fe872e106b0_0 .net "branch", 0 0, v0x7fe872e0ffb0_0;  1 drivers
v0x7fe872e10760_0 .var "instr", 16 0;
v0x7fe872e107f0_0 .net "memread", 0 0, v0x7fe872e10040_0;  1 drivers
v0x7fe872e108c0_0 .net "memtoreg", 0 0, v0x7fe872e100e0_0;  1 drivers
v0x7fe872e10970_0 .net "memwrite", 0 0, v0x7fe872e101c0_0;  1 drivers
v0x7fe872e10a20_0 .net "regdst", 0 0, v0x7fe872e10310_0;  1 drivers
v0x7fe872e10ad0_0 .net "regwrite", 0 0, v0x7fe872e103b0_0;  1 drivers
L_0x7fe872e10c00 .part v0x7fe872e10760_0, 13, 3;
S_0x7fe872e07350 .scope module, "Control_Circuit" "Control" 2 32, 3 10 0, S_0x7fe872e071e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "memread"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 3 "alu_select"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regwrite"
    .port_info 8 /INPUT 3 "opcode"
v0x7fe872f00010_0 .var "alu_select", 2 0;
v0x7fe872e0ff00_0 .var "alusrc", 0 0;
v0x7fe872e0ffb0_0 .var "branch", 0 0;
v0x7fe872e10040_0 .var "memread", 0 0;
v0x7fe872e100e0_0 .var "memtoreg", 0 0;
v0x7fe872e101c0_0 .var "memwrite", 0 0;
v0x7fe872e10260_0 .net "opcode", 2 0, L_0x7fe872e10c00;  1 drivers
v0x7fe872e10310_0 .var "reg2loc", 0 0;
v0x7fe872e103b0_0 .var "regwrite", 0 0;
E_0x7fe872e04860 .event edge, v0x7fe872e10260_0;
    .scope S_0x7fe872e07350;
T_0 ;
    %wait E_0x7fe872e04860;
    %load/vec4 v0x7fe872e10260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e100e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe872f00010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e103b0_0, 0, 1;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e100e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe872f00010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe872e103b0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e100e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe872f00010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e101c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe872e0ff00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe872e103b0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe872e10310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe872e0ffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e10040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e100e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe872f00010_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e101c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e0ff00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe872e103b0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe872e071e0;
T_1 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 61 "$display", "Instr[opcode] br[branch] ALU[alusrc,aluselect]" {0 0 0};
    %vpi_call 2 62 "$display", "        Reg[regdst,regwrite] Mem[memread,memwrite,mem2reg]" {0 0 0};
    %delay 6, 0;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 65 "$display", "add $0,$0,$0" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 8192, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 68 "$display", "sub $0,$0,$0" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 16384, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 71 "$display", "slt $0,$0,$0" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 24576, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 74 "$display", "lw $0,0($0)" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 32768, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 77 "$display", "sw $0,0($0)" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 40960, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 80 "$display", "beq $0,$0,offset" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 49152, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 83 "$display", "addi $0,$0,0" {0 0 0};
    %delay 4, 0;
    %pushi/vec4 57344, 0, 17;
    %store/vec4 v0x7fe872e10760_0, 0, 17;
    %vpi_call 2 86 "$display", "andi $0,$0,0" {0 0 0};
    %delay 4, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fe872e071e0;
T_2 ;
    %vpi_call 2 92 "$monitor", "Instr[%b],PC[%b] ALU[%b,%b] Reg[%b,%b] Mem[%b,%b,%b]", &PV<v0x7fe872e10760_0, 13, 3>, v0x7fe872e106b0_0, v0x7fe872e10620_0, v0x7fe872e10590_0, v0x7fe872e10a20_0, v0x7fe872e10ad0_0, v0x7fe872e107f0_0, v0x7fe872e10970_0, v0x7fe872e108c0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench-Control.V";
    "LEGLite-Control.V";
