Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 11:23:32 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/CNN_timing_synth.rpt
| Design       : CNN
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 ReLU_V_U/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            max_pool_1chan_U0/tmp_28_reg_547_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.285ns (53.058%)  route 2.022ns (46.942%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.537     0.537    ReLU_V_U/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ap_clk
                         RAMB36E1                                     r  ReLU_V_U/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.800     2.337 f  ReLU_V_U/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0/DOADO[26]
                         net (fo=2, unplaced)         0.466     2.803    ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_1_0[26]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.846 f  ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/reg_163[3]_i_1/O
                         net (fo=4, unplaced)         0.431     3.277    ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/reg_163_reg[24][3]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.320 r  ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547[0]_i_28/O
                         net (fo=1, unplaced)         0.497     3.817    ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547[0]_i_28_n_8
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     4.067 r  ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     4.067    ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547_reg[0]_i_12_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.120 r  ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.120    ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547_reg[0]_i_3_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.173 r  ReLU_V_U/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/tmp_28_reg_547_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.628     4.801    max_pool_1chan_U0/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.844 r  max_pool_1chan_U0/tmp_28_reg_547[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.844    max_pool_1chan_U0/tmp_28_reg_547[0]_i_1_n_8
                         FDRE                                         r  max_pool_1chan_U0/tmp_28_reg_547_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=4023, unset)         0.510     5.510    max_pool_1chan_U0/ap_clk
                         FDRE                                         r  max_pool_1chan_U0/tmp_28_reg_547_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_D)        0.036     5.511    max_pool_1chan_U0/tmp_28_reg_547_reg[0]
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  0.667    




