#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  1 01:45:38 2023
# Process ID: 40081
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.dcp' for cell 'ember_fpga_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2624.008 ; gain = 0.000 ; free physical = 446058 ; free virtual = 754785
INFO: [Netlist 29-17] Analyzing 1348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3088.387 ; gain = 464.379 ; free physical = 445431 ; free virtual = 754158
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.391 ; gain = 0.000 ; free physical = 445517 ; free virtual = 754244
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3088.391 ; gain = 464.383 ; free physical = 445517 ; free virtual = 754244
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.426 ; gain = 64.039 ; free physical = 445509 ; free virtual = 754235

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19d780b31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3160.426 ; gain = 0.000 ; free physical = 445497 ; free virtual = 754223

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3362.984 ; gain = 0.000 ; free physical = 445291 ; free virtual = 754020
Phase 1 Generate And Synthesize Debug Cores | Checksum: 13ec298fe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445291 ; free virtual = 754020

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14f8d7a9f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 174a834dc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12ffd1e62

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754038
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Sweep, 922 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sclk_in_IBUF_BUFG_inst to drive 3322 load(s) on clock net sclk_in_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 149f1a63d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 149f1a63d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17960a153

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              15  |                                             60  |
|  Constant propagation         |               0  |              12  |                                             47  |
|  Sweep                        |               1  |              67  |                                            922  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3362.984 ; gain = 0.000 ; free physical = 445308 ; free virtual = 754037
Ending Logic Optimization Task | Checksum: d4e8100b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3362.984 ; gain = 43.770 ; free physical = 445308 ; free virtual = 754037

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 180 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 370 newly gated: 0 Total Ports: 360
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1091391e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445248 ; free virtual = 753978
Ending Power Optimization Task | Checksum: 1091391e7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3876.059 ; gain = 513.074 ; free physical = 445272 ; free virtual = 754001

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fe05c0e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445277 ; free virtual = 754007
Ending Final Cleanup Task | Checksum: fe05c0e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445277 ; free virtual = 754007

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445277 ; free virtual = 754007
Ending Netlist Obfuscation Task | Checksum: fe05c0e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445277 ; free virtual = 754007
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 3876.059 ; gain = 787.660 ; free physical = 445277 ; free virtual = 754007
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3876.059 ; gain = 0.000 ; free physical = 445263 ; free virtual = 753993
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445188 ; free virtual = 753922
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a959b469

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445188 ; free virtual = 753922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445188 ; free virtual = 753922

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cd3cb1ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445214 ; free virtual = 753948

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d77276be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445209 ; free virtual = 753943

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d77276be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445209 ; free virtual = 753943
Phase 1 Placer Initialization | Checksum: 1d77276be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445206 ; free virtual = 753940

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e776c630

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445188 ; free virtual = 753922

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13efb377f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445189 ; free virtual = 753923

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 370 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 148 nets or cells. Created 0 new cell, deleted 148 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445110 ; free virtual = 753844

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            148  |                   148  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            148  |                   148  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 127ae348b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445110 ; free virtual = 753844
Phase 2.3 Global Placement Core | Checksum: 19fc8f287

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445097 ; free virtual = 753832
Phase 2 Global Placement | Checksum: 19fc8f287

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13586ddb1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445113 ; free virtual = 753847

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15da76085

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445108 ; free virtual = 753842

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13f3adf8e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445103 ; free virtual = 753838

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13e250d82

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a397792b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fe56bb7c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445097 ; free virtual = 753831

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20f21a049

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445097 ; free virtual = 753831
Phase 3 Detail Placement | Checksum: 20f21a049

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445090 ; free virtual = 753825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 247cd79d4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.921 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a3fcd18f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445097 ; free virtual = 753831
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20edf83ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830
Phase 4.1.1.1 BUFG Insertion | Checksum: 247cd79d4

Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.921. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830
Phase 4.1 Post Commit Optimization | Checksum: 2041e50eb

Time (s): cpu = 00:01:21 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445096 ; free virtual = 753830

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2041e50eb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445103 ; free virtual = 753837

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2041e50eb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840
Phase 4.3 Placer Reporting | Checksum: 2041e50eb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840

Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ffa9f24c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840
Ending Placer Task | Checksum: 1b5bf18b1

Time (s): cpu = 00:01:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445106 ; free virtual = 753840
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445191 ; free virtual = 753925
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445149 ; free virtual = 753905
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445160 ; free virtual = 753898
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445180 ; free virtual = 753920
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 445112 ; free virtual = 753875
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f87cb4bf ConstDB: 0 ShapeSum: bd4263f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 122adbf5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444875 ; free virtual = 753622
Post Restoration Checksum: NetGraph: ff728554 NumContArr: 233b3a0a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 122adbf5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444877 ; free virtual = 753623

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 122adbf5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444832 ; free virtual = 753578

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 122adbf5e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444832 ; free virtual = 753578
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be7eaca5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444819 ; free virtual = 753566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.109 | TNS=0.000  | WHS=-2.276 | THS=-1588.715|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 166474630

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444812 ; free virtual = 753559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.109 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 184979235

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444811 ; free virtual = 753558
Phase 2 Router Initialization | Checksum: 15f9dd614

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3916.078 ; gain = 0.000 ; free physical = 444811 ; free virtual = 753558

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374548 %
  Global Horizontal Routing Utilization  = 0.00182955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10888
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10887
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15f9dd614

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 3924.449 ; gain = 8.371 ; free physical = 444810 ; free virtual = 753557
Phase 3 Initial Routing | Checksum: 1442966f0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3929.449 ; gain = 13.371 ; free physical = 444793 ; free virtual = 753540

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1706
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.942  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ed9c701

Time (s): cpu = 00:11:29 ; elapsed = 00:05:44 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444745 ; free virtual = 753491
Phase 4 Rip-up And Reroute | Checksum: 14ed9c701

Time (s): cpu = 00:11:29 ; elapsed = 00:05:44 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444745 ; free virtual = 753492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 146e13615

Time (s): cpu = 00:11:31 ; elapsed = 00:05:45 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444746 ; free virtual = 753492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.942  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12a926dd5

Time (s): cpu = 00:11:31 ; elapsed = 00:05:45 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444746 ; free virtual = 753492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12a926dd5

Time (s): cpu = 00:11:31 ; elapsed = 00:05:45 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444746 ; free virtual = 753492
Phase 5 Delay and Skew Optimization | Checksum: 12a926dd5

Time (s): cpu = 00:11:32 ; elapsed = 00:05:45 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444745 ; free virtual = 753492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6719f30

Time (s): cpu = 00:11:34 ; elapsed = 00:05:46 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444746 ; free virtual = 753492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.942  | TNS=0.000  | WHS=-0.826 | THS=-41.311|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 10651e04d

Time (s): cpu = 00:12:08 ; elapsed = 00:06:16 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444715 ; free virtual = 753461
Phase 6.1 Hold Fix Iter | Checksum: 10651e04d

Time (s): cpu = 00:12:08 ; elapsed = 00:06:16 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444715 ; free virtual = 753461

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.942  | TNS=0.000  | WHS=-0.591 | THS=-0.591 |

Phase 6.2 Additional Hold Fix | Checksum: 149d77e69

Time (s): cpu = 00:12:51 ; elapsed = 00:06:47 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444659 ; free virtual = 753405
Phase 6 Post Hold Fix | Checksum: 18d535c6b

Time (s): cpu = 00:12:52 ; elapsed = 00:06:48 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444660 ; free virtual = 753406

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.82839 %
  Global Horizontal Routing Utilization  = 1.94273 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ac5463d0

Time (s): cpu = 00:12:52 ; elapsed = 00:06:48 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444704 ; free virtual = 753451

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac5463d0

Time (s): cpu = 00:12:52 ; elapsed = 00:06:48 . Memory (MB): peak = 4240.449 ; gain = 324.371 ; free physical = 444700 ; free virtual = 753447

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c88965c8

Time (s): cpu = 00:12:54 ; elapsed = 00:06:49 . Memory (MB): peak = 4272.461 ; gain = 356.383 ; free physical = 444704 ; free virtual = 753451

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.942  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c88965c8

Time (s): cpu = 00:12:54 ; elapsed = 00:06:49 . Memory (MB): peak = 4272.461 ; gain = 356.383 ; free physical = 444695 ; free virtual = 753442
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:54 ; elapsed = 00:06:49 . Memory (MB): peak = 4272.461 ; gain = 356.383 ; free physical = 444865 ; free virtual = 753612

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:02 ; elapsed = 00:06:52 . Memory (MB): peak = 4272.461 ; gain = 356.383 ; free physical = 444865 ; free virtual = 753612
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4272.461 ; gain = 0.000 ; free physical = 444823 ; free virtual = 753598
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Feb  1 01:56:07 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 4328.496 ; gain = 0.000 ; free physical = 444769 ; free virtual = 753543
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 01:56:08 2023...
