<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: PAC55XX</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">PAC55XX</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__CM3__defines.html" target="_self">CM3 Defines</a></td><td class="desc">Defined Constants and Types for Cortex M3 core features </td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__debugging.html" target="_self">Debugging</a></td><td class="desc">Macros and functions to aid in debugging </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_1_" class="arrow" onclick="toggleFolder('0_1_')">&#9658;</span><a class="el" href="group__CM3__cortex__defines.html" target="_self">Cortex Core Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex Core </b> </td></tr>
<tr id="row_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__cortex__atomic__defines.html" target="_self">Cortex Core Atomic support Defines</a></td><td class="desc">Atomic operation support </td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__dwt.html" target="_self">Cortex-M Data Watch and Trace unit.</a></td><td class="desc">System Control Space (SCS) =&gt; Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__fpb.html" target="_self">Cortex-M Flash Patch and Breakpoint (FPB) unit</a></td><td class="desc"></td></tr>
<tr id="row_0_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__itm.html" target="_self">Cortex-M Instrumentation Trace Macrocell (ITM)</a></td><td class="desc"></td></tr>
<tr id="row_0_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_5_" class="arrow" onclick="toggleFolder('0_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__defines.html" target="_self">Cortex-M MPU Defines</a></td><td class="desc"><b>libopencm3 Cortex Memory Protection Unit</b> </td></tr>
<tr id="row_0_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__registers.html" target="_self">MPU Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__type.html" target="_self">MPU TYPE register fields</a></td><td class="desc">The MPU_TYPE register is always available, even if the MPU is not implemented </td></tr>
<tr id="row_0_5_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__ctrl.html" target="_self">MPU CTRL register fields</a></td><td class="desc">Defines for the Control Register </td></tr>
<tr id="row_0_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rnr.html" target="_self">MPU RNR register fields</a></td><td class="desc">Defines for the Region Number Register </td></tr>
<tr id="row_0_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__mpu__rbar.html" target="_self">MPU RBAR register fields</a></td><td class="desc">Defines for the Region Base Address Register </td></tr>
<tr id="row_0_5_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_5_5_" class="arrow" onclick="toggleFolder('0_5_5_')">&#9658;</span><a class="el" href="group__CM3__mpu__rasr.html" target="_self">MPU RASR register fields</a></td><td class="desc">Defines for the Region Attribute and Size Register </td></tr>
<tr id="row_0_5_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__mpu__rasr__attributes.html" target="_self">MPU RASR Attributes</a></td><td class="desc">Not all attributes are available on v6m </td></tr>
<tr id="row_0_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_6_" class="arrow" onclick="toggleFolder('0_6_')">&#9658;</span><a class="el" href="group__CM3__nvic__defines.html" target="_self">Cortex-M NVIC Defines</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__registers.html" target="_self">NVIC Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_6_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__sysint.html" target="_self">Cortex M0/M3/M4 System Interrupts</a></td><td class="desc">IRQ numbers -3 and -6 to -9 are reserved </td></tr>
<tr id="row_0_6_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__defines__irqs.html" target="_self">User interrupts for PAC55XX Series</a></td><td class="desc"></td></tr>
<tr id="row_0_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_7_" class="arrow" onclick="toggleFolder('0_7_')">&#9658;</span><a class="el" href="group__cm__scb.html" target="_self">Cortex-M System Control Block</a></td><td class="desc">The System Control Block is a section of the System Control Space </td></tr>
<tr id="row_0_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scb__registers.html" target="_self">SCB Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__cpuid__values.html" target="_self">SCB_CPUID Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__icsr__values.html" target="_self">SCB_ICSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__vtor__values.html" target="_self">SCB_VTOR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__aicr__values.html" target="_self">SCB_AICR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__scr__values.html" target="_self">SCB_SCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_7_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm3__scb__ccr__values.html" target="_self">SCB_CCR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_8_" class="arrow" onclick="toggleFolder('0_8_')">&#9658;</span><a class="el" href="group__cm__scs.html" target="_self">Cortex-M System Control Space</a></td><td class="desc">The System Control Space (SCS) is a memory-mapped 4KB address space that provides 32-bit registers for configuration, status reporting and control </td></tr>
<tr id="row_0_8_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__cm__scs__registers.html" target="_self">SCS Registers</a></td><td class="desc"></td></tr>
<tr id="row_0_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_9_" class="arrow" onclick="toggleFolder('0_9_')">&#9658;</span><a class="el" href="group__CM3__systick__defines.html" target="_self">Cortex-M SysTick Defines</a></td><td class="desc"><b>libopencm3 Defined Constants and Types for the Cortex SysTick </b> </td></tr>
<tr id="row_0_9_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_0_9_0_" class="arrow" onclick="toggleFolder('0_9_0_')">&#9658;</span><a class="el" href="group__STK__CSR__VALUES.html" target="_self">STK_CSR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__systick__clksource.html" target="_self">Clock source selection</a></td><td class="desc"></td></tr>
<tr id="row_0_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__RVR__VALUES.html" target="_self">STK_RVR Values</a></td><td class="desc"></td></tr>
<tr id="row_0_9_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__STK__CALIB__VALUES.html" target="_self">STK_CALIB Values</a></td><td class="desc"></td></tr>
<tr id="row_0_10_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__cm__tpiu.html" target="_self">Cortex-M Trace Port Interface Unit (TPIU)</a></td><td class="desc"></td></tr>
<tr id="row_1_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__CM3__files.html" target="_self">Cortex Core Peripheral APIs</a></td><td class="desc">APIs for Cortex Core peripherals </td></tr>
<tr id="row_1_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__dwt__file.html" target="_self">DWT</a></td><td class="desc"><b>libopencm3 Cortex-M Data Watchpoint and Trace unit</b> </td></tr>
<tr id="row_1_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__file.html" target="_self">NVIC</a></td><td class="desc"><b>libopencm3 Cortex Nested Vectored Interrupt Controller</b> </td></tr>
<tr id="row_1_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__scb__file.html" target="_self">SCB</a></td><td class="desc"><b>libopencm3 Cortex-M System Control Block</b> </td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__systick__file.html" target="_self">SysTick</a></td><td class="desc"><b>libopencm3 Cortex System Tick Timer</b> </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__coresight__registers.html" target="_self">Coresight Registers</a></td><td class="desc">CoreSight Lock Status Registers and Lock Access Registers are documented for the DWT, ITM, FPB and TPIU peripherals </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__peripheral__apis.html" target="_self">Peripheral APIs</a></td><td class="desc">APIs for device peripherals </td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__ccs__api.html" target="_self">Clock Control System API</a></td><td class="desc"><b>PAC5xx CCS Driver</b> </td></tr>
<tr id="row_3_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__api.html" target="_self">GPIO Peripheral API</a></td><td class="desc">GPIO Application Programming Interface </td></tr>
<tr id="row_3_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__memctl__api.html" target="_self">Memory Controller API</a></td><td class="desc"><b>PAC5xx MEMCTL Driver</b> </td></tr>
<tr id="row_3_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__usart__api.html" target="_self">USART peripheral API</a></td><td class="desc"><b>PAC55xxxx USART Driver</b> </td></tr>
<tr id="row_3_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__can__api.html" target="_self">CAN Peripheral API</a></td><td class="desc">CAN Application Programming Interface </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__PAC55xx__defines.html" target="_self">PAC55xx Defines</a></td><td class="desc">Defined Constants and Types for the PAC55xx series </td></tr>
<tr id="row_4_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9658;</span><a class="el" href="group__system__defines.html" target="_self">Clock Config and System Defines</a></td><td class="desc">Clock Control and System Defines for the Qorvo PAC55xx series of microcontrollers </td></tr>
<tr id="row_4_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ccs__frequencies.html" target="_self">CCS Frequencies</a></td><td class="desc"></td></tr>
<tr id="row_4_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ccs__ctl__reg.html" target="_self">Clock Control Register</a></td><td class="desc"></td></tr>
<tr id="row_4_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ccs__pllctl__reg.html" target="_self">CCS PLL Control Register</a></td><td class="desc"></td></tr>
<tr id="row_4_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ccs__rosctrim.html" target="_self">Ring Oscillator Trim Control Register</a></td><td class="desc"></td></tr>
<tr id="row_4_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__port__pin__addresses.html" target="_self">Port Pinmux Register Base.</a></td><td class="desc">Port Pin Config Addresses </td></tr>
<tr id="row_4_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pmux__sel__regs.html" target="_self">PMUXSEL register mapping.</a></td><td class="desc">Port Pin Mux Select Registers </td></tr>
<tr id="row_4_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__pden__regs.html" target="_self">PUEN PDEN register mapping.</a></td><td class="desc">Port Pull-Up/Down Enable Registers </td></tr>
<tr id="row_4_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__dsr__regs.html" target="_self">DSR register mapping.</a></td><td class="desc">Port Drive Strength Enable Registers </td></tr>
<tr id="row_4_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_1_" class="arrow" onclick="toggleFolder('4_1_')">&#9658;</span><a class="el" href="group__memorymap.html" target="_self">Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_4_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__address__memory.html" target="_self">Address Memory Map.</a></td><td class="desc"></td></tr>
<tr id="row_4_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__peripheral__addresses.html" target="_self">Core Peripheral Memory Map.</a></td><td class="desc"></td></tr>
<tr id="row_4_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__system__peripheral__addresses.html" target="_self">System Peripheral Memory Map.</a></td><td class="desc"></td></tr>
<tr id="row_4_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_2_" class="arrow" onclick="toggleFolder('4_2_')">&#9658;</span><a class="el" href="group__PAC55xx__can.html" target="_self">CAN</a></td><td class="desc">CAN definitions for the Qorvo PAC55xx series of microcontrollers </td></tr>
<tr id="row_4_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__isr__sr__cmr__mr.html" target="_self">CAN ISR/SR/CMR/MR Registers</a></td><td class="desc"></td></tr>
<tr id="row_4_2_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__btr01__rmc__imr.html" target="_self">CAN BTR1/BTR0/RMC/IMR Registers</a></td><td class="desc"></td></tr>
<tr id="row_4_2_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__alc__txrxerr__ecc.html" target="_self">CAN ALC/TXERR/RXERR/ECC Registers</a></td><td class="desc"></td></tr>
<tr id="row_4_2_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__mr__bits.html" target="_self">CAN Mode Register</a></td><td class="desc">CAN Mode Register bit definitions </td></tr>
<tr id="row_4_2_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__cmr__bits.html" target="_self">CAN Command Register</a></td><td class="desc">CAN Command Register </td></tr>
<tr id="row_4_2_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__sr__bits.html" target="_self">CAN Status Register</a></td><td class="desc">CAN Status Register </td></tr>
<tr id="row_4_2_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__isr__bits.html" target="_self">CAN Interrupt Status Register</a></td><td class="desc">CAN Interrupt Status Register bit definitions </td></tr>
<tr id="row_4_2_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__imr__bits.html" target="_self">CAN Mask Register</a></td><td class="desc">CAN Interrupt Mask Register bit definitions </td></tr>
<tr id="row_4_2_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__rmc__bits.html" target="_self">CAN Receive Message Counter Register.</a></td><td class="desc">CAN Receive Message Counter Register bit definitions </td></tr>
<tr id="row_4_2_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__btr0__bits.html" target="_self">CAN Bus Timing 0 Register.</a></td><td class="desc">CAN Bus Timing 0 Register bit definitions </td></tr>
<tr id="row_4_2_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__btr1__bits.html" target="_self">CAN Bus Timing 1 Register</a></td><td class="desc">CAN Bus Timing 1 Register bit definitions </td></tr>
<tr id="row_4_2_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__ecc__bits.html" target="_self">CAN Error Code Capture Register</a></td><td class="desc">CAN Error Code Capture Register bit definitions </td></tr>
<tr id="row_4_2_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__acr__bits.html" target="_self">CAN Acceptance Code Register</a></td><td class="desc">CAN Acceptance Code/Mask Register </td></tr>
<tr id="row_4_2_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__can__bit__masks.html" target="_self">CAN Miscellaneous Bit Masks</a></td><td class="desc"></td></tr>
<tr id="row_4_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_3_" class="arrow" onclick="toggleFolder('4_3_')">&#9658;</span><a class="el" href="group__PAC55xx__gpio.html" target="_self">GPIO</a></td><td class="desc">GPIO definitions for the Qorvo PAC55xx series of microcontrollers </td></tr>
<tr id="row_4_3_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port__id.html" target="_self">GPIO Port IDs</a></td><td class="desc">GPIO port base addresses (for convenience) </td></tr>
<tr id="row_4_3_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin__id.html" target="_self">GPIO Pin Identifiers</a></td><td class="desc">GPIO number definitions (for convenience) </td></tr>
<tr id="row_4_3_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__mode__regs.html" target="_self">GPIO MODE register mapping.</a></td><td class="desc">GPIO Mode Register Definitions </td></tr>
<tr id="row_4_3_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__outmask__regs.html" target="_self">GPIO OUTMASK register mapping.</a></td><td class="desc">GPIO Output Mask Register Definitions </td></tr>
<tr id="row_4_3_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__out__regs.html" target="_self">GPIO OUT register mapping.</a></td><td class="desc">GPIO Output Register Definitions </td></tr>
<tr id="row_4_3_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__in__regs.html" target="_self">GPIO IN register mapping.</a></td><td class="desc">GPIO Input Register Definitions </td></tr>
<tr id="row_4_3_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__inten__regs.html" target="_self">GPIO INTEN register mapping.</a></td><td class="desc">GPIO Interrupt Enable Register Definitions </td></tr>
<tr id="row_4_3_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__intflag__regs.html" target="_self">GPIO INTFLAG register mapping.</a></td><td class="desc">GPIO Interrupt Flag Register Definitions </td></tr>
<tr id="row_4_3_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__intclear__regs.html" target="_self">GPIO INTCLEAR register mapping.</a></td><td class="desc">GPIO Interrupt Clear Register Definitions </td></tr>
<tr id="row_4_3_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__inttype__regs.html" target="_self">GPIO INTTYPE register mapping.</a></td><td class="desc">GPIO Interrupt Type Register Definitions </td></tr>
<tr id="row_4_3_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__intcfg__regs.html" target="_self">GPIO INTCFG register mapping.</a></td><td class="desc">GPIO Interrupt Config Register Definitions </td></tr>
<tr id="row_4_3_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__intedgeboth__regs.html" target="_self">GPIO INTEDGEBOTH register mapping.</a></td><td class="desc">GPIO Interrupt Edge Both Definitions </td></tr>
<tr id="row_4_3_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__clksync__regs.html" target="_self">GPIO CLKSYNC register mapping.</a></td><td class="desc">GPIO Clock Synchronization Settings </td></tr>
<tr id="row_4_3_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__doset__regs.html" target="_self">GPIO DOSET register mapping.</a></td><td class="desc">GPIO Set Register </td></tr>
<tr id="row_4_3_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__doclear__regs.html" target="_self">GPIO DOCLEAR register mapping.</a></td><td class="desc">GPIO Set Register </td></tr>
<tr id="row_4_4_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_4_" class="arrow" onclick="toggleFolder('4_4_')">&#9658;</span><a class="el" href="group__PAC55xx__memctl.html" target="_self">Memory Controller Defines</a></td><td class="desc">Memory Controller definitions for the Qorvo PAC55xx series of microcontrollers </td></tr>
<tr id="row_4_4_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__memctl__reg.html" target="_self">Memory Controller Configuration Register</a></td><td class="desc"></td></tr>
<tr id="row_4_4_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__memstatus__reg.html" target="_self">Memory Controller Status Register</a></td><td class="desc"></td></tr>
<tr id="row_4_4_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flashlock__vals.html" target="_self">Flash Lock/Write Enable Register values</a></td><td class="desc"></td></tr>
<tr id="row_4_4_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flasherase__vals.html" target="_self">Flash Erase Enable Register values</a></td><td class="desc"></td></tr>
<tr id="row_4_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_5_" class="arrow" onclick="toggleFolder('4_5_')">&#9658;</span><a class="el" href="group__PAC55xx__usart.html" target="_self">USART</a></td><td class="desc">USART definitions for the Qorvo PAC55xx series of microcontrollers </td></tr>
<tr id="row_4_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__registers.html" target="_self">Registers</a></td><td class="desc"></td></tr>
<tr id="row_4_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__ier__bits.html" target="_self">Interrupt Enable Register bits</a></td><td class="desc"></td></tr>
<tr id="row_4_5_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__iir__bits.html" target="_self">Interrupt ID Register bits</a></td><td class="desc"></td></tr>
<tr id="row_4_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__fcr__bits.html" target="_self">FIFO Control Register bits</a></td><td class="desc"></td></tr>
<tr id="row_4_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__lcr__bits.html" target="_self">Line Control Register bits</a></td><td class="desc"></td></tr>
<tr id="row_4_5_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__usart__lsr__bits.html" target="_self">Line Status Register bits</a></td><td class="desc"></td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrprototypes__PAC55XX.html" target="_self">User interrupt service routines (ISR) prototypes for PAC55XX Series</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__CM3__nvic__isrdecls__PAC55XX.html" target="_self">User interrupt service routines (ISR) defaults for PAC55XX Series</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
