//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30411180
// Cuda compilation tools, release 11.5, V11.5.50
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_70
.address_size 64

	// .globl	g2p2g
.func _ZN4core6result13unwrap_failed17ha84c04ab95b75c50E
()
.noreturn ;
// _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE has been demoted
.global .align 8 .b8 alloc786[144] = {2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 alloc789[72] = {18, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 0, 0, 0, 0, 17, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 9, 0, 0, 0, 0, 0, 0, 0};
// _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .align 8 .b8 g2p2g_param_1[40],
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .u64 g2p2g_param_8,
	.param .u64 g2p2g_param_9,
	.param .align 8 .b8 g2p2g_param_10[72],
	.param .align 8 .b8 g2p2g_param_11[72],
	.param .u32 g2p2g_param_12,
	.param .u8 g2p2g_param_13,
	.param .u8 g2p2g_param_14
)
{
	.local .align 16 .b8 	__local_depot0[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<1041>;
	.reg .b16 	%rs<76>;
	.reg .f32 	%f<6597>;
	.reg .b32 	%r<2364>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1666>;
	// demoted variable
	.shared .align 8 .b8 _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE[5632];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1455, [g2p2g_param_0];
	ld.param.u64 	%rd386, [g2p2g_param_2];
	ld.param.u64 	%rd387, [g2p2g_param_3];
	ld.param.u64 	%rd388, [g2p2g_param_4];
	ld.param.u64 	%rd389, [g2p2g_param_5];
	ld.param.u64 	%rd390, [g2p2g_param_6];
	ld.param.u64 	%rd391, [g2p2g_param_7];
	ld.param.u64 	%rd392, [g2p2g_param_8];
	ld.param.u8 	%r425, [g2p2g_param_13];
	ld.param.u8 	%r426, [g2p2g_param_13+1];
	prmt.b32 	%r427, %r426, %r425, 30212;
	and.b32  	%r428, %r427, 1;
	setp.eq.b32 	%p25, %r428, 1;
	ld.param.u8 	%r429, [g2p2g_param_14];
	ld.param.u8 	%r430, [g2p2g_param_14+1];
	prmt.b32 	%r431, %r430, %r429, 30212;
	and.b32  	%r432, %r431, 1;
	setp.eq.b32 	%p26, %r432, 1;
	ld.param.u64 	%rd407, [g2p2g_param_11+64];
	ld.param.u64 	%rd406, [g2p2g_param_11+56];
	ld.param.u64 	%rd405, [g2p2g_param_11+48];
	ld.param.u64 	%rd404, [g2p2g_param_11+32];
	ld.param.u64 	%rd402, [g2p2g_param_11+16];
	ld.param.u64 	%rd401, [g2p2g_param_11+8];
	ld.param.f32 	%f1457, [g2p2g_param_11];
	ld.param.u64 	%rd400, [g2p2g_param_10+64];
	ld.param.u32 	%r420, [g2p2g_param_10+40];
	ld.param.u64 	%rd397, [g2p2g_param_10+32];
	ld.param.u64 	%rd394, [g2p2g_param_10+8];
	ld.param.u64 	%rd382, [g2p2g_param_1];
	add.u64 	%rd1, %SPL, 32;
	cvta.to.global.u64 	%rd3, %rd394;
	cvta.to.global.u64 	%rd4, %rd397;
	cvta.to.global.u64 	%rd6, %rd404;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p27, %r2, 0;
	@%p27 bra 	$L__BB0_860;

	mov.u32 	%r433, %ctaid.x;
	selp.b64 	%rd409, %rd406, %rd405, %p25;
	cvta.to.global.u64 	%rd410, %rd409;
	mul.wide.u32 	%rd411, %r433, 8;
	add.s64 	%rd7, %rd410, %rd411;
	mov.u32 	%r434, 64;
	div.u32 	%r3, %r434, %r2;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, %r1;
	setp.gt.u64 	%p28, %rd9, 127;
	@%p28 bra 	$L__BB0_859;

	ld.global.u32 	%r4, [%rd7+4];
	ld.global.u32 	%r435, [%rd7];
	cvta.to.global.u64 	%rd412, %rd402;
	mul.wide.u32 	%rd413, %r435, 24;
	add.s64 	%rd414, %rd412, %rd413;
	ld.global.u64 	%rd415, [%rd414];
	ld.global.v2.u32 	{%r436, %r437}, [%rd414+8];
	bfe.u64 	%rd10, %rd9, 4, 1;
	bfe.u64 	%rd11, %rd9, 5, 1;
	add.s64 	%rd416, %rd10, %rd415;
	and.b64  	%rd417, %rd416, 4294967295;
	shl.b64 	%rd418, %rd9, 27;
	and.b64  	%rd419, %rd418, 4294967296;
	add.s64 	%rd420, %rd419, %rd415;
	and.b64  	%rd421, %rd420, -4294967296;
	or.b64  	%rd12, %rd421, %rd417;
	shr.u64 	%rd422, %rd12, 16;
	xor.b64  	%rd423, %rd422, %rd12;
	mul.lo.s64 	%rd424, %rd423, 2246822507;
	shr.u64 	%rd425, %rd424, 13;
	xor.b64  	%rd426, %rd425, %rd424;
	mul.lo.s64 	%rd427, %rd426, 3266489909;
	shr.u64 	%rd428, %rd427, 16;
	xor.b64  	%rd13, %rd428, %rd427;
	cvt.u64.u32 	%rd429, %r420;
	add.s64 	%rd14, %rd429, -1;
	and.b64  	%rd1556, %rd13, %rd14;
	shl.b64 	%rd430, %rd1556, 4;
	add.s64 	%rd431, %rd4, %rd430;
	ld.global.u64 	%rd16, [%rd431];
	setp.eq.s64 	%p29, %rd16, %rd12;
	@%p29 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_3;

$L__BB0_15:
	setp.gt.u32 	%p40, %r2, 64;
	@%p40 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_16;

$L__BB0_3:
	setp.eq.s64 	%p30, %rd16, -1;
	@%p30 bra 	$L__BB0_8;

$L__BB0_4:
	add.s64 	%rd432, %rd1556, 1;
	and.b64  	%rd1556, %rd432, %rd14;
	shl.b64 	%rd433, %rd1556, 4;
	add.s64 	%rd434, %rd4, %rd433;
	ld.global.u64 	%rd19, [%rd434];
	setp.eq.s64 	%p31, %rd19, %rd12;
	@%p31 bra 	$L__BB0_7;

	setp.ne.s64 	%p32, %rd19, -1;
	@%p32 bra 	$L__BB0_4;

	setp.lt.u32 	%p33, %r2, 65;
	@%p33 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_30;

$L__BB0_8:
	setp.gt.u32 	%p35, %r2, 64;
	@%p35 bra 	$L__BB0_30;

$L__BB0_9:
	and.b64  	%rd20, %rd9, 15;
	add.s64 	%rd21, %rd20, %rd8;
	shl.b64 	%rd22, %rd10, 2;
	shl.b64 	%rd23, %rd11, 2;
	add.s64 	%rd435, %rd20, 1;
	max.u64 	%rd24, %rd435, %rd21;
	sub.s64 	%rd436, %rd24, %rd9;
	and.b64  	%rd1558, %rd436, 3;
	setp.eq.s64 	%p36, %rd1558, 0;
	mov.u64 	%rd1560, %rd20;
	@%p36 bra 	$L__BB0_12;

	mov.f32 	%f1458, 0f00000000;
	mov.u32 	%r438, 2139095039;
	mov.u32 	%r439, 0;
	mov.u32 	%r440, -1;
	mov.u64 	%rd1557, %rd20;

$L__BB0_11:
	.pragma "nounroll";
	add.s64 	%rd1560, %rd1557, 1;
	bfe.u64 	%rd437, %rd1557, 2, 2;
	and.b64  	%rd438, %rd1557, 3;
	or.b64  	%rd439, %rd438, %rd22;
	or.b64  	%rd440, %rd437, %rd23;
	shl.b64 	%rd441, %rd440, 3;
	or.b64  	%rd442, %rd439, %rd441;
	mul.lo.s64 	%rd443, %rd442, 88;
	mov.u64 	%rd444, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mov.u64 	%rd445, 0;
	add.s64 	%rd446, %rd444, %rd443;
	st.shared.u64 	[%rd446+32], %rd445;
	st.shared.v2.f32 	[%rd446+40], {%f1458, %f1458};
	st.shared.v2.f32 	[%rd446+24], {%f1458, %f1458};
	st.shared.v2.f32 	[%rd446+16], {%f1458, %f1458};
	st.shared.u32 	[%rd446+56], %rd445;
	st.shared.u64 	[%rd446+48], %rd445;
	st.shared.u64 	[%rd446], %rd445;
	st.shared.u32 	[%rd446+60], %r438;
	st.shared.u32 	[%rd446+64], %r439;
	st.shared.u32 	[%rd446+68], %r439;
	st.shared.u32 	[%rd446+72], %r440;
	st.shared.u32 	[%rd446+76], %r439;
	st.shared.u32 	[%rd446+80], %r440;
	add.s64 	%rd1558, %rd1558, -1;
	setp.ne.s64 	%p37, %rd1558, 0;
	mov.u64 	%rd1557, %rd1560;
	@%p37 bra 	$L__BB0_11;

$L__BB0_12:
	not.b64 	%rd447, %rd20;
	add.s64 	%rd448, %rd24, %rd447;
	setp.lt.u64 	%p38, %rd448, 3;
	@%p38 bra 	$L__BB0_30;

	add.s64 	%rd449, %rd1560, -1;
	and.b64  	%rd450, %rd449, 3;
	add.s64 	%rd451, %rd1560, 1;
	and.b64  	%rd452, %rd451, 3;
	and.b64  	%rd453, %rd1560, 3;
	or.b64  	%rd31, %rd453, %rd22;
	or.b64  	%rd32, %rd452, %rd22;
	or.b64  	%rd33, %rd450, %rd22;
	mov.f32 	%f1459, 0f00000000;
	mov.u32 	%r441, 2139095039;
	mov.u32 	%r442, 0;
	mov.u32 	%r443, -1;

$L__BB0_14:
	bfe.u64 	%rd454, %rd1560, 2, 2;
	or.b64  	%rd455, %rd454, %rd23;
	shl.b64 	%rd456, %rd455, 3;
	or.b64  	%rd457, %rd31, %rd456;
	mul.lo.s64 	%rd458, %rd457, 88;
	mov.u64 	%rd459, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mov.u64 	%rd460, 0;
	add.s64 	%rd461, %rd459, %rd458;
	st.shared.u64 	[%rd461+32], %rd460;
	st.shared.v2.f32 	[%rd461+40], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd461+24], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd461+16], {%f1459, %f1459};
	st.shared.u32 	[%rd461+56], %rd460;
	st.shared.u64 	[%rd461+48], %rd460;
	st.shared.u64 	[%rd461], %rd460;
	st.shared.u32 	[%rd461+60], %r441;
	st.shared.u32 	[%rd461+64], %r442;
	st.shared.u32 	[%rd461+68], %r442;
	st.shared.u32 	[%rd461+72], %r443;
	st.shared.u32 	[%rd461+76], %r442;
	st.shared.u32 	[%rd461+80], %r443;
	add.s64 	%rd462, %rd1560, 1;
	bfe.u64 	%rd463, %rd462, 2, 2;
	or.b64  	%rd464, %rd463, %rd23;
	shl.b64 	%rd465, %rd464, 3;
	or.b64  	%rd466, %rd32, %rd465;
	mul.lo.s64 	%rd467, %rd466, 88;
	add.s64 	%rd468, %rd459, %rd467;
	st.shared.u64 	[%rd468+32], %rd460;
	st.shared.v2.f32 	[%rd468+40], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd468+24], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd468+16], {%f1459, %f1459};
	st.shared.u32 	[%rd468+56], %rd460;
	st.shared.u64 	[%rd468+48], %rd460;
	st.shared.u64 	[%rd468], %rd460;
	st.shared.u32 	[%rd468+60], %r441;
	st.shared.u32 	[%rd468+64], %r442;
	st.shared.u32 	[%rd468+68], %r442;
	st.shared.u32 	[%rd468+72], %r443;
	st.shared.u32 	[%rd468+76], %r442;
	st.shared.u32 	[%rd468+80], %r443;
	add.s64 	%rd469, %rd1560, 2;
	bfe.u64 	%rd470, %rd469, 2, 2;
	or.b64  	%rd471, %rd470, %rd23;
	shl.b64 	%rd472, %rd471, 3;
	or.b64  	%rd473, %rd31, %rd472;
	xor.b64  	%rd474, %rd473, 2;
	mul.lo.s64 	%rd475, %rd474, 88;
	add.s64 	%rd476, %rd459, %rd475;
	st.shared.u64 	[%rd476+32], %rd460;
	st.shared.v2.f32 	[%rd476+40], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd476+24], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd476+16], {%f1459, %f1459};
	st.shared.u32 	[%rd476+56], %rd460;
	st.shared.u64 	[%rd476+48], %rd460;
	st.shared.u64 	[%rd476], %rd460;
	st.shared.u32 	[%rd476+60], %r441;
	st.shared.u32 	[%rd476+64], %r442;
	st.shared.u32 	[%rd476+68], %r442;
	st.shared.u32 	[%rd476+72], %r443;
	st.shared.u32 	[%rd476+76], %r442;
	st.shared.u32 	[%rd476+80], %r443;
	add.s64 	%rd477, %rd1560, 3;
	bfe.u64 	%rd478, %rd477, 2, 2;
	or.b64  	%rd479, %rd478, %rd23;
	shl.b64 	%rd480, %rd479, 3;
	or.b64  	%rd481, %rd33, %rd480;
	mul.lo.s64 	%rd482, %rd481, 88;
	add.s64 	%rd483, %rd459, %rd482;
	st.shared.u64 	[%rd483+32], %rd460;
	st.shared.v2.f32 	[%rd483+40], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd483+24], {%f1459, %f1459};
	st.shared.v2.f32 	[%rd483+16], {%f1459, %f1459};
	st.shared.u64 	[%rd483+48], %rd460;
	st.shared.u32 	[%rd483+56], %rd460;
	st.shared.u64 	[%rd483], %rd460;
	st.shared.u32 	[%rd483+60], %r441;
	st.shared.u32 	[%rd483+64], %r442;
	st.shared.u32 	[%rd483+68], %r442;
	st.shared.u32 	[%rd483+72], %r443;
	st.shared.u32 	[%rd483+76], %r442;
	st.shared.u32 	[%rd483+80], %r443;
	add.s64 	%rd1560, %rd1560, 4;
	setp.lt.u64 	%p39, %rd1560, %rd21;
	@%p39 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_30;

$L__BB0_7:
	setp.lt.u32 	%p34, %r2, 65;
	@%p34 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_30;

$L__BB0_16:
	and.b64  	%rd1563, %rd9, 15;
	add.s64 	%rd39, %rd1563, %rd8;
	shl.b64 	%rd484, %rd1556, 4;
	add.s64 	%rd485, %rd4, %rd484;
	shl.b64 	%rd40, %rd10, 2;
	shl.b64 	%rd41, %rd11, 2;
	ld.global.u32 	%r444, [%rd485+8];
	mul.wide.u32 	%rd42, %r444, 16;
	add.s64 	%rd486, %rd1563, 1;
	max.u64 	%rd487, %rd486, %rd39;
	sub.s64 	%rd488, %rd487, %rd9;
	and.b64  	%rd489, %rd488, 1;
	setp.eq.b64 	%p41, %rd489, 1;
	mov.pred 	%p42, 0;
	xor.pred  	%p43, %p41, %p42;
	not.pred 	%p44, %p43;
	@%p44 bra 	$L__BB0_21;

	and.b64  	%rd490, %rd9, 3;
	bfe.u64 	%rd491, %rd9, 2, 2;
	or.b64  	%rd492, %rd490, %rd40;
	or.b64  	%rd493, %rd491, %rd41;
	shl.b64 	%rd494, %rd493, 3;
	or.b64  	%rd495, %rd492, %rd494;
	or.b64  	%rd496, %rd490, %rd42;
	and.b64  	%rd497, %rd9, 12;
	or.b64  	%rd43, %rd496, %rd497;
	setp.gt.u64 	%p45, %rd400, %rd43;
	mul.lo.s64 	%rd498, %rd495, 88;
	mov.u64 	%rd499, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd44, %rd499, %rd498;
	@%p45 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_18;

$L__BB0_19:
	mul.lo.s64 	%rd501, %rd43, 72;
	add.s64 	%rd502, %rd3, %rd501;
	ld.global.u32 	%rd503, [%rd502+4];
	ld.global.u32 	%rd504, [%rd502+8];
	bfi.b64 	%rd505, %rd504, %rd503, 32, 32;
	st.shared.u64 	[%rd44+32], %rd505;
	ld.global.u32 	%r450, [%rd502+12];
	st.shared.u32 	[%rd44+48], %r450;
	ld.global.u64 	%rd506, [%rd502+40];
	st.shared.u32 	[%rd44+52], %rd506;
	shr.u64 	%rd507, %rd506, 32;
	st.shared.u32 	[%rd44+56], %rd507;
	ld.global.u64 	%rd508, [%rd502+24];
	ld.global.u64 	%rd509, [%rd502+32];
	st.shared.u64 	[%rd44], %rd508;
	st.shared.u64 	[%rd44+8], %rd509;
	ld.global.u32 	%r451, [%rd502+20];
	st.shared.u32 	[%rd44+16], %r451;
	ld.global.f32 	%f1460, [%rd502+48];
	ld.global.u32 	%r2247, [%rd502+52];
	ld.global.u32 	%r2248, [%rd502+56];
	ld.global.u32 	%r2249, [%rd502+60];
	ld.global.u32 	%r2250, [%rd502+64];
	st.shared.f32 	[%rd44+60], %f1460;
	bra.uni 	$L__BB0_20;

$L__BB0_18:
	mov.u64 	%rd500, 0;
	st.shared.u64 	[%rd44+32], %rd500;
	st.shared.u32 	[%rd44+56], %rd500;
	st.shared.u64 	[%rd44+48], %rd500;
	st.shared.u64 	[%rd44], %rd500;
	mov.u32 	%r2247, 0;
	st.shared.u32 	[%rd44+16], %r2247;
	mov.u32 	%r449, 2139095039;
	st.shared.u32 	[%rd44+60], %r449;
	mov.u32 	%r2249, -1;
	mov.u32 	%r2248, %r2247;
	mov.u32 	%r2250, %r2247;

$L__BB0_20:
	mov.u64 	%rd510, 0;
	st.shared.u32 	[%rd44+64], %r2247;
	st.shared.u32 	[%rd44+68], %r2248;
	st.shared.u32 	[%rd44+72], %r2249;
	st.shared.u32 	[%rd44+76], %r2250;
	mov.u32 	%r452, 0;
	mov.f32 	%f1461, 0f00000000;
	st.shared.v2.f32 	[%rd44+40], {%f1461, %f1461};
	st.shared.u64 	[%rd44+24], %rd510;
	st.shared.u32 	[%rd44+20], %r452;
	mov.u32 	%r453, -1;
	st.shared.u32 	[%rd44+80], %r453;
	mov.u64 	%rd1563, %rd486;

$L__BB0_21:
	setp.ge.u64 	%p46, %rd486, %rd39;
	@%p46 bra 	$L__BB0_30;

	mov.u64 	%rd521, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mov.f32 	%f1463, 0f00000000;

$L__BB0_23:
	bfe.u64 	%rd512, %rd1563, 2, 2;
	and.b64  	%rd513, %rd1563, 3;
	or.b64  	%rd514, %rd513, %rd40;
	or.b64  	%rd515, %rd512, %rd41;
	shl.b64 	%rd516, %rd515, 3;
	or.b64  	%rd517, %rd514, %rd516;
	or.b64  	%rd518, %rd513, %rd42;
	and.b64  	%rd519, %rd1563, 12;
	or.b64  	%rd48, %rd518, %rd519;
	setp.gt.u64 	%p47, %rd400, %rd48;
	mul.lo.s64 	%rd520, %rd517, 88;
	add.s64 	%rd49, %rd521, %rd520;
	@%p47 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_24;

$L__BB0_25:
	mul.lo.s64 	%rd523, %rd48, 72;
	add.s64 	%rd524, %rd3, %rd523;
	ld.global.u32 	%rd525, [%rd524+4];
	ld.global.u32 	%rd526, [%rd524+8];
	bfi.b64 	%rd527, %rd526, %rd525, 32, 32;
	st.shared.u64 	[%rd49+32], %rd527;
	ld.global.u32 	%r459, [%rd524+12];
	st.shared.u32 	[%rd49+48], %r459;
	ld.global.u64 	%rd528, [%rd524+40];
	st.shared.u32 	[%rd49+52], %rd528;
	shr.u64 	%rd529, %rd528, 32;
	st.shared.u32 	[%rd49+56], %rd529;
	ld.global.u64 	%rd530, [%rd524+24];
	ld.global.u64 	%rd531, [%rd524+32];
	st.shared.u64 	[%rd49], %rd530;
	st.shared.u64 	[%rd49+8], %rd531;
	ld.global.u32 	%r460, [%rd524+20];
	st.shared.u32 	[%rd49+16], %r460;
	ld.global.f32 	%f1462, [%rd524+48];
	ld.global.u32 	%r2251, [%rd524+52];
	ld.global.u32 	%r2252, [%rd524+56];
	ld.global.u32 	%r2253, [%rd524+60];
	ld.global.u32 	%r2254, [%rd524+64];
	st.shared.f32 	[%rd49+60], %f1462;
	bra.uni 	$L__BB0_26;

$L__BB0_24:
	mov.u64 	%rd522, 0;
	st.shared.u64 	[%rd49+32], %rd522;
	st.shared.u32 	[%rd49+56], %rd522;
	st.shared.u64 	[%rd49+48], %rd522;
	st.shared.u64 	[%rd49], %rd522;
	mov.u32 	%r2251, 0;
	st.shared.u32 	[%rd49+16], %r2251;
	mov.u32 	%r458, 2139095039;
	st.shared.u32 	[%rd49+60], %r458;
	mov.u32 	%r2253, -1;
	mov.u32 	%r2252, %r2251;
	mov.u32 	%r2254, %r2251;

$L__BB0_26:
	mov.u64 	%rd532, 0;
	st.shared.u32 	[%rd49+64], %r2251;
	st.shared.u32 	[%rd49+68], %r2252;
	st.shared.u32 	[%rd49+72], %r2253;
	st.shared.u32 	[%rd49+76], %r2254;
	mov.u32 	%r461, 0;
	st.shared.v2.f32 	[%rd49+40], {%f1463, %f1463};
	st.shared.u64 	[%rd49+24], %rd532;
	st.shared.u32 	[%rd49+20], %r461;
	mov.u32 	%r462, -1;
	st.shared.u32 	[%rd49+80], %r462;
	add.s64 	%rd50, %rd1563, 2;
	add.s64 	%rd533, %rd1563, 1;
	and.b64  	%rd534, %rd533, 3;
	bfe.u64 	%rd535, %rd533, 2, 2;
	or.b64  	%rd536, %rd534, %rd40;
	or.b64  	%rd537, %rd535, %rd41;
	shl.b64 	%rd538, %rd537, 3;
	or.b64  	%rd539, %rd536, %rd538;
	or.b64  	%rd540, %rd534, %rd42;
	and.b64  	%rd541, %rd533, 12;
	or.b64  	%rd51, %rd540, %rd541;
	setp.gt.u64 	%p48, %rd400, %rd51;
	mul.lo.s64 	%rd542, %rd539, 88;
	add.s64 	%rd52, %rd521, %rd542;
	@%p48 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	mul.lo.s64 	%rd545, %rd51, 72;
	add.s64 	%rd546, %rd3, %rd545;
	ld.global.u32 	%rd547, [%rd546+4];
	ld.global.u32 	%rd548, [%rd546+8];
	bfi.b64 	%rd549, %rd548, %rd547, 32, 32;
	st.shared.u64 	[%rd52+32], %rd549;
	ld.global.u32 	%r468, [%rd546+12];
	st.shared.u32 	[%rd52+48], %r468;
	ld.global.u64 	%rd550, [%rd546+40];
	st.shared.u32 	[%rd52+52], %rd550;
	shr.u64 	%rd551, %rd550, 32;
	st.shared.u32 	[%rd52+56], %rd551;
	ld.global.u64 	%rd552, [%rd546+24];
	ld.global.u64 	%rd553, [%rd546+32];
	st.shared.u64 	[%rd52], %rd552;
	st.shared.u64 	[%rd52+8], %rd553;
	ld.global.u32 	%r469, [%rd546+20];
	st.shared.u32 	[%rd52+16], %r469;
	ld.global.f32 	%f1464, [%rd546+48];
	ld.global.u32 	%r2255, [%rd546+52];
	ld.global.u32 	%r2256, [%rd546+56];
	ld.global.u32 	%r2257, [%rd546+60];
	ld.global.u32 	%r2258, [%rd546+64];
	st.shared.f32 	[%rd52+60], %f1464;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	st.shared.u64 	[%rd52+32], %rd532;
	st.shared.u32 	[%rd52+56], %rd532;
	st.shared.u64 	[%rd52+48], %rd532;
	st.shared.u64 	[%rd52], %rd532;
	st.shared.u32 	[%rd52+16], %r461;
	mov.u32 	%r467, 2139095039;
	st.shared.u32 	[%rd52+60], %r467;
	mov.u32 	%r2255, %r461;
	mov.u32 	%r2256, %r461;
	mov.u32 	%r2257, %r462;
	mov.u32 	%r2258, %r461;

$L__BB0_29:
	st.shared.u32 	[%rd52+64], %r2255;
	st.shared.u32 	[%rd52+68], %r2256;
	st.shared.u32 	[%rd52+72], %r2257;
	st.shared.u32 	[%rd52+76], %r2258;
	st.shared.v2.f32 	[%rd52+40], {%f1463, %f1463};
	st.shared.u64 	[%rd52+24], %rd532;
	st.shared.u32 	[%rd52+20], %r461;
	st.shared.u32 	[%rd52+80], %r462;
	setp.lt.u64 	%p49, %rd50, %rd39;
	mov.u64 	%rd1563, %rd50;
	@%p49 bra 	$L__BB0_23;

$L__BB0_30:
	bar.sync 	0;
	add.s32 	%r472, %r437, %r436;
	add.s32 	%r31, %r4, %r1;
	setp.ge.u32 	%p50, %r31, %r472;
	@%p50 bra 	$L__BB0_836;

	cvta.to.global.u64 	%rd555, %rd392;
	mul.wide.u32 	%rd556, %r31, 4;
	add.s64 	%rd557, %rd555, %rd556;
	ld.global.u32 	%r32, [%rd557];
	cvta.to.global.u64 	%rd558, %rd386;
	mul.wide.u32 	%rd559, %r32, 24;
	add.s64 	%rd560, %rd558, %rd559;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd560];
	ld.global.u32 	%r33, [%rd560+4];
	ld.global.v2.u32 	{%r473, %r474}, [%rd560+8];
	ld.global.u64 	%rd53, [%rd560+16];
	cvta.to.global.u64 	%rd561, %rd387;
	mul.wide.u32 	%rd562, %r32, 8;
	add.s64 	%rd563, %rd561, %rd562;
	ld.global.f32 	%f2, [%rd563];
	ld.global.f32 	%f3, [%rd563+4];
	cvta.to.global.u64 	%rd564, %rd388;
	add.s64 	%rd565, %rd564, %rd562;
	ld.global.u32 	%rd566, [%rd565];
	ld.global.u32 	%rd567, [%rd565+4];
	bfi.b64 	%rd54, %rd567, %rd566, 32, 32;
	add.u64 	%rd569, %SPL, 96;
	st.local.u64 	[%rd569], %rd54;
	cvta.to.global.u64 	%rd570, %rd389;
	mul.wide.u32 	%rd571, %r32, 32;
	add.s64 	%rd572, %rd570, %rd571;
	ld.global.f32 	%f4, [%rd572];
	ld.global.f32 	%f5, [%rd572+4];
	ld.global.f32 	%f6, [%rd572+8];
	ld.global.f32 	%f7, [%rd572+12];
	ld.global.f32 	%f6595, [%rd572+16];
	ld.global.f32 	%f6594, [%rd572+20];
	ld.global.f32 	%f10, [%rd572+24];
	add.u64 	%rd574, %SPL, 80;
	st.local.v4.f32 	[%rd574], {%f7, %f6595, %f6594, %f10};
	ld.global.f32 	%f6490, [%rd572+28];
	cvta.to.global.u64 	%rd575, %rd390;
	add.s64 	%rd576, %rd575, %rd562;
	ld.global.u32 	%r2363, [%rd576];
	ld.global.u32 	%r38, [%rd576+4];
	cvta.to.global.u64 	%rd577, %rd391;
	mul.wide.u32 	%rd578, %r32, 20;
	add.s64 	%rd579, %rd577, %rd578;
	ld.global.u32 	%r39, [%rd579];
	mul.f32 	%f1469, %f1457, %f1457;
	mov.f32 	%f1470, 0f40800000;
	div.rn.f32 	%f12, %f1470, %f1469;
	div.rn.f32 	%f1471, %f2, %f1457;
	div.rn.f32 	%f1472, %f3, %f1457;
	mov.b32 	%r475, %f1471;
	and.b32  	%r476, %r475, -2147483648;
	or.b32  	%r477, %r476, 1056964608;
	mov.b32 	%f1473, %r477;
	add.rz.f32 	%f1474, %f1471, %f1473;
	cvt.rzi.f32.f32 	%f13, %f1474;
	mov.b32 	%r478, %f1472;
	and.b32  	%r479, %r478, -2147483648;
	or.b32  	%r480, %r479, 1056964608;
	mov.b32 	%f1475, %r480;
	add.rz.f32 	%f1476, %f1472, %f1475;
	cvt.rzi.f32.f32 	%f14, %f1476;
	add.f32 	%f1477, %f13, 0fBF800000;
	add.f32 	%f1478, %f14, 0fBF800000;
	mul.f32 	%f1479, %f1457, %f1477;
	mul.f32 	%f1480, %f1457, %f1478;
	sub.f32 	%f15, %f1479, %f2;
	sub.f32 	%f16, %f1480, %f3;
	neg.f32 	%f1481, %f15;
	div.rn.f32 	%f17, %f1481, %f1457;
	mov.f32 	%f1482, 0f3FC00000;
	sub.f32 	%f18, %f1482, %f17;
	mov.f32 	%f1485, 0f40000000;
	abs.f32 	%f21, %f18;
	setp.lt.f32 	%p51, %f21, 0f00800000;
	mul.f32 	%f1487, %f21, 0f4B800000;
	selp.f32 	%f1488, %f1487, %f21, %p51;
	selp.f32 	%f1489, 0fC3170000, 0fC2FE0000, %p51;
	mov.b32 	%r481, %f1488;
	and.b32  	%r482, %r481, 8388607;
	or.b32  	%r483, %r482, 1065353216;
	mov.b32 	%f1490, %r483;
	shr.u32 	%r484, %r481, 23;
	cvt.rn.f32.u32 	%f1491, %r484;
	add.f32 	%f1492, %f1489, %f1491;
	setp.gt.f32 	%p52, %f1490, 0f3FB504F3;
	mul.f32 	%f1493, %f1490, 0f3F000000;
	add.f32 	%f1494, %f1492, 0f3F800000;
	selp.f32 	%f1495, %f1494, %f1492, %p52;
	selp.f32 	%f1496, %f1493, %f1490, %p52;
	add.f32 	%f1497, %f1496, 0fBF800000;
	add.f32 	%f1467, %f1496, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1466,%f1467;
	// end inline asm
	add.f32 	%f1498, %f1497, %f1497;
	mul.f32 	%f1499, %f1466, %f1498;
	mul.f32 	%f1500, %f1499, %f1499;
	mov.f32 	%f1501, 0f3C4CAF63;
	mov.f32 	%f1502, 0f3B18F0FE;
	fma.rn.f32 	%f1503, %f1502, %f1500, %f1501;
	mov.f32 	%f1504, 0f3DAAAABD;
	fma.rn.f32 	%f1505, %f1503, %f1500, %f1504;
	mul.rn.f32 	%f1506, %f1505, %f1500;
	mul.rn.f32 	%f1507, %f1506, %f1499;
	sub.f32 	%f1508, %f1497, %f1499;
	add.f32 	%f1509, %f1508, %f1508;
	neg.f32 	%f1510, %f1499;
	fma.rn.f32 	%f1511, %f1510, %f1497, %f1509;
	mul.rn.f32 	%f1512, %f1466, %f1511;
	add.f32 	%f1513, %f1507, %f1499;
	sub.f32 	%f1514, %f1499, %f1513;
	add.f32 	%f1515, %f1507, %f1514;
	add.f32 	%f1516, %f1512, %f1515;
	add.f32 	%f1517, %f1513, %f1516;
	sub.f32 	%f1518, %f1513, %f1517;
	add.f32 	%f1519, %f1516, %f1518;
	mov.f32 	%f1520, 0f3F317200;
	mul.rn.f32 	%f1521, %f1495, %f1520;
	mov.f32 	%f1522, 0f35BFBE8E;
	mul.rn.f32 	%f1523, %f1495, %f1522;
	add.f32 	%f1524, %f1521, %f1517;
	sub.f32 	%f1525, %f1521, %f1524;
	add.f32 	%f1526, %f1517, %f1525;
	add.f32 	%f1527, %f1519, %f1526;
	add.f32 	%f1528, %f1523, %f1527;
	add.f32 	%f1529, %f1524, %f1528;
	sub.f32 	%f1530, %f1524, %f1529;
	add.f32 	%f1531, %f1528, %f1530;
	mul.rn.f32 	%f22, %f1485, %f1529;
	neg.f32 	%f1532, %f22;
	fma.rn.f32 	%f1533, %f1485, %f1529, %f1532;
	fma.rn.f32 	%f1534, %f1485, %f1531, %f1533;
	mov.f32 	%f1535, 0f00000000;
	fma.rn.f32 	%f23, %f1535, %f1529, %f1534;
	add.rn.f32 	%f24, %f22, %f23;
	mov.b32 	%r485, %f24;
	setp.eq.s32 	%p1, %r485, 1118925336;
	add.s32 	%r486, %r485, -1;
	mov.b32 	%f1536, %r486;
	selp.f32 	%f1537, %f1536, %f24, %p1;
	mov.f32 	%f1538, 0f3FB8AA3B;
	mul.rn.f32 	%f1539, %f1537, %f1538;
	cvt.rzi.f32.f32 	%f1540, %f1539;
	abs.f32 	%f1541, %f1540;
	setp.gt.f32 	%p53, %f1541, 0f42FC0000;
	mov.b32 	%r487, %f1540;
	and.b32  	%r488, %r487, -2147483648;
	or.b32  	%r489, %r488, 1123811328;
	mov.b32 	%f1542, %r489;
	selp.f32 	%f1543, %f1542, %f1540, %p53;
	mov.f32 	%f1544, 0fBF317218;
	fma.rn.f32 	%f1545, %f1543, %f1544, %f1537;
	mov.f32 	%f1546, 0f3102E308;
	fma.rn.f32 	%f1547, %f1543, %f1546, %f1545;
	mul.f32 	%f1548, %f1547, 0f3FB8AA3B;
	add.f32 	%f1549, %f1543, 0f4B40007F;
	mov.b32 	%r490, %f1549;
	shl.b32 	%r491, %r490, 23;
	mov.b32 	%f1550, %r491;
	ex2.approx.ftz.f32 	%f1551, %f1548;
	mul.f32 	%f25, %f1551, %f1550;
	setp.eq.f32 	%p54, %f25, 0f7F800000;
	mov.f32 	%f6299, 0f7F800000;
	@%p54 bra 	$L__BB0_33;

	neg.f32 	%f1552, %f24;
	add.rn.f32 	%f1553, %f22, %f1552;
	add.rn.f32 	%f1554, %f1553, %f23;
	add.f32 	%f1555, %f1554, 0f37000000;
	selp.f32 	%f1556, %f1555, %f1554, %p1;
	fma.rn.f32 	%f6299, %f25, %f1556, %f25;

$L__BB0_33:
	mov.f32 	%f6294, 0f3F800000;
	cvt.rzi.f32.f32 	%f6293, %f6294;
	add.f32 	%f6292, %f6293, %f6293;
	mov.f32 	%f6291, 0f40000000;
	sub.f32 	%f6290, %f6291, %f6292;
	abs.f32 	%f6289, %f6290;
	setp.lt.f32 	%p55, %f18, 0f00000000;
	setp.eq.f32 	%p56, %f6289, 0f3F800000;
	and.pred  	%p2, %p56, %p55;
	setp.eq.f32 	%p57, %f18, 0f00000000;
	@%p57 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_34;

$L__BB0_37:
	add.f32 	%f1561, %f18, %f18;
	selp.f32 	%f6301, %f1561, 0f00000000, %p56;
	bra.uni 	$L__BB0_38;

$L__BB0_34:
	mov.b32 	%r492, %f6299;
	xor.b32  	%r493, %r492, -2147483648;
	mov.b32 	%f1557, %r493;
	selp.f32 	%f6301, %f1557, %f6299, %p2;
	setp.geu.f32 	%p58, %f18, 0f00000000;
	@%p58 bra 	$L__BB0_38;

	cvt.rzi.f32.f32 	%f1559, %f1485;
	setp.eq.f32 	%p59, %f1559, 0f40000000;
	@%p59 bra 	$L__BB0_38;

	mov.f32 	%f6301, 0f7FFFFFFF;

$L__BB0_38:
	add.f32 	%f1562, %f21, 0f40000000;
	mov.b32 	%r494, %f1562;
	setp.lt.s32 	%p61, %r494, 2139095040;
	@%p61 bra 	$L__BB0_43;

	setp.gtu.f32 	%p62, %f21, 0f7F800000;
	@%p62 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_40;

$L__BB0_42:
	add.f32 	%f6301, %f18, 0f40000000;
	bra.uni 	$L__BB0_43;

$L__BB0_40:
	setp.neu.f32 	%p63, %f21, 0f7F800000;
	@%p63 bra 	$L__BB0_43;

	selp.f32 	%f6301, 0fFF800000, 0f7F800000, %p2;

$L__BB0_43:
	mov.f32 	%f6295, 0f00000000;
	mul.f32 	%f1566, %f6301, 0f3F000000;
	setp.eq.f32 	%p64, %f18, 0f3F800000;
	selp.f32 	%f34, 0f3F000000, %f1566, %p64;
	add.f32 	%f35, %f17, 0fBF800000;
	abs.f32 	%f36, %f35;
	setp.lt.f32 	%p65, %f36, 0f00800000;
	mul.f32 	%f1567, %f36, 0f4B800000;
	selp.f32 	%f1568, %f1567, %f36, %p65;
	selp.f32 	%f1569, 0fC3170000, 0fC2FE0000, %p65;
	mov.b32 	%r495, %f1568;
	and.b32  	%r496, %r495, 8388607;
	or.b32  	%r497, %r496, 1065353216;
	mov.b32 	%f1570, %r497;
	shr.u32 	%r498, %r495, 23;
	cvt.rn.f32.u32 	%f1571, %r498;
	add.f32 	%f1572, %f1569, %f1571;
	setp.gt.f32 	%p66, %f1570, 0f3FB504F3;
	mul.f32 	%f1573, %f1570, 0f3F000000;
	add.f32 	%f1574, %f1572, 0f3F800000;
	selp.f32 	%f1575, %f1574, %f1572, %p66;
	selp.f32 	%f1576, %f1573, %f1570, %p66;
	add.f32 	%f1577, %f1576, 0fBF800000;
	add.f32 	%f1564, %f1576, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1563,%f1564;
	// end inline asm
	add.f32 	%f1578, %f1577, %f1577;
	mul.f32 	%f1580, %f1563, %f1578;
	mul.f32 	%f1581, %f1580, %f1580;
	fma.rn.f32 	%f1584, %f1502, %f1581, %f1501;
	fma.rn.f32 	%f1586, %f1584, %f1581, %f1504;
	mul.rn.f32 	%f1587, %f1586, %f1581;
	mul.rn.f32 	%f1588, %f1587, %f1580;
	sub.f32 	%f1589, %f1577, %f1580;
	add.f32 	%f1590, %f1589, %f1589;
	neg.f32 	%f1591, %f1580;
	fma.rn.f32 	%f1592, %f1591, %f1577, %f1590;
	mul.rn.f32 	%f1593, %f1563, %f1592;
	add.f32 	%f1594, %f1588, %f1580;
	sub.f32 	%f1595, %f1580, %f1594;
	add.f32 	%f1596, %f1588, %f1595;
	add.f32 	%f1597, %f1593, %f1596;
	add.f32 	%f1598, %f1594, %f1597;
	sub.f32 	%f1599, %f1594, %f1598;
	add.f32 	%f1600, %f1597, %f1599;
	mul.rn.f32 	%f1602, %f1575, %f1520;
	mul.rn.f32 	%f1604, %f1575, %f1522;
	add.f32 	%f1605, %f1602, %f1598;
	sub.f32 	%f1606, %f1602, %f1605;
	add.f32 	%f1607, %f1598, %f1606;
	add.f32 	%f1608, %f1600, %f1607;
	add.f32 	%f1609, %f1604, %f1608;
	add.f32 	%f1610, %f1605, %f1609;
	sub.f32 	%f1611, %f1605, %f1610;
	add.f32 	%f1612, %f1609, %f1611;
	mul.rn.f32 	%f1613, %f1485, %f1610;
	neg.f32 	%f1614, %f1613;
	fma.rn.f32 	%f1615, %f1485, %f1610, %f1614;
	fma.rn.f32 	%f1616, %f1485, %f1612, %f1615;
	fma.rn.f32 	%f1618, %f6295, %f1610, %f1616;
	add.rn.f32 	%f1619, %f1613, %f1618;
	neg.f32 	%f1620, %f1619;
	add.rn.f32 	%f1621, %f1613, %f1620;
	add.rn.f32 	%f1622, %f1621, %f1618;
	mov.b32 	%r499, %f1619;
	setp.eq.s32 	%p67, %r499, 1118925336;
	add.s32 	%r500, %r499, -1;
	mov.b32 	%f1623, %r500;
	add.f32 	%f1624, %f1622, 0f37000000;
	selp.f32 	%f37, %f1624, %f1622, %p67;
	selp.f32 	%f1625, %f1623, %f1619, %p67;
	mul.rn.f32 	%f1627, %f1625, %f1538;
	cvt.rzi.f32.f32 	%f1628, %f1627;
	abs.f32 	%f1629, %f1628;
	setp.gt.f32 	%p68, %f1629, 0f42FC0000;
	mov.b32 	%r501, %f1628;
	and.b32  	%r502, %r501, -2147483648;
	or.b32  	%r503, %r502, 1123811328;
	mov.b32 	%f1630, %r503;
	selp.f32 	%f1631, %f1630, %f1628, %p68;
	fma.rn.f32 	%f1633, %f1631, %f1544, %f1625;
	fma.rn.f32 	%f1635, %f1631, %f1546, %f1633;
	mul.f32 	%f1636, %f1635, 0f3FB8AA3B;
	add.f32 	%f1637, %f1631, 0f4B40007F;
	mov.b32 	%r504, %f1637;
	shl.b32 	%r505, %r504, 23;
	mov.b32 	%f1638, %r505;
	ex2.approx.ftz.f32 	%f1639, %f1636;
	mul.f32 	%f38, %f1639, %f1638;
	setp.eq.f32 	%p69, %f38, 0f7F800000;
	mov.f32 	%f6302, 0f7F800000;
	@%p69 bra 	$L__BB0_45;

	fma.rn.f32 	%f6302, %f38, %f37, %f38;

$L__BB0_45:
	setp.lt.f32 	%p70, %f35, 0f00000000;
	and.pred  	%p3, %p70, %p56;
	setp.eq.f32 	%p72, %f35, 0f00000000;
	@%p72 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_46;

$L__BB0_49:
	add.f32 	%f1644, %f35, %f35;
	selp.f32 	%f6304, %f1644, 0f00000000, %p56;
	bra.uni 	$L__BB0_50;

$L__BB0_46:
	mov.b32 	%r506, %f6302;
	xor.b32  	%r507, %r506, -2147483648;
	mov.b32 	%f1640, %r507;
	selp.f32 	%f6304, %f1640, %f6302, %p3;
	setp.geu.f32 	%p73, %f35, 0f00000000;
	@%p73 bra 	$L__BB0_50;

	cvt.rzi.f32.f32 	%f1642, %f1485;
	setp.eq.f32 	%p74, %f1642, 0f40000000;
	@%p74 bra 	$L__BB0_50;

	mov.f32 	%f6304, 0f7FFFFFFF;

$L__BB0_50:
	add.f32 	%f1645, %f36, 0f40000000;
	mov.b32 	%r508, %f1645;
	setp.lt.s32 	%p76, %r508, 2139095040;
	@%p76 bra 	$L__BB0_55;

	setp.gtu.f32 	%p77, %f36, 0f7F800000;
	@%p77 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_52;

$L__BB0_54:
	add.f32 	%f6304, %f35, 0f40000000;
	bra.uni 	$L__BB0_55;

$L__BB0_52:
	setp.neu.f32 	%p78, %f36, 0f7F800000;
	@%p78 bra 	$L__BB0_55;

	selp.f32 	%f6304, 0fFF800000, 0f7F800000, %p3;

$L__BB0_55:
	mov.f32 	%f6296, 0f00000000;
	mov.f32 	%f1649, 0f3F400000;
	sub.f32 	%f1650, %f1649, %f6304;
	setp.eq.f32 	%p79, %f35, 0f3F800000;
	selp.f32 	%f47, 0fBE800000, %f1650, %p79;
	add.f32 	%f48, %f17, 0fBF000000;
	abs.f32 	%f49, %f48;
	setp.lt.f32 	%p80, %f49, 0f00800000;
	mul.f32 	%f1651, %f49, 0f4B800000;
	selp.f32 	%f1652, %f1651, %f49, %p80;
	selp.f32 	%f1653, 0fC3170000, 0fC2FE0000, %p80;
	mov.b32 	%r509, %f1652;
	and.b32  	%r510, %r509, 8388607;
	or.b32  	%r511, %r510, 1065353216;
	mov.b32 	%f1654, %r511;
	shr.u32 	%r512, %r509, 23;
	cvt.rn.f32.u32 	%f1655, %r512;
	add.f32 	%f1656, %f1653, %f1655;
	setp.gt.f32 	%p81, %f1654, 0f3FB504F3;
	mul.f32 	%f1657, %f1654, 0f3F000000;
	add.f32 	%f1658, %f1656, 0f3F800000;
	selp.f32 	%f1659, %f1658, %f1656, %p81;
	selp.f32 	%f1660, %f1657, %f1654, %p81;
	add.f32 	%f1661, %f1660, 0fBF800000;
	add.f32 	%f1647, %f1660, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1646,%f1647;
	// end inline asm
	add.f32 	%f1662, %f1661, %f1661;
	mul.f32 	%f1664, %f1646, %f1662;
	mul.f32 	%f1665, %f1664, %f1664;
	fma.rn.f32 	%f1668, %f1502, %f1665, %f1501;
	fma.rn.f32 	%f1670, %f1668, %f1665, %f1504;
	mul.rn.f32 	%f1671, %f1670, %f1665;
	mul.rn.f32 	%f1672, %f1671, %f1664;
	sub.f32 	%f1673, %f1661, %f1664;
	add.f32 	%f1674, %f1673, %f1673;
	neg.f32 	%f1675, %f1664;
	fma.rn.f32 	%f1676, %f1675, %f1661, %f1674;
	mul.rn.f32 	%f1677, %f1646, %f1676;
	add.f32 	%f1678, %f1672, %f1664;
	sub.f32 	%f1679, %f1664, %f1678;
	add.f32 	%f1680, %f1672, %f1679;
	add.f32 	%f1681, %f1677, %f1680;
	add.f32 	%f1682, %f1678, %f1681;
	sub.f32 	%f1683, %f1678, %f1682;
	add.f32 	%f1684, %f1681, %f1683;
	mul.rn.f32 	%f1686, %f1659, %f1520;
	mul.rn.f32 	%f1688, %f1659, %f1522;
	add.f32 	%f1689, %f1686, %f1682;
	sub.f32 	%f1690, %f1686, %f1689;
	add.f32 	%f1691, %f1682, %f1690;
	add.f32 	%f1692, %f1684, %f1691;
	add.f32 	%f1693, %f1688, %f1692;
	add.f32 	%f1694, %f1689, %f1693;
	sub.f32 	%f1695, %f1689, %f1694;
	add.f32 	%f1696, %f1693, %f1695;
	mul.rn.f32 	%f1697, %f1485, %f1694;
	neg.f32 	%f1698, %f1697;
	fma.rn.f32 	%f1699, %f1485, %f1694, %f1698;
	fma.rn.f32 	%f1700, %f1485, %f1696, %f1699;
	fma.rn.f32 	%f1702, %f6296, %f1694, %f1700;
	add.rn.f32 	%f1703, %f1697, %f1702;
	neg.f32 	%f1704, %f1703;
	add.rn.f32 	%f1705, %f1697, %f1704;
	add.rn.f32 	%f1706, %f1705, %f1702;
	mov.b32 	%r513, %f1703;
	setp.eq.s32 	%p82, %r513, 1118925336;
	add.s32 	%r514, %r513, -1;
	mov.b32 	%f1707, %r514;
	add.f32 	%f1708, %f1706, 0f37000000;
	selp.f32 	%f50, %f1708, %f1706, %p82;
	selp.f32 	%f1709, %f1707, %f1703, %p82;
	mul.rn.f32 	%f1711, %f1709, %f1538;
	cvt.rzi.f32.f32 	%f1712, %f1711;
	abs.f32 	%f1713, %f1712;
	setp.gt.f32 	%p83, %f1713, 0f42FC0000;
	mov.b32 	%r515, %f1712;
	and.b32  	%r516, %r515, -2147483648;
	or.b32  	%r517, %r516, 1123811328;
	mov.b32 	%f1714, %r517;
	selp.f32 	%f1715, %f1714, %f1712, %p83;
	fma.rn.f32 	%f1717, %f1715, %f1544, %f1709;
	fma.rn.f32 	%f1719, %f1715, %f1546, %f1717;
	mul.f32 	%f1720, %f1719, 0f3FB8AA3B;
	add.f32 	%f1721, %f1715, 0f4B40007F;
	mov.b32 	%r518, %f1721;
	shl.b32 	%r519, %r518, 23;
	mov.b32 	%f1722, %r519;
	ex2.approx.ftz.f32 	%f1723, %f1720;
	mul.f32 	%f51, %f1723, %f1722;
	setp.eq.f32 	%p84, %f51, 0f7F800000;
	mov.f32 	%f6305, 0f7F800000;
	@%p84 bra 	$L__BB0_57;

	fma.rn.f32 	%f6305, %f51, %f50, %f51;

$L__BB0_57:
	setp.lt.f32 	%p85, %f48, 0f00000000;
	and.pred  	%p4, %p85, %p56;
	setp.eq.f32 	%p87, %f48, 0f00000000;
	@%p87 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_58;

$L__BB0_61:
	add.f32 	%f1728, %f48, %f48;
	selp.f32 	%f6307, %f1728, 0f00000000, %p56;
	bra.uni 	$L__BB0_62;

$L__BB0_58:
	mov.b32 	%r520, %f6305;
	xor.b32  	%r521, %r520, -2147483648;
	mov.b32 	%f1724, %r521;
	selp.f32 	%f6307, %f1724, %f6305, %p4;
	setp.geu.f32 	%p88, %f48, 0f00000000;
	@%p88 bra 	$L__BB0_62;

	cvt.rzi.f32.f32 	%f1726, %f1485;
	setp.eq.f32 	%p89, %f1726, 0f40000000;
	@%p89 bra 	$L__BB0_62;

	mov.f32 	%f6307, 0f7FFFFFFF;

$L__BB0_62:
	add.f32 	%f1729, %f49, 0f40000000;
	mov.b32 	%r522, %f1729;
	setp.lt.s32 	%p91, %r522, 2139095040;
	@%p91 bra 	$L__BB0_67;

	setp.gtu.f32 	%p92, %f49, 0f7F800000;
	@%p92 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_64;

$L__BB0_66:
	add.f32 	%f6307, %f48, 0f40000000;
	bra.uni 	$L__BB0_67;

$L__BB0_64:
	setp.neu.f32 	%p93, %f49, 0f7F800000;
	@%p93 bra 	$L__BB0_67;

	selp.f32 	%f6307, 0fFF800000, 0f7F800000, %p4;

$L__BB0_67:
	mov.f32 	%f6298, 0f3FC00000;
	mov.f32 	%f6297, 0f00000000;
	mul.f32 	%f1733, %f6307, 0f3F000000;
	setp.eq.f32 	%p94, %f48, 0f3F800000;
	selp.f32 	%f60, 0f3F000000, %f1733, %p94;
	mov.b32 	%r42, %f60;
	neg.f32 	%f1734, %f16;
	div.rn.f32 	%f61, %f1734, %f1457;
	sub.f32 	%f62, %f6298, %f61;
	abs.f32 	%f63, %f62;
	setp.lt.f32 	%p95, %f63, 0f00800000;
	mul.f32 	%f1736, %f63, 0f4B800000;
	selp.f32 	%f1737, %f1736, %f63, %p95;
	selp.f32 	%f1738, 0fC3170000, 0fC2FE0000, %p95;
	mov.b32 	%r523, %f1737;
	and.b32  	%r524, %r523, 8388607;
	or.b32  	%r525, %r524, 1065353216;
	mov.b32 	%f1739, %r525;
	shr.u32 	%r526, %r523, 23;
	cvt.rn.f32.u32 	%f1740, %r526;
	add.f32 	%f1741, %f1738, %f1740;
	setp.gt.f32 	%p96, %f1739, 0f3FB504F3;
	mul.f32 	%f1742, %f1739, 0f3F000000;
	add.f32 	%f1743, %f1741, 0f3F800000;
	selp.f32 	%f1744, %f1743, %f1741, %p96;
	selp.f32 	%f1745, %f1742, %f1739, %p96;
	add.f32 	%f1746, %f1745, 0fBF800000;
	add.f32 	%f1731, %f1745, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1730,%f1731;
	// end inline asm
	add.f32 	%f1747, %f1746, %f1746;
	mul.f32 	%f1749, %f1730, %f1747;
	mul.f32 	%f1750, %f1749, %f1749;
	fma.rn.f32 	%f1753, %f1502, %f1750, %f1501;
	fma.rn.f32 	%f1755, %f1753, %f1750, %f1504;
	mul.rn.f32 	%f1756, %f1755, %f1750;
	mul.rn.f32 	%f1757, %f1756, %f1749;
	sub.f32 	%f1758, %f1746, %f1749;
	add.f32 	%f1759, %f1758, %f1758;
	neg.f32 	%f1760, %f1749;
	fma.rn.f32 	%f1761, %f1760, %f1746, %f1759;
	mul.rn.f32 	%f1762, %f1730, %f1761;
	add.f32 	%f1763, %f1757, %f1749;
	sub.f32 	%f1764, %f1749, %f1763;
	add.f32 	%f1765, %f1757, %f1764;
	add.f32 	%f1766, %f1762, %f1765;
	add.f32 	%f1767, %f1763, %f1766;
	sub.f32 	%f1768, %f1763, %f1767;
	add.f32 	%f1769, %f1766, %f1768;
	mul.rn.f32 	%f1771, %f1744, %f1520;
	mul.rn.f32 	%f1773, %f1744, %f1522;
	add.f32 	%f1774, %f1771, %f1767;
	sub.f32 	%f1775, %f1771, %f1774;
	add.f32 	%f1776, %f1767, %f1775;
	add.f32 	%f1777, %f1769, %f1776;
	add.f32 	%f1778, %f1773, %f1777;
	add.f32 	%f1779, %f1774, %f1778;
	sub.f32 	%f1780, %f1774, %f1779;
	add.f32 	%f1781, %f1778, %f1780;
	mul.rn.f32 	%f1782, %f1485, %f1779;
	neg.f32 	%f1783, %f1782;
	fma.rn.f32 	%f1784, %f1485, %f1779, %f1783;
	fma.rn.f32 	%f1785, %f1485, %f1781, %f1784;
	fma.rn.f32 	%f1787, %f6297, %f1779, %f1785;
	add.rn.f32 	%f1788, %f1782, %f1787;
	neg.f32 	%f1789, %f1788;
	add.rn.f32 	%f1790, %f1782, %f1789;
	add.rn.f32 	%f1791, %f1790, %f1787;
	mov.b32 	%r527, %f1788;
	setp.eq.s32 	%p97, %r527, 1118925336;
	add.s32 	%r528, %r527, -1;
	mov.b32 	%f1792, %r528;
	add.f32 	%f1793, %f1791, 0f37000000;
	selp.f32 	%f64, %f1793, %f1791, %p97;
	selp.f32 	%f1794, %f1792, %f1788, %p97;
	mul.rn.f32 	%f1796, %f1794, %f1538;
	cvt.rzi.f32.f32 	%f1797, %f1796;
	abs.f32 	%f1798, %f1797;
	setp.gt.f32 	%p98, %f1798, 0f42FC0000;
	mov.b32 	%r529, %f1797;
	and.b32  	%r530, %r529, -2147483648;
	or.b32  	%r531, %r530, 1123811328;
	mov.b32 	%f1799, %r531;
	selp.f32 	%f1800, %f1799, %f1797, %p98;
	fma.rn.f32 	%f1802, %f1800, %f1544, %f1794;
	fma.rn.f32 	%f1804, %f1800, %f1546, %f1802;
	mul.f32 	%f1805, %f1804, 0f3FB8AA3B;
	add.f32 	%f1806, %f1800, 0f4B40007F;
	mov.b32 	%r532, %f1806;
	shl.b32 	%r533, %r532, 23;
	mov.b32 	%f1807, %r533;
	ex2.approx.ftz.f32 	%f1808, %f1805;
	mul.f32 	%f65, %f1808, %f1807;
	setp.eq.f32 	%p99, %f65, 0f7F800000;
	mov.f32 	%f6308, 0f7F800000;
	@%p99 bra 	$L__BB0_69;

	fma.rn.f32 	%f6308, %f65, %f64, %f65;

$L__BB0_69:
	setp.lt.f32 	%p100, %f62, 0f00000000;
	and.pred  	%p5, %p100, %p56;
	setp.eq.f32 	%p102, %f62, 0f00000000;
	@%p102 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_70;

$L__BB0_73:
	add.f32 	%f1813, %f62, %f62;
	selp.f32 	%f6310, %f1813, 0f00000000, %p56;
	bra.uni 	$L__BB0_74;

$L__BB0_70:
	mov.b32 	%r534, %f6308;
	xor.b32  	%r535, %r534, -2147483648;
	mov.b32 	%f1809, %r535;
	selp.f32 	%f6310, %f1809, %f6308, %p5;
	setp.geu.f32 	%p103, %f62, 0f00000000;
	@%p103 bra 	$L__BB0_74;

	cvt.rzi.f32.f32 	%f1811, %f1485;
	setp.eq.f32 	%p104, %f1811, 0f40000000;
	@%p104 bra 	$L__BB0_74;

	mov.f32 	%f6310, 0f7FFFFFFF;

$L__BB0_74:
	add.f32 	%f1814, %f63, 0f40000000;
	mov.b32 	%r536, %f1814;
	setp.lt.s32 	%p106, %r536, 2139095040;
	@%p106 bra 	$L__BB0_79;

	setp.gtu.f32 	%p107, %f63, 0f7F800000;
	@%p107 bra 	$L__BB0_78;
	bra.uni 	$L__BB0_76;

$L__BB0_78:
	add.f32 	%f6310, %f62, 0f40000000;
	bra.uni 	$L__BB0_79;

$L__BB0_76:
	setp.neu.f32 	%p108, %f63, 0f7F800000;
	@%p108 bra 	$L__BB0_79;

	selp.f32 	%f6310, 0fFF800000, 0f7F800000, %p5;

$L__BB0_79:
	mov.f32 	%f6273, 0f00000000;
	mul.f32 	%f1818, %f6310, 0f3F000000;
	setp.eq.f32 	%p109, %f62, 0f3F800000;
	selp.f32 	%f74, 0f3F000000, %f1818, %p109;
	add.f32 	%f75, %f61, 0fBF800000;
	abs.f32 	%f76, %f75;
	setp.lt.f32 	%p110, %f76, 0f00800000;
	mul.f32 	%f1819, %f76, 0f4B800000;
	selp.f32 	%f1820, %f1819, %f76, %p110;
	selp.f32 	%f1821, 0fC3170000, 0fC2FE0000, %p110;
	mov.b32 	%r537, %f1820;
	and.b32  	%r538, %r537, 8388607;
	or.b32  	%r539, %r538, 1065353216;
	mov.b32 	%f1822, %r539;
	shr.u32 	%r540, %r537, 23;
	cvt.rn.f32.u32 	%f1823, %r540;
	add.f32 	%f1824, %f1821, %f1823;
	setp.gt.f32 	%p111, %f1822, 0f3FB504F3;
	mul.f32 	%f1825, %f1822, 0f3F000000;
	add.f32 	%f1826, %f1824, 0f3F800000;
	selp.f32 	%f1827, %f1826, %f1824, %p111;
	selp.f32 	%f1828, %f1825, %f1822, %p111;
	add.f32 	%f1829, %f1828, 0fBF800000;
	add.f32 	%f1816, %f1828, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1815,%f1816;
	// end inline asm
	add.f32 	%f1830, %f1829, %f1829;
	mul.f32 	%f1832, %f1815, %f1830;
	mul.f32 	%f1833, %f1832, %f1832;
	fma.rn.f32 	%f1836, %f1502, %f1833, %f1501;
	fma.rn.f32 	%f1838, %f1836, %f1833, %f1504;
	mul.rn.f32 	%f1839, %f1838, %f1833;
	mul.rn.f32 	%f1840, %f1839, %f1832;
	sub.f32 	%f1841, %f1829, %f1832;
	add.f32 	%f1842, %f1841, %f1841;
	neg.f32 	%f1843, %f1832;
	fma.rn.f32 	%f1844, %f1843, %f1829, %f1842;
	mul.rn.f32 	%f1845, %f1815, %f1844;
	add.f32 	%f1846, %f1840, %f1832;
	sub.f32 	%f1847, %f1832, %f1846;
	add.f32 	%f1848, %f1840, %f1847;
	add.f32 	%f1849, %f1845, %f1848;
	add.f32 	%f1850, %f1846, %f1849;
	sub.f32 	%f1851, %f1846, %f1850;
	add.f32 	%f1852, %f1849, %f1851;
	mul.rn.f32 	%f1854, %f1827, %f1520;
	mul.rn.f32 	%f1856, %f1827, %f1522;
	add.f32 	%f1857, %f1854, %f1850;
	sub.f32 	%f1858, %f1854, %f1857;
	add.f32 	%f1859, %f1850, %f1858;
	add.f32 	%f1860, %f1852, %f1859;
	add.f32 	%f1861, %f1856, %f1860;
	add.f32 	%f1862, %f1857, %f1861;
	sub.f32 	%f1863, %f1857, %f1862;
	add.f32 	%f1864, %f1861, %f1863;
	mul.rn.f32 	%f1865, %f1485, %f1862;
	neg.f32 	%f1866, %f1865;
	fma.rn.f32 	%f1867, %f1485, %f1862, %f1866;
	fma.rn.f32 	%f1868, %f1485, %f1864, %f1867;
	fma.rn.f32 	%f1870, %f6273, %f1862, %f1868;
	add.rn.f32 	%f1871, %f1865, %f1870;
	neg.f32 	%f1872, %f1871;
	add.rn.f32 	%f1873, %f1865, %f1872;
	add.rn.f32 	%f1874, %f1873, %f1870;
	mov.b32 	%r541, %f1871;
	setp.eq.s32 	%p112, %r541, 1118925336;
	add.s32 	%r542, %r541, -1;
	mov.b32 	%f1875, %r542;
	add.f32 	%f1876, %f1874, 0f37000000;
	selp.f32 	%f77, %f1876, %f1874, %p112;
	selp.f32 	%f1877, %f1875, %f1871, %p112;
	mul.rn.f32 	%f1879, %f1877, %f1538;
	cvt.rzi.f32.f32 	%f1880, %f1879;
	abs.f32 	%f1881, %f1880;
	setp.gt.f32 	%p113, %f1881, 0f42FC0000;
	mov.b32 	%r543, %f1880;
	and.b32  	%r544, %r543, -2147483648;
	or.b32  	%r545, %r544, 1123811328;
	mov.b32 	%f1882, %r545;
	selp.f32 	%f1883, %f1882, %f1880, %p113;
	fma.rn.f32 	%f1885, %f1883, %f1544, %f1877;
	fma.rn.f32 	%f1887, %f1883, %f1546, %f1885;
	mul.f32 	%f1888, %f1887, 0f3FB8AA3B;
	add.f32 	%f1889, %f1883, 0f4B40007F;
	mov.b32 	%r546, %f1889;
	shl.b32 	%r547, %r546, 23;
	mov.b32 	%f1890, %r547;
	ex2.approx.ftz.f32 	%f1891, %f1888;
	mul.f32 	%f78, %f1891, %f1890;
	setp.eq.f32 	%p114, %f78, 0f7F800000;
	mov.f32 	%f6311, 0f7F800000;
	@%p114 bra 	$L__BB0_81;

	fma.rn.f32 	%f6311, %f78, %f77, %f78;

$L__BB0_81:
	setp.lt.f32 	%p115, %f75, 0f00000000;
	and.pred  	%p6, %p115, %p56;
	setp.eq.f32 	%p117, %f75, 0f00000000;
	@%p117 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_82;

$L__BB0_85:
	add.f32 	%f1896, %f75, %f75;
	selp.f32 	%f6313, %f1896, 0f00000000, %p56;
	bra.uni 	$L__BB0_86;

$L__BB0_82:
	mov.b32 	%r548, %f6311;
	xor.b32  	%r549, %r548, -2147483648;
	mov.b32 	%f1892, %r549;
	selp.f32 	%f6313, %f1892, %f6311, %p6;
	setp.geu.f32 	%p118, %f75, 0f00000000;
	@%p118 bra 	$L__BB0_86;

	cvt.rzi.f32.f32 	%f1894, %f1485;
	setp.eq.f32 	%p119, %f1894, 0f40000000;
	@%p119 bra 	$L__BB0_86;

	mov.f32 	%f6313, 0f7FFFFFFF;

$L__BB0_86:
	add.f32 	%f1897, %f76, 0f40000000;
	mov.b32 	%r550, %f1897;
	setp.lt.s32 	%p121, %r550, 2139095040;
	@%p121 bra 	$L__BB0_91;

	setp.gtu.f32 	%p122, %f76, 0f7F800000;
	@%p122 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_88;

$L__BB0_90:
	add.f32 	%f6313, %f75, 0f40000000;
	bra.uni 	$L__BB0_91;

$L__BB0_88:
	setp.neu.f32 	%p123, %f76, 0f7F800000;
	@%p123 bra 	$L__BB0_91;

	selp.f32 	%f6313, 0fFF800000, 0f7F800000, %p6;

$L__BB0_91:
	mov.f32 	%f6275, 0f3F400000;
	mov.f32 	%f6274, 0f00000000;
	sub.f32 	%f1902, %f6275, %f6313;
	setp.eq.f32 	%p124, %f75, 0f3F800000;
	selp.f32 	%f87, 0fBE800000, %f1902, %p124;
	add.f32 	%f88, %f61, 0fBF000000;
	abs.f32 	%f89, %f88;
	setp.lt.f32 	%p125, %f89, 0f00800000;
	mul.f32 	%f1903, %f89, 0f4B800000;
	selp.f32 	%f1904, %f1903, %f89, %p125;
	selp.f32 	%f1905, 0fC3170000, 0fC2FE0000, %p125;
	mov.b32 	%r551, %f1904;
	and.b32  	%r552, %r551, 8388607;
	or.b32  	%r553, %r552, 1065353216;
	mov.b32 	%f1906, %r553;
	shr.u32 	%r554, %r551, 23;
	cvt.rn.f32.u32 	%f1907, %r554;
	add.f32 	%f1908, %f1905, %f1907;
	setp.gt.f32 	%p126, %f1906, 0f3FB504F3;
	mul.f32 	%f1909, %f1906, 0f3F000000;
	add.f32 	%f1910, %f1908, 0f3F800000;
	selp.f32 	%f1911, %f1910, %f1908, %p126;
	selp.f32 	%f1912, %f1909, %f1906, %p126;
	add.f32 	%f1913, %f1912, 0fBF800000;
	add.f32 	%f1899, %f1912, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1898,%f1899;
	// end inline asm
	add.f32 	%f1914, %f1913, %f1913;
	mul.f32 	%f1916, %f1898, %f1914;
	mul.f32 	%f1917, %f1916, %f1916;
	fma.rn.f32 	%f1920, %f1502, %f1917, %f1501;
	fma.rn.f32 	%f1922, %f1920, %f1917, %f1504;
	mul.rn.f32 	%f1923, %f1922, %f1917;
	mul.rn.f32 	%f1924, %f1923, %f1916;
	sub.f32 	%f1925, %f1913, %f1916;
	add.f32 	%f1926, %f1925, %f1925;
	neg.f32 	%f1927, %f1916;
	fma.rn.f32 	%f1928, %f1927, %f1913, %f1926;
	mul.rn.f32 	%f1929, %f1898, %f1928;
	add.f32 	%f1930, %f1924, %f1916;
	sub.f32 	%f1931, %f1916, %f1930;
	add.f32 	%f1932, %f1924, %f1931;
	add.f32 	%f1933, %f1929, %f1932;
	add.f32 	%f1934, %f1930, %f1933;
	sub.f32 	%f1935, %f1930, %f1934;
	add.f32 	%f1936, %f1933, %f1935;
	mul.rn.f32 	%f1938, %f1911, %f1520;
	mul.rn.f32 	%f1940, %f1911, %f1522;
	add.f32 	%f1941, %f1938, %f1934;
	sub.f32 	%f1942, %f1938, %f1941;
	add.f32 	%f1943, %f1934, %f1942;
	add.f32 	%f1944, %f1936, %f1943;
	add.f32 	%f1945, %f1940, %f1944;
	add.f32 	%f1946, %f1941, %f1945;
	sub.f32 	%f1947, %f1941, %f1946;
	add.f32 	%f1948, %f1945, %f1947;
	mul.rn.f32 	%f1949, %f1485, %f1946;
	neg.f32 	%f1950, %f1949;
	fma.rn.f32 	%f1951, %f1485, %f1946, %f1950;
	fma.rn.f32 	%f1952, %f1485, %f1948, %f1951;
	fma.rn.f32 	%f1954, %f6274, %f1946, %f1952;
	add.rn.f32 	%f1955, %f1949, %f1954;
	neg.f32 	%f1956, %f1955;
	add.rn.f32 	%f1957, %f1949, %f1956;
	add.rn.f32 	%f1958, %f1957, %f1954;
	mov.b32 	%r555, %f1955;
	setp.eq.s32 	%p127, %r555, 1118925336;
	add.s32 	%r556, %r555, -1;
	mov.b32 	%f1959, %r556;
	add.f32 	%f1960, %f1958, 0f37000000;
	selp.f32 	%f90, %f1960, %f1958, %p127;
	selp.f32 	%f1961, %f1959, %f1955, %p127;
	mul.rn.f32 	%f1963, %f1961, %f1538;
	cvt.rzi.f32.f32 	%f1964, %f1963;
	abs.f32 	%f1965, %f1964;
	setp.gt.f32 	%p128, %f1965, 0f42FC0000;
	mov.b32 	%r557, %f1964;
	and.b32  	%r558, %r557, -2147483648;
	or.b32  	%r559, %r558, 1123811328;
	mov.b32 	%f1966, %r559;
	selp.f32 	%f1967, %f1966, %f1964, %p128;
	fma.rn.f32 	%f1969, %f1967, %f1544, %f1961;
	fma.rn.f32 	%f1971, %f1967, %f1546, %f1969;
	mul.f32 	%f1972, %f1971, 0f3FB8AA3B;
	add.f32 	%f1973, %f1967, 0f4B40007F;
	mov.b32 	%r560, %f1973;
	shl.b32 	%r561, %r560, 23;
	mov.b32 	%f1974, %r561;
	ex2.approx.ftz.f32 	%f1975, %f1972;
	mul.f32 	%f91, %f1975, %f1974;
	setp.eq.f32 	%p129, %f91, 0f7F800000;
	mov.f32 	%f6314, 0f7F800000;
	@%p129 bra 	$L__BB0_93;

	fma.rn.f32 	%f6314, %f91, %f90, %f91;

$L__BB0_93:
	setp.lt.f32 	%p130, %f88, 0f00000000;
	and.pred  	%p7, %p130, %p56;
	setp.eq.f32 	%p132, %f88, 0f00000000;
	@%p132 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_94;

$L__BB0_97:
	add.f32 	%f1980, %f88, %f88;
	selp.f32 	%f6316, %f1980, 0f00000000, %p56;
	bra.uni 	$L__BB0_98;

$L__BB0_94:
	mov.b32 	%r562, %f6314;
	xor.b32  	%r563, %r562, -2147483648;
	mov.b32 	%f1976, %r563;
	selp.f32 	%f6316, %f1976, %f6314, %p7;
	setp.geu.f32 	%p133, %f88, 0f00000000;
	@%p133 bra 	$L__BB0_98;

	cvt.rzi.f32.f32 	%f1978, %f1485;
	setp.eq.f32 	%p134, %f1978, 0f40000000;
	@%p134 bra 	$L__BB0_98;

	mov.f32 	%f6316, 0f7FFFFFFF;

$L__BB0_98:
	add.f32 	%f1981, %f89, 0f40000000;
	mov.b32 	%r564, %f1981;
	setp.lt.s32 	%p136, %r564, 2139095040;
	@%p136 bra 	$L__BB0_103;

	setp.gtu.f32 	%p137, %f89, 0f7F800000;
	@%p137 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_100;

$L__BB0_102:
	add.f32 	%f6316, %f88, 0f40000000;
	bra.uni 	$L__BB0_103;

$L__BB0_100:
	setp.neu.f32 	%p138, %f89, 0f7F800000;
	@%p138 bra 	$L__BB0_103;

	selp.f32 	%f6316, 0fFF800000, 0f7F800000, %p7;

$L__BB0_103:
	mov.b32 	%r2246, %f47;
	mov.b32 	%r2245, %f34;
	mov.f32 	%f101, 0f00000000;
	mul.f32 	%f1998, %f6316, 0f3F000000;
	setp.eq.f32 	%p139, %f88, 0f3F800000;
	selp.f32 	%f100, 0f3F000000, %f1998, %p139;
	mov.u64 	%rd58, 0;
	mov.u32 	%r44, 0;
	mov.b32 	%r567, %f87;
	mov.b32 	%r568, %f74;
	max.f32 	%f1999, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r569, %f1999;
	add.s32 	%r570, %r569, -2;
	setp.gt.f32 	%p140, %f13, 0f4EFFFFFF;
	selp.b32 	%r571, 2147483645, %r570, %p140;
	setp.num.f32 	%p141, %f13, %f13;
	selp.b32 	%r572, %r571, -2, %p141;
	cvt.rn.f32.s32 	%f2000, %r572;
	mul.f32 	%f2001, %f2000, 0f3E800000;
	cvt.rmi.f32.f32 	%f2002, %f2001;
	setp.gt.f32 	%p142, %f2002, 0f4EFFFFFF;
	max.f32 	%f2003, %f2002, 0fCF000000;
	cvt.rzi.s32.f32 	%r573, %f2003;
	setp.num.f32 	%p143, %f2002, %f2002;
	shl.b32 	%r574, %r573, 2;
	neg.s32 	%r575, %r574;
	selp.b32 	%r576, 4, %r575, %p142;
	selp.b32 	%r577, %r576, 0, %p143;
	max.f32 	%f2004, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r578, %f2004;
	add.s32 	%r579, %r578, -2;
	setp.gt.f32 	%p144, %f14, 0f4EFFFFFF;
	selp.b32 	%r580, 2147483645, %r579, %p144;
	setp.num.f32 	%p145, %f14, %f14;
	selp.b32 	%r581, %r580, -2, %p145;
	cvt.rn.f32.s32 	%f2005, %r581;
	mul.f32 	%f2006, %f2005, 0f3E800000;
	cvt.rmi.f32.f32 	%f2007, %f2006;
	setp.gt.f32 	%p146, %f2007, 0f4EFFFFFF;
	max.f32 	%f2008, %f2007, 0fCF000000;
	cvt.rzi.s32.f32 	%r582, %f2008;
	setp.num.f32 	%p147, %f2007, %f2007;
	shl.b32 	%r583, %r582, 2;
	selp.b32 	%r584, 536870908, %r583, %p146;
	selp.b32 	%r585, %r584, 0, %p147;
	sub.s32 	%r586, %r581, %r585;
	shl.b32 	%r587, %r586, 3;
	add.s32 	%r588, %r572, %r577;
	add.s32 	%r589, %r588, %r587;
	add.s32 	%r590, %r589, 9;
	cvt.u64.u32 	%rd56, %r590;
	mul.wide.u32 	%rd581, %r590, 88;
	mov.u64 	%rd582, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd583, %rd582, %rd581;
	add.s64 	%rd57, %rd583, 808;
	add.u64 	%rd585, %SPL, 32;
	cvta.shared.u64 	%rd586, %rd582;
	ld.shared.u32 	%r591, [%rd583+808];
	st.local.u64 	[%rd585], %rd586;
	st.local.u32 	[%rd585+16], %r42;
	mov.b64 	%rd587, {%r2245, %r2246};
	st.local.u64 	[%rd585+8], %rd587;
	mov.b64 	%rd588, {%r568, %r567};
	shr.u64 	%rd589, %rd588, 32;
	st.local.u32 	[%rd585+24], %rd589;
	st.local.u32 	[%rd585+20], %rd588;
	st.local.f32 	[%rd585+28], %f100;
	mov.b32 	%r592, %f16;
	cvt.u64.u32 	%rd590, %r592;
	mov.b32 	%r593, %f15;
	cvt.u64.u32 	%rd591, %r593;
	bfi.b64 	%rd592, %rd590, %rd591, 32, 32;
	st.local.u64 	[%rd585+32], %rd592;
	st.local.v2.u32 	[%rd585+40], {%r590, %r591};
	mov.f32 	%f102, %f101;
	mov.f32 	%f103, %f101;
	mov.f32 	%f104, %f101;
	mov.f32 	%f105, %f101;
	mov.f32 	%f106, %f101;
	mov.f32 	%f107, %f101;
	mov.f32 	%f108, %f101;
	mov.f32 	%f109, %f101;
	mov.f32 	%f110, %f101;
	mov.f32 	%f111, %f101;
	mov.f32 	%f112, %f101;
	mov.f32 	%f113, %f101;
	mov.f32 	%f114, %f101;
	mov.f32 	%f115, %f101;
	mov.f32 	%f116, %f101;
	mov.u32 	%r45, %r44;

$L__BB0_104:
	shl.b64 	%rd593, %rd58, 4;
	mov.u64 	%rd594, alloc786;
	cvta.global.u64 	%rd595, %rd594;
	add.s64 	%rd596, %rd595, %rd593;
	setp.eq.s64 	%p148, %rd596, 0;
	@%p148 bra 	$L__BB0_111;

	add.s64 	%rd59, %rd594, %rd593;
	ld.global.nc.u64 	%rd60, [%rd59];
	setp.lt.u64 	%p149, %rd60, 3;
	@%p149 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_106;

$L__BB0_107:
	ld.global.nc.u64 	%rd61, [%rd59+8];
	setp.lt.u64 	%p150, %rd61, 3;
	@%p150 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_108;

$L__BB0_109:
	shl.b64 	%rd599, %rd58, 3;
	mov.u64 	%rd600, alloc789;
	add.s64 	%rd601, %rd600, %rd599;
	ld.global.nc.u64 	%rd602, [%rd601];
	shl.b64 	%rd605, %rd60, 2;
	add.s64 	%rd606, %rd585, 8;
	add.s64 	%rd607, %rd606, %rd605;
	shl.b64 	%rd608, %rd61, 2;
	add.s64 	%rd609, %rd606, %rd608;
	ld.local.f32 	%f2009, [%rd609+12];
	ld.local.f32 	%f2010, [%rd607];
	mul.f32 	%f117, %f2010, %f2009;
	add.s64 	%rd62, %rd602, %rd56;
	mul.lo.s64 	%rd610, %rd62, 88;
	add.s64 	%rd613, %rd586, %rd610;
	setp.eq.s64 	%p151, %rd613, 0;
	@%p151 bra 	$L__BB0_111;

	add.s64 	%rd616, %rd582, %rd610;
	ld.shared.u32 	%r594, [%rd616+64];
	and.b32  	%r595, %r594, 65535;
	or.b32  	%r44, %r595, %r44;
	and.b32  	%r596, %r594, 1;
	cvt.rn.f32.u32 	%f2011, %r596;
	and.b32  	%r597, %r594, 65536;
	setp.eq.s32 	%p152, %r597, 0;
	selp.f32 	%f2012, 0fBF800000, 0f3F800000, %p152;
	mul.f32 	%f2013, %f2012, %f2011;
	setp.neu.f32 	%p153, %f2013, 0f00000000;
	ld.shared.f32 	%f2014, [%rd616+60];
	mul.f32 	%f2015, %f2014, %f2013;
	fma.rn.f32 	%f2016, %f117, %f2015, %f101;
	selp.f32 	%f101, %f2016, %f101, %p153;
	bfe.u32 	%r598, %r594, 1, 1;
	cvt.rn.f32.u32 	%f2017, %r598;
	and.b32  	%r599, %r594, 131072;
	setp.eq.s32 	%p154, %r599, 0;
	selp.f32 	%f2018, 0fBF800000, 0f3F800000, %p154;
	mul.f32 	%f2019, %f2018, %f2017;
	setp.neu.f32 	%p155, %f2019, 0f00000000;
	mul.f32 	%f2020, %f2014, %f2019;
	fma.rn.f32 	%f2021, %f117, %f2020, %f102;
	selp.f32 	%f102, %f2021, %f102, %p155;
	bfe.u32 	%r600, %r594, 2, 1;
	cvt.rn.f32.u32 	%f2022, %r600;
	and.b32  	%r601, %r594, 262144;
	setp.eq.s32 	%p156, %r601, 0;
	selp.f32 	%f2023, 0fBF800000, 0f3F800000, %p156;
	mul.f32 	%f2024, %f2023, %f2022;
	setp.neu.f32 	%p157, %f2024, 0f00000000;
	mul.f32 	%f2025, %f2014, %f2024;
	fma.rn.f32 	%f2026, %f117, %f2025, %f103;
	selp.f32 	%f103, %f2026, %f103, %p157;
	bfe.u32 	%r602, %r594, 3, 1;
	cvt.rn.f32.u32 	%f2027, %r602;
	and.b32  	%r603, %r594, 524288;
	setp.eq.s32 	%p158, %r603, 0;
	selp.f32 	%f2028, 0fBF800000, 0f3F800000, %p158;
	mul.f32 	%f2029, %f2028, %f2027;
	setp.neu.f32 	%p159, %f2029, 0f00000000;
	mul.f32 	%f2030, %f2014, %f2029;
	fma.rn.f32 	%f2031, %f117, %f2030, %f104;
	selp.f32 	%f104, %f2031, %f104, %p159;
	bfe.u32 	%r604, %r594, 4, 1;
	cvt.rn.f32.u32 	%f2032, %r604;
	and.b32  	%r605, %r594, 1048576;
	setp.eq.s32 	%p160, %r605, 0;
	selp.f32 	%f2033, 0fBF800000, 0f3F800000, %p160;
	mul.f32 	%f2034, %f2033, %f2032;
	setp.neu.f32 	%p161, %f2034, 0f00000000;
	mul.f32 	%f2035, %f2014, %f2034;
	fma.rn.f32 	%f2036, %f117, %f2035, %f105;
	selp.f32 	%f105, %f2036, %f105, %p161;
	bfe.u32 	%r606, %r594, 5, 1;
	cvt.rn.f32.u32 	%f2037, %r606;
	and.b32  	%r607, %r594, 2097152;
	setp.eq.s32 	%p162, %r607, 0;
	selp.f32 	%f2038, 0fBF800000, 0f3F800000, %p162;
	mul.f32 	%f2039, %f2038, %f2037;
	setp.neu.f32 	%p163, %f2039, 0f00000000;
	mul.f32 	%f2040, %f2014, %f2039;
	fma.rn.f32 	%f2041, %f117, %f2040, %f106;
	selp.f32 	%f106, %f2041, %f106, %p163;
	bfe.u32 	%r608, %r594, 6, 1;
	cvt.rn.f32.u32 	%f2042, %r608;
	and.b32  	%r609, %r594, 4194304;
	setp.eq.s32 	%p164, %r609, 0;
	selp.f32 	%f2043, 0fBF800000, 0f3F800000, %p164;
	mul.f32 	%f2044, %f2043, %f2042;
	setp.neu.f32 	%p165, %f2044, 0f00000000;
	mul.f32 	%f2045, %f2014, %f2044;
	fma.rn.f32 	%f2046, %f117, %f2045, %f107;
	selp.f32 	%f107, %f2046, %f107, %p165;
	bfe.u32 	%r610, %r594, 7, 1;
	cvt.rn.f32.u32 	%f2047, %r610;
	and.b32  	%r611, %r594, 8388608;
	setp.eq.s32 	%p166, %r611, 0;
	selp.f32 	%f2048, 0fBF800000, 0f3F800000, %p166;
	mul.f32 	%f2049, %f2048, %f2047;
	setp.neu.f32 	%p167, %f2049, 0f00000000;
	mul.f32 	%f2050, %f2014, %f2049;
	fma.rn.f32 	%f2051, %f117, %f2050, %f108;
	selp.f32 	%f108, %f2051, %f108, %p167;
	bfe.u32 	%r612, %r594, 8, 1;
	cvt.rn.f32.u32 	%f2052, %r612;
	and.b32  	%r613, %r594, 16777216;
	setp.eq.s32 	%p168, %r613, 0;
	selp.f32 	%f2053, 0fBF800000, 0f3F800000, %p168;
	mul.f32 	%f2054, %f2053, %f2052;
	setp.neu.f32 	%p169, %f2054, 0f00000000;
	mul.f32 	%f2055, %f2014, %f2054;
	fma.rn.f32 	%f2056, %f117, %f2055, %f109;
	selp.f32 	%f109, %f2056, %f109, %p169;
	bfe.u32 	%r614, %r594, 9, 1;
	cvt.rn.f32.u32 	%f2057, %r614;
	and.b32  	%r615, %r594, 33554432;
	setp.eq.s32 	%p170, %r615, 0;
	selp.f32 	%f2058, 0fBF800000, 0f3F800000, %p170;
	mul.f32 	%f2059, %f2058, %f2057;
	setp.neu.f32 	%p171, %f2059, 0f00000000;
	mul.f32 	%f2060, %f2014, %f2059;
	fma.rn.f32 	%f2061, %f117, %f2060, %f110;
	selp.f32 	%f110, %f2061, %f110, %p171;
	bfe.u32 	%r616, %r594, 10, 1;
	cvt.rn.f32.u32 	%f2062, %r616;
	and.b32  	%r617, %r594, 67108864;
	setp.eq.s32 	%p172, %r617, 0;
	selp.f32 	%f2063, 0fBF800000, 0f3F800000, %p172;
	mul.f32 	%f2064, %f2063, %f2062;
	setp.neu.f32 	%p173, %f2064, 0f00000000;
	mul.f32 	%f2065, %f2014, %f2064;
	fma.rn.f32 	%f2066, %f117, %f2065, %f111;
	selp.f32 	%f111, %f2066, %f111, %p173;
	bfe.u32 	%r618, %r594, 11, 1;
	cvt.rn.f32.u32 	%f2067, %r618;
	and.b32  	%r619, %r594, 134217728;
	setp.eq.s32 	%p174, %r619, 0;
	selp.f32 	%f2068, 0fBF800000, 0f3F800000, %p174;
	mul.f32 	%f2069, %f2068, %f2067;
	setp.neu.f32 	%p175, %f2069, 0f00000000;
	mul.f32 	%f2070, %f2014, %f2069;
	fma.rn.f32 	%f2071, %f117, %f2070, %f112;
	selp.f32 	%f112, %f2071, %f112, %p175;
	bfe.u32 	%r620, %r594, 12, 1;
	cvt.rn.f32.u32 	%f2072, %r620;
	and.b32  	%r621, %r594, 268435456;
	setp.eq.s32 	%p176, %r621, 0;
	selp.f32 	%f2073, 0fBF800000, 0f3F800000, %p176;
	mul.f32 	%f2074, %f2073, %f2072;
	setp.neu.f32 	%p177, %f2074, 0f00000000;
	mul.f32 	%f2075, %f2014, %f2074;
	fma.rn.f32 	%f2076, %f117, %f2075, %f113;
	selp.f32 	%f113, %f2076, %f113, %p177;
	bfe.u32 	%r622, %r594, 13, 1;
	cvt.rn.f32.u32 	%f2077, %r622;
	and.b32  	%r623, %r594, 536870912;
	setp.eq.s32 	%p178, %r623, 0;
	selp.f32 	%f2078, 0fBF800000, 0f3F800000, %p178;
	mul.f32 	%f2079, %f2078, %f2077;
	setp.neu.f32 	%p179, %f2079, 0f00000000;
	mul.f32 	%f2080, %f2014, %f2079;
	fma.rn.f32 	%f2081, %f117, %f2080, %f114;
	selp.f32 	%f114, %f2081, %f114, %p179;
	bfe.u32 	%r624, %r594, 14, 1;
	cvt.rn.f32.u32 	%f2082, %r624;
	and.b32  	%r625, %r594, 1073741824;
	setp.eq.s32 	%p180, %r625, 0;
	selp.f32 	%f2083, 0fBF800000, 0f3F800000, %p180;
	mul.f32 	%f2084, %f2083, %f2082;
	setp.neu.f32 	%p181, %f2084, 0f00000000;
	mul.f32 	%f2085, %f2014, %f2084;
	fma.rn.f32 	%f2086, %f117, %f2085, %f115;
	selp.f32 	%f115, %f2086, %f115, %p181;
	bfe.u32 	%r626, %r594, 15, 1;
	cvt.rn.f32.u32 	%f2087, %r626;
	setp.gt.s32 	%p182, %r594, -1;
	selp.f32 	%f2088, 0fBF800000, 0f3F800000, %p182;
	mul.f32 	%f2089, %f2088, %f2087;
	setp.neu.f32 	%p183, %f2089, 0f00000000;
	mul.f32 	%f2090, %f2014, %f2089;
	fma.rn.f32 	%f2091, %f117, %f2090, %f116;
	selp.f32 	%f116, %f2091, %f116, %p183;
	add.s64 	%rd58, %rd58, 1;
	add.s32 	%r45, %r45, 1;
	setp.lt.u32 	%p184, %r45, 9;
	@%p184 bra 	$L__BB0_104;

$L__BB0_111:
	setp.ge.f32 	%p185, %f101, 0f00000000;
	mov.f32 	%f6425, 0f00000000;
	and.b32  	%r630, %r44, 65535;
	selp.u32 	%r631, -1, 0, %p185;
	bfi.b32 	%r632, %r631, %r630, 16, 1;
	setp.ge.f32 	%p186, %f102, 0f00000000;
	selp.u32 	%r633, -1, 0, %p186;
	bfi.b32 	%r634, %r633, %r632, 17, 1;
	setp.ge.f32 	%p187, %f103, 0f00000000;
	selp.u32 	%r635, -1, 0, %p187;
	bfi.b32 	%r636, %r635, %r634, 18, 1;
	setp.ge.f32 	%p188, %f104, 0f00000000;
	setp.ge.f32 	%p189, %f105, 0f00000000;
	setp.ge.f32 	%p190, %f106, 0f00000000;
	setp.ge.f32 	%p191, %f107, 0f00000000;
	setp.ge.f32 	%p192, %f108, 0f00000000;
	setp.ge.f32 	%p193, %f109, 0f00000000;
	setp.ge.f32 	%p194, %f110, 0f00000000;
	setp.ge.f32 	%p195, %f111, 0f00000000;
	setp.ge.f32 	%p196, %f112, 0f00000000;
	setp.ge.f32 	%p197, %f113, 0f00000000;
	setp.ge.f32 	%p198, %f114, 0f00000000;
	setp.ge.f32 	%p199, %f115, 0f00000000;
	setp.ge.f32 	%p200, %f116, 0f00000000;
	selp.u32 	%r637, -1, 0, %p200;
	selp.u32 	%r638, -1, 0, %p188;
	bfi.b32 	%r639, %r638, %r636, 19, 1;
	selp.u32 	%r640, -1, 0, %p189;
	bfi.b32 	%r641, %r640, %r639, 20, 1;
	selp.u32 	%r642, -1, 0, %p190;
	bfi.b32 	%r643, %r642, %r641, 21, 1;
	selp.u32 	%r644, -1, 0, %p191;
	bfi.b32 	%r645, %r644, %r643, 22, 1;
	selp.u32 	%r646, -1, 0, %p192;
	bfi.b32 	%r647, %r646, %r645, 23, 1;
	selp.u32 	%r648, -1, 0, %p193;
	bfi.b32 	%r649, %r648, %r647, 24, 1;
	selp.u32 	%r650, -1, 0, %p194;
	bfi.b32 	%r651, %r650, %r649, 25, 1;
	selp.u32 	%r652, -1, 0, %p195;
	bfi.b32 	%r653, %r652, %r651, 26, 1;
	selp.u32 	%r654, -1, 0, %p196;
	bfi.b32 	%r655, %r654, %r653, 27, 1;
	selp.u32 	%r656, -1, 0, %p197;
	bfi.b32 	%r657, %r656, %r655, 28, 1;
	selp.u32 	%r658, -1, 0, %p198;
	bfi.b32 	%r659, %r658, %r657, 29, 1;
	selp.u32 	%r660, -1, 0, %p199;
	bfi.b32 	%r661, %r660, %r659, 30, 1;
	bfi.b32 	%r49, %r637, %r661, 31, 1;
	mov.u32 	%r118, 0;
	setp.eq.s64 	%p201, %rd595, 0;
	mov.f32 	%f6415, %f6425;
	mov.f32 	%f6416, %f6425;
	mov.f32 	%f6417, %f6425;
	mov.f32 	%f6418, %f6425;
	mov.f32 	%f6419, %f6425;
	mov.f32 	%f6420, %f6425;
	mov.f32 	%f6421, %f6425;
	mov.f32 	%f6422, %f6425;
	mov.f32 	%f6423, %f6425;
	mov.u32 	%r2286, %r118;
	mov.u32 	%r2287, %r118;
	mov.u32 	%r2288, %r118;
	@%p201 bra 	$L__BB0_139;

	fma.rn.f32 	%f150, %f1457, 0f40000000, %f15;
	fma.rn.f32 	%f151, %f1457, 0f40000000, %f16;
	ld.shared.u32 	%r50, [%rd57+840];
	cvt.u16.u32 	%rs11, %r50;
	setp.eq.s16 	%p202, %rs11, 0;
	mov.u32 	%r2286, 0;
	mov.f32 	%f6415, 0f00000000;
	mov.f32 	%f6416, %f6415;
	mov.f32 	%f6417, %f6415;
	mov.f32 	%f6419, %f6415;
	mov.f32 	%f6420, %f6415;
	mov.f32 	%f6423, %f6415;
	mov.u32 	%r2287, %r2286;
	mov.u32 	%r2288, %r2286;
	@%p202 bra 	$L__BB0_114;

	mul.f32 	%f2107, %f60, %f100;
	ld.shared.u32 	%r665, [%rd57+848];
	add.s32 	%r666, %r665, 16;
	and.b32  	%r667, %r666, 31;
	mov.u32 	%r668, 1;
	shl.b32 	%r669, %r668, %r667;
	xor.b32  	%r670, %r50, %r49;
	and.b32  	%r671, %r669, %r670;
	setp.eq.s32 	%p203, %r671, 0;
	selp.f32 	%f2108, 0f3F800000, 0fBF800000, %p203;
	ld.shared.f32 	%f2109, [%rd57+836];
	mul.f32 	%f2110, %f2109, %f2108;
	mul.f32 	%f2111, %f2107, %f2110;
	add.f32 	%f2112, %f2111, 0f00000000;
	mov.b32 	%r2286, %f2112;
	fma.rn.f32 	%f2113, %f150, %f2111, 0f00000000;
	mov.b32 	%r2287, %f2113;
	fma.rn.f32 	%f2114, %f151, %f2111, 0f00000000;
	mov.b32 	%r2288, %f2114;
	mul.f32 	%f2115, %f150, %f150;
	mul.f32 	%f2116, %f150, %f151;
	mul.f32 	%f2117, %f151, %f151;
	add.f32 	%f6415, %f2107, 0f00000000;
	fma.rn.f32 	%f6416, %f150, %f2107, 0f00000000;
	fma.rn.f32 	%f6417, %f151, %f2107, 0f00000000;
	fma.rn.f32 	%f6419, %f2115, %f2107, 0f00000000;
	fma.rn.f32 	%f6420, %f2116, %f2107, 0f00000000;
	fma.rn.f32 	%f6423, %f2117, %f2107, 0f00000000;

$L__BB0_114:
	setp.eq.s64 	%p204, %rd595, -16;
	mov.f32 	%f6418, %f6416;
	mov.f32 	%f6421, %f6417;
	mov.f32 	%f6422, %f6420;
	@%p204 bra 	$L__BB0_139;

	mul.f32 	%f164, %f1457, 0f00000000;
	add.f32 	%f165, %f16, %f164;
	ld.shared.u32 	%r57, [%rd57+-568];
	cvt.u16.u32 	%rs12, %r57;
	setp.eq.s16 	%p205, %rs12, 0;
	@%p205 bra 	$L__BB0_117;

	mul.f32 	%f2118, %f60, %f74;
	ld.shared.u32 	%r672, [%rd57+-560];
	add.s32 	%r673, %r672, 16;
	and.b32  	%r674, %r673, 31;
	mov.u32 	%r675, 1;
	shl.b32 	%r676, %r675, %r674;
	xor.b32  	%r677, %r57, %r49;
	and.b32  	%r678, %r676, %r677;
	setp.eq.s32 	%p206, %r678, 0;
	selp.f32 	%f2119, 0f3F800000, 0fBF800000, %p206;
	ld.shared.f32 	%f2120, [%rd57+-572];
	mul.f32 	%f2121, %f2120, %f2119;
	mul.f32 	%f2122, %f2118, %f2121;
	mov.b32 	%f2123, %r2286;
	add.f32 	%f2124, %f2123, %f2122;
	mov.b32 	%r2286, %f2124;
	mov.b32 	%f2125, %r2287;
	fma.rn.f32 	%f2126, %f150, %f2122, %f2125;
	mov.b32 	%r2287, %f2126;
	mov.b32 	%f2127, %r2288;
	fma.rn.f32 	%f2128, %f165, %f2122, %f2127;
	mov.b32 	%r2288, %f2128;
	mul.f32 	%f2129, %f150, %f150;
	mul.f32 	%f2130, %f150, %f165;
	mul.f32 	%f2131, %f165, %f165;
	add.f32 	%f6415, %f6415, %f2118;
	fma.rn.f32 	%f6416, %f150, %f2118, %f6416;
	fma.rn.f32 	%f6417, %f165, %f2118, %f6417;
	fma.rn.f32 	%f6419, %f2129, %f2118, %f6419;
	fma.rn.f32 	%f6420, %f2130, %f2118, %f6420;
	fma.rn.f32 	%f6423, %f2131, %f2118, %f6423;

$L__BB0_117:
	setp.eq.s64 	%p207, %rd595, -32;
	mov.f32 	%f6418, %f6416;
	mov.f32 	%f6421, %f6417;
	mov.f32 	%f6422, %f6420;
	@%p207 bra 	$L__BB0_139;

	add.f32 	%f181, %f16, %f1457;
	ld.shared.u32 	%r64, [%rd57+136];
	cvt.u16.u32 	%rs13, %r64;
	setp.eq.s16 	%p208, %rs13, 0;
	mov.f32 	%f6418, %f6416;
	mov.f32 	%f6421, %f6417;
	mov.f32 	%f6422, %f6420;
	@%p208 bra 	$L__BB0_120;

	mul.f32 	%f2132, %f60, %f87;
	ld.shared.u32 	%r679, [%rd57+144];
	add.s32 	%r680, %r679, 16;
	and.b32  	%r681, %r680, 31;
	mov.u32 	%r682, 1;
	shl.b32 	%r683, %r682, %r681;
	xor.b32  	%r684, %r64, %r49;
	and.b32  	%r685, %r683, %r684;
	setp.eq.s32 	%p209, %r685, 0;
	selp.f32 	%f2133, 0f3F800000, 0fBF800000, %p209;
	ld.shared.f32 	%f2134, [%rd57+132];
	mul.f32 	%f2135, %f2134, %f2133;
	mul.f32 	%f2136, %f2132, %f2135;
	mov.b32 	%f2137, %r2286;
	add.f32 	%f2138, %f2137, %f2136;
	mov.b32 	%r2286, %f2138;
	mov.b32 	%f2139, %r2287;
	fma.rn.f32 	%f2140, %f150, %f2136, %f2139;
	mov.b32 	%r2287, %f2140;
	mov.b32 	%f2141, %r2288;
	fma.rn.f32 	%f2142, %f181, %f2136, %f2141;
	mov.b32 	%r2288, %f2142;
	mul.f32 	%f2143, %f150, %f150;
	mul.f32 	%f2144, %f150, %f181;
	mul.f32 	%f2145, %f181, %f181;
	add.f32 	%f6415, %f6415, %f2132;
	fma.rn.f32 	%f183, %f150, %f2132, %f6416;
	fma.rn.f32 	%f184, %f181, %f2132, %f6417;
	fma.rn.f32 	%f6418, %f150, %f2132, %f6416;
	fma.rn.f32 	%f6419, %f2143, %f2132, %f6419;
	fma.rn.f32 	%f187, %f2144, %f2132, %f6420;
	fma.rn.f32 	%f6421, %f181, %f2132, %f6417;
	fma.rn.f32 	%f6422, %f2144, %f2132, %f6420;
	fma.rn.f32 	%f6423, %f2145, %f2132, %f6423;
	mov.f32 	%f6416, %f183;
	mov.f32 	%f6417, %f184;
	mov.f32 	%f6420, %f187;

$L__BB0_120:
	setp.eq.s64 	%p210, %rd595, -48;
	@%p210 bra 	$L__BB0_139;

	add.f32 	%f200, %f15, %f164;
	ld.shared.u32 	%r71, [%rd57+664];
	cvt.u16.u32 	%rs14, %r71;
	setp.eq.s16 	%p211, %rs14, 0;
	@%p211 bra 	$L__BB0_123;

	mul.f32 	%f2146, %f100, %f34;
	ld.shared.u32 	%r686, [%rd57+672];
	add.s32 	%r687, %r686, 16;
	and.b32  	%r688, %r687, 31;
	mov.u32 	%r689, 1;
	shl.b32 	%r690, %r689, %r688;
	xor.b32  	%r691, %r71, %r49;
	and.b32  	%r692, %r690, %r691;
	setp.eq.s32 	%p212, %r692, 0;
	selp.f32 	%f2147, 0f3F800000, 0fBF800000, %p212;
	ld.shared.f32 	%f2148, [%rd57+660];
	mul.f32 	%f2149, %f2148, %f2147;
	mul.f32 	%f2150, %f2146, %f2149;
	mov.b32 	%f2151, %r2286;
	add.f32 	%f2152, %f2151, %f2150;
	mov.b32 	%r2286, %f2152;
	mov.b32 	%f2153, %r2287;
	fma.rn.f32 	%f2154, %f200, %f2150, %f2153;
	mov.b32 	%r2287, %f2154;
	mov.b32 	%f2155, %r2288;
	fma.rn.f32 	%f2156, %f151, %f2150, %f2155;
	mov.b32 	%r2288, %f2156;
	mul.f32 	%f2157, %f200, %f200;
	mul.f32 	%f2158, %f200, %f151;
	mul.f32 	%f2159, %f151, %f151;
	add.f32 	%f6415, %f6415, %f2146;
	fma.rn.f32 	%f6416, %f200, %f2146, %f6416;
	fma.rn.f32 	%f6417, %f151, %f2146, %f6417;
	fma.rn.f32 	%f6418, %f200, %f2146, %f6418;
	fma.rn.f32 	%f6419, %f2157, %f2146, %f6419;
	fma.rn.f32 	%f6420, %f2158, %f2146, %f6420;
	fma.rn.f32 	%f6421, %f151, %f2146, %f6421;
	fma.rn.f32 	%f6422, %f2158, %f2146, %f6422;
	fma.rn.f32 	%f6423, %f2159, %f2146, %f6423;

$L__BB0_123:
	setp.eq.s64 	%p213, %rd595, -64;
	@%p213 bra 	$L__BB0_139;

	mul.lo.s64 	%rd627, %rd56, 88;
	add.s64 	%rd630, %rd586, %rd627;
	setp.eq.s64 	%p214, %rd630, 0;
	@%p214 bra 	$L__BB0_139;

	ld.shared.u32 	%r78, [%rd57+-744];
	cvt.u16.u32 	%rs15, %r78;
	setp.eq.s16 	%p215, %rs15, 0;
	@%p215 bra 	$L__BB0_127;

	mul.f32 	%f2160, %f34, %f74;
	ld.shared.u32 	%r693, [%rd57+-736];
	add.s32 	%r694, %r693, 16;
	and.b32  	%r695, %r694, 31;
	mov.u32 	%r696, 1;
	shl.b32 	%r697, %r696, %r695;
	xor.b32  	%r698, %r78, %r49;
	and.b32  	%r699, %r697, %r698;
	setp.eq.s32 	%p216, %r699, 0;
	selp.f32 	%f2161, 0f3F800000, 0fBF800000, %p216;
	ld.shared.f32 	%f2162, [%rd57+-748];
	mul.f32 	%f2163, %f2162, %f2161;
	mul.f32 	%f2164, %f2160, %f2163;
	mov.b32 	%f2165, %r2286;
	add.f32 	%f2166, %f2165, %f2164;
	mov.b32 	%r2286, %f2166;
	mov.b32 	%f2167, %r2287;
	fma.rn.f32 	%f2168, %f200, %f2164, %f2167;
	mov.b32 	%r2287, %f2168;
	mov.b32 	%f2169, %r2288;
	fma.rn.f32 	%f2170, %f165, %f2164, %f2169;
	mov.b32 	%r2288, %f2170;
	mul.f32 	%f2171, %f200, %f200;
	mul.f32 	%f2172, %f200, %f165;
	mul.f32 	%f2173, %f165, %f165;
	add.f32 	%f6415, %f6415, %f2160;
	fma.rn.f32 	%f6416, %f200, %f2160, %f6416;
	fma.rn.f32 	%f6417, %f165, %f2160, %f6417;
	fma.rn.f32 	%f6418, %f200, %f2160, %f6418;
	fma.rn.f32 	%f6419, %f2171, %f2160, %f6419;
	fma.rn.f32 	%f6420, %f2172, %f2160, %f6420;
	fma.rn.f32 	%f6421, %f165, %f2160, %f6421;
	fma.rn.f32 	%f6422, %f2172, %f2160, %f6422;
	fma.rn.f32 	%f6423, %f2173, %f2160, %f6423;

$L__BB0_127:
	setp.eq.s64 	%p217, %rd595, -80;
	@%p217 bra 	$L__BB0_139;

	ld.shared.u32 	%r85, [%rd57+-40];
	cvt.u16.u32 	%rs16, %r85;
	setp.eq.s16 	%p218, %rs16, 0;
	@%p218 bra 	$L__BB0_130;

	mul.f32 	%f2174, %f87, %f34;
	ld.shared.u32 	%r700, [%rd57+-32];
	add.s32 	%r701, %r700, 16;
	and.b32  	%r702, %r701, 31;
	mov.u32 	%r703, 1;
	shl.b32 	%r704, %r703, %r702;
	xor.b32  	%r705, %r85, %r49;
	and.b32  	%r706, %r704, %r705;
	setp.eq.s32 	%p219, %r706, 0;
	selp.f32 	%f2175, 0f3F800000, 0fBF800000, %p219;
	ld.shared.f32 	%f2176, [%rd57+-44];
	mul.f32 	%f2177, %f2176, %f2175;
	mul.f32 	%f2178, %f2174, %f2177;
	mov.b32 	%f2179, %r2286;
	add.f32 	%f2180, %f2179, %f2178;
	mov.b32 	%r2286, %f2180;
	mov.b32 	%f2181, %r2287;
	fma.rn.f32 	%f2182, %f200, %f2178, %f2181;
	mov.b32 	%r2287, %f2182;
	mov.b32 	%f2183, %r2288;
	fma.rn.f32 	%f2184, %f181, %f2178, %f2183;
	mov.b32 	%r2288, %f2184;
	mul.f32 	%f2185, %f200, %f200;
	mul.f32 	%f2186, %f200, %f181;
	mul.f32 	%f2187, %f181, %f181;
	add.f32 	%f6415, %f6415, %f2174;
	fma.rn.f32 	%f6416, %f200, %f2174, %f6416;
	fma.rn.f32 	%f6417, %f181, %f2174, %f6417;
	fma.rn.f32 	%f6418, %f200, %f2174, %f6418;
	fma.rn.f32 	%f6419, %f2185, %f2174, %f6419;
	fma.rn.f32 	%f6420, %f2186, %f2174, %f6420;
	fma.rn.f32 	%f6421, %f181, %f2174, %f6421;
	fma.rn.f32 	%f6422, %f2186, %f2174, %f6422;
	fma.rn.f32 	%f6423, %f2187, %f2174, %f6423;

$L__BB0_130:
	setp.eq.s64 	%p220, %rd595, -96;
	@%p220 bra 	$L__BB0_139;

	add.f32 	%f255, %f15, %f1457;
	ld.shared.u32 	%r92, [%rd57+752];
	cvt.u16.u32 	%rs17, %r92;
	setp.eq.s16 	%p221, %rs17, 0;
	@%p221 bra 	$L__BB0_133;

	mul.f32 	%f2188, %f47, %f100;
	ld.shared.u32 	%r707, [%rd57+760];
	add.s32 	%r708, %r707, 16;
	and.b32  	%r709, %r708, 31;
	mov.u32 	%r710, 1;
	shl.b32 	%r711, %r710, %r709;
	xor.b32  	%r712, %r92, %r49;
	and.b32  	%r713, %r711, %r712;
	setp.eq.s32 	%p222, %r713, 0;
	selp.f32 	%f2189, 0f3F800000, 0fBF800000, %p222;
	ld.shared.f32 	%f2190, [%rd57+748];
	mul.f32 	%f2191, %f2190, %f2189;
	mul.f32 	%f2192, %f2188, %f2191;
	mov.b32 	%f2193, %r2286;
	add.f32 	%f2194, %f2193, %f2192;
	mov.b32 	%r2286, %f2194;
	mov.b32 	%f2195, %r2287;
	fma.rn.f32 	%f2196, %f255, %f2192, %f2195;
	mov.b32 	%r2287, %f2196;
	mov.b32 	%f2197, %r2288;
	fma.rn.f32 	%f2198, %f151, %f2192, %f2197;
	mov.b32 	%r2288, %f2198;
	mul.f32 	%f2199, %f255, %f255;
	mul.f32 	%f2200, %f255, %f151;
	mul.f32 	%f2201, %f151, %f151;
	add.f32 	%f6415, %f6415, %f2188;
	fma.rn.f32 	%f6416, %f255, %f2188, %f6416;
	fma.rn.f32 	%f6417, %f151, %f2188, %f6417;
	fma.rn.f32 	%f6418, %f255, %f2188, %f6418;
	fma.rn.f32 	%f6419, %f2199, %f2188, %f6419;
	fma.rn.f32 	%f6420, %f2200, %f2188, %f6420;
	fma.rn.f32 	%f6421, %f151, %f2188, %f6421;
	fma.rn.f32 	%f6422, %f2200, %f2188, %f6422;
	fma.rn.f32 	%f6423, %f2201, %f2188, %f6423;

$L__BB0_133:
	setp.eq.s64 	%p223, %rd595, -112;
	@%p223 bra 	$L__BB0_139;

	ld.shared.u32 	%r99, [%rd57+-656];
	cvt.u16.u32 	%rs18, %r99;
	setp.eq.s16 	%p224, %rs18, 0;
	@%p224 bra 	$L__BB0_136;

	mul.f32 	%f2202, %f47, %f74;
	ld.shared.u32 	%r714, [%rd57+-648];
	add.s32 	%r715, %r714, 16;
	and.b32  	%r716, %r715, 31;
	mov.u32 	%r717, 1;
	shl.b32 	%r718, %r717, %r716;
	xor.b32  	%r719, %r99, %r49;
	and.b32  	%r720, %r718, %r719;
	setp.eq.s32 	%p225, %r720, 0;
	selp.f32 	%f2203, 0f3F800000, 0fBF800000, %p225;
	ld.shared.f32 	%f2204, [%rd57+-660];
	mul.f32 	%f2205, %f2204, %f2203;
	mul.f32 	%f2206, %f2202, %f2205;
	mov.b32 	%f2207, %r2286;
	add.f32 	%f2208, %f2207, %f2206;
	mov.b32 	%r2286, %f2208;
	mov.b32 	%f2209, %r2287;
	fma.rn.f32 	%f2210, %f255, %f2206, %f2209;
	mov.b32 	%r2287, %f2210;
	mov.b32 	%f2211, %r2288;
	fma.rn.f32 	%f2212, %f165, %f2206, %f2211;
	mov.b32 	%r2288, %f2212;
	mul.f32 	%f2213, %f255, %f255;
	mul.f32 	%f2214, %f255, %f165;
	mul.f32 	%f2215, %f165, %f165;
	add.f32 	%f6415, %f6415, %f2202;
	fma.rn.f32 	%f6416, %f255, %f2202, %f6416;
	fma.rn.f32 	%f6417, %f165, %f2202, %f6417;
	fma.rn.f32 	%f6418, %f255, %f2202, %f6418;
	fma.rn.f32 	%f6419, %f2213, %f2202, %f6419;
	fma.rn.f32 	%f6420, %f2214, %f2202, %f6420;
	fma.rn.f32 	%f6421, %f165, %f2202, %f6421;
	fma.rn.f32 	%f6422, %f2214, %f2202, %f6422;
	fma.rn.f32 	%f6423, %f2215, %f2202, %f6423;

$L__BB0_136:
	setp.eq.s64 	%p226, %rd595, -128;
	@%p226 bra 	$L__BB0_139;

	ld.shared.u32 	%r106, [%rd57+48];
	cvt.u16.u32 	%rs19, %r106;
	setp.eq.s16 	%p227, %rs19, 0;
	@%p227 bra 	$L__BB0_139;

	mul.f32 	%f2216, %f47, %f87;
	ld.shared.u32 	%r721, [%rd57+56];
	add.s32 	%r722, %r721, 16;
	and.b32  	%r723, %r722, 31;
	mov.u32 	%r724, 1;
	shl.b32 	%r725, %r724, %r723;
	xor.b32  	%r726, %r106, %r49;
	and.b32  	%r727, %r725, %r726;
	setp.eq.s32 	%p228, %r727, 0;
	selp.f32 	%f2217, 0f3F800000, 0fBF800000, %p228;
	ld.shared.f32 	%f2218, [%rd57+44];
	mul.f32 	%f2219, %f2218, %f2217;
	mul.f32 	%f2220, %f2216, %f2219;
	mov.b32 	%f2221, %r2286;
	add.f32 	%f2222, %f2221, %f2220;
	mov.b32 	%r2286, %f2222;
	mov.b32 	%f2223, %r2287;
	fma.rn.f32 	%f2224, %f255, %f2220, %f2223;
	mov.b32 	%r2287, %f2224;
	mov.b32 	%f2225, %r2288;
	fma.rn.f32 	%f2226, %f181, %f2220, %f2225;
	mov.b32 	%r2288, %f2226;
	mul.f32 	%f2227, %f255, %f255;
	mul.f32 	%f2228, %f255, %f181;
	mul.f32 	%f2229, %f181, %f181;
	add.f32 	%f6415, %f6415, %f2216;
	fma.rn.f32 	%f6416, %f255, %f2216, %f6416;
	fma.rn.f32 	%f6417, %f181, %f2216, %f6417;
	fma.rn.f32 	%f6418, %f255, %f2216, %f6418;
	fma.rn.f32 	%f6419, %f2227, %f2216, %f6419;
	fma.rn.f32 	%f6420, %f2228, %f2216, %f6420;
	fma.rn.f32 	%f6421, %f181, %f2216, %f6421;
	fma.rn.f32 	%f6422, %f2228, %f2216, %f6422;
	fma.rn.f32 	%f6423, %f2229, %f2216, %f6423;

$L__BB0_139:
	mul.f32 	%f2231, %f6420, %f6422;
	mul.f32 	%f2232, %f6419, %f6423;
	sub.f32 	%f310, %f2232, %f2231;
	mul.f32 	%f2233, %f6417, %f6422;
	mul.f32 	%f2234, %f6416, %f6423;
	sub.f32 	%f311, %f2234, %f2233;
	mul.f32 	%f2235, %f6417, %f6419;
	mul.f32 	%f2236, %f6416, %f6420;
	sub.f32 	%f312, %f2236, %f2235;
	mul.f32 	%f2237, %f6415, %f310;
	mul.f32 	%f2238, %f6418, %f311;
	sub.f32 	%f2239, %f2237, %f2238;
	fma.rn.f32 	%f313, %f6421, %f312, %f2239;
	setp.eq.f32 	%p229, %f313, 0f00000000;
	mov.u64 	%rd1565, 0;
	mov.u32 	%r2289, %r118;
	@%p229 bra 	$L__BB0_142;

	abs.f32 	%f2241, %f313;
	setp.leu.f32 	%p230, %f2241, 0f33D6BF95;
	mov.u32 	%r2289, %r118;
	@%p230 bra 	$L__BB0_142;

	mul.f32 	%f2242, %f6415, %f6419;
	mul.f32 	%f2243, %f6416, %f6418;
	sub.f32 	%f2244, %f2242, %f2243;
	div.rn.f32 	%f2245, %f2244, %f313;
	mul.f32 	%f2246, %f6415, %f6420;
	mul.f32 	%f2247, %f6417, %f6418;
	sub.f32 	%f2248, %f2247, %f2246;
	div.rn.f32 	%f2249, %f2248, %f313;
	mul.f32 	%f2250, %f6415, %f6422;
	mul.f32 	%f2251, %f6416, %f6421;
	sub.f32 	%f2252, %f2251, %f2250;
	div.rn.f32 	%f2253, %f2252, %f313;
	mul.f32 	%f2254, %f6417, %f6421;
	mul.f32 	%f2255, %f6415, %f6423;
	sub.f32 	%f2256, %f2255, %f2254;
	div.rn.f32 	%f2257, %f2256, %f313;
	div.rn.f32 	%f2258, %f311, %f313;
	mul.f32 	%f2259, %f6419, %f6421;
	mul.f32 	%f2260, %f6418, %f6422;
	sub.f32 	%f2261, %f2260, %f2259;
	div.rn.f32 	%f2262, %f2261, %f313;
	mul.f32 	%f2263, %f6418, %f6423;
	mul.f32 	%f2264, %f6420, %f6421;
	sub.f32 	%f2265, %f2264, %f2263;
	div.rn.f32 	%f2266, %f2265, %f313;
	mov.b32 	%f2267, %r2286;
	div.rn.f32 	%f2268, %f310, %f313;
	mul.f32 	%f2269, %f2267, %f2258;
	div.rn.f32 	%f2270, %f312, %f313;
	mov.b32 	%f2271, %r2287;
	mul.f32 	%f2272, %f2271, %f2266;
	fma.rn.f32 	%f2273, %f2267, %f2268, %f2272;
	mul.f32 	%f2274, %f2271, %f2257;
	sub.f32 	%f2275, %f2274, %f2269;
	mul.f32 	%f2276, %f2271, %f2249;
	fma.rn.f32 	%f2277, %f2267, %f2270, %f2276;
	mov.b32 	%f2278, %r2288;
	fma.rn.f32 	%f6425, %f2278, %f2262, %f2273;
	fma.rn.f32 	%f2279, %f2278, %f2253, %f2275;
	fma.rn.f32 	%f2280, %f2278, %f2245, %f2277;
	mul.f32 	%f2281, %f2280, %f2280;
	fma.rn.f32 	%f2282, %f2279, %f2279, %f2281;
	add.f32 	%f2283, %f2282, 0f00000000;
	sqrt.rn.f32 	%f2284, %f2283;
	div.rn.f32 	%f2285, %f2279, %f2284;
	div.rn.f32 	%f2286, %f2280, %f2284;
	mov.b32 	%r730, %f2285;
	mov.b32 	%r731, %f2286;
	cvt.u64.u32 	%rd641, %r731;
	cvt.u64.u32 	%rd642, %r730;
	bfi.b64 	%rd1565, %rd641, %rd642, 32, 32;
	mov.u32 	%r2289, %r49;

$L__BB0_142:
	mov.b64 	{%r733, %r734}, %rd1565;
	mov.b32 	%f322, %r733;
	mov.b32 	%f323, %r734;
	xor.b32  	%r735, %r2289, %r39;
	shr.u32 	%r114, %r2289, 16;
	shr.u32 	%r736, %r735, 16;
	and.b32  	%r737, %r2289, %r39;
	and.b32  	%r115, %r737, %r736;
	setp.eq.s32 	%p231, %r115, 0;
	@%p231 bra 	$L__BB0_144;

	and.b32  	%r738, %r2289, 65535;
	xor.b32  	%r739, %r115, %r114;
	prmt.b32 	%r2289, %r739, %r738, 4180;
	neg.f32 	%f6425, %f6425;
	neg.f32 	%f322, %f322;
	neg.f32 	%f323, %f323;
	mov.u32 	%r118, %r115;

$L__BB0_144:
	cvt.u32.u64 	%r740, %rd54;
	mov.b32 	%f2287, %r740;
	shr.u64 	%rd643, %rd54, 32;
	cvt.u32.u64 	%r741, %rd643;
	mov.b32 	%f2288, %r741;
	mul.f32 	%f2289, %f323, %f2288;
	fma.rn.f32 	%f324, %f322, %f2287, %f2289;
	mul.f32 	%f2290, %f322, %f324;
	mul.f32 	%f2291, %f323, %f324;
	sub.f32 	%f325, %f2287, %f2290;
	mov.b32 	%r742, %f325;
	sub.f32 	%f326, %f2288, %f2291;
	mov.b32 	%r743, %f326;
	cvt.u64.u32 	%rd644, %r743;
	cvt.u64.u32 	%rd645, %r742;
	bfi.b64 	%rd1582, %rd644, %rd645, 32, 32;
	mul.f32 	%f2292, %f1455, 0f00000000;
	mul.f32 	%f327, %f2292, %f322;
	mul.f32 	%f328, %f2292, %f323;
	mul.f32 	%f2293, %f326, %f326;
	fma.rn.f32 	%f2294, %f325, %f325, %f2293;
	add.f32 	%f329, %f2294, 0f00000000;
	mov.f32 	%f6428, 0f00000000;
	mov.f32 	%f6429, 0f00000000;
	mov.f32 	%f6430, 0f00000000;
	mov.f32 	%f6431, 0f00000000;
	mov.f32 	%f6432, 0f00000000;
	mov.f32 	%f6433, 0f00000000;
	mov.f32 	%f6434, 0f00000000;
	@%p26 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_145;

$L__BB0_156:
	@%p201 bra 	$L__BB0_257;

	fma.rn.f32 	%f400, %f1457, 0f40000000, %f15;
	fma.rn.f32 	%f401, %f1457, 0f40000000, %f16;
	ld.shared.u32 	%r762, [%rd57+840];
	and.b32  	%r763, %r762, %r2289;
	xor.b32  	%r764, %r762, %r2289;
	shr.u32 	%r765, %r764, 16;
	and.b32  	%r766, %r763, %r765;
	setp.eq.s32 	%p243, %r766, 0;
	@%p243 bra 	$L__BB0_166;

	cvta.to.global.u64 	%rd688, %rd382;
	ld.shared.u32 	%r767, [%rd57+848];
	mul.wide.u32 	%rd689, %r767, 280;
	add.s64 	%rd690, %rd688, %rd689;
	ld.global.f32 	%f402, [%rd690+264];
	ld.global.u16 	%rs20, [%rd690+272];
	setp.eq.s16 	%p244, %rs20, 0;
	@%p244 bra 	$L__BB0_164;

	setp.eq.s16 	%p245, %rs20, 1;
	mov.u64 	%rd1566, %rd1582;
	@%p245 bra 	$L__BB0_165;

	setp.ne.s16 	%p246, %rs20, 4;
	mov.u64 	%rd1566, %rd54;
	@%p246 bra 	$L__BB0_161;
	bra.uni 	$L__BB0_165;

$L__BB0_161:
	setp.gt.f32 	%p247, %f324, 0f00000000;
	mov.u64 	%rd1566, %rd54;
	@%p247 bra 	$L__BB0_165;

	sqrt.rn.f32 	%f403, %f329;
	setp.leu.f32 	%p248, %f403, 0f2EDBE6FF;
	mov.u64 	%rd1566, 0;
	@%p248 bra 	$L__BB0_165;

	div.rn.f32 	%f2390, %f325, %f403;
	fma.rn.f32 	%f2391, %f324, %f402, %f403;
	mov.f32 	%f2392, 0f00000000;
	max.f32 	%f2393, %f2391, %f2392;
	mul.f32 	%f2394, %f2390, %f2393;
	div.rn.f32 	%f2395, %f326, %f403;
	mul.f32 	%f2396, %f2395, %f2393;
	mov.b32 	%r768, %f2394;
	mov.b32 	%r769, %f2396;
	cvt.u64.u32 	%rd692, %r769;
	cvt.u64.u32 	%rd693, %r768;
	bfi.b64 	%rd1566, %rd692, %rd693, 32, 32;
	bra.uni 	$L__BB0_165;

$L__BB0_145:
	@%p201 bra 	$L__BB0_257;

	fma.rn.f32 	%f330, %f1457, 0f40000000, %f15;
	fma.rn.f32 	%f331, %f1457, 0f40000000, %f16;
	ld.shared.u64 	%rd648, [%rd57+808];
	cvt.u32.u64 	%r744, %rd648;
	mov.b32 	%f2302, %r744;
	shr.u64 	%rd649, %rd648, 32;
	cvt.u32.u64 	%r745, %rd649;
	mov.b32 	%f2303, %r745;
	mul.f32 	%f2304, %f60, %f100;
	fma.rn.f32 	%f6433, %f2304, %f2302, 0f00000000;
	fma.rn.f32 	%f6434, %f2304, %f2303, 0f00000000;
	mul.f32 	%f2305, %f12, %f2304;
	mul.f32 	%f2306, %f2305, %f2302;
	mul.f32 	%f2307, %f2305, %f2303;
	fma.rn.f32 	%f6431, %f330, %f2306, 0f00000000;
	fma.rn.f32 	%f6430, %f330, %f2307, 0f00000000;
	fma.rn.f32 	%f6429, %f331, %f2306, 0f00000000;
	fma.rn.f32 	%f6428, %f331, %f2307, 0f00000000;
	mul.f32 	%f2308, %f331, %f2303;
	fma.rn.f32 	%f2309, %f330, %f2302, %f2308;
	mul.f32 	%f2310, %f2304, %f2309;
	fma.rn.f32 	%f6432, %f12, %f2310, 0f00000000;
	setp.eq.s64 	%p233, %rd595, -16;
	@%p233 bra 	$L__BB0_257;

	mul.f32 	%f339, %f1457, 0f00000000;
	add.f32 	%f340, %f16, %f339;
	ld.shared.u64 	%rd652, [%rd57+-600];
	cvt.u32.u64 	%r746, %rd652;
	mov.b32 	%f2311, %r746;
	shr.u64 	%rd653, %rd652, 32;
	cvt.u32.u64 	%r747, %rd653;
	mov.b32 	%f2312, %r747;
	mul.f32 	%f2313, %f60, %f74;
	fma.rn.f32 	%f6433, %f2313, %f2311, %f6433;
	fma.rn.f32 	%f6434, %f2313, %f2312, %f6434;
	mul.f32 	%f2314, %f12, %f2313;
	mul.f32 	%f2315, %f2314, %f2311;
	mul.f32 	%f2316, %f2314, %f2312;
	fma.rn.f32 	%f6431, %f330, %f2315, %f6431;
	fma.rn.f32 	%f6430, %f330, %f2316, %f6430;
	fma.rn.f32 	%f6429, %f340, %f2315, %f6429;
	fma.rn.f32 	%f6428, %f340, %f2316, %f6428;
	mul.f32 	%f2317, %f340, %f2312;
	fma.rn.f32 	%f2318, %f330, %f2311, %f2317;
	mul.f32 	%f2319, %f2313, %f2318;
	fma.rn.f32 	%f6432, %f12, %f2319, %f6432;
	setp.eq.s64 	%p234, %rd595, -32;
	@%p234 bra 	$L__BB0_257;

	ld.shared.u64 	%rd656, [%rd57+104];
	cvt.u32.u64 	%r748, %rd656;
	mov.b32 	%f2320, %r748;
	shr.u64 	%rd657, %rd656, 32;
	cvt.u32.u64 	%r749, %rd657;
	mov.b32 	%f2321, %r749;
	mul.f32 	%f2322, %f60, %f87;
	fma.rn.f32 	%f6433, %f2322, %f2320, %f6433;
	fma.rn.f32 	%f6434, %f2322, %f2321, %f6434;
	mul.f32 	%f2323, %f12, %f2322;
	mul.f32 	%f2324, %f2323, %f2320;
	mul.f32 	%f2325, %f2323, %f2321;
	add.f32 	%f350, %f16, %f1457;
	fma.rn.f32 	%f6431, %f330, %f2324, %f6431;
	fma.rn.f32 	%f6430, %f330, %f2325, %f6430;
	fma.rn.f32 	%f6429, %f350, %f2324, %f6429;
	fma.rn.f32 	%f6428, %f350, %f2325, %f6428;
	mul.f32 	%f2326, %f350, %f2321;
	fma.rn.f32 	%f2327, %f330, %f2320, %f2326;
	mul.f32 	%f2328, %f2322, %f2327;
	fma.rn.f32 	%f6432, %f12, %f2328, %f6432;
	setp.eq.s64 	%p235, %rd595, -48;
	@%p235 bra 	$L__BB0_257;

	ld.shared.u64 	%rd660, [%rd57+632];
	cvt.u32.u64 	%r750, %rd660;
	mov.b32 	%f2329, %r750;
	shr.u64 	%rd661, %rd660, 32;
	cvt.u32.u64 	%r751, %rd661;
	mov.b32 	%f2330, %r751;
	mul.f32 	%f2331, %f100, %f34;
	fma.rn.f32 	%f6433, %f2331, %f2329, %f6433;
	fma.rn.f32 	%f6434, %f2331, %f2330, %f6434;
	mul.f32 	%f2332, %f12, %f2331;
	mul.f32 	%f2333, %f2332, %f2329;
	mul.f32 	%f2334, %f2332, %f2330;
	add.f32 	%f358, %f15, %f339;
	fma.rn.f32 	%f6431, %f358, %f2333, %f6431;
	fma.rn.f32 	%f6430, %f358, %f2334, %f6430;
	fma.rn.f32 	%f6429, %f331, %f2333, %f6429;
	fma.rn.f32 	%f6428, %f331, %f2334, %f6428;
	mul.f32 	%f2335, %f331, %f2330;
	fma.rn.f32 	%f2336, %f358, %f2329, %f2335;
	mul.f32 	%f2337, %f2331, %f2336;
	fma.rn.f32 	%f6432, %f12, %f2337, %f6432;
	setp.eq.s64 	%p236, %rd595, -64;
	@%p236 bra 	$L__BB0_257;

	mul.lo.s64 	%rd664, %rd56, 88;
	add.s64 	%rd667, %rd586, %rd664;
	setp.eq.s64 	%p237, %rd667, 0;
	@%p237 bra 	$L__BB0_257;

	mul.f32 	%f2338, %f34, %f74;
	ld.shared.u64 	%rd668, [%rd57+-776];
	cvt.u32.u64 	%r752, %rd668;
	mov.b32 	%f2339, %r752;
	shr.u64 	%rd669, %rd668, 32;
	cvt.u32.u64 	%r753, %rd669;
	mov.b32 	%f2340, %r753;
	fma.rn.f32 	%f6433, %f2338, %f2339, %f6433;
	fma.rn.f32 	%f6434, %f2338, %f2340, %f6434;
	mul.f32 	%f2341, %f12, %f2338;
	mul.f32 	%f2342, %f2341, %f2339;
	mul.f32 	%f2343, %f2341, %f2340;
	fma.rn.f32 	%f6431, %f358, %f2342, %f6431;
	fma.rn.f32 	%f6430, %f358, %f2343, %f6430;
	fma.rn.f32 	%f6429, %f340, %f2342, %f6429;
	fma.rn.f32 	%f6428, %f340, %f2343, %f6428;
	mul.f32 	%f2344, %f340, %f2340;
	fma.rn.f32 	%f2345, %f358, %f2339, %f2344;
	mul.f32 	%f2346, %f2338, %f2345;
	fma.rn.f32 	%f6432, %f12, %f2346, %f6432;
	setp.eq.s64 	%p238, %rd595, -80;
	@%p238 bra 	$L__BB0_257;

	ld.shared.u64 	%rd672, [%rd57+-72];
	cvt.u32.u64 	%r754, %rd672;
	mov.b32 	%f2347, %r754;
	shr.u64 	%rd673, %rd672, 32;
	cvt.u32.u64 	%r755, %rd673;
	mov.b32 	%f2348, %r755;
	mul.f32 	%f2349, %f87, %f34;
	fma.rn.f32 	%f6433, %f2349, %f2347, %f6433;
	fma.rn.f32 	%f6434, %f2349, %f2348, %f6434;
	mul.f32 	%f2350, %f12, %f2349;
	mul.f32 	%f2351, %f2350, %f2347;
	mul.f32 	%f2352, %f2350, %f2348;
	fma.rn.f32 	%f6431, %f358, %f2351, %f6431;
	fma.rn.f32 	%f6430, %f358, %f2352, %f6430;
	fma.rn.f32 	%f6429, %f350, %f2351, %f6429;
	fma.rn.f32 	%f6428, %f350, %f2352, %f6428;
	mul.f32 	%f2353, %f350, %f2348;
	fma.rn.f32 	%f2354, %f358, %f2347, %f2353;
	mul.f32 	%f2355, %f2349, %f2354;
	fma.rn.f32 	%f6432, %f12, %f2355, %f6432;
	setp.eq.s64 	%p239, %rd595, -96;
	@%p239 bra 	$L__BB0_257;

	ld.shared.u64 	%rd676, [%rd57+720];
	cvt.u32.u64 	%r756, %rd676;
	mov.b32 	%f2356, %r756;
	shr.u64 	%rd677, %rd676, 32;
	cvt.u32.u64 	%r757, %rd677;
	mov.b32 	%f2357, %r757;
	mul.f32 	%f2358, %f47, %f100;
	fma.rn.f32 	%f6433, %f2358, %f2356, %f6433;
	fma.rn.f32 	%f6434, %f2358, %f2357, %f6434;
	mul.f32 	%f2359, %f12, %f2358;
	mul.f32 	%f2360, %f2359, %f2356;
	mul.f32 	%f2361, %f2359, %f2357;
	add.f32 	%f380, %f15, %f1457;
	fma.rn.f32 	%f6431, %f380, %f2360, %f6431;
	fma.rn.f32 	%f6430, %f380, %f2361, %f6430;
	fma.rn.f32 	%f6429, %f331, %f2360, %f6429;
	fma.rn.f32 	%f6428, %f331, %f2361, %f6428;
	mul.f32 	%f2362, %f331, %f2357;
	fma.rn.f32 	%f2363, %f380, %f2356, %f2362;
	mul.f32 	%f2364, %f2358, %f2363;
	fma.rn.f32 	%f6432, %f12, %f2364, %f6432;
	setp.eq.s64 	%p240, %rd595, -112;
	@%p240 bra 	$L__BB0_257;

	ld.shared.u64 	%rd680, [%rd57+-688];
	cvt.u32.u64 	%r758, %rd680;
	mov.b32 	%f2365, %r758;
	shr.u64 	%rd681, %rd680, 32;
	cvt.u32.u64 	%r759, %rd681;
	mov.b32 	%f2366, %r759;
	mul.f32 	%f2367, %f47, %f74;
	fma.rn.f32 	%f6433, %f2367, %f2365, %f6433;
	fma.rn.f32 	%f6434, %f2367, %f2366, %f6434;
	mul.f32 	%f2368, %f12, %f2367;
	mul.f32 	%f2369, %f2368, %f2365;
	mul.f32 	%f2370, %f2368, %f2366;
	fma.rn.f32 	%f6431, %f380, %f2369, %f6431;
	fma.rn.f32 	%f6430, %f380, %f2370, %f6430;
	fma.rn.f32 	%f6429, %f340, %f2369, %f6429;
	fma.rn.f32 	%f6428, %f340, %f2370, %f6428;
	mul.f32 	%f2371, %f340, %f2366;
	fma.rn.f32 	%f2372, %f380, %f2365, %f2371;
	mul.f32 	%f2373, %f2367, %f2372;
	fma.rn.f32 	%f6432, %f12, %f2373, %f6432;
	setp.eq.s64 	%p241, %rd595, -128;
	@%p241 bra 	$L__BB0_257;

	ld.shared.u64 	%rd684, [%rd57+16];
	cvt.u32.u64 	%r760, %rd684;
	mov.b32 	%f2374, %r760;
	shr.u64 	%rd685, %rd684, 32;
	cvt.u32.u64 	%r761, %rd685;
	mov.b32 	%f2375, %r761;
	mul.f32 	%f2376, %f47, %f87;
	fma.rn.f32 	%f6433, %f2376, %f2374, %f6433;
	fma.rn.f32 	%f6434, %f2376, %f2375, %f6434;
	mul.f32 	%f2377, %f12, %f2376;
	mul.f32 	%f2378, %f2377, %f2374;
	mul.f32 	%f2379, %f2377, %f2375;
	fma.rn.f32 	%f6431, %f380, %f2378, %f6431;
	fma.rn.f32 	%f6430, %f380, %f2379, %f6430;
	fma.rn.f32 	%f6429, %f350, %f2378, %f6429;
	fma.rn.f32 	%f6428, %f350, %f2379, %f6428;
	mul.f32 	%f2380, %f350, %f2375;
	fma.rn.f32 	%f2381, %f380, %f2374, %f2380;
	mul.f32 	%f2382, %f2376, %f2381;
	fma.rn.f32 	%f6432, %f12, %f2382, %f6432;
	bra.uni 	$L__BB0_257;

$L__BB0_166:
	ld.shared.u64 	%rd1567, [%rd57+808];
	bra.uni 	$L__BB0_167;

$L__BB0_164:
	mov.u64 	%rd1566, 0;

$L__BB0_165:
	cvt.u32.u64 	%r770, %rd1566;
	mov.b32 	%f2397, %r770;
	shr.u64 	%rd695, %rd1566, 32;
	cvt.u32.u64 	%r771, %rd695;
	mov.b32 	%f2398, %r771;
	add.f32 	%f2399, %f2397, 0f00000000;
	add.f32 	%f2400, %f2398, 0f00000000;
	add.f32 	%f2401, %f327, %f2399;
	mov.b32 	%r772, %f2401;
	add.f32 	%f2402, %f328, %f2400;
	mov.b32 	%r773, %f2402;
	cvt.u64.u32 	%rd696, %r773;
	cvt.u64.u32 	%rd697, %r772;
	bfi.b64 	%rd1567, %rd696, %rd697, 32, 32;

$L__BB0_167:
	mul.f32 	%f2403, %f60, %f100;
	cvt.u32.u64 	%r774, %rd1567;
	mov.b32 	%f2404, %r774;
	shr.u64 	%rd698, %rd1567, 32;
	cvt.u32.u64 	%r775, %rd698;
	mov.b32 	%f2405, %r775;
	fma.rn.f32 	%f6433, %f2403, %f2404, 0f00000000;
	fma.rn.f32 	%f6434, %f2403, %f2405, 0f00000000;
	mul.f32 	%f2406, %f12, %f2403;
	mul.f32 	%f2407, %f2406, %f2404;
	mul.f32 	%f2408, %f2406, %f2405;
	fma.rn.f32 	%f6431, %f400, %f2407, 0f00000000;
	fma.rn.f32 	%f6430, %f400, %f2408, 0f00000000;
	fma.rn.f32 	%f6429, %f401, %f2407, 0f00000000;
	fma.rn.f32 	%f6428, %f401, %f2408, 0f00000000;
	mul.f32 	%f2409, %f401, %f2405;
	fma.rn.f32 	%f2410, %f400, %f2404, %f2409;
	mul.f32 	%f2411, %f2403, %f2410;
	fma.rn.f32 	%f6432, %f12, %f2411, 0f00000000;
	setp.eq.s64 	%p249, %rd595, -16;
	@%p249 bra 	$L__BB0_257;

	mul.f32 	%f411, %f1457, 0f00000000;
	add.f32 	%f412, %f16, %f411;
	ld.shared.u32 	%r776, [%rd57+-568];
	and.b32  	%r777, %r776, %r2289;
	xor.b32  	%r778, %r776, %r2289;
	shr.u32 	%r779, %r778, 16;
	and.b32  	%r780, %r777, %r779;
	setp.eq.s32 	%p250, %r780, 0;
	@%p250 bra 	$L__BB0_177;

	cvta.to.global.u64 	%rd701, %rd382;
	ld.shared.u32 	%r781, [%rd57+-560];
	mul.wide.u32 	%rd702, %r781, 280;
	add.s64 	%rd703, %rd701, %rd702;
	ld.global.f32 	%f413, [%rd703+264];
	ld.global.u16 	%rs21, [%rd703+272];
	setp.eq.s16 	%p251, %rs21, 0;
	@%p251 bra 	$L__BB0_175;

	setp.eq.s16 	%p252, %rs21, 1;
	mov.u64 	%rd1568, %rd1582;
	@%p252 bra 	$L__BB0_176;

	setp.ne.s16 	%p253, %rs21, 4;
	mov.u64 	%rd1568, %rd54;
	@%p253 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_176;

$L__BB0_172:
	setp.gt.f32 	%p254, %f324, 0f00000000;
	mov.u64 	%rd1568, %rd54;
	@%p254 bra 	$L__BB0_176;

	sqrt.rn.f32 	%f414, %f329;
	setp.leu.f32 	%p255, %f414, 0f2EDBE6FF;
	mov.u64 	%rd1568, 0;
	@%p255 bra 	$L__BB0_176;

	div.rn.f32 	%f2412, %f325, %f414;
	fma.rn.f32 	%f2413, %f324, %f413, %f414;
	mov.f32 	%f2414, 0f00000000;
	max.f32 	%f2415, %f2413, %f2414;
	mul.f32 	%f2416, %f2412, %f2415;
	div.rn.f32 	%f2417, %f326, %f414;
	mul.f32 	%f2418, %f2417, %f2415;
	mov.b32 	%r782, %f2416;
	mov.b32 	%r783, %f2418;
	cvt.u64.u32 	%rd705, %r783;
	cvt.u64.u32 	%rd706, %r782;
	bfi.b64 	%rd1568, %rd705, %rd706, 32, 32;
	bra.uni 	$L__BB0_176;

$L__BB0_177:
	ld.shared.u64 	%rd1569, [%rd57+-600];
	bra.uni 	$L__BB0_178;

$L__BB0_175:
	mov.u64 	%rd1568, 0;

$L__BB0_176:
	cvt.u32.u64 	%r784, %rd1568;
	mov.b32 	%f2419, %r784;
	shr.u64 	%rd708, %rd1568, 32;
	cvt.u32.u64 	%r785, %rd708;
	mov.b32 	%f2420, %r785;
	add.f32 	%f2421, %f2419, 0f00000000;
	add.f32 	%f2422, %f2420, 0f00000000;
	add.f32 	%f2423, %f327, %f2421;
	mov.b32 	%r786, %f2423;
	add.f32 	%f2424, %f328, %f2422;
	mov.b32 	%r787, %f2424;
	cvt.u64.u32 	%rd709, %r787;
	cvt.u64.u32 	%rd710, %r786;
	bfi.b64 	%rd1569, %rd709, %rd710, 32, 32;

$L__BB0_178:
	mul.f32 	%f2425, %f60, %f74;
	cvt.u32.u64 	%r788, %rd1569;
	mov.b32 	%f2426, %r788;
	shr.u64 	%rd711, %rd1569, 32;
	cvt.u32.u64 	%r789, %rd711;
	mov.b32 	%f2427, %r789;
	fma.rn.f32 	%f6433, %f2425, %f2426, %f6433;
	fma.rn.f32 	%f6434, %f2425, %f2427, %f6434;
	mul.f32 	%f2428, %f12, %f2425;
	mul.f32 	%f2429, %f2428, %f2426;
	mul.f32 	%f2430, %f2428, %f2427;
	fma.rn.f32 	%f6431, %f400, %f2429, %f6431;
	fma.rn.f32 	%f6430, %f400, %f2430, %f6430;
	fma.rn.f32 	%f6429, %f412, %f2429, %f6429;
	fma.rn.f32 	%f6428, %f412, %f2430, %f6428;
	mul.f32 	%f2431, %f412, %f2427;
	fma.rn.f32 	%f2432, %f400, %f2426, %f2431;
	mul.f32 	%f2433, %f2425, %f2432;
	fma.rn.f32 	%f6432, %f12, %f2433, %f6432;
	setp.eq.s64 	%p256, %rd595, -32;
	@%p256 bra 	$L__BB0_257;

	add.f32 	%f422, %f16, %f1457;
	ld.shared.u32 	%r790, [%rd57+136];
	and.b32  	%r791, %r790, %r2289;
	xor.b32  	%r792, %r790, %r2289;
	shr.u32 	%r793, %r792, 16;
	and.b32  	%r794, %r791, %r793;
	setp.eq.s32 	%p257, %r794, 0;
	@%p257 bra 	$L__BB0_188;

	cvta.to.global.u64 	%rd714, %rd382;
	ld.shared.u32 	%r795, [%rd57+144];
	mul.wide.u32 	%rd715, %r795, 280;
	add.s64 	%rd716, %rd714, %rd715;
	ld.global.f32 	%f423, [%rd716+264];
	ld.global.u16 	%rs22, [%rd716+272];
	setp.eq.s16 	%p258, %rs22, 0;
	@%p258 bra 	$L__BB0_186;

	setp.eq.s16 	%p259, %rs22, 1;
	mov.u64 	%rd1570, %rd1582;
	@%p259 bra 	$L__BB0_187;

	setp.ne.s16 	%p260, %rs22, 4;
	mov.u64 	%rd1570, %rd54;
	@%p260 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_187;

$L__BB0_183:
	setp.gt.f32 	%p261, %f324, 0f00000000;
	mov.u64 	%rd1570, %rd54;
	@%p261 bra 	$L__BB0_187;

	sqrt.rn.f32 	%f424, %f329;
	setp.leu.f32 	%p262, %f424, 0f2EDBE6FF;
	mov.u64 	%rd1570, 0;
	@%p262 bra 	$L__BB0_187;

	div.rn.f32 	%f2434, %f325, %f424;
	fma.rn.f32 	%f2435, %f324, %f423, %f424;
	mov.f32 	%f2436, 0f00000000;
	max.f32 	%f2437, %f2435, %f2436;
	mul.f32 	%f2438, %f2434, %f2437;
	div.rn.f32 	%f2439, %f326, %f424;
	mul.f32 	%f2440, %f2439, %f2437;
	mov.b32 	%r796, %f2438;
	mov.b32 	%r797, %f2440;
	cvt.u64.u32 	%rd718, %r797;
	cvt.u64.u32 	%rd719, %r796;
	bfi.b64 	%rd1570, %rd718, %rd719, 32, 32;
	bra.uni 	$L__BB0_187;

$L__BB0_188:
	ld.shared.u64 	%rd1571, [%rd57+104];
	bra.uni 	$L__BB0_189;

$L__BB0_186:
	mov.u64 	%rd1570, 0;

$L__BB0_187:
	cvt.u32.u64 	%r798, %rd1570;
	mov.b32 	%f2441, %r798;
	shr.u64 	%rd721, %rd1570, 32;
	cvt.u32.u64 	%r799, %rd721;
	mov.b32 	%f2442, %r799;
	add.f32 	%f2443, %f2441, 0f00000000;
	add.f32 	%f2444, %f2442, 0f00000000;
	add.f32 	%f2445, %f327, %f2443;
	mov.b32 	%r800, %f2445;
	add.f32 	%f2446, %f328, %f2444;
	mov.b32 	%r801, %f2446;
	cvt.u64.u32 	%rd722, %r801;
	cvt.u64.u32 	%rd723, %r800;
	bfi.b64 	%rd1571, %rd722, %rd723, 32, 32;

$L__BB0_189:
	mul.f32 	%f2447, %f60, %f87;
	cvt.u32.u64 	%r802, %rd1571;
	mov.b32 	%f2448, %r802;
	shr.u64 	%rd724, %rd1571, 32;
	cvt.u32.u64 	%r803, %rd724;
	mov.b32 	%f2449, %r803;
	fma.rn.f32 	%f6433, %f2447, %f2448, %f6433;
	fma.rn.f32 	%f6434, %f2447, %f2449, %f6434;
	mul.f32 	%f2450, %f12, %f2447;
	mul.f32 	%f2451, %f2450, %f2448;
	mul.f32 	%f2452, %f2450, %f2449;
	fma.rn.f32 	%f6431, %f400, %f2451, %f6431;
	fma.rn.f32 	%f6430, %f400, %f2452, %f6430;
	fma.rn.f32 	%f6429, %f422, %f2451, %f6429;
	fma.rn.f32 	%f6428, %f422, %f2452, %f6428;
	mul.f32 	%f2453, %f422, %f2449;
	fma.rn.f32 	%f2454, %f400, %f2448, %f2453;
	mul.f32 	%f2455, %f2447, %f2454;
	fma.rn.f32 	%f6432, %f12, %f2455, %f6432;
	setp.eq.s64 	%p263, %rd595, -48;
	@%p263 bra 	$L__BB0_257;

	add.f32 	%f432, %f15, %f411;
	ld.shared.u32 	%r804, [%rd57+664];
	and.b32  	%r805, %r804, %r2289;
	xor.b32  	%r806, %r804, %r2289;
	shr.u32 	%r807, %r806, 16;
	and.b32  	%r808, %r805, %r807;
	setp.eq.s32 	%p264, %r808, 0;
	@%p264 bra 	$L__BB0_199;

	cvta.to.global.u64 	%rd727, %rd382;
	ld.shared.u32 	%r809, [%rd57+672];
	mul.wide.u32 	%rd728, %r809, 280;
	add.s64 	%rd729, %rd727, %rd728;
	ld.global.f32 	%f433, [%rd729+264];
	ld.global.u16 	%rs23, [%rd729+272];
	setp.eq.s16 	%p265, %rs23, 0;
	@%p265 bra 	$L__BB0_197;

	setp.eq.s16 	%p266, %rs23, 1;
	mov.u64 	%rd1572, %rd1582;
	@%p266 bra 	$L__BB0_198;

	setp.ne.s16 	%p267, %rs23, 4;
	mov.u64 	%rd1572, %rd54;
	@%p267 bra 	$L__BB0_194;
	bra.uni 	$L__BB0_198;

$L__BB0_194:
	setp.gt.f32 	%p268, %f324, 0f00000000;
	mov.u64 	%rd1572, %rd54;
	@%p268 bra 	$L__BB0_198;

	sqrt.rn.f32 	%f434, %f329;
	setp.leu.f32 	%p269, %f434, 0f2EDBE6FF;
	mov.u64 	%rd1572, 0;
	@%p269 bra 	$L__BB0_198;

	div.rn.f32 	%f2456, %f325, %f434;
	fma.rn.f32 	%f2457, %f324, %f433, %f434;
	mov.f32 	%f2458, 0f00000000;
	max.f32 	%f2459, %f2457, %f2458;
	mul.f32 	%f2460, %f2456, %f2459;
	div.rn.f32 	%f2461, %f326, %f434;
	mul.f32 	%f2462, %f2461, %f2459;
	mov.b32 	%r810, %f2460;
	mov.b32 	%r811, %f2462;
	cvt.u64.u32 	%rd731, %r811;
	cvt.u64.u32 	%rd732, %r810;
	bfi.b64 	%rd1572, %rd731, %rd732, 32, 32;
	bra.uni 	$L__BB0_198;

$L__BB0_199:
	ld.shared.u64 	%rd1573, [%rd57+632];
	bra.uni 	$L__BB0_200;

$L__BB0_197:
	mov.u64 	%rd1572, 0;

$L__BB0_198:
	cvt.u32.u64 	%r812, %rd1572;
	mov.b32 	%f2463, %r812;
	shr.u64 	%rd734, %rd1572, 32;
	cvt.u32.u64 	%r813, %rd734;
	mov.b32 	%f2464, %r813;
	add.f32 	%f2465, %f2463, 0f00000000;
	add.f32 	%f2466, %f2464, 0f00000000;
	add.f32 	%f2467, %f327, %f2465;
	mov.b32 	%r814, %f2467;
	add.f32 	%f2468, %f328, %f2466;
	mov.b32 	%r815, %f2468;
	cvt.u64.u32 	%rd735, %r815;
	cvt.u64.u32 	%rd736, %r814;
	bfi.b64 	%rd1573, %rd735, %rd736, 32, 32;

$L__BB0_200:
	mul.f32 	%f2469, %f100, %f34;
	cvt.u32.u64 	%r816, %rd1573;
	mov.b32 	%f2470, %r816;
	shr.u64 	%rd737, %rd1573, 32;
	cvt.u32.u64 	%r817, %rd737;
	mov.b32 	%f2471, %r817;
	fma.rn.f32 	%f6433, %f2469, %f2470, %f6433;
	fma.rn.f32 	%f6434, %f2469, %f2471, %f6434;
	mul.f32 	%f2472, %f12, %f2469;
	mul.f32 	%f2473, %f2472, %f2470;
	mul.f32 	%f2474, %f2472, %f2471;
	fma.rn.f32 	%f6431, %f432, %f2473, %f6431;
	fma.rn.f32 	%f6430, %f432, %f2474, %f6430;
	fma.rn.f32 	%f6429, %f401, %f2473, %f6429;
	fma.rn.f32 	%f6428, %f401, %f2474, %f6428;
	mul.f32 	%f2475, %f401, %f2471;
	fma.rn.f32 	%f2476, %f432, %f2470, %f2475;
	mul.f32 	%f2477, %f2469, %f2476;
	fma.rn.f32 	%f6432, %f12, %f2477, %f6432;
	setp.eq.s64 	%p270, %rd595, -64;
	@%p270 bra 	$L__BB0_257;

	mul.lo.s64 	%rd740, %rd56, 88;
	add.s64 	%rd743, %rd586, %rd740;
	setp.eq.s64 	%p271, %rd743, 0;
	@%p271 bra 	$L__BB0_257;

	ld.shared.u32 	%r818, [%rd57+-744];
	and.b32  	%r819, %r818, %r2289;
	xor.b32  	%r820, %r818, %r2289;
	shr.u32 	%r821, %r820, 16;
	and.b32  	%r822, %r819, %r821;
	setp.eq.s32 	%p272, %r822, 0;
	@%p272 bra 	$L__BB0_211;

	cvta.to.global.u64 	%rd744, %rd382;
	ld.shared.u32 	%r823, [%rd57+-736];
	mul.wide.u32 	%rd745, %r823, 280;
	add.s64 	%rd746, %rd744, %rd745;
	ld.global.f32 	%f442, [%rd746+264];
	ld.global.u16 	%rs24, [%rd746+272];
	setp.eq.s16 	%p273, %rs24, 0;
	@%p273 bra 	$L__BB0_209;

	setp.eq.s16 	%p274, %rs24, 1;
	mov.u64 	%rd1574, %rd1582;
	@%p274 bra 	$L__BB0_210;

	setp.ne.s16 	%p275, %rs24, 4;
	mov.u64 	%rd1574, %rd54;
	@%p275 bra 	$L__BB0_206;
	bra.uni 	$L__BB0_210;

$L__BB0_206:
	setp.gt.f32 	%p276, %f324, 0f00000000;
	mov.u64 	%rd1574, %rd54;
	@%p276 bra 	$L__BB0_210;

	sqrt.rn.f32 	%f443, %f329;
	setp.leu.f32 	%p277, %f443, 0f2EDBE6FF;
	mov.u64 	%rd1574, 0;
	@%p277 bra 	$L__BB0_210;

	div.rn.f32 	%f2478, %f325, %f443;
	fma.rn.f32 	%f2479, %f324, %f442, %f443;
	mov.f32 	%f2480, 0f00000000;
	max.f32 	%f2481, %f2479, %f2480;
	mul.f32 	%f2482, %f2478, %f2481;
	div.rn.f32 	%f2483, %f326, %f443;
	mul.f32 	%f2484, %f2483, %f2481;
	mov.b32 	%r824, %f2482;
	mov.b32 	%r825, %f2484;
	cvt.u64.u32 	%rd748, %r825;
	cvt.u64.u32 	%rd749, %r824;
	bfi.b64 	%rd1574, %rd748, %rd749, 32, 32;
	bra.uni 	$L__BB0_210;

$L__BB0_211:
	ld.shared.u64 	%rd1575, [%rd57+-776];
	bra.uni 	$L__BB0_212;

$L__BB0_209:
	mov.u64 	%rd1574, 0;

$L__BB0_210:
	cvt.u32.u64 	%r826, %rd1574;
	mov.b32 	%f2485, %r826;
	shr.u64 	%rd751, %rd1574, 32;
	cvt.u32.u64 	%r827, %rd751;
	mov.b32 	%f2486, %r827;
	add.f32 	%f2487, %f2485, 0f00000000;
	add.f32 	%f2488, %f2486, 0f00000000;
	add.f32 	%f2489, %f327, %f2487;
	mov.b32 	%r828, %f2489;
	add.f32 	%f2490, %f328, %f2488;
	mov.b32 	%r829, %f2490;
	cvt.u64.u32 	%rd752, %r829;
	cvt.u64.u32 	%rd753, %r828;
	bfi.b64 	%rd1575, %rd752, %rd753, 32, 32;

$L__BB0_212:
	mul.f32 	%f2491, %f34, %f74;
	cvt.u32.u64 	%r830, %rd1575;
	mov.b32 	%f2492, %r830;
	shr.u64 	%rd754, %rd1575, 32;
	cvt.u32.u64 	%r831, %rd754;
	mov.b32 	%f2493, %r831;
	fma.rn.f32 	%f6433, %f2491, %f2492, %f6433;
	fma.rn.f32 	%f6434, %f2491, %f2493, %f6434;
	mul.f32 	%f2494, %f12, %f2491;
	mul.f32 	%f2495, %f2494, %f2492;
	mul.f32 	%f2496, %f2494, %f2493;
	fma.rn.f32 	%f6431, %f432, %f2495, %f6431;
	fma.rn.f32 	%f6430, %f432, %f2496, %f6430;
	fma.rn.f32 	%f6429, %f412, %f2495, %f6429;
	fma.rn.f32 	%f6428, %f412, %f2496, %f6428;
	mul.f32 	%f2497, %f412, %f2493;
	fma.rn.f32 	%f2498, %f432, %f2492, %f2497;
	mul.f32 	%f2499, %f2491, %f2498;
	fma.rn.f32 	%f6432, %f12, %f2499, %f6432;
	setp.eq.s64 	%p278, %rd595, -80;
	@%p278 bra 	$L__BB0_257;

	ld.shared.u32 	%r832, [%rd57+-40];
	and.b32  	%r833, %r832, %r2289;
	xor.b32  	%r834, %r832, %r2289;
	shr.u32 	%r835, %r834, 16;
	and.b32  	%r836, %r833, %r835;
	setp.eq.s32 	%p279, %r836, 0;
	@%p279 bra 	$L__BB0_222;

	cvta.to.global.u64 	%rd757, %rd382;
	ld.shared.u32 	%r837, [%rd57+-32];
	mul.wide.u32 	%rd758, %r837, 280;
	add.s64 	%rd759, %rd757, %rd758;
	ld.global.f32 	%f451, [%rd759+264];
	ld.global.u16 	%rs25, [%rd759+272];
	setp.eq.s16 	%p280, %rs25, 0;
	@%p280 bra 	$L__BB0_220;

	setp.eq.s16 	%p281, %rs25, 1;
	mov.u64 	%rd1576, %rd1582;
	@%p281 bra 	$L__BB0_221;

	setp.ne.s16 	%p282, %rs25, 4;
	mov.u64 	%rd1576, %rd54;
	@%p282 bra 	$L__BB0_217;
	bra.uni 	$L__BB0_221;

$L__BB0_217:
	setp.gt.f32 	%p283, %f324, 0f00000000;
	mov.u64 	%rd1576, %rd54;
	@%p283 bra 	$L__BB0_221;

	sqrt.rn.f32 	%f452, %f329;
	setp.leu.f32 	%p284, %f452, 0f2EDBE6FF;
	mov.u64 	%rd1576, 0;
	@%p284 bra 	$L__BB0_221;

	div.rn.f32 	%f2500, %f325, %f452;
	fma.rn.f32 	%f2501, %f324, %f451, %f452;
	mov.f32 	%f2502, 0f00000000;
	max.f32 	%f2503, %f2501, %f2502;
	mul.f32 	%f2504, %f2500, %f2503;
	div.rn.f32 	%f2505, %f326, %f452;
	mul.f32 	%f2506, %f2505, %f2503;
	mov.b32 	%r838, %f2504;
	mov.b32 	%r839, %f2506;
	cvt.u64.u32 	%rd761, %r839;
	cvt.u64.u32 	%rd762, %r838;
	bfi.b64 	%rd1576, %rd761, %rd762, 32, 32;
	bra.uni 	$L__BB0_221;

$L__BB0_222:
	ld.shared.u64 	%rd1577, [%rd57+-72];
	bra.uni 	$L__BB0_223;

$L__BB0_220:
	mov.u64 	%rd1576, 0;

$L__BB0_221:
	cvt.u32.u64 	%r840, %rd1576;
	mov.b32 	%f2507, %r840;
	shr.u64 	%rd764, %rd1576, 32;
	cvt.u32.u64 	%r841, %rd764;
	mov.b32 	%f2508, %r841;
	add.f32 	%f2509, %f2507, 0f00000000;
	add.f32 	%f2510, %f2508, 0f00000000;
	add.f32 	%f2511, %f327, %f2509;
	mov.b32 	%r842, %f2511;
	add.f32 	%f2512, %f328, %f2510;
	mov.b32 	%r843, %f2512;
	cvt.u64.u32 	%rd765, %r843;
	cvt.u64.u32 	%rd766, %r842;
	bfi.b64 	%rd1577, %rd765, %rd766, 32, 32;

$L__BB0_223:
	mul.f32 	%f2513, %f87, %f34;
	cvt.u32.u64 	%r844, %rd1577;
	mov.b32 	%f2514, %r844;
	shr.u64 	%rd767, %rd1577, 32;
	cvt.u32.u64 	%r845, %rd767;
	mov.b32 	%f2515, %r845;
	fma.rn.f32 	%f6433, %f2513, %f2514, %f6433;
	fma.rn.f32 	%f6434, %f2513, %f2515, %f6434;
	mul.f32 	%f2516, %f12, %f2513;
	mul.f32 	%f2517, %f2516, %f2514;
	mul.f32 	%f2518, %f2516, %f2515;
	fma.rn.f32 	%f6431, %f432, %f2517, %f6431;
	fma.rn.f32 	%f6430, %f432, %f2518, %f6430;
	fma.rn.f32 	%f6429, %f422, %f2517, %f6429;
	fma.rn.f32 	%f6428, %f422, %f2518, %f6428;
	mul.f32 	%f2519, %f422, %f2515;
	fma.rn.f32 	%f2520, %f432, %f2514, %f2519;
	mul.f32 	%f2521, %f2513, %f2520;
	fma.rn.f32 	%f6432, %f12, %f2521, %f6432;
	setp.eq.s64 	%p285, %rd595, -96;
	@%p285 bra 	$L__BB0_257;

	add.f32 	%f460, %f15, %f1457;
	ld.shared.u32 	%r846, [%rd57+752];
	and.b32  	%r847, %r846, %r2289;
	xor.b32  	%r848, %r846, %r2289;
	shr.u32 	%r849, %r848, 16;
	and.b32  	%r850, %r847, %r849;
	setp.eq.s32 	%p286, %r850, 0;
	@%p286 bra 	$L__BB0_233;

	cvta.to.global.u64 	%rd770, %rd382;
	ld.shared.u32 	%r851, [%rd57+760];
	mul.wide.u32 	%rd771, %r851, 280;
	add.s64 	%rd772, %rd770, %rd771;
	ld.global.f32 	%f461, [%rd772+264];
	ld.global.u16 	%rs26, [%rd772+272];
	setp.eq.s16 	%p287, %rs26, 0;
	@%p287 bra 	$L__BB0_231;

	setp.eq.s16 	%p288, %rs26, 1;
	mov.u64 	%rd1578, %rd1582;
	@%p288 bra 	$L__BB0_232;

	setp.ne.s16 	%p289, %rs26, 4;
	mov.u64 	%rd1578, %rd54;
	@%p289 bra 	$L__BB0_228;
	bra.uni 	$L__BB0_232;

$L__BB0_228:
	setp.gt.f32 	%p290, %f324, 0f00000000;
	mov.u64 	%rd1578, %rd54;
	@%p290 bra 	$L__BB0_232;

	sqrt.rn.f32 	%f462, %f329;
	setp.leu.f32 	%p291, %f462, 0f2EDBE6FF;
	mov.u64 	%rd1578, 0;
	@%p291 bra 	$L__BB0_232;

	div.rn.f32 	%f2522, %f325, %f462;
	fma.rn.f32 	%f2523, %f324, %f461, %f462;
	mov.f32 	%f2524, 0f00000000;
	max.f32 	%f2525, %f2523, %f2524;
	mul.f32 	%f2526, %f2522, %f2525;
	div.rn.f32 	%f2527, %f326, %f462;
	mul.f32 	%f2528, %f2527, %f2525;
	mov.b32 	%r852, %f2526;
	mov.b32 	%r853, %f2528;
	cvt.u64.u32 	%rd774, %r853;
	cvt.u64.u32 	%rd775, %r852;
	bfi.b64 	%rd1578, %rd774, %rd775, 32, 32;
	bra.uni 	$L__BB0_232;

$L__BB0_233:
	ld.shared.u64 	%rd1579, [%rd57+720];
	bra.uni 	$L__BB0_234;

$L__BB0_231:
	mov.u64 	%rd1578, 0;

$L__BB0_232:
	cvt.u32.u64 	%r854, %rd1578;
	mov.b32 	%f2529, %r854;
	shr.u64 	%rd777, %rd1578, 32;
	cvt.u32.u64 	%r855, %rd777;
	mov.b32 	%f2530, %r855;
	add.f32 	%f2531, %f2529, 0f00000000;
	add.f32 	%f2532, %f2530, 0f00000000;
	add.f32 	%f2533, %f327, %f2531;
	mov.b32 	%r856, %f2533;
	add.f32 	%f2534, %f328, %f2532;
	mov.b32 	%r857, %f2534;
	cvt.u64.u32 	%rd778, %r857;
	cvt.u64.u32 	%rd779, %r856;
	bfi.b64 	%rd1579, %rd778, %rd779, 32, 32;

$L__BB0_234:
	mul.f32 	%f2535, %f47, %f100;
	cvt.u32.u64 	%r858, %rd1579;
	mov.b32 	%f2536, %r858;
	shr.u64 	%rd780, %rd1579, 32;
	cvt.u32.u64 	%r859, %rd780;
	mov.b32 	%f2537, %r859;
	fma.rn.f32 	%f6433, %f2535, %f2536, %f6433;
	fma.rn.f32 	%f6434, %f2535, %f2537, %f6434;
	mul.f32 	%f2538, %f12, %f2535;
	mul.f32 	%f2539, %f2538, %f2536;
	mul.f32 	%f2540, %f2538, %f2537;
	fma.rn.f32 	%f6431, %f460, %f2539, %f6431;
	fma.rn.f32 	%f6430, %f460, %f2540, %f6430;
	fma.rn.f32 	%f6429, %f401, %f2539, %f6429;
	fma.rn.f32 	%f6428, %f401, %f2540, %f6428;
	mul.f32 	%f2541, %f401, %f2537;
	fma.rn.f32 	%f2542, %f460, %f2536, %f2541;
	mul.f32 	%f2543, %f2535, %f2542;
	fma.rn.f32 	%f6432, %f12, %f2543, %f6432;
	setp.eq.s64 	%p292, %rd595, -112;
	@%p292 bra 	$L__BB0_257;

	ld.shared.u32 	%r860, [%rd57+-656];
	and.b32  	%r861, %r860, %r2289;
	xor.b32  	%r862, %r860, %r2289;
	shr.u32 	%r863, %r862, 16;
	and.b32  	%r864, %r861, %r863;
	setp.eq.s32 	%p293, %r864, 0;
	@%p293 bra 	$L__BB0_244;

	cvta.to.global.u64 	%rd783, %rd382;
	ld.shared.u32 	%r865, [%rd57+-648];
	mul.wide.u32 	%rd784, %r865, 280;
	add.s64 	%rd785, %rd783, %rd784;
	ld.global.f32 	%f470, [%rd785+264];
	ld.global.u16 	%rs27, [%rd785+272];
	setp.eq.s16 	%p294, %rs27, 0;
	@%p294 bra 	$L__BB0_242;

	setp.eq.s16 	%p295, %rs27, 1;
	mov.u64 	%rd1580, %rd1582;
	@%p295 bra 	$L__BB0_243;

	setp.ne.s16 	%p296, %rs27, 4;
	mov.u64 	%rd1580, %rd54;
	@%p296 bra 	$L__BB0_239;
	bra.uni 	$L__BB0_243;

$L__BB0_239:
	setp.gt.f32 	%p297, %f324, 0f00000000;
	mov.u64 	%rd1580, %rd54;
	@%p297 bra 	$L__BB0_243;

	sqrt.rn.f32 	%f471, %f329;
	setp.leu.f32 	%p298, %f471, 0f2EDBE6FF;
	mov.u64 	%rd1580, 0;
	@%p298 bra 	$L__BB0_243;

	div.rn.f32 	%f2544, %f325, %f471;
	fma.rn.f32 	%f2545, %f324, %f470, %f471;
	mov.f32 	%f2546, 0f00000000;
	max.f32 	%f2547, %f2545, %f2546;
	mul.f32 	%f2548, %f2544, %f2547;
	div.rn.f32 	%f2549, %f326, %f471;
	mul.f32 	%f2550, %f2549, %f2547;
	mov.b32 	%r866, %f2548;
	mov.b32 	%r867, %f2550;
	cvt.u64.u32 	%rd787, %r867;
	cvt.u64.u32 	%rd788, %r866;
	bfi.b64 	%rd1580, %rd787, %rd788, 32, 32;
	bra.uni 	$L__BB0_243;

$L__BB0_244:
	ld.shared.u64 	%rd1581, [%rd57+-688];
	bra.uni 	$L__BB0_245;

$L__BB0_242:
	mov.u64 	%rd1580, 0;

$L__BB0_243:
	cvt.u32.u64 	%r868, %rd1580;
	mov.b32 	%f2551, %r868;
	shr.u64 	%rd790, %rd1580, 32;
	cvt.u32.u64 	%r869, %rd790;
	mov.b32 	%f2552, %r869;
	add.f32 	%f2553, %f2551, 0f00000000;
	add.f32 	%f2554, %f2552, 0f00000000;
	add.f32 	%f2555, %f327, %f2553;
	mov.b32 	%r870, %f2555;
	add.f32 	%f2556, %f328, %f2554;
	mov.b32 	%r871, %f2556;
	cvt.u64.u32 	%rd791, %r871;
	cvt.u64.u32 	%rd792, %r870;
	bfi.b64 	%rd1581, %rd791, %rd792, 32, 32;

$L__BB0_245:
	mul.f32 	%f2557, %f47, %f74;
	cvt.u32.u64 	%r872, %rd1581;
	mov.b32 	%f2558, %r872;
	shr.u64 	%rd793, %rd1581, 32;
	cvt.u32.u64 	%r873, %rd793;
	mov.b32 	%f2559, %r873;
	fma.rn.f32 	%f6433, %f2557, %f2558, %f6433;
	fma.rn.f32 	%f6434, %f2557, %f2559, %f6434;
	mul.f32 	%f2560, %f12, %f2557;
	mul.f32 	%f2561, %f2560, %f2558;
	mul.f32 	%f2562, %f2560, %f2559;
	fma.rn.f32 	%f6431, %f460, %f2561, %f6431;
	fma.rn.f32 	%f6430, %f460, %f2562, %f6430;
	fma.rn.f32 	%f6429, %f412, %f2561, %f6429;
	fma.rn.f32 	%f6428, %f412, %f2562, %f6428;
	mul.f32 	%f2563, %f412, %f2559;
	fma.rn.f32 	%f2564, %f460, %f2558, %f2563;
	mul.f32 	%f2565, %f2557, %f2564;
	fma.rn.f32 	%f6432, %f12, %f2565, %f6432;
	setp.eq.s64 	%p299, %rd595, -128;
	@%p299 bra 	$L__BB0_257;

	mul.f32 	%f479, %f47, %f87;
	ld.shared.u32 	%r874, [%rd57+48];
	and.b32  	%r875, %r874, %r2289;
	xor.b32  	%r876, %r874, %r2289;
	shr.u32 	%r877, %r876, 16;
	and.b32  	%r878, %r875, %r877;
	setp.eq.s32 	%p300, %r878, 0;
	@%p300 bra 	$L__BB0_255;

	cvta.to.global.u64 	%rd796, %rd382;
	ld.shared.u32 	%r879, [%rd57+56];
	mul.wide.u32 	%rd797, %r879, 280;
	add.s64 	%rd798, %rd796, %rd797;
	ld.global.f32 	%f480, [%rd798+264];
	ld.global.u16 	%rs28, [%rd798+272];
	setp.eq.s16 	%p301, %rs28, 0;
	@%p301 bra 	$L__BB0_253;

	setp.eq.s16 	%p302, %rs28, 1;
	@%p302 bra 	$L__BB0_254;

	setp.ne.s16 	%p303, %rs28, 4;
	mov.u64 	%rd1582, %rd54;
	@%p303 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_254;

$L__BB0_250:
	setp.gt.f32 	%p304, %f324, 0f00000000;
	mov.u64 	%rd1582, %rd54;
	@%p304 bra 	$L__BB0_254;

	sqrt.rn.f32 	%f481, %f329;
	setp.leu.f32 	%p305, %f481, 0f2EDBE6FF;
	mov.u64 	%rd1582, 0;
	@%p305 bra 	$L__BB0_254;

	div.rn.f32 	%f2566, %f325, %f481;
	fma.rn.f32 	%f2567, %f324, %f480, %f481;
	mov.f32 	%f2568, 0f00000000;
	max.f32 	%f2569, %f2567, %f2568;
	mul.f32 	%f2570, %f2566, %f2569;
	div.rn.f32 	%f2571, %f326, %f481;
	mul.f32 	%f2572, %f2571, %f2569;
	mov.b32 	%r880, %f2570;
	mov.b32 	%r881, %f2572;
	cvt.u64.u32 	%rd800, %r881;
	cvt.u64.u32 	%rd801, %r880;
	bfi.b64 	%rd1582, %rd800, %rd801, 32, 32;
	bra.uni 	$L__BB0_254;

$L__BB0_255:
	ld.shared.u64 	%rd1583, [%rd57+16];
	bra.uni 	$L__BB0_256;

$L__BB0_253:
	mov.u64 	%rd1582, 0;

$L__BB0_254:
	cvt.u32.u64 	%r882, %rd1582;
	mov.b32 	%f2573, %r882;
	shr.u64 	%rd803, %rd1582, 32;
	cvt.u32.u64 	%r883, %rd803;
	mov.b32 	%f2574, %r883;
	add.f32 	%f2575, %f2573, 0f00000000;
	add.f32 	%f2576, %f2574, 0f00000000;
	add.f32 	%f2577, %f327, %f2575;
	mov.b32 	%r884, %f2577;
	add.f32 	%f2578, %f328, %f2576;
	mov.b32 	%r885, %f2578;
	cvt.u64.u32 	%rd804, %r885;
	cvt.u64.u32 	%rd805, %r884;
	bfi.b64 	%rd1583, %rd804, %rd805, 32, 32;

$L__BB0_256:
	cvt.u32.u64 	%r886, %rd1583;
	mov.b32 	%f2579, %r886;
	shr.u64 	%rd806, %rd1583, 32;
	cvt.u32.u64 	%r887, %rd806;
	mov.b32 	%f2580, %r887;
	fma.rn.f32 	%f6433, %f479, %f2579, %f6433;
	fma.rn.f32 	%f6434, %f479, %f2580, %f6434;
	mul.f32 	%f2581, %f12, %f479;
	mul.f32 	%f2582, %f2581, %f2579;
	mul.f32 	%f2583, %f2581, %f2580;
	fma.rn.f32 	%f6431, %f460, %f2582, %f6431;
	fma.rn.f32 	%f6430, %f460, %f2583, %f6430;
	fma.rn.f32 	%f6429, %f422, %f2582, %f6429;
	fma.rn.f32 	%f6428, %f422, %f2583, %f6428;
	mul.f32 	%f2584, %f422, %f2580;
	fma.rn.f32 	%f2585, %f460, %f2579, %f2584;
	mul.f32 	%f2586, %f479, %f2585;
	fma.rn.f32 	%f6432, %f12, %f2586, %f6432;

$L__BB0_257:
	add.u64 	%rd1550, %SPL, 96;
	ld.param.u64 	%rd1516, [g2p2g_param_9];
	cvta.to.global.u64 	%rd807, %rd1516;
	mul.lo.s64 	%rd808, %rd53, 96;
	add.s64 	%rd112, %rd807, %rd808;
	mov.b32 	%r888, %f6434;
	mov.b32 	%r889, %f6433;
	st.local.v2.u32 	[%rd1550], {%r889, %r888};
	ld.global.u32 	%r119, [%rd112];
	setp.eq.s16 	%p306, %rs9, 0;
	mov.b64 	%rd1593, {%r889, %r888};
	@%p306 bra 	$L__BB0_259;

	add.u64 	%rd1552, %SPL, 96;
	st.local.v2.u32 	[%rd1552], {%r33, %r473};
	mov.b32 	%f6433, %r33;
	mov.b32 	%f6434, %r473;
	mov.b64 	%rd1593, {%r33, %r473};

$L__BB0_259:
	add.u64 	%rd1585, %SPL, 96;
	add.u64 	%rd1587, %SP, 96;
	add.s64 	%rd1591, %rd1585, 8;
	mov.u64 	%rd1592, 2;
	mov.u64 	%rd1586, %rd1585;
	mov.u64 	%rd1588, %rd1585;
	mov.u64 	%rd1589, %rd1585;
	mov.u64 	%rd1590, %rd1587;

$L__BB0_260:
	setp.eq.s64 	%p307, %rd1592, 0;
	@%p307 bra 	$L__BB0_263;

	add.s64 	%rd1592, %rd1592, -1;
	add.s64 	%rd814, %rd1585, 8;
	setp.eq.s64 	%p308, %rd1588, %rd1591;
	selp.b64 	%rd1585, %rd814, %rd1585, %p308;
	add.s64 	%rd815, %rd1586, 8;
	selp.b64 	%rd1586, %rd815, %rd1586, %p308;
	add.s64 	%rd816, %rd1587, 8;
	selp.b64 	%rd1587, %rd816, %rd1587, %p308;
	selp.b64 	%rd817, %rd814, %rd1588, %p308;
	selp.b64 	%rd818, %rd815, %rd1589, %p308;
	selp.b64 	%rd819, %rd816, %rd1590, %p308;
	add.s64 	%rd820, %rd1588, 8;
	selp.b64 	%rd1591, %rd820, %rd1591, %p308;
	setp.eq.s64 	%p309, %rd1592, 0;
	add.s64 	%rd821, %rd817, 4;
	add.s64 	%rd822, %rd818, 4;
	add.s64 	%rd823, %rd819, 4;
	selp.b64 	%rd1588, %rd817, %rd821, %p309;
	selp.b64 	%rd1589, %rd818, %rd822, %p309;
	selp.b64 	%rd1590, %rd819, %rd823, %p309;
	ld.local.f32 	%f2587, [%rd818];
	abs.f32 	%f2588, %f2587;
	mul.f32 	%f2589, %f2588, %f1455;
	setp.ltu.f32 	%p310, %f2589, %f1457;
	@%p310 bra 	$L__BB0_260;

	setp.nan.f32 	%p311, %f6433, %f6433;
	mov.b32 	%r890, %f6433;
	setp.lt.s32 	%p312, %r890, 0;
	selp.f32 	%f2590, 0fBF800000, 0f3F800000, %p312;
	selp.f32 	%f2591, 0f7FC00000, %f2590, %p311;
	mul.f32 	%f2592, %f1457, %f2591;
	mov.b32 	%r891, %f6434;
	setp.lt.s32 	%p313, %r891, 0;
	selp.f32 	%f2593, 0fBF800000, 0f3F800000, %p313;
	setp.nan.f32 	%p314, %f6434, %f6434;
	selp.f32 	%f2594, 0f7FC00000, %f2593, %p314;
	mul.f32 	%f2595, %f1457, %f2594;
	div.rn.f32 	%f2596, %f2595, %f1455;
	mov.b32 	%r892, %f2596;
	div.rn.f32 	%f2597, %f2592, %f1455;
	mov.b32 	%r893, %f2597;
	add.u64 	%rd825, %SPL, 96;
	st.local.v2.f32 	[%rd825], {%f2597, %f2596};
	mov.b64 	%rd1593, {%r893, %r892};

$L__BB0_263:
	cvt.u32.u64 	%r894, %rd1593;
	mov.b32 	%f2598, %r894;
	shr.u64 	%rd826, %rd1593, 32;
	cvt.u32.u64 	%r895, %rd826;
	mov.b32 	%f2599, %r895;
	fma.rn.f32 	%f504, %f2598, %f1455, %f2;
	fma.rn.f32 	%f505, %f2599, %f1455, %f3;
	setp.eq.s32 	%p315, %r119, 2;
	@%p315 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_264;

$L__BB0_265:
	mul.f32 	%f2613, %f6432, %f1455;
	fma.rn.f32 	%f6439, %f2613, %f7, %f7;
	mov.u64 	%rd1594, %rd574;
	bra.uni 	$L__BB0_266;

$L__BB0_264:
	mul.f32 	%f2600, %f6431, %f1455;
	mul.f32 	%f2601, %f6430, %f1455;
	mul.f32 	%f2602, %f6429, %f1455;
	mul.f32 	%f2603, %f2602, %f6595;
	fma.rn.f32 	%f2604, %f2600, %f7, %f2603;
	mul.f32 	%f2605, %f6428, %f1455;
	mul.f32 	%f2606, %f2605, %f6595;
	fma.rn.f32 	%f2607, %f2601, %f7, %f2606;
	mul.f32 	%f2608, %f2602, %f10;
	fma.rn.f32 	%f2609, %f2600, %f6594, %f2608;
	mul.f32 	%f2610, %f2605, %f10;
	fma.rn.f32 	%f2611, %f2601, %f6594, %f2610;
	add.f32 	%f6595, %f6595, %f2607;
	add.f32 	%f2612, %f7, %f2604;
	st.local.v2.f32 	[%rd574], {%f2612, %f6595};
	add.f32 	%f6594, %f2609, %f6594;
	st.local.f32 	[%rd574+8], %f6594;
	add.f32 	%f6439, %f2611, %f10;
	add.s64 	%rd1594, %rd574, 12;

$L__BB0_266:
	st.local.f32 	[%rd1594], %f6439;
	ld.global.u32 	%r120, [%rd112+32];
	setp.eq.s32 	%p316, %r120, 5;
	add.s64 	%rd140, %rd1, 24;
	@%p316 bra 	$L__BB0_491;
	bra.uni 	$L__BB0_267;

$L__BB0_491:
	setp.eq.s16 	%p622, %rs8, 0;
	@%p622 bra 	$L__BB0_493;

	add.u64 	%rd1040, %SPL, 96;
	mov.f32 	%f6431, 0f00000000;
	st.local.v2.f32 	[%rd1040], {%f6431, %f6431};
	mov.f32 	%f6430, %f6431;
	mov.f32 	%f6429, %f6431;
	mov.f32 	%f6428, %f6431;

$L__BB0_493:
	ld.local.f32 	%f6593, [%rd574+12];
	ld.local.f32 	%f6596, [%rd574];
	mul.f32 	%f4127, %f6596, %f6593;
	mul.f32 	%f823, %f6594, %f6595;
	sub.f32 	%f824, %f4127, %f823;
	div.rn.f32 	%f825, %f4, %f5;
	div.rn.f32 	%f4128, %f825, %f824;
	setp.eq.f32 	%p623, %f4128, 0f00000000;
	setp.ne.s16 	%p624, %rs7, 0;
	or.pred  	%p625, %p624, %p623;
	@%p625 bra 	$L__BB0_834;
	bra.uni 	$L__BB0_494;

$L__BB0_834:
	add.u64 	%rd1356, %SPL, 32;
	mov.u64 	%rd1357, 0;
	st.local.v2.u64 	[%rd1356], {%rd1357, %rd1357};
	mov.u32 	%r2211, 1065353216;
	st.local.u32 	[%rd1356], %r2211;
	st.local.u32 	[%rd1356+12], %r2211;
	ld.local.v2.u64 	{%rd1358, %rd1359}, [%rd1356];
	mov.b64 	{%r2212, %r2213}, %rd1359;
	mov.b64 	{%r2214, %r2215}, %rd1358;
	st.local.v2.u64 	[%rd574], {%rd1358, %rd1359};
	mov.b32 	%f6596, %r2214;
	mov.b32 	%f6595, %r2215;
	mov.b32 	%f6594, %r2212;
	mov.b32 	%f6593, %r2213;
	mov.u16 	%rs75, 1;

$L__BB0_835:
	mul.wide.u32 	%rd1540, %r32, 8;
	ld.param.u64 	%rd1539, [g2p2g_param_7];
	mul.wide.u32 	%rd1538, %r32, 20;
	cvta.to.global.u64 	%rd1537, %rd1539;
	add.s64 	%rd1536, %rd1537, %rd1538;
	ld.param.u64 	%rd1535, [g2p2g_param_6];
	cvta.to.global.u64 	%rd1534, %rd1535;
	add.s64 	%rd1533, %rd1534, %rd1540;
	ld.param.u64 	%rd1532, [g2p2g_param_5];
	mul.wide.u32 	%rd1531, %r32, 32;
	cvta.to.global.u64 	%rd1530, %rd1532;
	add.s64 	%rd1529, %rd1530, %rd1531;
	ld.param.u64 	%rd1528, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1527, %rd1528;
	add.s64 	%rd1526, %rd1527, %rd1540;
	ld.param.u64 	%rd1525, [g2p2g_param_3];
	cvta.to.global.u64 	%rd1524, %rd1525;
	add.s64 	%rd1523, %rd1524, %rd1540;
	ld.param.u64 	%rd1522, [g2p2g_param_2];
	mul.wide.u32 	%rd1521, %r32, 24;
	cvta.to.global.u64 	%rd1520, %rd1522;
	add.s64 	%rd1519, %rd1520, %rd1521;
	st.global.v4.u8 	[%rd1519], {%rs75, %rs8, %rs9, %rs10};
	st.global.u32 	[%rd1519+4], %r33;
	st.global.u32 	[%rd1519+8], %r473;
	st.global.u32 	[%rd1519+12], %r474;
	st.global.u64 	[%rd1519+16], %rd53;
	st.global.f32 	[%rd1523], %f504;
	st.global.f32 	[%rd1523+4], %f505;
	add.u64 	%rd1371, %SPL, 96;
	ld.local.u64 	%rd1372, [%rd1371];
	st.global.u32 	[%rd1526], %rd1372;
	shr.u64 	%rd1375, %rd1372, 32;
	st.global.u32 	[%rd1526+4], %rd1375;
	st.global.f32 	[%rd1529], %f4;
	st.global.f32 	[%rd1529+4], %f5;
	st.global.f32 	[%rd1529+8], %f6;
	st.global.f32 	[%rd1529+12], %f6596;
	st.global.f32 	[%rd1529+16], %f6595;
	st.global.f32 	[%rd1529+20], %f6594;
	st.global.f32 	[%rd1529+24], %f6593;
	st.global.f32 	[%rd1529+28], %f6490;
	st.global.u32 	[%rd1533], %r2363;
	st.global.u32 	[%rd1533+4], %r38;
	st.global.u32 	[%rd1536], %r2289;
	st.global.u32 	[%rd1536+4], %r118;
	st.global.f32 	[%rd1536+8], %f6425;
	st.global.f32 	[%rd1536+12], %f322;
	st.global.f32 	[%rd1536+16], %f323;

$L__BB0_836:
	shr.u64 	%rd1548, %rd12, 16;
	xor.b64  	%rd1547, %rd1548, %rd12;
	mul.lo.s64 	%rd1546, %rd1547, 2246822507;
	shr.u64 	%rd1545, %rd1546, 13;
	xor.b64  	%rd1544, %rd1545, %rd1546;
	mul.lo.s64 	%rd1543, %rd1544, 3266489909;
	shr.u64 	%rd1542, %rd1543, 16;
	xor.b64  	%rd1541, %rd1542, %rd1543;
	ld.param.u32 	%r2243, [g2p2g_param_11+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd1384, %r2243;
	add.s64 	%rd329, %rd1384, -1;
	and.b64  	%rd1656, %rd1541, %rd329;
	shl.b64 	%rd1385, %rd1656, 4;
	add.s64 	%rd1386, %rd6, %rd1385;
	ld.global.u64 	%rd331, [%rd1386];
	setp.eq.s64 	%p1026, %rd331, %rd12;
	@%p1026 bra 	$L__BB0_841;

	setp.eq.s64 	%p1027, %rd331, -1;
	@%p1027 bra 	$L__BB0_840;

$L__BB0_838:
	add.s64 	%rd1387, %rd1656, 1;
	and.b64  	%rd1656, %rd1387, %rd329;
	shl.b64 	%rd1388, %rd1656, 4;
	add.s64 	%rd1389, %rd6, %rd1388;
	ld.global.u64 	%rd334, [%rd1389];
	setp.eq.s64 	%p1028, %rd334, %rd12;
	@%p1028 bra 	$L__BB0_841;

	setp.ne.s64 	%p1029, %rd334, -1;
	@%p1029 bra 	$L__BB0_838;

$L__BB0_840:
	trap;

$L__BB0_841:
	cvt.u64.u32 	%rd1549, %r3;
	mov.u32 	%r2244, %ntid.x;
	and.b64  	%rd336, %rd9, 15;
	add.s64 	%rd337, %rd336, %rd1549;
	setp.gt.u32 	%p1030, %r2244, 64;
	@%p1030 bra 	$L__BB0_858;

	shl.b64 	%rd1391, %rd1656, 4;
	add.s64 	%rd1392, %rd6, %rd1391;
	shr.u64 	%rd1393, %rd9, 2;
	and.b64  	%rd340, %rd1393, 4;
	shr.u64 	%rd1394, %rd9, 3;
	and.b64  	%rd341, %rd1394, 4;
	ld.global.u32 	%r2217, [%rd1392+8];
	mul.wide.u32 	%rd342, %r2217, 16;
	add.s64 	%rd1395, %rd336, 1;
	max.u64 	%rd343, %rd1395, %rd337;
	sub.s64 	%rd1396, %rd343, %rd9;
	and.b64  	%rd1659, %rd1396, 3;
	setp.eq.s64 	%p1031, %rd1659, 0;
	mov.u64 	%rd1665, %rd336;
	@%p1031 bra 	$L__BB0_847;

	mov.u64 	%rd1658, %rd336;

$L__BB0_844:
	.pragma "nounroll";
	add.s64 	%rd1665, %rd1658, 1;
	bfe.u64 	%rd1397, %rd1658, 2, 2;
	and.b64  	%rd1398, %rd1658, 3;
	or.b64  	%rd1399, %rd1398, %rd340;
	or.b64  	%rd1400, %rd1397, %rd341;
	shl.b64 	%rd1401, %rd1400, 3;
	or.b64  	%rd348, %rd1399, %rd1401;
	or.b64  	%rd1402, %rd1398, %rd342;
	and.b64  	%rd1403, %rd1658, 12;
	or.b64  	%rd349, %rd1402, %rd1403;
	setp.le.u64 	%p1032, %rd407, %rd349;
	@%p1032 bra 	$L__BB0_846;

	mul.lo.s64 	%rd1414, %rd349, 72;
	add.s64 	%rd1405, %rd401, %rd1414;
	mul.lo.s64 	%rd1415, %rd348, 88;
	mov.u64 	%rd1416, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1417, %rd1416, %rd1415;
	ld.shared.u32 	%r2218, [%rd1417+20];
	// begin inline asm
	cvta.to.global.u64 %rd1404, %rd1405;red.global.add.f32 [%rd1404], %r2218;
	// end inline asm
	add.s64 	%rd1407, %rd1405, 4;
	ld.shared.u64 	%rd1418, [%rd1417+24];
	cvt.u32.u64 	%r2219, %rd1418;
	shr.u64 	%rd1419, %rd1418, 32;
	cvt.u32.u64 	%r2220, %rd1419;
	// begin inline asm
	cvta.to.global.u64 %rd1406, %rd1407;red.global.add.f32 [%rd1406], %r2219;
	// end inline asm
	add.s64 	%rd1409, %rd1405, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1408, %rd1409;red.global.add.f32 [%rd1408], %r2220;
	// end inline asm
	add.s64 	%rd1411, %rd1405, 12;
	ld.shared.u32 	%r2221, [%rd1417+44];
	// begin inline asm
	cvta.to.global.u64 %rd1410, %rd1411;red.global.add.f32 [%rd1410], %r2221;
	// end inline asm
	add.s64 	%rd1413, %rd1405, 16;
	ld.shared.u32 	%r2222, [%rd1417+40];
	// begin inline asm
	cvta.to.global.u64 %rd1412, %rd1413;red.global.add.f32 [%rd1412], %r2222;
	// end inline asm

$L__BB0_846:
	add.s64 	%rd1659, %rd1659, -1;
	setp.ne.s64 	%p1033, %rd1659, 0;
	mov.u64 	%rd1658, %rd1665;
	@%p1033 bra 	$L__BB0_844;

$L__BB0_847:
	not.b64 	%rd1420, %rd336;
	add.s64 	%rd1421, %rd343, %rd1420;
	setp.lt.u64 	%p1034, %rd1421, 3;
	@%p1034 bra 	$L__BB0_858;

	add.s64 	%rd1422, %rd1665, 3;
	and.b64  	%rd1423, %rd1422, 3;
	and.b64  	%rd1424, %rd1665, 3;
	xor.b64  	%rd1425, %rd1424, 2;
	add.s64 	%rd1426, %rd1665, 1;
	and.b64  	%rd1427, %rd1426, 3;
	or.b64  	%rd352, %rd1424, %rd340;
	or.b64  	%rd353, %rd1424, %rd342;
	or.b64  	%rd354, %rd1427, %rd340;
	or.b64  	%rd355, %rd1427, %rd342;
	or.b64  	%rd356, %rd1425, %rd340;
	or.b64  	%rd357, %rd1425, %rd342;
	or.b64  	%rd358, %rd1423, %rd340;
	or.b64  	%rd359, %rd1423, %rd342;
	shr.u64 	%rd1664, %rd1422, 2;
	add.s64 	%rd1428, %rd1665, 2;
	shr.u64 	%rd1663, %rd1428, 2;
	shr.u64 	%rd1662, %rd1665, 2;
	shr.u64 	%rd1661, %rd1426, 2;

$L__BB0_849:
	and.b64  	%rd369, %rd1662, 3;
	shl.b64 	%rd1429, %rd1662, 2;
	and.b64  	%rd1430, %rd1429, 12;
	or.b64  	%rd370, %rd353, %rd1430;
	setp.le.u64 	%p1035, %rd407, %rd370;
	@%p1035 bra 	$L__BB0_851;

	mul.lo.s64 	%rd1441, %rd370, 72;
	add.s64 	%rd1432, %rd401, %rd1441;
	or.b64  	%rd1442, %rd369, %rd341;
	shl.b64 	%rd1443, %rd1442, 3;
	or.b64  	%rd1444, %rd352, %rd1443;
	mul.lo.s64 	%rd1445, %rd1444, 88;
	mov.u64 	%rd1446, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1447, %rd1446, %rd1445;
	ld.shared.u32 	%r2223, [%rd1447+20];
	// begin inline asm
	cvta.to.global.u64 %rd1431, %rd1432;red.global.add.f32 [%rd1431], %r2223;
	// end inline asm
	add.s64 	%rd1434, %rd1432, 4;
	ld.shared.u64 	%rd1448, [%rd1447+24];
	cvt.u32.u64 	%r2224, %rd1448;
	shr.u64 	%rd1449, %rd1448, 32;
	cvt.u32.u64 	%r2225, %rd1449;
	// begin inline asm
	cvta.to.global.u64 %rd1433, %rd1434;red.global.add.f32 [%rd1433], %r2224;
	// end inline asm
	add.s64 	%rd1436, %rd1432, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1435, %rd1436;red.global.add.f32 [%rd1435], %r2225;
	// end inline asm
	add.s64 	%rd1438, %rd1432, 12;
	ld.shared.u32 	%r2226, [%rd1447+44];
	// begin inline asm
	cvta.to.global.u64 %rd1437, %rd1438;red.global.add.f32 [%rd1437], %r2226;
	// end inline asm
	add.s64 	%rd1440, %rd1432, 16;
	ld.shared.u32 	%r2227, [%rd1447+40];
	// begin inline asm
	cvta.to.global.u64 %rd1439, %rd1440;red.global.add.f32 [%rd1439], %r2227;
	// end inline asm

$L__BB0_851:
	and.b64  	%rd371, %rd1661, 3;
	shl.b64 	%rd1450, %rd1661, 2;
	and.b64  	%rd1451, %rd1450, 12;
	or.b64  	%rd372, %rd355, %rd1451;
	setp.le.u64 	%p1036, %rd407, %rd372;
	@%p1036 bra 	$L__BB0_853;

	mul.lo.s64 	%rd1462, %rd372, 72;
	add.s64 	%rd1453, %rd401, %rd1462;
	or.b64  	%rd1463, %rd371, %rd341;
	shl.b64 	%rd1464, %rd1463, 3;
	or.b64  	%rd1465, %rd354, %rd1464;
	mul.lo.s64 	%rd1466, %rd1465, 88;
	mov.u64 	%rd1467, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1468, %rd1467, %rd1466;
	ld.shared.u32 	%r2228, [%rd1468+20];
	// begin inline asm
	cvta.to.global.u64 %rd1452, %rd1453;red.global.add.f32 [%rd1452], %r2228;
	// end inline asm
	add.s64 	%rd1455, %rd1453, 4;
	ld.shared.u64 	%rd1469, [%rd1468+24];
	cvt.u32.u64 	%r2229, %rd1469;
	shr.u64 	%rd1470, %rd1469, 32;
	cvt.u32.u64 	%r2230, %rd1470;
	// begin inline asm
	cvta.to.global.u64 %rd1454, %rd1455;red.global.add.f32 [%rd1454], %r2229;
	// end inline asm
	add.s64 	%rd1457, %rd1453, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1456, %rd1457;red.global.add.f32 [%rd1456], %r2230;
	// end inline asm
	add.s64 	%rd1459, %rd1453, 12;
	ld.shared.u32 	%r2231, [%rd1468+44];
	// begin inline asm
	cvta.to.global.u64 %rd1458, %rd1459;red.global.add.f32 [%rd1458], %r2231;
	// end inline asm
	add.s64 	%rd1461, %rd1453, 16;
	ld.shared.u32 	%r2232, [%rd1468+40];
	// begin inline asm
	cvta.to.global.u64 %rd1460, %rd1461;red.global.add.f32 [%rd1460], %r2232;
	// end inline asm

$L__BB0_853:
	and.b64  	%rd373, %rd1663, 3;
	shl.b64 	%rd1471, %rd1663, 2;
	and.b64  	%rd1472, %rd1471, 12;
	or.b64  	%rd374, %rd357, %rd1472;
	setp.le.u64 	%p1037, %rd407, %rd374;
	@%p1037 bra 	$L__BB0_855;

	mul.lo.s64 	%rd1483, %rd374, 72;
	add.s64 	%rd1474, %rd401, %rd1483;
	or.b64  	%rd1484, %rd373, %rd341;
	shl.b64 	%rd1485, %rd1484, 3;
	or.b64  	%rd1486, %rd356, %rd1485;
	mul.lo.s64 	%rd1487, %rd1486, 88;
	mov.u64 	%rd1488, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1489, %rd1488, %rd1487;
	ld.shared.u32 	%r2233, [%rd1489+20];
	// begin inline asm
	cvta.to.global.u64 %rd1473, %rd1474;red.global.add.f32 [%rd1473], %r2233;
	// end inline asm
	add.s64 	%rd1476, %rd1474, 4;
	ld.shared.u64 	%rd1490, [%rd1489+24];
	cvt.u32.u64 	%r2234, %rd1490;
	shr.u64 	%rd1491, %rd1490, 32;
	cvt.u32.u64 	%r2235, %rd1491;
	// begin inline asm
	cvta.to.global.u64 %rd1475, %rd1476;red.global.add.f32 [%rd1475], %r2234;
	// end inline asm
	add.s64 	%rd1478, %rd1474, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1477, %rd1478;red.global.add.f32 [%rd1477], %r2235;
	// end inline asm
	add.s64 	%rd1480, %rd1474, 12;
	ld.shared.u32 	%r2236, [%rd1489+44];
	// begin inline asm
	cvta.to.global.u64 %rd1479, %rd1480;red.global.add.f32 [%rd1479], %r2236;
	// end inline asm
	add.s64 	%rd1482, %rd1474, 16;
	ld.shared.u32 	%r2237, [%rd1489+40];
	// begin inline asm
	cvta.to.global.u64 %rd1481, %rd1482;red.global.add.f32 [%rd1481], %r2237;
	// end inline asm

$L__BB0_855:
	add.s64 	%rd1665, %rd1665, 4;
	and.b64  	%rd376, %rd1664, 3;
	shl.b64 	%rd1492, %rd1664, 2;
	and.b64  	%rd1493, %rd1492, 12;
	or.b64  	%rd377, %rd359, %rd1493;
	setp.le.u64 	%p1038, %rd407, %rd377;
	@%p1038 bra 	$L__BB0_857;

	mul.lo.s64 	%rd1504, %rd377, 72;
	add.s64 	%rd1495, %rd401, %rd1504;
	or.b64  	%rd1505, %rd376, %rd341;
	shl.b64 	%rd1506, %rd1505, 3;
	or.b64  	%rd1507, %rd358, %rd1506;
	mul.lo.s64 	%rd1508, %rd1507, 88;
	mov.u64 	%rd1509, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1510, %rd1509, %rd1508;
	ld.shared.u32 	%r2238, [%rd1510+20];
	// begin inline asm
	cvta.to.global.u64 %rd1494, %rd1495;red.global.add.f32 [%rd1494], %r2238;
	// end inline asm
	add.s64 	%rd1497, %rd1495, 4;
	ld.shared.u64 	%rd1511, [%rd1510+24];
	cvt.u32.u64 	%r2239, %rd1511;
	shr.u64 	%rd1512, %rd1511, 32;
	cvt.u32.u64 	%r2240, %rd1512;
	// begin inline asm
	cvta.to.global.u64 %rd1496, %rd1497;red.global.add.f32 [%rd1496], %r2239;
	// end inline asm
	add.s64 	%rd1499, %rd1495, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1498, %rd1499;red.global.add.f32 [%rd1498], %r2240;
	// end inline asm
	add.s64 	%rd1501, %rd1495, 12;
	ld.shared.u32 	%r2241, [%rd1510+44];
	// begin inline asm
	cvta.to.global.u64 %rd1500, %rd1501;red.global.add.f32 [%rd1500], %r2241;
	// end inline asm
	add.s64 	%rd1503, %rd1495, 16;
	ld.shared.u32 	%r2242, [%rd1510+40];
	// begin inline asm
	cvta.to.global.u64 %rd1502, %rd1503;red.global.add.f32 [%rd1502], %r2242;
	// end inline asm

$L__BB0_857:
	add.s64 	%rd1664, %rd1664, 1;
	add.s64 	%rd1663, %rd1663, 1;
	add.s64 	%rd1662, %rd1662, 1;
	add.s64 	%rd1661, %rd1661, 1;
	setp.lt.u64 	%p1039, %rd1665, %rd337;
	@%p1039 bra 	$L__BB0_849;

$L__BB0_858:
	ret;

$L__BB0_267:
	cvt.u16.u32 	%rs30, %r120;
	setp.gt.s16 	%p317, %rs30, 2;
	@%p317 bra 	$L__BB0_270;

	setp.eq.s16 	%p320, %rs30, 1;
	@%p320 bra 	$L__BB0_342;

	setp.eq.s16 	%p321, %rs30, 2;
	@%p321 bra 	$L__BB0_299;
	bra.uni 	$L__BB0_436;

$L__BB0_299:
	ld.global.u64 	%rd864, [%rd112+56];
	mul.wide.u32 	%rd865, %r32, 16;
	add.s64 	%rd866, %rd864, %rd865;
	add.s64 	%rd150, %rd866, 4;
	ld.global.f32 	%f544, [%rd112+44];
	ld.global.f32 	%f545, [%rd112+40];
	ld.local.v4.f32 	{%f2801, %f2802, %f2803, %f2804}, [%rd574];
	add.f32 	%f2807, %f2804, %f2801;
	mul.f32 	%f546, %f2807, 0f3F000000;
	sub.f32 	%f2808, %f2801, %f2804;
	mul.f32 	%f2809, %f2808, 0f3F000000;
	add.f32 	%f2812, %f2802, %f2803;
	mul.f32 	%f2813, %f2812, 0f3F000000;
	sub.f32 	%f2814, %f2802, %f2803;
	mul.f32 	%f547, %f2814, 0f3F000000;
	mul.f32 	%f2815, %f547, %f547;
	fma.rn.f32 	%f2816, %f546, %f546, %f2815;
	sqrt.rn.f32 	%f2817, %f2816;
	mul.f32 	%f2818, %f2813, %f2813;
	fma.rn.f32 	%f2819, %f2809, %f2809, %f2818;
	sqrt.rn.f32 	%f2820, %f2819;
	add.f32 	%f548, %f2817, %f2820;
	sub.f32 	%f549, %f2817, %f2820;
	abs.f32 	%f550, %f2809;
	abs.f32 	%f551, %f2813;
	setp.eq.f32 	%p363, %f550, 0f00000000;
	setp.eq.f32 	%p364, %f551, 0f00000000;
	and.pred  	%p365, %p363, %p364;
	mov.b32 	%r163, %f2809;
	mov.b32 	%r1013, %f2813;
	and.b32  	%r164, %r1013, -2147483648;
	@%p365 bra 	$L__BB0_303;
	bra.uni 	$L__BB0_300;

$L__BB0_303:
	shr.s32 	%r1018, %r163, 31;
	and.b32  	%r1019, %r1018, 1078530011;
	or.b32  	%r1020, %r1019, %r164;
	mov.b32 	%f6444, %r1020;
	bra.uni 	$L__BB0_304;

$L__BB0_494:
	@%p315 bra 	$L__BB0_496;

	abs.f32 	%f4129, %f6596;
	setp.gt.f32 	%p627, %f4129, 0f461C4000;
	@%p627 bra 	$L__BB0_834;

$L__BB0_496:
	ld.global.u16 	%rs5, [%rd112];
	mov.f32 	%f6505, 0f00000000;
	setp.eq.s16 	%p628, %rs5, 0;
	@%p628 bra 	$L__BB0_516;

	setp.ne.s16 	%p629, %rs5, 1;
	@%p629 bra 	$L__BB0_536;

	mov.b32 	%f6501, %r2363;
	ld.global.u64 	%rd1043, [%rd112+24];
	mul.wide.u32 	%rd1044, %r32, 16;
	add.s64 	%rd1045, %rd1043, %rd1044;
	ld.f32 	%f827, [%rd1045+8];
	ld.global.f32 	%f828, [%rd112+16];
	mul.f32 	%f4134, %f827, %f828;
	mul.f32 	%f829, %f4134, 0f3F000000;
	mul.f32 	%f4135, %f6594, %f6594;
	fma.rn.f32 	%f4136, %f6596, %f6596, %f4135;
	mul.f32 	%f4137, %f6593, %f6593;
	fma.rn.f32 	%f4138, %f6595, %f6595, %f4137;
	add.f32 	%f4139, %f4136, 0f00000000;
	mov.f32 	%f4140, 0f00000000;
	add.f32 	%f830, %f4139, %f4138;
	mov.f32 	%f4141, 0fBF000000;
	cvt.rzi.f32.f32 	%f4142, %f4141;
	add.f32 	%f4143, %f4142, %f4142;
	mov.f32 	%f4144, 0fBF800000;
	sub.f32 	%f4145, %f4144, %f4143;
	abs.f32 	%f831, %f4145;
	abs.f32 	%f832, %f824;
	setp.lt.f32 	%p630, %f832, 0f00800000;
	mul.f32 	%f4146, %f832, 0f4B800000;
	selp.f32 	%f4147, %f4146, %f832, %p630;
	selp.f32 	%f4148, 0fC3170000, 0fC2FE0000, %p630;
	mov.b32 	%r1554, %f4147;
	and.b32  	%r1555, %r1554, 8388607;
	or.b32  	%r1556, %r1555, 1065353216;
	mov.b32 	%f4149, %r1556;
	shr.u32 	%r1557, %r1554, 23;
	cvt.rn.f32.u32 	%f4150, %r1557;
	add.f32 	%f4151, %f4148, %f4150;
	setp.gt.f32 	%p631, %f4149, 0f3FB504F3;
	mul.f32 	%f4152, %f4149, 0f3F000000;
	add.f32 	%f4153, %f4151, 0f3F800000;
	selp.f32 	%f4154, %f4153, %f4151, %p631;
	selp.f32 	%f4155, %f4152, %f4149, %p631;
	add.f32 	%f4156, %f4155, 0fBF800000;
	add.f32 	%f4132, %f4155, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4131,%f4132;
	// end inline asm
	add.f32 	%f4157, %f4156, %f4156;
	mul.f32 	%f4158, %f4131, %f4157;
	mul.f32 	%f4159, %f4158, %f4158;
	fma.rn.f32 	%f4162, %f1502, %f4159, %f1501;
	fma.rn.f32 	%f4164, %f4162, %f4159, %f1504;
	mul.rn.f32 	%f4165, %f4164, %f4159;
	mul.rn.f32 	%f4166, %f4165, %f4158;
	sub.f32 	%f4167, %f4156, %f4158;
	add.f32 	%f4168, %f4167, %f4167;
	neg.f32 	%f4169, %f4158;
	fma.rn.f32 	%f4170, %f4169, %f4156, %f4168;
	mul.rn.f32 	%f4171, %f4131, %f4170;
	add.f32 	%f4172, %f4166, %f4158;
	sub.f32 	%f4173, %f4158, %f4172;
	add.f32 	%f4174, %f4166, %f4173;
	add.f32 	%f4175, %f4171, %f4174;
	add.f32 	%f4176, %f4172, %f4175;
	sub.f32 	%f4177, %f4172, %f4176;
	add.f32 	%f4178, %f4175, %f4177;
	mul.rn.f32 	%f4180, %f4154, %f1520;
	mul.rn.f32 	%f4182, %f4154, %f1522;
	add.f32 	%f4183, %f4180, %f4176;
	sub.f32 	%f4184, %f4180, %f4183;
	add.f32 	%f4185, %f4176, %f4184;
	add.f32 	%f4186, %f4178, %f4185;
	add.f32 	%f4187, %f4182, %f4186;
	add.f32 	%f4188, %f4183, %f4187;
	sub.f32 	%f4189, %f4183, %f4188;
	add.f32 	%f4190, %f4187, %f4189;
	mul.rn.f32 	%f4191, %f4144, %f4188;
	neg.f32 	%f4192, %f4191;
	fma.rn.f32 	%f4193, %f4144, %f4188, %f4192;
	fma.rn.f32 	%f4194, %f4144, %f4190, %f4193;
	fma.rn.f32 	%f4195, %f4140, %f4188, %f4194;
	add.rn.f32 	%f4196, %f4191, %f4195;
	neg.f32 	%f4197, %f4196;
	add.rn.f32 	%f4198, %f4191, %f4197;
	add.rn.f32 	%f4199, %f4198, %f4195;
	mov.b32 	%r1558, %f4196;
	setp.eq.s32 	%p632, %r1558, 1118925336;
	add.s32 	%r1559, %r1558, -1;
	mov.b32 	%f4200, %r1559;
	add.f32 	%f4201, %f4199, 0f37000000;
	selp.f32 	%f833, %f4201, %f4199, %p632;
	selp.f32 	%f4202, %f4200, %f4196, %p632;
	mul.rn.f32 	%f4204, %f4202, %f1538;
	cvt.rzi.f32.f32 	%f4205, %f4204;
	abs.f32 	%f4206, %f4205;
	setp.gt.f32 	%p633, %f4206, 0f42FC0000;
	mov.b32 	%r1560, %f4205;
	and.b32  	%r1561, %r1560, -2147483648;
	or.b32  	%r1562, %r1561, 1123811328;
	mov.b32 	%f4207, %r1562;
	selp.f32 	%f4208, %f4207, %f4205, %p633;
	fma.rn.f32 	%f4210, %f4208, %f1544, %f4202;
	fma.rn.f32 	%f4212, %f4208, %f1546, %f4210;
	mul.f32 	%f4213, %f4212, 0f3FB8AA3B;
	add.f32 	%f4214, %f4208, 0f4B40007F;
	mov.b32 	%r1563, %f4214;
	shl.b32 	%r1564, %r1563, 23;
	mov.b32 	%f4215, %r1564;
	ex2.approx.ftz.f32 	%f4216, %f4213;
	mul.f32 	%f834, %f4216, %f4215;
	setp.eq.f32 	%p634, %f834, 0f7F800000;
	mov.f32 	%f6495, 0f7F800000;
	@%p634 bra 	$L__BB0_500;

	fma.rn.f32 	%f6495, %f834, %f833, %f834;

$L__BB0_500:
	setp.lt.f32 	%p635, %f824, 0f00000000;
	setp.eq.f32 	%p636, %f831, 0f3F800000;
	and.pred  	%p12, %p635, %p636;
	setp.eq.f32 	%p637, %f824, 0f00000000;
	@%p637 bra 	$L__BB0_504;
	bra.uni 	$L__BB0_501;

$L__BB0_504:
	add.f32 	%f4221, %f824, %f824;
	mov.b32 	%r1567, %f4221;
	or.b32  	%r1568, %r1567, 2139095040;
	mov.b32 	%f4222, %r1568;
	selp.f32 	%f6497, %f4222, 0f7F800000, %p636;
	bra.uni 	$L__BB0_505;

$L__BB0_270:
	setp.eq.s16 	%p318, %rs30, 4;
	@%p318 bra 	$L__BB0_491;

	setp.ne.s16 	%p319, %rs30, 3;
	@%p319 bra 	$L__BB0_436;

	ld.global.u64 	%rd830, [%rd112+56];
	mul.wide.u32 	%rd831, %r32, 16;
	add.s64 	%rd832, %rd830, %rd831;
	add.s64 	%rd141, %rd832, 8;
	ld.local.v4.f32 	{%f2614, %f2615, %f2616, %f2617}, [%rd574];
	add.f32 	%f2620, %f2617, %f2614;
	mul.f32 	%f513, %f2620, 0f3F000000;
	sub.f32 	%f2621, %f2614, %f2617;
	mul.f32 	%f2622, %f2621, 0f3F000000;
	add.f32 	%f2625, %f2615, %f2616;
	mul.f32 	%f2626, %f2625, 0f3F000000;
	sub.f32 	%f2627, %f2615, %f2616;
	mul.f32 	%f514, %f2627, 0f3F000000;
	mul.f32 	%f2628, %f514, %f514;
	fma.rn.f32 	%f2629, %f513, %f513, %f2628;
	sqrt.rn.f32 	%f2630, %f2629;
	mul.f32 	%f2631, %f2626, %f2626;
	fma.rn.f32 	%f2632, %f2622, %f2622, %f2631;
	sqrt.rn.f32 	%f2633, %f2632;
	add.f32 	%f515, %f2630, %f2633;
	sub.f32 	%f516, %f2630, %f2633;
	abs.f32 	%f517, %f2622;
	abs.f32 	%f518, %f2626;
	setp.eq.f32 	%p322, %f517, 0f00000000;
	setp.eq.f32 	%p323, %f518, 0f00000000;
	and.pred  	%p324, %p322, %p323;
	mov.b32 	%r121, %f2622;
	mov.b32 	%r896, %f2626;
	and.b32  	%r122, %r896, -2147483648;
	@%p324 bra 	$L__BB0_276;
	bra.uni 	$L__BB0_273;

$L__BB0_276:
	shr.s32 	%r901, %r121, 31;
	and.b32  	%r902, %r901, 1078530011;
	or.b32  	%r903, %r902, %r122;
	mov.b32 	%f6440, %r903;
	bra.uni 	$L__BB0_277;

$L__BB0_342:
	ld.global.u64 	%rd936, [%rd112+64];
	mul.wide.u32 	%rd937, %r32, 16;
	add.s64 	%rd173, %rd936, %rd937;
	ld.f32 	%f6475, [%rd173];
	ld.global.f32 	%f600, [%rd112+52];
	ld.global.f32 	%f601, [%rd112+56];
	ld.global.f32 	%f602, [%rd112+60];
	ld.local.v2.u64 	{%rd1613, %rd1614}, [%rd574];
	mov.b64 	{%r1145, %r1146}, %rd1614;
	mov.b64 	{%r1147, %r1148}, %rd1613;
	mov.b32 	%f3061, %r1147;
	mov.b32 	%f3062, %r1146;
	add.f32 	%f3063, %f3062, %f3061;
	mul.f32 	%f603, %f3063, 0f3F000000;
	sub.f32 	%f3064, %f3061, %f3062;
	mul.f32 	%f3065, %f3064, 0f3F000000;
	mov.b32 	%f3066, %r1148;
	mov.b32 	%f3067, %r1145;
	add.f32 	%f3068, %f3066, %f3067;
	mul.f32 	%f3069, %f3068, 0f3F000000;
	sub.f32 	%f3070, %f3066, %f3067;
	mul.f32 	%f604, %f3070, 0f3F000000;
	mul.f32 	%f3071, %f604, %f604;
	fma.rn.f32 	%f3072, %f603, %f603, %f3071;
	sqrt.rn.f32 	%f3073, %f3072;
	mul.f32 	%f3074, %f3069, %f3069;
	fma.rn.f32 	%f3075, %f3065, %f3065, %f3074;
	sqrt.rn.f32 	%f3076, %f3075;
	add.f32 	%f605, %f3073, %f3076;
	sub.f32 	%f3077, %f3073, %f3076;
	setp.lt.f32 	%p425, %f3077, 0f00000000;
	selp.f32 	%f606, 0fBF800000, 0f3F800000, %p425;
	mul.f32 	%f607, %f3077, %f606;
	abs.f32 	%f608, %f3065;
	abs.f32 	%f609, %f3069;
	setp.eq.f32 	%p426, %f608, 0f00000000;
	setp.eq.f32 	%p427, %f609, 0f00000000;
	and.pred  	%p428, %p426, %p427;
	mov.b32 	%r205, %f3065;
	mov.b32 	%r1149, %f3069;
	and.b32  	%r206, %r1149, -2147483648;
	@%p428 bra 	$L__BB0_346;
	bra.uni 	$L__BB0_343;

$L__BB0_346:
	shr.s32 	%r1154, %r205, 31;
	and.b32  	%r1155, %r1154, 1078530011;
	or.b32  	%r1156, %r1155, %r206;
	mov.b32 	%f6452, %r1156;
	bra.uni 	$L__BB0_347;

$L__BB0_436:
	mov.b32 	%f3746, %r2363;
	ld.global.u64 	%rd967, [%rd112+72];
	mul.wide.u32 	%rd968, %r32, 16;
	add.s64 	%rd969, %rd967, %rd968;
	add.s64 	%rd196, %rd969, 4;
	ld.global.u8 	%rs43, [%rd112+64];
	setp.ne.s16 	%p549, %rs43, 0;
	setp.neu.f32 	%p550, %f3746, 0f00000000;
	and.pred  	%p551, %p550, %p549;
	@%p551 bra 	$L__BB0_491;

	ld.local.v4.f32 	{%f3747, %f3748, %f3749, %f3750}, [%rd574];
	add.f32 	%f3753, %f3750, %f3747;
	mul.f32 	%f737, %f3753, 0f3F000000;
	sub.f32 	%f3754, %f3747, %f3750;
	mul.f32 	%f3755, %f3754, 0f3F000000;
	add.f32 	%f3758, %f3748, %f3749;
	mul.f32 	%f3759, %f3758, 0f3F000000;
	sub.f32 	%f3760, %f3748, %f3749;
	mul.f32 	%f738, %f3760, 0f3F000000;
	mul.f32 	%f3761, %f738, %f738;
	fma.rn.f32 	%f3762, %f737, %f737, %f3761;
	sqrt.rn.f32 	%f3763, %f3762;
	mul.f32 	%f3764, %f3759, %f3759;
	fma.rn.f32 	%f3765, %f3755, %f3755, %f3764;
	sqrt.rn.f32 	%f3766, %f3765;
	add.f32 	%f739, %f3763, %f3766;
	sub.f32 	%f3767, %f3763, %f3766;
	setp.lt.f32 	%p552, %f3767, 0f00000000;
	selp.f32 	%f740, 0fBF800000, 0f3F800000, %p552;
	mul.f32 	%f741, %f3767, %f740;
	abs.f32 	%f742, %f3755;
	abs.f32 	%f743, %f3759;
	setp.eq.f32 	%p553, %f742, 0f00000000;
	setp.eq.f32 	%p554, %f743, 0f00000000;
	and.pred  	%p555, %p553, %p554;
	mov.b32 	%r248, %f3755;
	mov.b32 	%r1369, %f3759;
	and.b32  	%r249, %r1369, -2147483648;
	@%p555 bra 	$L__BB0_441;
	bra.uni 	$L__BB0_438;

$L__BB0_441:
	shr.s32 	%r1374, %r248, 31;
	and.b32  	%r1375, %r1374, 1078530011;
	or.b32  	%r1376, %r1375, %r249;
	mov.b32 	%f6476, %r1376;
	bra.uni 	$L__BB0_442;

$L__BB0_516:
	ld.global.u64 	%rd1046, [%rd112+24];
	mul.wide.u32 	%rd1047, %r32, 16;
	add.s64 	%rd1048, %rd1046, %rd1047;
	ld.f32 	%f855, [%rd1048+8];
	ld.local.v4.f32 	{%f6596, %f4266, %f4267, %f4268}, [%rd574];
	mul.f32 	%f4272, %f4268, %f6596;
	mul.f32 	%f4273, %f4267, %f4266;
	sub.f32 	%f857, %f4272, %f4273;
	add.f32 	%f4274, %f4268, %f6596;
	mul.f32 	%f858, %f4274, 0f3F000000;
	sub.f32 	%f4275, %f6596, %f4268;
	mul.f32 	%f4276, %f4275, 0f3F000000;
	add.f32 	%f4277, %f4266, %f4267;
	mul.f32 	%f4278, %f4277, 0f3F000000;
	sub.f32 	%f4279, %f4266, %f4267;
	mul.f32 	%f859, %f4279, 0f3F000000;
	mul.f32 	%f4280, %f859, %f859;
	fma.rn.f32 	%f860, %f858, %f858, %f4280;
	mul.f32 	%f4281, %f4278, %f4278;
	fma.rn.f32 	%f861, %f4276, %f4276, %f4281;
	abs.f32 	%f862, %f4276;
	abs.f32 	%f863, %f4278;
	setp.eq.f32 	%p649, %f862, 0f00000000;
	setp.eq.f32 	%p650, %f863, 0f00000000;
	and.pred  	%p651, %p649, %p650;
	mov.b32 	%r310, %f4276;
	mov.b32 	%r1574, %f4278;
	and.b32  	%r311, %r1574, -2147483648;
	@%p651 bra 	$L__BB0_520;
	bra.uni 	$L__BB0_517;

$L__BB0_520:
	shr.s32 	%r1579, %r310, 31;
	and.b32  	%r1580, %r1579, 1078530011;
	or.b32  	%r1581, %r1580, %r311;
	mov.b32 	%f6502, %r1581;
	bra.uni 	$L__BB0_521;

$L__BB0_343:
	setp.eq.f32 	%p429, %f608, 0f7F800000;
	setp.eq.f32 	%p430, %f609, 0f7F800000;
	and.pred  	%p431, %p429, %p430;
	@%p431 bra 	$L__BB0_345;
	bra.uni 	$L__BB0_344;

$L__BB0_345:
	setp.lt.s32 	%p435, %r205, 0;
	selp.b32 	%r1152, 1075235812, 1061752795, %p435;
	or.b32  	%r1153, %r1152, %r206;
	mov.b32 	%f6452, %r1153;
	bra.uni 	$L__BB0_347;

$L__BB0_300:
	setp.eq.f32 	%p366, %f550, 0f7F800000;
	setp.eq.f32 	%p367, %f551, 0f7F800000;
	and.pred  	%p368, %p366, %p367;
	@%p368 bra 	$L__BB0_302;
	bra.uni 	$L__BB0_301;

$L__BB0_302:
	setp.lt.s32 	%p372, %r163, 0;
	selp.b32 	%r1016, 1075235812, 1061752795, %p372;
	or.b32  	%r1017, %r1016, %r164;
	mov.b32 	%f6444, %r1017;
	bra.uni 	$L__BB0_304;

$L__BB0_273:
	setp.eq.f32 	%p325, %f517, 0f7F800000;
	setp.eq.f32 	%p326, %f518, 0f7F800000;
	and.pred  	%p327, %p325, %p326;
	@%p327 bra 	$L__BB0_275;
	bra.uni 	$L__BB0_274;

$L__BB0_275:
	setp.lt.s32 	%p331, %r121, 0;
	selp.b32 	%r899, 1075235812, 1061752795, %p331;
	or.b32  	%r900, %r899, %r122;
	mov.b32 	%f6440, %r900;
	bra.uni 	$L__BB0_277;

$L__BB0_517:
	setp.eq.f32 	%p652, %f862, 0f7F800000;
	setp.eq.f32 	%p653, %f863, 0f7F800000;
	and.pred  	%p654, %p652, %p653;
	@%p654 bra 	$L__BB0_519;
	bra.uni 	$L__BB0_518;

$L__BB0_519:
	setp.lt.s32 	%p658, %r310, 0;
	selp.b32 	%r1577, 1075235812, 1061752795, %p658;
	or.b32  	%r1578, %r1577, %r311;
	mov.b32 	%f6502, %r1578;
	bra.uni 	$L__BB0_521;

$L__BB0_501:
	mov.b32 	%r1565, %f6495;
	xor.b32  	%r1566, %r1565, -2147483648;
	mov.b32 	%f4217, %r1566;
	selp.f32 	%f6497, %f4217, %f6495, %p12;
	setp.geu.f32 	%p638, %f824, 0f00000000;
	@%p638 bra 	$L__BB0_505;

	cvt.rzi.f32.f32 	%f4219, %f4144;
	setp.eq.f32 	%p639, %f4219, 0fBF800000;
	@%p639 bra 	$L__BB0_505;

	mov.f32 	%f6497, 0f7FFFFFFF;

$L__BB0_505:
	add.f32 	%f4223, %f832, 0f3F800000;
	mov.b32 	%r1569, %f4223;
	setp.lt.s32 	%p641, %r1569, 2139095040;
	@%p641 bra 	$L__BB0_510;

	setp.gtu.f32 	%p642, %f832, 0f7F800000;
	@%p642 bra 	$L__BB0_509;
	bra.uni 	$L__BB0_507;

$L__BB0_509:
	add.f32 	%f6497, %f824, 0fBF800000;
	bra.uni 	$L__BB0_510;

$L__BB0_344:
	setp.lt.s32 	%p432, %r205, 0;
	min.f32 	%f3078, %f609, %f608;
	max.f32 	%f3079, %f609, %f608;
	div.rn.f32 	%f3080, %f3078, %f3079;
	mul.rn.f32 	%f3081, %f3080, %f3080;
	mov.f32 	%f3082, 0fC0B59883;
	mov.f32 	%f3083, 0fBF52C7EA;
	fma.rn.f32 	%f3084, %f3081, %f3083, %f3082;
	mov.f32 	%f3085, 0fC0D21907;
	fma.rn.f32 	%f3086, %f3084, %f3081, %f3085;
	mul.f32 	%f3087, %f3081, %f3086;
	mul.f32 	%f3088, %f3080, %f3087;
	add.f32 	%f3089, %f3081, 0f41355DC0;
	mov.f32 	%f3090, 0f41E6BD60;
	fma.rn.f32 	%f3091, %f3089, %f3081, %f3090;
	mov.f32 	%f3092, 0f419D92C8;
	fma.rn.f32 	%f3093, %f3091, %f3081, %f3092;
	rcp.rn.f32 	%f3094, %f3093;
	fma.rn.f32 	%f3095, %f3088, %f3094, %f3080;
	mov.f32 	%f3096, 0f3FC90FDB;
	sub.f32 	%f3097, %f3096, %f3095;
	setp.gt.f32 	%p433, %f609, %f608;
	selp.f32 	%f3098, %f3097, %f3095, %p433;
	mov.f32 	%f3099, 0f40490FDB;
	sub.f32 	%f3100, %f3099, %f3098;
	selp.f32 	%f3101, %f3100, %f3098, %p432;
	mov.b32 	%r1150, %f3101;
	or.b32  	%r1151, %r206, %r1150;
	mov.b32 	%f3102, %r1151;
	add.f32 	%f3103, %f608, %f609;
	setp.le.f32 	%p434, %f3103, 0f7F800000;
	selp.f32 	%f6452, %f3102, %f3103, %p434;

$L__BB0_347:
	abs.f32 	%f614, %f603;
	setp.eq.f32 	%p436, %f614, 0f00000000;
	abs.f32 	%f615, %f604;
	setp.eq.f32 	%p437, %f615, 0f00000000;
	and.pred  	%p438, %p436, %p437;
	mov.b32 	%r207, %f603;
	mov.b32 	%r1157, %f604;
	and.b32  	%r208, %r1157, -2147483648;
	@%p438 bra 	$L__BB0_351;
	bra.uni 	$L__BB0_348;

$L__BB0_351:
	shr.s32 	%r1162, %r207, 31;
	and.b32  	%r1163, %r1162, 1078530011;
	or.b32  	%r1164, %r1163, %r208;
	mov.b32 	%f6453, %r1164;
	bra.uni 	$L__BB0_352;

$L__BB0_348:
	setp.eq.f32 	%p439, %f614, 0f7F800000;
	setp.eq.f32 	%p440, %f615, 0f7F800000;
	and.pred  	%p441, %p439, %p440;
	@%p441 bra 	$L__BB0_350;
	bra.uni 	$L__BB0_349;

$L__BB0_350:
	setp.lt.s32 	%p445, %r207, 0;
	selp.b32 	%r1160, 1075235812, 1061752795, %p445;
	or.b32  	%r1161, %r1160, %r208;
	mov.b32 	%f6453, %r1161;
	bra.uni 	$L__BB0_352;

$L__BB0_349:
	setp.lt.s32 	%p442, %r207, 0;
	min.f32 	%f3104, %f615, %f614;
	max.f32 	%f3105, %f615, %f614;
	div.rn.f32 	%f3106, %f3104, %f3105;
	mul.rn.f32 	%f3107, %f3106, %f3106;
	mov.f32 	%f3108, 0fC0B59883;
	mov.f32 	%f3109, 0fBF52C7EA;
	fma.rn.f32 	%f3110, %f3107, %f3109, %f3108;
	mov.f32 	%f3111, 0fC0D21907;
	fma.rn.f32 	%f3112, %f3110, %f3107, %f3111;
	mul.f32 	%f3113, %f3107, %f3112;
	mul.f32 	%f3114, %f3106, %f3113;
	add.f32 	%f3115, %f3107, 0f41355DC0;
	mov.f32 	%f3116, 0f41E6BD60;
	fma.rn.f32 	%f3117, %f3115, %f3107, %f3116;
	mov.f32 	%f3118, 0f419D92C8;
	fma.rn.f32 	%f3119, %f3117, %f3107, %f3118;
	rcp.rn.f32 	%f3120, %f3119;
	fma.rn.f32 	%f3121, %f3114, %f3120, %f3106;
	mov.f32 	%f3122, 0f3FC90FDB;
	sub.f32 	%f3123, %f3122, %f3121;
	setp.gt.f32 	%p443, %f615, %f614;
	selp.f32 	%f3124, %f3123, %f3121, %p443;
	mov.f32 	%f3125, 0f40490FDB;
	sub.f32 	%f3126, %f3125, %f3124;
	selp.f32 	%f3127, %f3126, %f3124, %p442;
	mov.b32 	%r1158, %f3127;
	or.b32  	%r1159, %r208, %r1158;
	mov.b32 	%f3128, %r1159;
	add.f32 	%f3129, %f614, %f615;
	setp.le.f32 	%p444, %f3129, 0f7F800000;
	selp.f32 	%f6453, %f3128, %f3129, %p444;

$L__BB0_352:
	sub.f32 	%f3130, %f6453, %f6452;
	mul.f32 	%f620, %f3130, 0f3F000000;
	add.f32 	%f3131, %f6452, %f6453;
	mul.f32 	%f621, %f3131, 0f3F000000;
	mul.f32 	%f3132, %f620, 0f3F22F983;
	cvt.rni.s32.f32 	%r2316, %f3132;
	cvt.rn.f32.s32 	%f3133, %r2316;
	mov.f32 	%f3134, 0fBFC90FDA;
	fma.rn.f32 	%f3135, %f3133, %f3134, %f620;
	mov.f32 	%f3136, 0fB3A22168;
	fma.rn.f32 	%f3137, %f3133, %f3136, %f3135;
	mov.f32 	%f3138, 0fA7C234C5;
	fma.rn.f32 	%f6454, %f3133, %f3138, %f3137;
	abs.f32 	%f623, %f620;
	setp.leu.f32 	%p446, %f623, 0f47CE4780;
	@%p446 bra 	$L__BB0_360;

	setp.eq.f32 	%p447, %f623, 0f7F800000;
	@%p447 bra 	$L__BB0_359;
	bra.uni 	$L__BB0_354;

$L__BB0_359:
	mov.f32 	%f3141, 0f00000000;
	mul.rn.f32 	%f6454, %f620, %f3141;
	bra.uni 	$L__BB0_360;

$L__BB0_301:
	setp.lt.s32 	%p369, %r163, 0;
	min.f32 	%f2821, %f551, %f550;
	max.f32 	%f2822, %f551, %f550;
	div.rn.f32 	%f2823, %f2821, %f2822;
	mul.rn.f32 	%f2824, %f2823, %f2823;
	mov.f32 	%f2825, 0fC0B59883;
	mov.f32 	%f2826, 0fBF52C7EA;
	fma.rn.f32 	%f2827, %f2824, %f2826, %f2825;
	mov.f32 	%f2828, 0fC0D21907;
	fma.rn.f32 	%f2829, %f2827, %f2824, %f2828;
	mul.f32 	%f2830, %f2824, %f2829;
	mul.f32 	%f2831, %f2823, %f2830;
	add.f32 	%f2832, %f2824, 0f41355DC0;
	mov.f32 	%f2833, 0f41E6BD60;
	fma.rn.f32 	%f2834, %f2832, %f2824, %f2833;
	mov.f32 	%f2835, 0f419D92C8;
	fma.rn.f32 	%f2836, %f2834, %f2824, %f2835;
	rcp.rn.f32 	%f2837, %f2836;
	fma.rn.f32 	%f2838, %f2831, %f2837, %f2823;
	mov.f32 	%f2839, 0f3FC90FDB;
	sub.f32 	%f2840, %f2839, %f2838;
	setp.gt.f32 	%p370, %f551, %f550;
	selp.f32 	%f2841, %f2840, %f2838, %p370;
	mov.f32 	%f2842, 0f40490FDB;
	sub.f32 	%f2843, %f2842, %f2841;
	selp.f32 	%f2844, %f2843, %f2841, %p369;
	mov.b32 	%r1014, %f2844;
	or.b32  	%r1015, %r164, %r1014;
	mov.b32 	%f2845, %r1015;
	add.f32 	%f2846, %f550, %f551;
	setp.le.f32 	%p371, %f2846, 0f7F800000;
	selp.f32 	%f6444, %f2845, %f2846, %p371;

$L__BB0_304:
	abs.f32 	%f556, %f546;
	setp.eq.f32 	%p373, %f556, 0f00000000;
	abs.f32 	%f557, %f547;
	setp.eq.f32 	%p374, %f557, 0f00000000;
	and.pred  	%p375, %p373, %p374;
	mov.b32 	%r165, %f546;
	mov.b32 	%r1021, %f547;
	and.b32  	%r166, %r1021, -2147483648;
	@%p375 bra 	$L__BB0_308;
	bra.uni 	$L__BB0_305;

$L__BB0_308:
	shr.s32 	%r1026, %r165, 31;
	and.b32  	%r1027, %r1026, 1078530011;
	or.b32  	%r1028, %r1027, %r166;
	mov.b32 	%f6445, %r1028;
	bra.uni 	$L__BB0_309;

$L__BB0_305:
	setp.eq.f32 	%p376, %f556, 0f7F800000;
	setp.eq.f32 	%p377, %f557, 0f7F800000;
	and.pred  	%p378, %p376, %p377;
	@%p378 bra 	$L__BB0_307;
	bra.uni 	$L__BB0_306;

$L__BB0_307:
	setp.lt.s32 	%p382, %r165, 0;
	selp.b32 	%r1024, 1075235812, 1061752795, %p382;
	or.b32  	%r1025, %r1024, %r166;
	mov.b32 	%f6445, %r1025;
	bra.uni 	$L__BB0_309;

$L__BB0_274:
	setp.lt.s32 	%p328, %r121, 0;
	min.f32 	%f2634, %f518, %f517;
	max.f32 	%f2635, %f518, %f517;
	div.rn.f32 	%f2636, %f2634, %f2635;
	mul.rn.f32 	%f2637, %f2636, %f2636;
	mov.f32 	%f2638, 0fC0B59883;
	mov.f32 	%f2639, 0fBF52C7EA;
	fma.rn.f32 	%f2640, %f2637, %f2639, %f2638;
	mov.f32 	%f2641, 0fC0D21907;
	fma.rn.f32 	%f2642, %f2640, %f2637, %f2641;
	mul.f32 	%f2643, %f2637, %f2642;
	mul.f32 	%f2644, %f2636, %f2643;
	add.f32 	%f2645, %f2637, 0f41355DC0;
	mov.f32 	%f2646, 0f41E6BD60;
	fma.rn.f32 	%f2647, %f2645, %f2637, %f2646;
	mov.f32 	%f2648, 0f419D92C8;
	fma.rn.f32 	%f2649, %f2647, %f2637, %f2648;
	rcp.rn.f32 	%f2650, %f2649;
	fma.rn.f32 	%f2651, %f2644, %f2650, %f2636;
	mov.f32 	%f2652, 0f3FC90FDB;
	sub.f32 	%f2653, %f2652, %f2651;
	setp.gt.f32 	%p329, %f518, %f517;
	selp.f32 	%f2654, %f2653, %f2651, %p329;
	mov.f32 	%f2655, 0f40490FDB;
	sub.f32 	%f2656, %f2655, %f2654;
	selp.f32 	%f2657, %f2656, %f2654, %p328;
	mov.b32 	%r897, %f2657;
	or.b32  	%r898, %r122, %r897;
	mov.b32 	%f2658, %r898;
	add.f32 	%f2659, %f517, %f518;
	setp.le.f32 	%p330, %f2659, 0f7F800000;
	selp.f32 	%f6440, %f2658, %f2659, %p330;

$L__BB0_277:
	abs.f32 	%f523, %f513;
	setp.eq.f32 	%p332, %f523, 0f00000000;
	abs.f32 	%f524, %f514;
	setp.eq.f32 	%p333, %f524, 0f00000000;
	and.pred  	%p334, %p332, %p333;
	mov.b32 	%r123, %f513;
	mov.b32 	%r904, %f514;
	and.b32  	%r124, %r904, -2147483648;
	@%p334 bra 	$L__BB0_281;
	bra.uni 	$L__BB0_278;

$L__BB0_281:
	shr.s32 	%r909, %r123, 31;
	and.b32  	%r910, %r909, 1078530011;
	or.b32  	%r911, %r910, %r124;
	mov.b32 	%f6441, %r911;
	bra.uni 	$L__BB0_282;

$L__BB0_278:
	setp.eq.f32 	%p335, %f523, 0f7F800000;
	setp.eq.f32 	%p336, %f524, 0f7F800000;
	and.pred  	%p337, %p335, %p336;
	@%p337 bra 	$L__BB0_280;
	bra.uni 	$L__BB0_279;

$L__BB0_280:
	setp.lt.s32 	%p341, %r123, 0;
	selp.b32 	%r907, 1075235812, 1061752795, %p341;
	or.b32  	%r908, %r907, %r124;
	mov.b32 	%f6441, %r908;
	bra.uni 	$L__BB0_282;

$L__BB0_306:
	setp.lt.s32 	%p379, %r165, 0;
	min.f32 	%f2847, %f557, %f556;
	max.f32 	%f2848, %f557, %f556;
	div.rn.f32 	%f2849, %f2847, %f2848;
	mul.rn.f32 	%f2850, %f2849, %f2849;
	mov.f32 	%f2851, 0fC0B59883;
	mov.f32 	%f2852, 0fBF52C7EA;
	fma.rn.f32 	%f2853, %f2850, %f2852, %f2851;
	mov.f32 	%f2854, 0fC0D21907;
	fma.rn.f32 	%f2855, %f2853, %f2850, %f2854;
	mul.f32 	%f2856, %f2850, %f2855;
	mul.f32 	%f2857, %f2849, %f2856;
	add.f32 	%f2858, %f2850, 0f41355DC0;
	mov.f32 	%f2859, 0f41E6BD60;
	fma.rn.f32 	%f2860, %f2858, %f2850, %f2859;
	mov.f32 	%f2861, 0f419D92C8;
	fma.rn.f32 	%f2862, %f2860, %f2850, %f2861;
	rcp.rn.f32 	%f2863, %f2862;
	fma.rn.f32 	%f2864, %f2857, %f2863, %f2849;
	mov.f32 	%f2865, 0f3FC90FDB;
	sub.f32 	%f2866, %f2865, %f2864;
	setp.gt.f32 	%p380, %f557, %f556;
	selp.f32 	%f2867, %f2866, %f2864, %p380;
	mov.f32 	%f2868, 0f40490FDB;
	sub.f32 	%f2869, %f2868, %f2867;
	selp.f32 	%f2870, %f2869, %f2867, %p379;
	mov.b32 	%r1022, %f2870;
	or.b32  	%r1023, %r166, %r1022;
	mov.b32 	%f2871, %r1023;
	add.f32 	%f2872, %f556, %f557;
	setp.le.f32 	%p381, %f2872, 0f7F800000;
	selp.f32 	%f6445, %f2871, %f2872, %p381;

$L__BB0_309:
	sub.f32 	%f2873, %f6445, %f6444;
	mul.f32 	%f562, %f2873, 0f3F000000;
	add.f32 	%f2874, %f6444, %f6445;
	mul.f32 	%f563, %f2874, 0f3F000000;
	mul.f32 	%f2875, %f562, 0f3F22F983;
	cvt.rni.s32.f32 	%r2306, %f2875;
	cvt.rn.f32.s32 	%f2876, %r2306;
	mov.f32 	%f2877, 0fBFC90FDA;
	fma.rn.f32 	%f2878, %f2876, %f2877, %f562;
	mov.f32 	%f2879, 0fB3A22168;
	fma.rn.f32 	%f2880, %f2876, %f2879, %f2878;
	mov.f32 	%f2881, 0fA7C234C5;
	fma.rn.f32 	%f6446, %f2876, %f2881, %f2880;
	abs.f32 	%f565, %f562;
	setp.leu.f32 	%p383, %f565, 0f47CE4780;
	@%p383 bra 	$L__BB0_317;

	setp.eq.f32 	%p384, %f565, 0f7F800000;
	@%p384 bra 	$L__BB0_316;
	bra.uni 	$L__BB0_311;

$L__BB0_316:
	mov.f32 	%f2884, 0f00000000;
	mul.rn.f32 	%f6446, %f562, %f2884;
	bra.uni 	$L__BB0_317;

$L__BB0_279:
	setp.lt.s32 	%p338, %r123, 0;
	min.f32 	%f2660, %f524, %f523;
	max.f32 	%f2661, %f524, %f523;
	div.rn.f32 	%f2662, %f2660, %f2661;
	mul.rn.f32 	%f2663, %f2662, %f2662;
	mov.f32 	%f2664, 0fC0B59883;
	mov.f32 	%f2665, 0fBF52C7EA;
	fma.rn.f32 	%f2666, %f2663, %f2665, %f2664;
	mov.f32 	%f2667, 0fC0D21907;
	fma.rn.f32 	%f2668, %f2666, %f2663, %f2667;
	mul.f32 	%f2669, %f2663, %f2668;
	mul.f32 	%f2670, %f2662, %f2669;
	add.f32 	%f2671, %f2663, 0f41355DC0;
	mov.f32 	%f2672, 0f41E6BD60;
	fma.rn.f32 	%f2673, %f2671, %f2663, %f2672;
	mov.f32 	%f2674, 0f419D92C8;
	fma.rn.f32 	%f2675, %f2673, %f2663, %f2674;
	rcp.rn.f32 	%f2676, %f2675;
	fma.rn.f32 	%f2677, %f2670, %f2676, %f2662;
	mov.f32 	%f2678, 0f3FC90FDB;
	sub.f32 	%f2679, %f2678, %f2677;
	setp.gt.f32 	%p339, %f524, %f523;
	selp.f32 	%f2680, %f2679, %f2677, %p339;
	mov.f32 	%f2681, 0f40490FDB;
	sub.f32 	%f2682, %f2681, %f2680;
	selp.f32 	%f2683, %f2682, %f2680, %p338;
	mov.b32 	%r905, %f2683;
	or.b32  	%r906, %r124, %r905;
	mov.b32 	%f2684, %r906;
	add.f32 	%f2685, %f523, %f524;
	setp.le.f32 	%p340, %f2685, 0f7F800000;
	selp.f32 	%f6441, %f2684, %f2685, %p340;

$L__BB0_282:
	sub.f32 	%f2686, %f6441, %f6440;
	mul.f32 	%f529, %f2686, 0f3F000000;
	add.f32 	%f2687, %f6440, %f6441;
	mul.f32 	%f530, %f2687, 0f3F000000;
	mul.f32 	%f2688, %f529, 0f3F22F983;
	cvt.rni.s32.f32 	%r2296, %f2688;
	cvt.rn.f32.s32 	%f2689, %r2296;
	mov.f32 	%f2690, 0fBFC90FDA;
	fma.rn.f32 	%f2691, %f2689, %f2690, %f529;
	mov.f32 	%f2692, 0fB3A22168;
	fma.rn.f32 	%f2693, %f2689, %f2692, %f2691;
	mov.f32 	%f2694, 0fA7C234C5;
	fma.rn.f32 	%f6442, %f2689, %f2694, %f2693;
	abs.f32 	%f532, %f529;
	setp.leu.f32 	%p342, %f532, 0f47CE4780;
	@%p342 bra 	$L__BB0_290;

	setp.eq.f32 	%p343, %f532, 0f7F800000;
	@%p343 bra 	$L__BB0_289;
	bra.uni 	$L__BB0_284;

$L__BB0_289:
	mov.f32 	%f2697, 0f00000000;
	mul.rn.f32 	%f6442, %f529, %f2697;
	bra.uni 	$L__BB0_290;

$L__BB0_438:
	setp.eq.f32 	%p556, %f742, 0f7F800000;
	setp.eq.f32 	%p557, %f743, 0f7F800000;
	and.pred  	%p558, %p556, %p557;
	@%p558 bra 	$L__BB0_440;
	bra.uni 	$L__BB0_439;

$L__BB0_440:
	setp.lt.s32 	%p562, %r248, 0;
	selp.b32 	%r1372, 1075235812, 1061752795, %p562;
	or.b32  	%r1373, %r1372, %r249;
	mov.b32 	%f6476, %r1373;
	bra.uni 	$L__BB0_442;

$L__BB0_507:
	setp.neu.f32 	%p643, %f832, 0f7F800000;
	@%p643 bra 	$L__BB0_510;

	selp.f32 	%f6497, 0f80000000, 0f00000000, %p12;

$L__BB0_510:
	setp.eq.f32 	%p644, %f824, 0f3F800000;
	selp.f32 	%f4224, 0f3F800000, %f6497, %p644;
	fma.rn.f32 	%f4225, %f830, %f4224, 0fC0000000;
	mul.f32 	%f843, %f829, %f4225;
	setp.lt.f32 	%p645, %f824, 0f3F800000;
	@%p645 bra 	$L__BB0_514;
	bra.uni 	$L__BB0_511;

$L__BB0_514:
	mul.f32 	%f4263, %f6501, 0f3F7FBE77;
	mul.f32 	%f6500, %f4263, %f6501;
	mov.f32 	%f6499, 0f3A83126F;
	mov.f32 	%f6501, %f843;
	bra.uni 	$L__BB0_515;

$L__BB0_511:
	ld.global.f32 	%f844, [%rd112+12];
	mul.f32 	%f4226, %f824, 0f4B000000;
	setp.lt.f32 	%p646, %f824, 0f00800000;
	selp.f32 	%f845, %f4226, %f824, %p646;
	selp.f32 	%f4227, 0fC1B80000, 0f00000000, %p646;
	mov.b32 	%r1570, %f845;
	add.s32 	%r1571, %r1570, -1059760811;
	and.b32  	%r1572, %r1571, -8388608;
	sub.s32 	%r1573, %r1570, %r1572;
	mov.b32 	%f4228, %r1573;
	cvt.rn.f32.s32 	%f4229, %r1572;
	mov.f32 	%f4230, 0f34000000;
	fma.rn.f32 	%f4231, %f4229, %f4230, %f4227;
	add.f32 	%f4232, %f4228, 0fBF800000;
	mov.f32 	%f4233, 0f3E1039F6;
	mov.f32 	%f4234, 0fBE055027;
	fma.rn.f32 	%f4235, %f4234, %f4232, %f4233;
	mov.f32 	%f4236, 0fBDF8CDCC;
	fma.rn.f32 	%f4237, %f4235, %f4232, %f4236;
	mov.f32 	%f4238, 0f3E0F2955;
	fma.rn.f32 	%f4239, %f4237, %f4232, %f4238;
	mov.f32 	%f4240, 0fBE2AD8B9;
	fma.rn.f32 	%f4241, %f4239, %f4232, %f4240;
	mov.f32 	%f4242, 0f3E4CED0B;
	fma.rn.f32 	%f4243, %f4241, %f4232, %f4242;
	mov.f32 	%f4244, 0fBE7FFF22;
	fma.rn.f32 	%f4245, %f4243, %f4232, %f4244;
	mov.f32 	%f4246, 0f3EAAAA78;
	fma.rn.f32 	%f4247, %f4245, %f4232, %f4246;
	fma.rn.f32 	%f4249, %f4247, %f4232, %f4141;
	mul.f32 	%f4250, %f4232, %f4249;
	fma.rn.f32 	%f4251, %f4250, %f4232, %f4232;
	mov.f32 	%f4252, 0f3F317218;
	fma.rn.f32 	%f6498, %f4231, %f4252, %f4251;
	setp.lt.u32 	%p647, %r1570, 2139095040;
	@%p647 bra 	$L__BB0_513;

	mov.f32 	%f4253, 0f7F800000;
	fma.rn.f32 	%f6498, %f845, %f4253, %f4253;

$L__BB0_513:
	setp.eq.f32 	%p648, %f845, 0f00000000;
	selp.f32 	%f4254, 0fFF800000, %f6498, %p648;
	mul.f32 	%f4255, %f828, 0f3F2AAAAB;
	mul.f32 	%f4256, %f827, %f844;
	fma.rn.f32 	%f4257, %f827, %f4255, %f4256;
	mul.f32 	%f4258, %f4257, 0f3F000000;
	fma.rn.f32 	%f4259, %f824, %f824, 0fBF800000;
	mul.f32 	%f4260, %f4259, 0f3F000000;
	sub.f32 	%f4261, %f4260, %f4254;
	mul.f32 	%f6499, %f4258, %f4261;
	mov.f32 	%f6500, %f843;

$L__BB0_515:
	add.f32 	%f4264, %f6499, %f6500;
	mul.f32 	%f6505, %f4264, %f6501;
	bra.uni 	$L__BB0_536;

$L__BB0_518:
	setp.lt.s32 	%p655, %r310, 0;
	min.f32 	%f4282, %f863, %f862;
	max.f32 	%f4283, %f863, %f862;
	div.rn.f32 	%f4284, %f4282, %f4283;
	mul.rn.f32 	%f4285, %f4284, %f4284;
	mov.f32 	%f4286, 0fC0B59883;
	mov.f32 	%f4287, 0fBF52C7EA;
	fma.rn.f32 	%f4288, %f4285, %f4287, %f4286;
	mov.f32 	%f4289, 0fC0D21907;
	fma.rn.f32 	%f4290, %f4288, %f4285, %f4289;
	mul.f32 	%f4291, %f4285, %f4290;
	mul.f32 	%f4292, %f4284, %f4291;
	add.f32 	%f4293, %f4285, 0f41355DC0;
	mov.f32 	%f4294, 0f41E6BD60;
	fma.rn.f32 	%f4295, %f4293, %f4285, %f4294;
	mov.f32 	%f4296, 0f419D92C8;
	fma.rn.f32 	%f4297, %f4295, %f4285, %f4296;
	rcp.rn.f32 	%f4298, %f4297;
	fma.rn.f32 	%f4299, %f4292, %f4298, %f4284;
	mov.f32 	%f4300, 0f3FC90FDB;
	sub.f32 	%f4301, %f4300, %f4299;
	setp.gt.f32 	%p656, %f863, %f862;
	selp.f32 	%f4302, %f4301, %f4299, %p656;
	mov.f32 	%f4303, 0f40490FDB;
	sub.f32 	%f4304, %f4303, %f4302;
	selp.f32 	%f4305, %f4304, %f4302, %p655;
	mov.b32 	%r1575, %f4305;
	or.b32  	%r1576, %r311, %r1575;
	mov.b32 	%f4306, %r1576;
	add.f32 	%f4307, %f862, %f863;
	setp.le.f32 	%p657, %f4307, 0f7F800000;
	selp.f32 	%f6502, %f4306, %f4307, %p657;

$L__BB0_521:
	abs.f32 	%f868, %f858;
	setp.eq.f32 	%p659, %f868, 0f00000000;
	abs.f32 	%f869, %f859;
	setp.eq.f32 	%p660, %f869, 0f00000000;
	and.pred  	%p661, %p659, %p660;
	mov.b32 	%r312, %f858;
	mov.b32 	%r1582, %f859;
	and.b32  	%r313, %r1582, -2147483648;
	@%p661 bra 	$L__BB0_525;
	bra.uni 	$L__BB0_522;

$L__BB0_525:
	shr.s32 	%r1587, %r312, 31;
	and.b32  	%r1588, %r1587, 1078530011;
	or.b32  	%r1589, %r1588, %r313;
	mov.b32 	%f6503, %r1589;
	bra.uni 	$L__BB0_526;

$L__BB0_522:
	setp.eq.f32 	%p662, %f868, 0f7F800000;
	setp.eq.f32 	%p663, %f869, 0f7F800000;
	and.pred  	%p664, %p662, %p663;
	@%p664 bra 	$L__BB0_524;
	bra.uni 	$L__BB0_523;

$L__BB0_524:
	setp.lt.s32 	%p668, %r312, 0;
	selp.b32 	%r1585, 1075235812, 1061752795, %p668;
	or.b32  	%r1586, %r1585, %r313;
	mov.b32 	%f6503, %r1586;
	bra.uni 	$L__BB0_526;

$L__BB0_523:
	setp.lt.s32 	%p665, %r312, 0;
	min.f32 	%f4308, %f869, %f868;
	max.f32 	%f4309, %f869, %f868;
	div.rn.f32 	%f4310, %f4308, %f4309;
	mul.rn.f32 	%f4311, %f4310, %f4310;
	mov.f32 	%f4312, 0fC0B59883;
	mov.f32 	%f4313, 0fBF52C7EA;
	fma.rn.f32 	%f4314, %f4311, %f4313, %f4312;
	mov.f32 	%f4315, 0fC0D21907;
	fma.rn.f32 	%f4316, %f4314, %f4311, %f4315;
	mul.f32 	%f4317, %f4311, %f4316;
	mul.f32 	%f4318, %f4310, %f4317;
	add.f32 	%f4319, %f4311, 0f41355DC0;
	mov.f32 	%f4320, 0f41E6BD60;
	fma.rn.f32 	%f4321, %f4319, %f4311, %f4320;
	mov.f32 	%f4322, 0f419D92C8;
	fma.rn.f32 	%f4323, %f4321, %f4311, %f4322;
	rcp.rn.f32 	%f4324, %f4323;
	fma.rn.f32 	%f4325, %f4318, %f4324, %f4310;
	mov.f32 	%f4326, 0f3FC90FDB;
	sub.f32 	%f4327, %f4326, %f4325;
	setp.gt.f32 	%p666, %f869, %f868;
	selp.f32 	%f4328, %f4327, %f4325, %p666;
	mov.f32 	%f4329, 0f40490FDB;
	sub.f32 	%f4330, %f4329, %f4328;
	selp.f32 	%f4331, %f4330, %f4328, %p665;
	mov.b32 	%r1583, %f4331;
	or.b32  	%r1584, %r313, %r1583;
	mov.b32 	%f4332, %r1584;
	add.f32 	%f4333, %f868, %f869;
	setp.le.f32 	%p667, %f4333, 0f7F800000;
	selp.f32 	%f6503, %f4332, %f4333, %p667;

$L__BB0_526:
	sub.f32 	%f4334, %f6503, %f6502;
	mul.f32 	%f874, %f4334, 0f3F000000;
	add.f32 	%f4335, %f6502, %f6503;
	mul.f32 	%f875, %f4335, 0f3F000000;
	abs.f32 	%f4336, %f874;
	setp.leu.f32 	%p669, %f4336, 0f47CE4780;
	setp.eq.f32 	%p670, %f4336, 0f7F800000;
	or.pred  	%p671, %p669, %p670;
	@%p671 bra 	$L__BB0_530;

	mov.b32 	%r1592, %f874;
	shl.b32 	%r1593, %r1592, 8;
	or.b32  	%r314, %r1593, -2147483648;
	mov.u32 	%r2337, 0;
	mov.u64 	%rd1637, __cudart_i2opi_f;
	mov.u64 	%rd1638, %rd1;
	mov.u32 	%r2338, %r2337;

$L__BB0_528:
	.pragma "nounroll";
	mov.u32 	%r316, %r2338;
	ld.global.nc.u32 	%r1596, [%rd1637];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1594, %r1596, %r314, %r316;
	madc.hi.u32     %r2338, %r1596, %r314,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1638], %r1594;
	add.s64 	%rd1638, %rd1638, 4;
	add.s64 	%rd1637, %rd1637, 4;
	add.s32 	%r2337, %r2337, 1;
	setp.ne.s32 	%p672, %r2337, 6;
	@%p672 bra 	$L__BB0_528;

	mov.u32 	%r1601, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1599, %r1601, %r314, %r316;
	madc.hi.u32     %r1600, %r1601, %r314,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1600;

$L__BB0_530:
	abs.f32 	%f4337, %f875;
	setp.leu.f32 	%p673, %f4337, 0f47CE4780;
	setp.eq.f32 	%p674, %f4337, 0f7F800000;
	or.pred  	%p675, %p673, %p674;
	@%p675 bra 	$L__BB0_534;

	mov.b32 	%r1606, %f875;
	shl.b32 	%r1607, %r1606, 8;
	or.b32  	%r319, %r1607, -2147483648;
	mov.u32 	%r2339, 0;
	mov.u64 	%rd1639, __cudart_i2opi_f;
	mov.u64 	%rd1640, %rd1;
	mov.u32 	%r2340, %r2339;

$L__BB0_532:
	.pragma "nounroll";
	mov.u32 	%r321, %r2340;
	ld.global.nc.u32 	%r1610, [%rd1639];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1608, %r1610, %r319, %r321;
	madc.hi.u32     %r2340, %r1610, %r319,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1640], %r1608;
	add.s64 	%rd1640, %rd1640, 4;
	add.s64 	%rd1639, %rd1639, 4;
	add.s32 	%r2339, %r2339, 1;
	setp.ne.s32 	%p676, %r2339, 6;
	@%p676 bra 	$L__BB0_532;

	mov.u32 	%r1615, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1613, %r1615, %r319, %r321;
	madc.hi.u32     %r1614, %r1615, %r319,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1614;

$L__BB0_534:
	sqrt.rn.f32 	%f4338, %f860;
	sqrt.rn.f32 	%f4339, %f861;
	sub.f32 	%f4340, %f4338, %f4339;
	add.f32 	%f4341, %f4338, %f4339;
	add.f32 	%f4342, %f4341, 0fBF800000;
	mov.f32 	%f4343, 0f00000000;
	max.f32 	%f4344, %f4342, %f4343;
	setp.lt.f32 	%p677, %f4340, 0f00000000;
	selp.f32 	%f4345, 0fBF800000, 0f3F800000, %p677;
	fma.rn.f32 	%f4346, %f4340, %f4345, 0fBF800000;
	max.f32 	%f4347, %f4346, %f4343;
	ld.global.f32 	%f4348, [%rd112+20];
	mul.f32 	%f4349, %f855, %f4348;
	mul.f32 	%f4350, %f4347, %f4347;
	fma.rn.f32 	%f4351, %f4344, %f4344, %f4350;
	add.f32 	%f4352, %f4351, 0f00000000;
	mul.f32 	%f6505, %f4349, %f4352;
	setp.lt.f32 	%p678, %f857, 0f3F800000;
	@%p678 bra 	$L__BB0_536;

	add.f32 	%f4353, %f857, 0fBF800000;
	ld.global.f32 	%f4354, [%rd112+16];
	mul.f32 	%f4355, %f855, %f4354;
	mul.f32 	%f4356, %f4355, 0f3F000000;
	mul.f32 	%f4357, %f4353, %f4356;
	fma.rn.f32 	%f6505, %f4353, %f4357, %f6505;

$L__BB0_536:
	mov.b32 	%f4358, %r38;
	max.f32 	%f880, %f4358, %f6505;
	ld.global.u32 	%r324, [%rd112+80];
	setp.eq.s32 	%p679, %r324, 2;
	add.u64 	%rd263, %SPL, 0;
	@%p679 bra 	$L__BB0_617;

	mov.b32 	%f881, %r2363;
	and.b16  	%rs47, %rs5, 3;
	setp.eq.s16 	%p680, %rs47, 1;
	@%p680 bra 	$L__BB0_558;

	setp.eq.s16 	%p681, %rs47, 2;
	@%p681 bra 	$L__BB0_541;

	setp.ne.s16 	%p682, %rs47, 3;
	@%p682 bra 	$L__BB0_573;

	mov.u64 	%rd1645, 0;
	mov.u64 	%rd1646, %rd1645;
	bra.uni 	$L__BB0_605;

$L__BB0_541:
	ld.global.f32 	%f882, [%rd112+8];
	div.rn.f32 	%f4362, %f825, %f6596;
	div.rn.f32 	%f883, %f4362, %f825;
	ld.global.u32 	%r325, [%rd112+12];
	cvt.rn.f32.s32 	%f884, %r325;
	mul.f32 	%f4363, %f884, 0f3F000000;
	cvt.rzi.f32.f32 	%f4364, %f4363;
	add.f32 	%f4365, %f4364, %f4364;
	sub.f32 	%f4366, %f884, %f4365;
	abs.f32 	%f885, %f4366;
	abs.f32 	%f886, %f883;
	setp.lt.f32 	%p683, %f886, 0f00800000;
	mul.f32 	%f4367, %f886, 0f4B800000;
	selp.f32 	%f4368, %f4367, %f886, %p683;
	selp.f32 	%f4369, 0fC3170000, 0fC2FE0000, %p683;
	mov.b32 	%r1618, %f4368;
	and.b32  	%r1619, %r1618, 8388607;
	or.b32  	%r1620, %r1619, 1065353216;
	mov.b32 	%f4370, %r1620;
	shr.u32 	%r1621, %r1618, 23;
	cvt.rn.f32.u32 	%f4371, %r1621;
	add.f32 	%f4372, %f4369, %f4371;
	setp.gt.f32 	%p684, %f4370, 0f3FB504F3;
	mul.f32 	%f4373, %f4370, 0f3F000000;
	add.f32 	%f4374, %f4372, 0f3F800000;
	selp.f32 	%f4375, %f4374, %f4372, %p684;
	selp.f32 	%f4376, %f4373, %f4370, %p684;
	add.f32 	%f4377, %f4376, 0fBF800000;
	add.f32 	%f4360, %f4376, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4359,%f4360;
	// end inline asm
	add.f32 	%f4378, %f4377, %f4377;
	mul.f32 	%f4379, %f4359, %f4378;
	mul.f32 	%f4380, %f4379, %f4379;
	fma.rn.f32 	%f4383, %f1502, %f4380, %f1501;
	fma.rn.f32 	%f4385, %f4383, %f4380, %f1504;
	mul.rn.f32 	%f4386, %f4385, %f4380;
	mul.rn.f32 	%f4387, %f4386, %f4379;
	sub.f32 	%f4388, %f4377, %f4379;
	add.f32 	%f4389, %f4388, %f4388;
	neg.f32 	%f4390, %f4379;
	fma.rn.f32 	%f4391, %f4390, %f4377, %f4389;
	mul.rn.f32 	%f4392, %f4359, %f4391;
	add.f32 	%f4393, %f4387, %f4379;
	sub.f32 	%f4394, %f4379, %f4393;
	add.f32 	%f4395, %f4387, %f4394;
	add.f32 	%f4396, %f4392, %f4395;
	add.f32 	%f4397, %f4393, %f4396;
	sub.f32 	%f4398, %f4393, %f4397;
	add.f32 	%f4399, %f4396, %f4398;
	mul.rn.f32 	%f4401, %f4375, %f1520;
	mul.rn.f32 	%f4403, %f4375, %f1522;
	add.f32 	%f4404, %f4401, %f4397;
	sub.f32 	%f4405, %f4401, %f4404;
	add.f32 	%f4406, %f4397, %f4405;
	add.f32 	%f4407, %f4399, %f4406;
	add.f32 	%f4408, %f4403, %f4407;
	add.f32 	%f4409, %f4404, %f4408;
	sub.f32 	%f4410, %f4404, %f4409;
	add.f32 	%f4411, %f4408, %f4410;
	abs.f32 	%f887, %f884;
	setp.gt.f32 	%p685, %f887, 0f77F684DF;
	mul.f32 	%f4412, %f884, 0f39000000;
	selp.f32 	%f4413, %f4412, %f884, %p685;
	mul.rn.f32 	%f4414, %f4413, %f4409;
	neg.f32 	%f4415, %f4414;
	fma.rn.f32 	%f4416, %f4413, %f4409, %f4415;
	fma.rn.f32 	%f4417, %f4413, %f4411, %f4416;
	mov.f32 	%f4418, 0f00000000;
	fma.rn.f32 	%f4419, %f4418, %f4409, %f4417;
	add.rn.f32 	%f4420, %f4414, %f4419;
	neg.f32 	%f4421, %f4420;
	add.rn.f32 	%f4422, %f4414, %f4421;
	add.rn.f32 	%f4423, %f4422, %f4419;
	mov.b32 	%r1622, %f4420;
	setp.eq.s32 	%p686, %r1622, 1118925336;
	add.s32 	%r1623, %r1622, -1;
	mov.b32 	%f4424, %r1623;
	add.f32 	%f4425, %f4423, 0f37000000;
	selp.f32 	%f888, %f4425, %f4423, %p686;
	selp.f32 	%f4426, %f4424, %f4420, %p686;
	mul.rn.f32 	%f4428, %f4426, %f1538;
	cvt.rzi.f32.f32 	%f4429, %f4428;
	abs.f32 	%f4430, %f4429;
	setp.gt.f32 	%p687, %f4430, 0f42FC0000;
	mov.b32 	%r1624, %f4429;
	and.b32  	%r1625, %r1624, -2147483648;
	or.b32  	%r1626, %r1625, 1123811328;
	mov.b32 	%f4431, %r1626;
	selp.f32 	%f4432, %f4431, %f4429, %p687;
	fma.rn.f32 	%f4434, %f4432, %f1544, %f4426;
	fma.rn.f32 	%f4436, %f4432, %f1546, %f4434;
	mul.f32 	%f4437, %f4436, 0f3FB8AA3B;
	add.f32 	%f4438, %f4432, 0f4B40007F;
	mov.b32 	%r1627, %f4438;
	shl.b32 	%r1628, %r1627, 23;
	mov.b32 	%f4439, %r1628;
	ex2.approx.ftz.f32 	%f4440, %f4437;
	mul.f32 	%f889, %f4440, %f4439;
	setp.eq.f32 	%p688, %f889, 0f7F800000;
	mov.f32 	%f6506, 0f7F800000;
	@%p688 bra 	$L__BB0_543;

	fma.rn.f32 	%f6506, %f889, %f888, %f889;

$L__BB0_543:
	setp.lt.f32 	%p689, %f883, 0f00000000;
	setp.eq.f32 	%p690, %f885, 0f3F800000;
	and.pred  	%p13, %p689, %p690;
	setp.eq.f32 	%p691, %f883, 0f00000000;
	@%p691 bra 	$L__BB0_547;
	bra.uni 	$L__BB0_544;

$L__BB0_547:
	add.f32 	%f4444, %f883, %f883;
	mov.b32 	%r1631, %f4444;
	selp.b32 	%r1632, %r1631, 0, %p690;
	or.b32  	%r1633, %r1632, 2139095040;
	setp.lt.s32 	%p695, %r325, 0;
	selp.b32 	%r1634, %r1633, %r1632, %p695;
	mov.b32 	%f6508, %r1634;
	bra.uni 	$L__BB0_548;

$L__BB0_558:
	ld.global.u64 	%rd1061, [%rd112+24];
	mul.wide.u32 	%rd1062, %r32, 16;
	add.s64 	%rd1063, %rd1061, %rd1062;
	ld.f32 	%f4488, [%rd1063+8];
	mul.f32 	%f4489, %f881, 0f3F7FBE77;
	fma.rn.f32 	%f916, %f4489, %f881, 0f3A83126F;
	mul.f32 	%f4490, %f6596, %f6593;
	sub.f32 	%f917, %f4490, %f823;
	ld.global.f32 	%f4491, [%rd112+16];
	mul.f32 	%f4492, %f4491, 0f3F2AAAAB;
	ld.global.f32 	%f4493, [%rd112+12];
	mul.f32 	%f4494, %f4488, %f4493;
	fma.rn.f32 	%f918, %f4488, %f4492, %f4494;
	mul.f32 	%f4495, %f6594, %f6594;
	fma.rn.f32 	%f919, %f6596, %f6596, %f4495;
	mul.f32 	%f4496, %f6594, %f6593;
	fma.rn.f32 	%f920, %f6596, %f6595, %f4496;
	mul.f32 	%f4497, %f6593, %f6593;
	fma.rn.f32 	%f921, %f6595, %f6595, %f4497;
	mul.f32 	%f922, %f4488, %f4491;
	mov.f32 	%f4498, 0fBF000000;
	cvt.rzi.f32.f32 	%f4499, %f4498;
	add.f32 	%f4500, %f4499, %f4499;
	mov.f32 	%f4501, 0fBF800000;
	sub.f32 	%f4502, %f4501, %f4500;
	abs.f32 	%f923, %f4502;
	abs.f32 	%f924, %f917;
	setp.lt.f32 	%p710, %f924, 0f00800000;
	mul.f32 	%f4503, %f924, 0f4B800000;
	selp.f32 	%f4504, %f4503, %f924, %p710;
	selp.f32 	%f4505, 0fC3170000, 0fC2FE0000, %p710;
	mov.b32 	%r1647, %f4504;
	and.b32  	%r1648, %r1647, 8388607;
	or.b32  	%r1649, %r1648, 1065353216;
	mov.b32 	%f4506, %r1649;
	shr.u32 	%r1650, %r1647, 23;
	cvt.rn.f32.u32 	%f4507, %r1650;
	add.f32 	%f4508, %f4505, %f4507;
	setp.gt.f32 	%p711, %f4506, 0f3FB504F3;
	mul.f32 	%f4509, %f4506, 0f3F000000;
	add.f32 	%f4510, %f4508, 0f3F800000;
	selp.f32 	%f4511, %f4510, %f4508, %p711;
	selp.f32 	%f4512, %f4509, %f4506, %p711;
	add.f32 	%f4513, %f4512, 0fBF800000;
	add.f32 	%f4486, %f4512, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4485,%f4486;
	// end inline asm
	add.f32 	%f4514, %f4513, %f4513;
	mul.f32 	%f4515, %f4485, %f4514;
	mul.f32 	%f4516, %f4515, %f4515;
	fma.rn.f32 	%f4519, %f1502, %f4516, %f1501;
	fma.rn.f32 	%f4521, %f4519, %f4516, %f1504;
	mul.rn.f32 	%f4522, %f4521, %f4516;
	mul.rn.f32 	%f4523, %f4522, %f4515;
	sub.f32 	%f4524, %f4513, %f4515;
	add.f32 	%f4525, %f4524, %f4524;
	neg.f32 	%f4526, %f4515;
	fma.rn.f32 	%f4527, %f4526, %f4513, %f4525;
	mul.rn.f32 	%f4528, %f4485, %f4527;
	add.f32 	%f4529, %f4523, %f4515;
	sub.f32 	%f4530, %f4515, %f4529;
	add.f32 	%f4531, %f4523, %f4530;
	add.f32 	%f4532, %f4528, %f4531;
	add.f32 	%f4533, %f4529, %f4532;
	sub.f32 	%f4534, %f4529, %f4533;
	add.f32 	%f4535, %f4532, %f4534;
	mul.rn.f32 	%f4537, %f4511, %f1520;
	mul.rn.f32 	%f4539, %f4511, %f1522;
	add.f32 	%f4540, %f4537, %f4533;
	sub.f32 	%f4541, %f4537, %f4540;
	add.f32 	%f4542, %f4533, %f4541;
	add.f32 	%f4543, %f4535, %f4542;
	add.f32 	%f4544, %f4539, %f4543;
	add.f32 	%f4545, %f4540, %f4544;
	sub.f32 	%f4546, %f4540, %f4545;
	add.f32 	%f4547, %f4544, %f4546;
	mul.rn.f32 	%f4548, %f4501, %f4545;
	neg.f32 	%f4549, %f4548;
	fma.rn.f32 	%f4550, %f4501, %f4545, %f4549;
	fma.rn.f32 	%f4551, %f4501, %f4547, %f4550;
	mov.f32 	%f4552, 0f00000000;
	fma.rn.f32 	%f4553, %f4552, %f4545, %f4551;
	add.rn.f32 	%f4554, %f4548, %f4553;
	neg.f32 	%f4555, %f4554;
	add.rn.f32 	%f4556, %f4548, %f4555;
	add.rn.f32 	%f4557, %f4556, %f4553;
	mov.b32 	%r1651, %f4554;
	setp.eq.s32 	%p712, %r1651, 1118925336;
	add.s32 	%r1652, %r1651, -1;
	mov.b32 	%f4558, %r1652;
	add.f32 	%f4559, %f4557, 0f37000000;
	selp.f32 	%f925, %f4559, %f4557, %p712;
	selp.f32 	%f4560, %f4558, %f4554, %p712;
	mul.rn.f32 	%f4562, %f4560, %f1538;
	cvt.rzi.f32.f32 	%f4563, %f4562;
	abs.f32 	%f4564, %f4563;
	setp.gt.f32 	%p713, %f4564, 0f42FC0000;
	mov.b32 	%r1653, %f4563;
	and.b32  	%r1654, %r1653, -2147483648;
	or.b32  	%r1655, %r1654, 1123811328;
	mov.b32 	%f4565, %r1655;
	selp.f32 	%f4566, %f4565, %f4563, %p713;
	fma.rn.f32 	%f4568, %f4566, %f1544, %f4560;
	fma.rn.f32 	%f4570, %f4566, %f1546, %f4568;
	mul.f32 	%f4571, %f4570, 0f3FB8AA3B;
	add.f32 	%f4572, %f4566, 0f4B40007F;
	mov.b32 	%r1656, %f4572;
	shl.b32 	%r1657, %r1656, 23;
	mov.b32 	%f4573, %r1657;
	ex2.approx.ftz.f32 	%f4574, %f4571;
	mul.f32 	%f926, %f4574, %f4573;
	setp.eq.f32 	%p714, %f926, 0f7F800000;
	mov.f32 	%f6513, 0f7F800000;
	@%p714 bra 	$L__BB0_560;

	fma.rn.f32 	%f6513, %f926, %f925, %f926;

$L__BB0_560:
	setp.lt.f32 	%p715, %f917, 0f00000000;
	setp.eq.f32 	%p716, %f923, 0f3F800000;
	and.pred  	%p14, %p715, %p716;
	setp.eq.f32 	%p717, %f917, 0f00000000;
	@%p717 bra 	$L__BB0_564;
	bra.uni 	$L__BB0_561;

$L__BB0_564:
	add.f32 	%f4579, %f917, %f917;
	mov.b32 	%r1660, %f4579;
	or.b32  	%r1661, %r1660, 2139095040;
	mov.b32 	%f4580, %r1661;
	selp.f32 	%f6515, %f4580, 0f7F800000, %p716;
	bra.uni 	$L__BB0_565;

$L__BB0_573:
	ld.global.u64 	%rd1069, [%rd112+24];
	mul.wide.u32 	%rd1070, %r32, 16;
	add.s64 	%rd1071, %rd1069, %rd1070;
	ld.f32 	%f962, [%rd1071+8];
	mul.f32 	%f4609, %f6596, %f6593;
	sub.f32 	%f963, %f4609, %f823;
	ld.local.v4.f32 	{%f6596, %f4611, %f4612, %f4613}, [%rd574];
	add.f32 	%f4615, %f4613, %f6596;
	mul.f32 	%f965, %f4615, 0f3F000000;
	sub.f32 	%f4616, %f6596, %f4613;
	mul.f32 	%f4617, %f4616, 0f3F000000;
	add.f32 	%f4620, %f4611, %f4612;
	mul.f32 	%f4621, %f4620, 0f3F000000;
	sub.f32 	%f4622, %f4611, %f4612;
	mul.f32 	%f966, %f4622, 0f3F000000;
	mul.f32 	%f4623, %f966, %f966;
	fma.rn.f32 	%f4624, %f965, %f965, %f4623;
	sqrt.rn.f32 	%f4625, %f4624;
	mul.f32 	%f4626, %f4621, %f4621;
	fma.rn.f32 	%f4627, %f4617, %f4617, %f4626;
	sqrt.rn.f32 	%f4628, %f4627;
	add.f32 	%f967, %f4625, %f4628;
	sub.f32 	%f968, %f4625, %f4628;
	abs.f32 	%f969, %f4617;
	abs.f32 	%f970, %f4621;
	setp.eq.f32 	%p726, %f969, 0f00000000;
	setp.eq.f32 	%p727, %f970, 0f00000000;
	and.pred  	%p728, %p726, %p727;
	mov.b32 	%r326, %f4617;
	mov.b32 	%r1668, %f4621;
	and.b32  	%r327, %r1668, -2147483648;
	@%p728 bra 	$L__BB0_577;
	bra.uni 	$L__BB0_574;

$L__BB0_577:
	shr.s32 	%r1673, %r326, 31;
	and.b32  	%r1674, %r1673, 1078530011;
	or.b32  	%r1675, %r1674, %r327;
	mov.b32 	%f6524, %r1675;
	bra.uni 	$L__BB0_578;

$L__BB0_574:
	setp.eq.f32 	%p729, %f969, 0f7F800000;
	setp.eq.f32 	%p730, %f970, 0f7F800000;
	and.pred  	%p731, %p729, %p730;
	@%p731 bra 	$L__BB0_576;
	bra.uni 	$L__BB0_575;

$L__BB0_576:
	setp.lt.s32 	%p735, %r326, 0;
	selp.b32 	%r1671, 1075235812, 1061752795, %p735;
	or.b32  	%r1672, %r1671, %r327;
	mov.b32 	%f6524, %r1672;
	bra.uni 	$L__BB0_578;

$L__BB0_354:
	mov.b32 	%r210, %f620;
	bfe.u32 	%r1167, %r210, 23, 8;
	add.s32 	%r211, %r1167, -128;
	shl.b32 	%r1168, %r210, 8;
	or.b32  	%r212, %r1168, -2147483648;
	shr.u32 	%r213, %r211, 5;
	mov.u32 	%r2312, 0;
	mov.u64 	%rd1609, __cudart_i2opi_f;
	mov.u64 	%rd1610, %rd1;
	mov.u32 	%r2313, %r2312;

$L__BB0_355:
	.pragma "nounroll";
	mov.u32 	%r215, %r2313;
	ld.global.nc.u32 	%r1171, [%rd1609];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1169, %r1171, %r212, %r215;
	madc.hi.u32     %r2313, %r1171, %r212,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1610], %r1169;
	add.s64 	%rd1610, %rd1610, 4;
	add.s64 	%rd1609, %rd1609, 4;
	add.s32 	%r2312, %r2312, 1;
	setp.ne.s32 	%p448, %r2312, 6;
	@%p448 bra 	$L__BB0_355;

	mov.u32 	%r1176, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1174, %r1176, %r212, %r215;
	madc.hi.u32     %r1175, %r1176, %r212,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1175;
	mov.u32 	%r1179, 4;
	sub.s32 	%r218, %r1179, %r213;
	mov.u32 	%r1180, 6;
	sub.s32 	%r1181, %r1180, %r213;
	mul.wide.s32 	%rd943, %r1181, 4;
	add.s64 	%rd944, %rd1, %rd943;
	ld.local.u32 	%r2314, [%rd944];
	ld.local.u32 	%r2315, [%rd944+-4];
	and.b32  	%r221, %r211, 31;
	setp.eq.s32 	%p449, %r221, 0;
	@%p449 bra 	$L__BB0_358;

	mov.u32 	%r1182, 32;
	sub.s32 	%r1183, %r1182, %r221;
	shr.u32 	%r1184, %r2315, %r1183;
	shl.b32 	%r1185, %r2314, %r221;
	add.s32 	%r2314, %r1184, %r1185;
	mul.wide.s32 	%rd945, %r218, 4;
	add.s64 	%rd946, %rd1, %rd945;
	ld.local.u32 	%r1186, [%rd946];
	shr.u32 	%r1187, %r1186, %r1183;
	shl.b32 	%r1188, %r2315, %r221;
	add.s32 	%r2315, %r1187, %r1188;

$L__BB0_358:
	and.b32  	%r1189, %r210, -2147483648;
	shr.u32 	%r1190, %r2315, 30;
	shl.b32 	%r1191, %r2314, 2;
	or.b32  	%r1192, %r1190, %r1191;
	shr.u32 	%r1193, %r1192, 31;
	shr.u32 	%r1194, %r2314, 30;
	add.s32 	%r1195, %r1193, %r1194;
	neg.s32 	%r1196, %r1195;
	setp.eq.s32 	%p450, %r1189, 0;
	selp.b32 	%r2316, %r1195, %r1196, %p450;
	setp.ne.s32 	%p451, %r1193, 0;
	xor.b32  	%r1197, %r1189, -2147483648;
	selp.b32 	%r1198, %r1197, %r1189, %p451;
	selp.b32 	%r1199, -1, 0, %p451;
	xor.b32  	%r1200, %r1192, %r1199;
	shl.b32 	%r1201, %r2315, 2;
	xor.b32  	%r1202, %r1201, %r1199;
	cvt.u64.u32 	%rd947, %r1200;
	cvt.u64.u32 	%rd948, %r1202;
	bfi.b64 	%rd949, %rd947, %rd948, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd949;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3139, %fd10;
	setp.eq.s32 	%p452, %r1198, 0;
	neg.f32 	%f3140, %f3139;
	selp.f32 	%f6454, %f3139, %f3140, %p452;

$L__BB0_360:
	mul.f32 	%f3142, %f621, 0f3F22F983;
	cvt.rni.s32.f32 	%r2321, %f3142;
	cvt.rn.f32.s32 	%f3143, %r2321;
	fma.rn.f32 	%f3145, %f3143, %f3134, %f621;
	fma.rn.f32 	%f3147, %f3143, %f3136, %f3145;
	fma.rn.f32 	%f6455, %f3143, %f3138, %f3147;
	abs.f32 	%f628, %f621;
	setp.leu.f32 	%p453, %f628, 0f47CE4780;
	@%p453 bra 	$L__BB0_368;

	setp.eq.f32 	%p454, %f628, 0f7F800000;
	@%p454 bra 	$L__BB0_367;
	bra.uni 	$L__BB0_362;

$L__BB0_367:
	mov.f32 	%f3151, 0f00000000;
	mul.rn.f32 	%f6455, %f621, %f3151;
	bra.uni 	$L__BB0_368;

$L__BB0_362:
	mov.b32 	%r229, %f621;
	bfe.u32 	%r1205, %r229, 23, 8;
	add.s32 	%r230, %r1205, -128;
	shl.b32 	%r1206, %r229, 8;
	or.b32  	%r231, %r1206, -2147483648;
	shr.u32 	%r232, %r230, 5;
	mov.u32 	%r2317, 0;
	mov.u64 	%rd1611, __cudart_i2opi_f;
	mov.u64 	%rd1612, %rd1;
	mov.u32 	%r2318, %r2317;

$L__BB0_363:
	.pragma "nounroll";
	mov.u32 	%r234, %r2318;
	ld.global.nc.u32 	%r1209, [%rd1611];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1207, %r1209, %r231, %r234;
	madc.hi.u32     %r2318, %r1209, %r231,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1612], %r1207;
	add.s64 	%rd1612, %rd1612, 4;
	add.s64 	%rd1611, %rd1611, 4;
	add.s32 	%r2317, %r2317, 1;
	setp.ne.s32 	%p455, %r2317, 6;
	@%p455 bra 	$L__BB0_363;

	mov.u32 	%r1214, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1212, %r1214, %r231, %r234;
	madc.hi.u32     %r1213, %r1214, %r231,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1213;
	mov.u32 	%r1217, 4;
	sub.s32 	%r237, %r1217, %r232;
	mov.u32 	%r1218, 6;
	sub.s32 	%r1219, %r1218, %r232;
	mul.wide.s32 	%rd951, %r1219, 4;
	add.s64 	%rd952, %rd1, %rd951;
	ld.local.u32 	%r2319, [%rd952];
	ld.local.u32 	%r2320, [%rd952+-4];
	and.b32  	%r240, %r230, 31;
	setp.eq.s32 	%p456, %r240, 0;
	@%p456 bra 	$L__BB0_366;

	mov.u32 	%r1220, 32;
	sub.s32 	%r1221, %r1220, %r240;
	shr.u32 	%r1222, %r2320, %r1221;
	shl.b32 	%r1223, %r2319, %r240;
	add.s32 	%r2319, %r1222, %r1223;
	mul.wide.s32 	%rd953, %r237, 4;
	add.s64 	%rd954, %rd1, %rd953;
	ld.local.u32 	%r1224, [%rd954];
	shr.u32 	%r1225, %r1224, %r1221;
	shl.b32 	%r1226, %r2320, %r240;
	add.s32 	%r2320, %r1225, %r1226;

$L__BB0_366:
	and.b32  	%r1227, %r229, -2147483648;
	shr.u32 	%r1228, %r2320, 30;
	shl.b32 	%r1229, %r2319, 2;
	or.b32  	%r1230, %r1228, %r1229;
	shr.u32 	%r1231, %r1230, 31;
	shr.u32 	%r1232, %r2319, 30;
	add.s32 	%r1233, %r1231, %r1232;
	neg.s32 	%r1234, %r1233;
	setp.eq.s32 	%p457, %r1227, 0;
	selp.b32 	%r2321, %r1233, %r1234, %p457;
	setp.ne.s32 	%p458, %r1231, 0;
	xor.b32  	%r1235, %r1227, -2147483648;
	selp.b32 	%r1236, %r1235, %r1227, %p458;
	selp.b32 	%r1237, -1, 0, %p458;
	xor.b32  	%r1238, %r1230, %r1237;
	shl.b32 	%r1239, %r2320, 2;
	xor.b32  	%r1240, %r1239, %r1237;
	cvt.u64.u32 	%rd955, %r1238;
	cvt.u64.u32 	%rd956, %r1240;
	bfi.b64 	%rd957, %rd955, %rd956, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd957;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3149, %fd12;
	setp.eq.s32 	%p459, %r1236, 0;
	neg.f32 	%f3150, %f3149;
	selp.f32 	%f6455, %f3149, %f3150, %p459;

$L__BB0_368:
	mov.f32 	%f6280, 0f3F800000;
	mul.f32 	%f3152, %f6454, %f6454;
	mov.f32 	%f3153, 0fBAB607ED;
	mov.f32 	%f3154, 0f37CBAC00;
	fma.rn.f32 	%f3155, %f3154, %f3152, %f3153;
	mov.f32 	%f3156, 0f3D2AAABB;
	fma.rn.f32 	%f3157, %f3155, %f3152, %f3156;
	mov.f32 	%f3158, 0fBEFFFFFF;
	fma.rn.f32 	%f3159, %f3157, %f3152, %f3158;
	fma.rn.f32 	%f3161, %f3159, %f3152, %f6280;
	mov.f32 	%f3162, 0f3C0885E4;
	mov.f32 	%f3163, 0fB94D4153;
	fma.rn.f32 	%f3164, %f3163, %f3152, %f3162;
	mov.f32 	%f3165, 0fBE2AAAA8;
	fma.rn.f32 	%f3166, %f3164, %f3152, %f3165;
	mov.f32 	%f3167, 0f00000000;
	fma.rn.f32 	%f3168, %f3152, %f6454, %f3167;
	fma.rn.f32 	%f3169, %f3166, %f3168, %f6454;
	and.b32  	%r1241, %r2316, 1;
	setp.eq.b32 	%p460, %r1241, 1;
	selp.f32 	%f3170, %f3161, %f3169, %p460;
	selp.f32 	%f3171, %f3169, %f3161, %p460;
	neg.f32 	%f3172, %f3170;
	and.b32  	%r1242, %r2316, 2;
	setp.eq.s32 	%p461, %r1242, 0;
	selp.f32 	%f3173, %f3170, %f3172, %p461;
	neg.f32 	%f3174, %f3171;
	add.s32 	%r1243, %r2316, 1;
	and.b32  	%r1244, %r1243, 2;
	setp.eq.s32 	%p462, %r1244, 0;
	selp.f32 	%f3175, %f3171, %f3174, %p462;
	mul.f32 	%f3176, %f6455, %f6455;
	fma.rn.f32 	%f3177, %f3154, %f3176, %f3153;
	fma.rn.f32 	%f3178, %f3177, %f3176, %f3156;
	fma.rn.f32 	%f3179, %f3178, %f3176, %f3158;
	fma.rn.f32 	%f3180, %f3179, %f3176, %f6280;
	fma.rn.f32 	%f3181, %f3176, %f6455, %f3167;
	fma.rn.f32 	%f3182, %f3163, %f3176, %f3162;
	fma.rn.f32 	%f3183, %f3182, %f3176, %f3165;
	fma.rn.f32 	%f3184, %f3183, %f3181, %f6455;
	and.b32  	%r1245, %r2321, 1;
	setp.eq.b32 	%p463, %r1245, 1;
	selp.f32 	%f3185, %f3180, %f3184, %p463;
	selp.f32 	%f3186, %f3184, %f3180, %p463;
	and.b32  	%r1246, %r2321, 2;
	setp.eq.s32 	%p464, %r1246, 0;
	neg.f32 	%f3187, %f3185;
	selp.f32 	%f3188, %f3185, %f3187, %p464;
	add.s32 	%r1247, %r2321, 1;
	and.b32  	%r1248, %r1247, 2;
	setp.eq.s32 	%p465, %r1248, 0;
	neg.f32 	%f3189, %f3186;
	selp.f32 	%f3190, %f3186, %f3189, %p465;
	mov.b32 	%r1249, %f3190;
	neg.f32 	%f3191, %f3188;
	mov.b32 	%r1250, %f3188;
	cvt.u64.u32 	%rd958, %r1250;
	cvt.u64.u32 	%rd959, %r1249;
	bfi.b64 	%rd184, %rd958, %rd959, 32, 32;
	mov.b32 	%r1251, %f3191;
	cvt.u64.u32 	%rd960, %r1251;
	bfi.b64 	%rd185, %rd959, %rd960, 32, 32;
	mul.f32 	%f3192, %f606, %f3173;
	mov.b32 	%r1252, %f3192;
	cvt.u64.u32 	%rd961, %r1252;
	mov.b32 	%r1253, %f3175;
	cvt.u64.u32 	%rd962, %r1253;
	bfi.b64 	%rd186, %rd961, %rd962, 32, 32;
	neg.f32 	%f3193, %f3173;
	mov.b32 	%r1254, %f3193;
	mul.f32 	%f3194, %f606, %f3175;
	mov.b32 	%r1255, %f3194;
	cvt.u64.u32 	%rd963, %r1255;
	cvt.u64.u32 	%rd964, %r1254;
	bfi.b64 	%rd187, %rd963, %rd964, 32, 32;
	mul.f32 	%f632, %f605, %f605;
	add.f32 	%f3195, %f632, 0f00000000;
	mul.f32 	%f633, %f607, %f607;
	add.f32 	%f634, %f3195, %f633;
	ld.global.f32 	%f635, [%rd112+44];
	neg.f32 	%f3196, %f6475;
	max.f32 	%f3197, %f3196, %f3167;
	mul.f32 	%f636, %f600, %f3197;
	abs.f32 	%f637, %f636;
	setp.ltu.f32 	%p466, %f637, 0f3F800000;
	@%p466 bra 	$L__BB0_370;
	bra.uni 	$L__BB0_369;

$L__BB0_370:
	mul.f32 	%f3219, %f636, %f636;
	mov.f32 	%f3220, 0f394FFF49;
	mov.f32 	%f3221, 0f363D0ADA;
	fma.rn.f32 	%f3222, %f3221, %f3219, %f3220;
	mov.f32 	%f3223, 0f3C08889A;
	fma.rn.f32 	%f3224, %f3222, %f3219, %f3223;
	mov.f32 	%f3225, 0f3E2AAAAB;
	fma.rn.f32 	%f3226, %f3224, %f3219, %f3225;
	mul.f32 	%f3227, %f3219, %f3226;
	fma.rn.f32 	%f6456, %f3227, %f636, %f636;
	bra.uni 	$L__BB0_371;

$L__BB0_369:
	mul.rn.f32 	%f3199, %f637, %f1538;
	cvt.rzi.f32.f32 	%f3200, %f3199;
	abs.f32 	%f3201, %f3200;
	setp.gt.f32 	%p467, %f3201, 0f42FC0000;
	mov.b32 	%r1256, %f3200;
	and.b32  	%r1257, %r1256, -2147483648;
	or.b32  	%r1258, %r1257, 1123811328;
	mov.b32 	%f3202, %r1258;
	selp.f32 	%f3203, %f3202, %f3200, %p467;
	fma.rn.f32 	%f3205, %f3203, %f1544, %f637;
	fma.rn.f32 	%f3207, %f3203, %f1546, %f3205;
	mul.f32 	%f3208, %f3207, 0f3FB8AA3B;
	add.f32 	%f3209, %f3203, 0f4B40007D;
	mov.b32 	%r1259, %f3209;
	shl.b32 	%r1260, %r1259, 23;
	mov.b32 	%f3210, %r1260;
	ex2.approx.ftz.f32 	%f3211, %f3208;
	mul.f32 	%f3212, %f3211, %f3210;
	mov.f32 	%f3213, 0f3E000000;
	div.approx.f32 	%f3214, %f3213, %f3212;
	neg.f32 	%f3215, %f3214;
	fma.rn.f32 	%f3217, %f1485, %f3212, %f3215;
	setp.ge.f32 	%p468, %f637, 0f42B40000;
	selp.f32 	%f3218, 0f7F800000, %f3217, %p468;
	mov.b32 	%r1261, %f3218;
	mov.b32 	%r1262, %f636;
	and.b32  	%r1263, %r1262, -2147483648;
	or.b32  	%r1264, %r1263, %r1261;
	mov.b32 	%f6456, %r1264;

$L__BB0_371:
	add.f32 	%f3231, %f6456, 0f3727C5AC;
	mul.f32 	%f641, %f635, %f3231;
	ld.global.f32 	%f642, [%rd112+40];
	mov.f32 	%f3232, 0fBF000000;
	cvt.rzi.f32.f32 	%f3233, %f3232;
	add.f32 	%f3234, %f3233, %f3233;
	mov.f32 	%f3235, 0fBF800000;
	sub.f32 	%f3236, %f3235, %f3234;
	abs.f32 	%f643, %f3236;
	mul.f32 	%f644, %f605, %f607;
	abs.f32 	%f645, %f644;
	setp.lt.f32 	%p469, %f645, 0f00800000;
	mul.f32 	%f3237, %f645, 0f4B800000;
	selp.f32 	%f3238, %f3237, %f645, %p469;
	selp.f32 	%f3239, 0fC3170000, 0fC2FE0000, %p469;
	mov.b32 	%r1265, %f3238;
	and.b32  	%r1266, %r1265, 8388607;
	or.b32  	%r1267, %r1266, 1065353216;
	mov.b32 	%f3240, %r1267;
	shr.u32 	%r1268, %r1265, 23;
	cvt.rn.f32.u32 	%f3241, %r1268;
	add.f32 	%f3242, %f3239, %f3241;
	setp.gt.f32 	%p470, %f3240, 0f3FB504F3;
	mul.f32 	%f3243, %f3240, 0f3F000000;
	add.f32 	%f3244, %f3242, 0f3F800000;
	selp.f32 	%f3245, %f3244, %f3242, %p470;
	selp.f32 	%f3246, %f3243, %f3240, %p470;
	add.f32 	%f3247, %f3246, 0fBF800000;
	add.f32 	%f3229, %f3246, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3228,%f3229;
	// end inline asm
	add.f32 	%f3248, %f3247, %f3247;
	mul.f32 	%f3249, %f3228, %f3248;
	mul.f32 	%f3250, %f3249, %f3249;
	fma.rn.f32 	%f3253, %f1502, %f3250, %f1501;
	fma.rn.f32 	%f3255, %f3253, %f3250, %f1504;
	mul.rn.f32 	%f3256, %f3255, %f3250;
	mul.rn.f32 	%f3257, %f3256, %f3249;
	sub.f32 	%f3258, %f3247, %f3249;
	add.f32 	%f3259, %f3258, %f3258;
	neg.f32 	%f3260, %f3249;
	fma.rn.f32 	%f3261, %f3260, %f3247, %f3259;
	mul.rn.f32 	%f3262, %f3228, %f3261;
	add.f32 	%f3263, %f3257, %f3249;
	sub.f32 	%f3264, %f3249, %f3263;
	add.f32 	%f3265, %f3257, %f3264;
	add.f32 	%f3266, %f3262, %f3265;
	add.f32 	%f3267, %f3263, %f3266;
	sub.f32 	%f3268, %f3263, %f3267;
	add.f32 	%f3269, %f3266, %f3268;
	mul.rn.f32 	%f3271, %f3245, %f1520;
	mul.rn.f32 	%f3273, %f3245, %f1522;
	add.f32 	%f3274, %f3271, %f3267;
	sub.f32 	%f3275, %f3271, %f3274;
	add.f32 	%f3276, %f3267, %f3275;
	add.f32 	%f3277, %f3269, %f3276;
	add.f32 	%f3278, %f3273, %f3277;
	add.f32 	%f646, %f3274, %f3278;
	sub.f32 	%f3279, %f3274, %f646;
	add.f32 	%f647, %f3278, %f3279;
	mul.rn.f32 	%f3280, %f3235, %f646;
	neg.f32 	%f3281, %f3280;
	fma.rn.f32 	%f3282, %f3235, %f646, %f3281;
	fma.rn.f32 	%f3283, %f3235, %f647, %f3282;
	fma.rn.f32 	%f3285, %f3167, %f646, %f3283;
	add.rn.f32 	%f3286, %f3280, %f3285;
	neg.f32 	%f3287, %f3286;
	add.rn.f32 	%f3288, %f3280, %f3287;
	add.rn.f32 	%f3289, %f3288, %f3285;
	mov.b32 	%r1269, %f3286;
	setp.eq.s32 	%p471, %r1269, 1118925336;
	add.s32 	%r1270, %r1269, -1;
	mov.b32 	%f3290, %r1270;
	add.f32 	%f3291, %f3289, 0f37000000;
	selp.f32 	%f648, %f3291, %f3289, %p471;
	selp.f32 	%f3292, %f3290, %f3286, %p471;
	mul.rn.f32 	%f3294, %f3292, %f1538;
	cvt.rzi.f32.f32 	%f3295, %f3294;
	abs.f32 	%f3296, %f3295;
	setp.gt.f32 	%p472, %f3296, 0f42FC0000;
	mov.b32 	%r1271, %f3295;
	and.b32  	%r1272, %r1271, -2147483648;
	or.b32  	%r1273, %r1272, 1123811328;
	mov.b32 	%f3297, %r1273;
	selp.f32 	%f3298, %f3297, %f3295, %p472;
	fma.rn.f32 	%f3300, %f3298, %f1544, %f3292;
	fma.rn.f32 	%f3302, %f3298, %f1546, %f3300;
	mul.f32 	%f3303, %f3302, 0f3FB8AA3B;
	add.f32 	%f3304, %f3298, 0f4B40007F;
	mov.b32 	%r1274, %f3304;
	shl.b32 	%r1275, %r1274, 23;
	mov.b32 	%f3305, %r1275;
	ex2.approx.ftz.f32 	%f3306, %f3303;
	mul.f32 	%f649, %f3306, %f3305;
	setp.eq.f32 	%p473, %f649, 0f7F800000;
	mov.f32 	%f6457, 0f7F800000;
	@%p473 bra 	$L__BB0_373;

	fma.rn.f32 	%f6457, %f649, %f648, %f649;

$L__BB0_373:
	setp.lt.f32 	%p474, %f644, 0f00000000;
	setp.eq.f32 	%p475, %f643, 0f3F800000;
	and.pred  	%p8, %p474, %p475;
	setp.eq.f32 	%p476, %f644, 0f00000000;
	@%p476 bra 	$L__BB0_377;
	bra.uni 	$L__BB0_374;

$L__BB0_377:
	add.f32 	%f3311, %f644, %f644;
	mov.b32 	%r1278, %f3311;
	or.b32  	%r1279, %r1278, 2139095040;
	mov.b32 	%f3312, %r1279;
	selp.f32 	%f6459, %f3312, 0f7F800000, %p475;
	bra.uni 	$L__BB0_378;

$L__BB0_374:
	mov.b32 	%r1276, %f6457;
	xor.b32  	%r1277, %r1276, -2147483648;
	mov.b32 	%f3307, %r1277;
	selp.f32 	%f6459, %f3307, %f6457, %p8;
	setp.geu.f32 	%p477, %f644, 0f00000000;
	@%p477 bra 	$L__BB0_378;

	cvt.rzi.f32.f32 	%f3309, %f3235;
	setp.eq.f32 	%p478, %f3309, 0fBF800000;
	@%p478 bra 	$L__BB0_378;

	mov.f32 	%f6459, 0f7FFFFFFF;

$L__BB0_378:
	add.f32 	%f3313, %f645, 0f3F800000;
	mov.b32 	%r247, %f3313;
	setp.lt.s32 	%p480, %r247, 2139095040;
	@%p480 bra 	$L__BB0_383;

	setp.gtu.f32 	%p481, %f645, 0f7F800000;
	@%p481 bra 	$L__BB0_382;
	bra.uni 	$L__BB0_380;

$L__BB0_382:
	add.f32 	%f6459, %f644, 0fBF800000;
	bra.uni 	$L__BB0_383;

$L__BB0_380:
	setp.neu.f32 	%p482, %f645, 0f7F800000;
	@%p482 bra 	$L__BB0_383;

	selp.f32 	%f6459, 0f80000000, 0f00000000, %p8;

$L__BB0_383:
	setp.eq.f32 	%p483, %f644, 0f3F800000;
	selp.f32 	%f3314, 0f3F800000, %f6459, %p483;
	mul.f32 	%f3315, %f642, %f3314;
	mul.f32 	%f658, %f634, 0f3F000000;
	sub.f32 	%f3316, %f632, %f658;
	sub.f32 	%f3317, %f633, %f658;
	mul.f32 	%f659, %f3316, %f3315;
	mul.f32 	%f660, %f3317, %f3315;
	rcp.rn.f32 	%f3318, %f644;
	sub.f32 	%f3319, %f644, %f3318;
	mul.f32 	%f3320, %f635, 0f3F000000;
	mul.f32 	%f3321, %f3319, %f3320;
	mul.f32 	%f661, %f644, %f3321;
	neg.f32 	%f662, %f661;
	setp.lt.f32 	%p484, %f641, %f662;
	@%p484 bra 	$L__BB0_418;
	bra.uni 	$L__BB0_384;

$L__BB0_418:
	mul.f32 	%f3609, %f641, 0fC0000000;
	div.rn.f32 	%f3610, %f3609, %f635;
	add.f32 	%f3611, %f3610, 0f3F800000;
	sqrt.rn.f32 	%f715, %f3611;
	mov.f32 	%f3612, 0f3E800000;
	cvt.rzi.f32.f32 	%f3613, %f3612;
	add.f32 	%f3614, %f3613, %f3613;
	mov.f32 	%f3615, 0f3F000000;
	sub.f32 	%f3616, %f3615, %f3614;
	abs.f32 	%f716, %f3616;
	abs.f32 	%f717, %f715;
	setp.lt.f32 	%p530, %f717, 0f00800000;
	mul.f32 	%f3617, %f717, 0f4B800000;
	selp.f32 	%f3618, %f3617, %f717, %p530;
	selp.f32 	%f3619, 0fC3170000, 0fC2FE0000, %p530;
	mov.b32 	%r1335, %f3618;
	and.b32  	%r1336, %r1335, 8388607;
	or.b32  	%r1337, %r1336, 1065353216;
	mov.b32 	%f3620, %r1337;
	shr.u32 	%r1338, %r1335, 23;
	cvt.rn.f32.u32 	%f3621, %r1338;
	add.f32 	%f3622, %f3619, %f3621;
	setp.gt.f32 	%p531, %f3620, 0f3FB504F3;
	mul.f32 	%f3623, %f3620, 0f3F000000;
	add.f32 	%f3624, %f3622, 0f3F800000;
	selp.f32 	%f3625, %f3624, %f3622, %p531;
	selp.f32 	%f3626, %f3623, %f3620, %p531;
	add.f32 	%f3627, %f3626, 0fBF800000;
	add.f32 	%f3607, %f3626, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3606,%f3607;
	// end inline asm
	add.f32 	%f3628, %f3627, %f3627;
	mul.f32 	%f3629, %f3606, %f3628;
	mul.f32 	%f3630, %f3629, %f3629;
	fma.rn.f32 	%f3633, %f1502, %f3630, %f1501;
	fma.rn.f32 	%f3635, %f3633, %f3630, %f1504;
	mul.rn.f32 	%f3636, %f3635, %f3630;
	mul.rn.f32 	%f3637, %f3636, %f3629;
	sub.f32 	%f3638, %f3627, %f3629;
	add.f32 	%f3639, %f3638, %f3638;
	neg.f32 	%f3640, %f3629;
	fma.rn.f32 	%f3641, %f3640, %f3627, %f3639;
	mul.rn.f32 	%f3642, %f3606, %f3641;
	add.f32 	%f3643, %f3637, %f3629;
	sub.f32 	%f3644, %f3629, %f3643;
	add.f32 	%f3645, %f3637, %f3644;
	add.f32 	%f3646, %f3642, %f3645;
	add.f32 	%f3647, %f3643, %f3646;
	sub.f32 	%f3648, %f3643, %f3647;
	add.f32 	%f3649, %f3646, %f3648;
	mul.rn.f32 	%f3651, %f3625, %f1520;
	mul.rn.f32 	%f3653, %f3625, %f1522;
	add.f32 	%f3654, %f3651, %f3647;
	sub.f32 	%f3655, %f3651, %f3654;
	add.f32 	%f3656, %f3647, %f3655;
	add.f32 	%f3657, %f3649, %f3656;
	add.f32 	%f3658, %f3653, %f3657;
	add.f32 	%f3659, %f3654, %f3658;
	sub.f32 	%f3660, %f3654, %f3659;
	add.f32 	%f3661, %f3658, %f3660;
	mul.rn.f32 	%f3662, %f3615, %f3659;
	neg.f32 	%f3663, %f3662;
	fma.rn.f32 	%f3664, %f3615, %f3659, %f3663;
	fma.rn.f32 	%f3665, %f3615, %f3661, %f3664;
	fma.rn.f32 	%f3667, %f3167, %f3659, %f3665;
	add.rn.f32 	%f3668, %f3662, %f3667;
	neg.f32 	%f3669, %f3668;
	add.rn.f32 	%f3670, %f3662, %f3669;
	add.rn.f32 	%f3671, %f3670, %f3667;
	mov.b32 	%r1339, %f3668;
	setp.eq.s32 	%p532, %r1339, 1118925336;
	add.s32 	%r1340, %r1339, -1;
	mov.b32 	%f3672, %r1340;
	add.f32 	%f3673, %f3671, 0f37000000;
	selp.f32 	%f718, %f3673, %f3671, %p532;
	selp.f32 	%f3674, %f3672, %f3668, %p532;
	mul.rn.f32 	%f3676, %f3674, %f1538;
	cvt.rzi.f32.f32 	%f3677, %f3676;
	abs.f32 	%f3678, %f3677;
	setp.gt.f32 	%p533, %f3678, 0f42FC0000;
	mov.b32 	%r1341, %f3677;
	and.b32  	%r1342, %r1341, -2147483648;
	or.b32  	%r1343, %r1342, 1123811328;
	mov.b32 	%f3679, %r1343;
	selp.f32 	%f3680, %f3679, %f3677, %p533;
	fma.rn.f32 	%f3682, %f3680, %f1544, %f3674;
	fma.rn.f32 	%f3684, %f3680, %f1546, %f3682;
	mul.f32 	%f3685, %f3684, 0f3FB8AA3B;
	add.f32 	%f3686, %f3680, 0f4B40007F;
	mov.b32 	%r1344, %f3686;
	shl.b32 	%r1345, %r1344, 23;
	mov.b32 	%f3687, %r1345;
	ex2.approx.ftz.f32 	%f3688, %f3685;
	mul.f32 	%f719, %f3688, %f3687;
	setp.eq.f32 	%p534, %f719, 0f7F800000;
	mov.f32 	%f6470, 0f7F800000;
	@%p534 bra 	$L__BB0_420;

	fma.rn.f32 	%f6470, %f719, %f718, %f719;

$L__BB0_420:
	setp.lt.f32 	%p535, %f715, 0f00000000;
	setp.eq.f32 	%p536, %f716, 0f3F800000;
	and.pred  	%p11, %p535, %p536;
	setp.eq.f32 	%p537, %f715, 0f00000000;
	@%p537 bra 	$L__BB0_424;
	bra.uni 	$L__BB0_421;

$L__BB0_424:
	add.f32 	%f3693, %f715, %f715;
	selp.f32 	%f6472, %f3693, 0f00000000, %p536;
	bra.uni 	$L__BB0_425;

$L__BB0_384:
	mul.f32 	%f663, %f601, %f641;
	setp.gt.f32 	%p485, %f661, %f663;
	add.f32 	%f664, %f601, %f601;
	@%p485 bra 	$L__BB0_401;
	bra.uni 	$L__BB0_385;

$L__BB0_401:
	mul.f32 	%f3469, %f664, %f641;
	div.rn.f32 	%f3470, %f3469, %f635;
	add.f32 	%f3471, %f3470, 0f3F800000;
	sqrt.rn.f32 	%f696, %f3471;
	mov.f32 	%f3472, 0f3E800000;
	cvt.rzi.f32.f32 	%f3473, %f3472;
	add.f32 	%f3474, %f3473, %f3473;
	mov.f32 	%f3475, 0f3F000000;
	sub.f32 	%f3476, %f3475, %f3474;
	abs.f32 	%f697, %f3476;
	abs.f32 	%f698, %f696;
	setp.lt.f32 	%p511, %f698, 0f00800000;
	mul.f32 	%f3477, %f698, 0f4B800000;
	selp.f32 	%f3478, %f3477, %f698, %p511;
	selp.f32 	%f3479, 0fC3170000, 0fC2FE0000, %p511;
	mov.b32 	%r1305, %f3478;
	and.b32  	%r1306, %r1305, 8388607;
	or.b32  	%r1307, %r1306, 1065353216;
	mov.b32 	%f3480, %r1307;
	shr.u32 	%r1308, %r1305, 23;
	cvt.rn.f32.u32 	%f3481, %r1308;
	add.f32 	%f3482, %f3479, %f3481;
	setp.gt.f32 	%p512, %f3480, 0f3FB504F3;
	mul.f32 	%f3483, %f3480, 0f3F000000;
	add.f32 	%f3484, %f3482, 0f3F800000;
	selp.f32 	%f3485, %f3484, %f3482, %p512;
	selp.f32 	%f3486, %f3483, %f3480, %p512;
	add.f32 	%f3487, %f3486, 0fBF800000;
	add.f32 	%f3467, %f3486, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3466,%f3467;
	// end inline asm
	add.f32 	%f3488, %f3487, %f3487;
	mul.f32 	%f3489, %f3466, %f3488;
	mul.f32 	%f3490, %f3489, %f3489;
	fma.rn.f32 	%f3493, %f1502, %f3490, %f1501;
	fma.rn.f32 	%f3495, %f3493, %f3490, %f1504;
	mul.rn.f32 	%f3496, %f3495, %f3490;
	mul.rn.f32 	%f3497, %f3496, %f3489;
	sub.f32 	%f3498, %f3487, %f3489;
	add.f32 	%f3499, %f3498, %f3498;
	neg.f32 	%f3500, %f3489;
	fma.rn.f32 	%f3501, %f3500, %f3487, %f3499;
	mul.rn.f32 	%f3502, %f3466, %f3501;
	add.f32 	%f3503, %f3497, %f3489;
	sub.f32 	%f3504, %f3489, %f3503;
	add.f32 	%f3505, %f3497, %f3504;
	add.f32 	%f3506, %f3502, %f3505;
	add.f32 	%f3507, %f3503, %f3506;
	sub.f32 	%f3508, %f3503, %f3507;
	add.f32 	%f3509, %f3506, %f3508;
	mul.rn.f32 	%f3511, %f3485, %f1520;
	mul.rn.f32 	%f3513, %f3485, %f1522;
	add.f32 	%f3514, %f3511, %f3507;
	sub.f32 	%f3515, %f3511, %f3514;
	add.f32 	%f3516, %f3507, %f3515;
	add.f32 	%f3517, %f3509, %f3516;
	add.f32 	%f3518, %f3513, %f3517;
	add.f32 	%f3519, %f3514, %f3518;
	sub.f32 	%f3520, %f3514, %f3519;
	add.f32 	%f3521, %f3518, %f3520;
	mul.rn.f32 	%f3522, %f3475, %f3519;
	neg.f32 	%f3523, %f3522;
	fma.rn.f32 	%f3524, %f3475, %f3519, %f3523;
	fma.rn.f32 	%f3525, %f3475, %f3521, %f3524;
	fma.rn.f32 	%f3527, %f3167, %f3519, %f3525;
	add.rn.f32 	%f3528, %f3522, %f3527;
	neg.f32 	%f3529, %f3528;
	add.rn.f32 	%f3530, %f3522, %f3529;
	add.rn.f32 	%f3531, %f3530, %f3527;
	mov.b32 	%r1309, %f3528;
	setp.eq.s32 	%p513, %r1309, 1118925336;
	add.s32 	%r1310, %r1309, -1;
	mov.b32 	%f3532, %r1310;
	add.f32 	%f3533, %f3531, 0f37000000;
	selp.f32 	%f699, %f3533, %f3531, %p513;
	selp.f32 	%f3534, %f3532, %f3528, %p513;
	mul.rn.f32 	%f3536, %f3534, %f1538;
	cvt.rzi.f32.f32 	%f3537, %f3536;
	abs.f32 	%f3538, %f3537;
	setp.gt.f32 	%p514, %f3538, 0f42FC0000;
	mov.b32 	%r1311, %f3537;
	and.b32  	%r1312, %r1311, -2147483648;
	or.b32  	%r1313, %r1312, 1123811328;
	mov.b32 	%f3539, %r1313;
	selp.f32 	%f3540, %f3539, %f3537, %p514;
	fma.rn.f32 	%f3542, %f3540, %f1544, %f3534;
	fma.rn.f32 	%f3544, %f3540, %f1546, %f3542;
	mul.f32 	%f3545, %f3544, 0f3FB8AA3B;
	add.f32 	%f3546, %f3540, 0f4B40007F;
	mov.b32 	%r1314, %f3546;
	shl.b32 	%r1315, %r1314, 23;
	mov.b32 	%f3547, %r1315;
	ex2.approx.ftz.f32 	%f3548, %f3545;
	mul.f32 	%f700, %f3548, %f3547;
	setp.eq.f32 	%p515, %f700, 0f7F800000;
	mov.f32 	%f6465, 0f7F800000;
	@%p515 bra 	$L__BB0_403;

	fma.rn.f32 	%f6465, %f700, %f699, %f700;

$L__BB0_403:
	setp.lt.f32 	%p516, %f696, 0f00000000;
	setp.eq.f32 	%p517, %f697, 0f3F800000;
	and.pred  	%p10, %p516, %p517;
	setp.eq.f32 	%p518, %f696, 0f00000000;
	@%p518 bra 	$L__BB0_407;
	bra.uni 	$L__BB0_404;

$L__BB0_407:
	add.f32 	%f3553, %f696, %f696;
	selp.f32 	%f6467, %f3553, 0f00000000, %p517;
	bra.uni 	$L__BB0_408;

$L__BB0_385:
	add.f32 	%f665, %f664, 0f3F800000;
	add.f32 	%f666, %f665, %f665;
	sub.f32 	%f3322, %f663, %f661;
	mul.f32 	%f667, %f602, %f602;
	mul.f32 	%f3323, %f667, %f3322;
	sub.f32 	%f3324, %f662, %f641;
	mul.f32 	%f668, %f3324, %f3323;
	mul.f32 	%f3325, %f660, %f660;
	fma.rn.f32 	%f3326, %f659, %f659, %f3325;
	add.f32 	%f669, %f3326, 0f00000000;
	fma.rn.f32 	%f3327, %f666, %f669, %f668;
	setp.lt.f32 	%p486, %f3327, 0f38D1B717;
	@%p486 bra 	$L__BB0_435;

	ld.global.u8 	%rs40, [%rd112+48];
	setp.eq.s16 	%p487, %rs40, 0;
	setp.leu.f32 	%p488, %f641, 0f38D1B717;
	mov.f32 	%f3328, 0f38D1B717;
	or.pred  	%p489, %p488, %p487;
	add.f32 	%f3329, %f641, 0fB8D1B717;
	setp.leu.f32 	%p490, %f3329, %f662;
	or.pred  	%p491, %p490, %p489;
	sub.f32 	%f3330, %f3328, %f663;
	setp.geu.f32 	%p492, %f3330, %f662;
	sqrt.rn.f32 	%f670, %f669;
	or.pred  	%p493, %p492, %p491;
	@%p493 bra 	$L__BB0_393;

	mov.f32 	%f6282, 0f3F800000;
	sub.f32 	%f3332, %f6282, %f601;
	mul.f32 	%f3333, %f3332, %f641;
	mul.f32 	%f671, %f3333, 0f3F000000;
	add.f32 	%f3334, %f661, %f671;
	fma.rn.f32 	%f3335, %f670, 0fBFB504F3, 0f00000000;
	mul.f32 	%f3336, %f3335, %f3335;
	fma.rn.f32 	%f3337, %f3334, %f3334, %f3336;
	add.f32 	%f3338, %f3337, 0f00000000;
	sqrt.rn.f32 	%f3339, %f3338;
	div.rn.f32 	%f672, %f3334, %f3339;
	div.rn.f32 	%f3340, %f3335, %f3339;
	add.f32 	%f3341, %f663, %f671;
	mul.f32 	%f3342, %f667, %f3341;
	sub.f32 	%f3343, %f671, %f641;
	mul.f32 	%f3344, %f3343, %f3342;
	mul.f32 	%f3345, %f667, %f672;
	add.f32 	%f3346, %f671, %f671;
	sub.f32 	%f3347, %f3346, %f641;
	add.f32 	%f3348, %f663, %f3347;
	mul.f32 	%f673, %f3348, %f3345;
	mul.f32 	%f3349, %f665, %f3340;
	mul.f32 	%f3350, %f3340, %f3349;
	fma.rn.f32 	%f3351, %f672, %f3345, %f3350;
	mul.f32 	%f3352, %f3351, 0fC0800000;
	mul.f32 	%f3353, %f3344, %f3352;
	fma.rn.f32 	%f3354, %f673, %f673, %f3353;
	sqrt.rn.f32 	%f674, %f3354;
	sub.f32 	%f3355, %f674, %f673;
	add.f32 	%f675, %f3351, %f3351;
	div.rn.f32 	%f3356, %f3355, %f675;
	fma.rn.f32 	%f6460, %f672, %f3356, %f671;
	sub.f32 	%f3357, %f662, %f671;
	sub.f32 	%f3358, %f6460, %f671;
	mul.f32 	%f3359, %f3357, %f3358;
	setp.gt.f32 	%p494, %f3359, 0f00000000;
	@%p494 bra 	$L__BB0_389;

	neg.f32 	%f3360, %f673;
	sub.f32 	%f3361, %f3360, %f674;
	div.rn.f32 	%f3362, %f3361, %f675;
	fma.rn.f32 	%f6460, %f672, %f3362, %f671;

$L__BB0_389:
	mul.f32 	%f3363, %f6460, 0fC0000000;
	div.rn.f32 	%f3364, %f3363, %f635;
	add.f32 	%f3365, %f3364, 0f3F800000;
	abs.f32 	%f3366, %f3365;
	sqrt.rn.f32 	%f679, %f3366;
	setp.leu.f32 	%p495, %f679, 0f38D1B717;
	@%p495 bra 	$L__BB0_393;

	div.rn.f32 	%f3367, %f644, %f679;
	setp.lt.f32 	%p496, %f3367, 0f00800000;
	mul.f32 	%f3368, %f3367, 0f4B000000;
	selp.f32 	%f680, %f3368, %f3367, %p496;
	selp.f32 	%f3369, 0fC1B80000, 0f00000000, %p496;
	mov.b32 	%r1280, %f680;
	add.s32 	%r1281, %r1280, -1059760811;
	and.b32  	%r1282, %r1281, -8388608;
	sub.s32 	%r1283, %r1280, %r1282;
	mov.b32 	%f3370, %r1283;
	cvt.rn.f32.s32 	%f3371, %r1282;
	mov.f32 	%f3372, 0f34000000;
	fma.rn.f32 	%f3373, %f3371, %f3372, %f3369;
	add.f32 	%f3374, %f3370, 0fBF800000;
	mov.f32 	%f3375, 0f3E1039F6;
	mov.f32 	%f3376, 0fBE055027;
	fma.rn.f32 	%f3377, %f3376, %f3374, %f3375;
	mov.f32 	%f3378, 0fBDF8CDCC;
	fma.rn.f32 	%f3379, %f3377, %f3374, %f3378;
	mov.f32 	%f3380, 0f3E0F2955;
	fma.rn.f32 	%f3381, %f3379, %f3374, %f3380;
	mov.f32 	%f3382, 0fBE2AD8B9;
	fma.rn.f32 	%f3383, %f3381, %f3374, %f3382;
	mov.f32 	%f3384, 0f3E4CED0B;
	fma.rn.f32 	%f3385, %f3383, %f3374, %f3384;
	mov.f32 	%f3386, 0fBE7FFF22;
	fma.rn.f32 	%f3387, %f3385, %f3374, %f3386;
	mov.f32 	%f3388, 0f3EAAAA78;
	fma.rn.f32 	%f3389, %f3387, %f3374, %f3388;
	fma.rn.f32 	%f3391, %f3389, %f3374, %f3232;
	mul.f32 	%f3392, %f3374, %f3391;
	fma.rn.f32 	%f3393, %f3392, %f3374, %f3374;
	mov.f32 	%f3394, 0f3F317218;
	fma.rn.f32 	%f6461, %f3373, %f3394, %f3393;
	setp.lt.u32 	%p497, %r1280, 2139095040;
	@%p497 bra 	$L__BB0_392;

	mov.f32 	%f3395, 0f7F800000;
	fma.rn.f32 	%f6461, %f680, %f3395, %f3395;

$L__BB0_392:
	setp.eq.f32 	%p498, %f680, 0f00000000;
	selp.f32 	%f3396, 0fFF800000, %f6461, %p498;
	add.f32 	%f6475, %f6475, %f3396;

$L__BB0_393:
	mov.f32 	%f6281, 0f3F800000;
	neg.f32 	%f3398, %f668;
	div.rn.f32 	%f3399, %f3398, %f666;
	sqrt.rn.f32 	%f686, %f3399;
	mov.f32 	%f3400, 0f3F000000;
	cvt.rzi.f32.f32 	%f3401, %f3400;
	add.f32 	%f3402, %f3401, %f3401;
	sub.f32 	%f3404, %f6281, %f3402;
	abs.f32 	%f687, %f3404;
	mul.rn.f32 	%f3405, %f6281, %f646;
	neg.f32 	%f3406, %f3405;
	fma.rn.f32 	%f3407, %f6281, %f646, %f3406;
	fma.rn.f32 	%f3408, %f6281, %f647, %f3407;
	fma.rn.f32 	%f3410, %f3167, %f646, %f3408;
	add.rn.f32 	%f3411, %f3405, %f3410;
	neg.f32 	%f3412, %f3411;
	add.rn.f32 	%f3413, %f3405, %f3412;
	add.rn.f32 	%f3414, %f3413, %f3410;
	mov.b32 	%r1284, %f3411;
	setp.eq.s32 	%p499, %r1284, 1118925336;
	add.s32 	%r1285, %r1284, -1;
	mov.b32 	%f3415, %r1285;
	add.f32 	%f3416, %f3414, 0f37000000;
	selp.f32 	%f688, %f3416, %f3414, %p499;
	selp.f32 	%f3417, %f3415, %f3411, %p499;
	mul.rn.f32 	%f3419, %f3417, %f1538;
	cvt.rzi.f32.f32 	%f3420, %f3419;
	abs.f32 	%f3421, %f3420;
	setp.gt.f32 	%p500, %f3421, 0f42FC0000;
	mov.b32 	%r1286, %f3420;
	and.b32  	%r1287, %r1286, -2147483648;
	or.b32  	%r1288, %r1287, 1123811328;
	mov.b32 	%f3422, %r1288;
	selp.f32 	%f3423, %f3422, %f3420, %p500;
	fma.rn.f32 	%f3425, %f3423, %f1544, %f3417;
	fma.rn.f32 	%f3427, %f3423, %f1546, %f3425;
	mul.f32 	%f3428, %f3427, 0f3FB8AA3B;
	add.f32 	%f3429, %f3423, 0f4B40007F;
	mov.b32 	%r1289, %f3429;
	shl.b32 	%r1290, %r1289, 23;
	mov.b32 	%f3430, %r1290;
	ex2.approx.ftz.f32 	%f3431, %f3428;
	mul.f32 	%f689, %f3431, %f3430;
	setp.eq.f32 	%p501, %f689, 0f7F800000;
	mov.f32 	%f6463, 0f7F800000;
	@%p501 bra 	$L__BB0_395;

	fma.rn.f32 	%f6463, %f689, %f688, %f689;

$L__BB0_395:
	mov.f32 	%f6272, 0f3F800000;
	cvt.rzi.f32.f32 	%f6271, %f6272;
	setp.eq.f32 	%p503, %f687, 0f3F800000;
	and.pred  	%p9, %p474, %p503;
	mov.b32 	%r1291, %f6463;
	xor.b32  	%r1292, %r1291, -2147483648;
	mov.b32 	%f3432, %r1292;
	selp.f32 	%f3433, %f3432, %f6463, %p9;
	add.f32 	%f3434, %f644, %f644;
	selp.f32 	%f3435, %f3434, 0f00000000, %p503;
	setp.neu.f32 	%p504, %f6271, 0f3F800000;
	and.pred  	%p505, %p474, %p504;
	selp.f32 	%f3436, 0f7FFFFFFF, %f3433, %p505;
	selp.f32 	%f6464, %f3435, %f3436, %p476;
	@%p480 bra 	$L__BB0_400;

	setp.gtu.f32 	%p508, %f645, 0f7F800000;
	@%p508 bra 	$L__BB0_399;
	bra.uni 	$L__BB0_397;

$L__BB0_399:
	add.f32 	%f6464, %f644, 0f3F800000;
	bra.uni 	$L__BB0_400;

$L__BB0_421:
	mov.b32 	%r1346, %f6470;
	xor.b32  	%r1347, %r1346, -2147483648;
	mov.b32 	%f3689, %r1347;
	selp.f32 	%f6472, %f3689, %f6470, %p11;
	setp.geu.f32 	%p538, %f715, 0f00000000;
	@%p538 bra 	$L__BB0_425;

	cvt.rzi.f32.f32 	%f3691, %f3615;
	setp.eq.f32 	%p539, %f3691, 0f3F000000;
	@%p539 bra 	$L__BB0_425;

	mov.f32 	%f6472, 0f7FFFFFFF;

$L__BB0_425:
	add.f32 	%f3694, %f717, 0f3F000000;
	mov.b32 	%r1348, %f3694;
	setp.lt.s32 	%p541, %r1348, 2139095040;
	@%p541 bra 	$L__BB0_430;

	setp.gtu.f32 	%p542, %f717, 0f7F800000;
	@%p542 bra 	$L__BB0_429;
	bra.uni 	$L__BB0_427;

$L__BB0_429:
	add.f32 	%f6472, %f715, 0f3F000000;
	bra.uni 	$L__BB0_430;

$L__BB0_311:
	mov.b32 	%r168, %f562;
	bfe.u32 	%r1031, %r168, 23, 8;
	add.s32 	%r169, %r1031, -128;
	shl.b32 	%r1032, %r168, 8;
	or.b32  	%r170, %r1032, -2147483648;
	shr.u32 	%r171, %r169, 5;
	mov.u32 	%r2302, 0;
	mov.u64 	%rd1599, __cudart_i2opi_f;
	mov.u64 	%rd1600, %rd1;
	mov.u32 	%r2303, %r2302;

$L__BB0_312:
	.pragma "nounroll";
	mov.u32 	%r173, %r2303;
	ld.global.nc.u32 	%r1035, [%rd1599];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1033, %r1035, %r170, %r173;
	madc.hi.u32     %r2303, %r1035, %r170,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1600], %r1033;
	add.s64 	%rd1600, %rd1600, 4;
	add.s64 	%rd1599, %rd1599, 4;
	add.s32 	%r2302, %r2302, 1;
	setp.ne.s32 	%p385, %r2302, 6;
	@%p385 bra 	$L__BB0_312;

	mov.u32 	%r1040, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1038, %r1040, %r170, %r173;
	madc.hi.u32     %r1039, %r1040, %r170,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1039;
	mov.u32 	%r1043, 4;
	sub.s32 	%r176, %r1043, %r171;
	mov.u32 	%r1044, 6;
	sub.s32 	%r1045, %r1044, %r171;
	mul.wide.s32 	%rd870, %r1045, 4;
	add.s64 	%rd871, %rd1, %rd870;
	ld.local.u32 	%r2304, [%rd871];
	ld.local.u32 	%r2305, [%rd871+-4];
	and.b32  	%r179, %r169, 31;
	setp.eq.s32 	%p386, %r179, 0;
	@%p386 bra 	$L__BB0_315;

	mov.u32 	%r1046, 32;
	sub.s32 	%r1047, %r1046, %r179;
	shr.u32 	%r1048, %r2305, %r1047;
	shl.b32 	%r1049, %r2304, %r179;
	add.s32 	%r2304, %r1048, %r1049;
	mul.wide.s32 	%rd872, %r176, 4;
	add.s64 	%rd873, %rd1, %rd872;
	ld.local.u32 	%r1050, [%rd873];
	shr.u32 	%r1051, %r1050, %r1047;
	shl.b32 	%r1052, %r2305, %r179;
	add.s32 	%r2305, %r1051, %r1052;

$L__BB0_315:
	and.b32  	%r1053, %r168, -2147483648;
	shr.u32 	%r1054, %r2305, 30;
	shl.b32 	%r1055, %r2304, 2;
	or.b32  	%r1056, %r1054, %r1055;
	shr.u32 	%r1057, %r1056, 31;
	shr.u32 	%r1058, %r2304, 30;
	add.s32 	%r1059, %r1057, %r1058;
	neg.s32 	%r1060, %r1059;
	setp.eq.s32 	%p387, %r1053, 0;
	selp.b32 	%r2306, %r1059, %r1060, %p387;
	setp.ne.s32 	%p388, %r1057, 0;
	xor.b32  	%r1061, %r1053, -2147483648;
	selp.b32 	%r1062, %r1061, %r1053, %p388;
	selp.b32 	%r1063, -1, 0, %p388;
	xor.b32  	%r1064, %r1056, %r1063;
	shl.b32 	%r1065, %r2305, 2;
	xor.b32  	%r1066, %r1065, %r1063;
	cvt.u64.u32 	%rd874, %r1064;
	cvt.u64.u32 	%rd875, %r1066;
	bfi.b64 	%rd876, %rd874, %rd875, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd876;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2882, %fd6;
	setp.eq.s32 	%p389, %r1062, 0;
	neg.f32 	%f2883, %f2882;
	selp.f32 	%f6446, %f2882, %f2883, %p389;

$L__BB0_317:
	mul.f32 	%f2885, %f563, 0f3F22F983;
	cvt.rni.s32.f32 	%r2311, %f2885;
	cvt.rn.f32.s32 	%f2886, %r2311;
	fma.rn.f32 	%f2888, %f2886, %f2877, %f563;
	fma.rn.f32 	%f2890, %f2886, %f2879, %f2888;
	fma.rn.f32 	%f6447, %f2886, %f2881, %f2890;
	abs.f32 	%f570, %f563;
	setp.leu.f32 	%p390, %f570, 0f47CE4780;
	@%p390 bra 	$L__BB0_325;

	setp.eq.f32 	%p391, %f570, 0f7F800000;
	@%p391 bra 	$L__BB0_324;
	bra.uni 	$L__BB0_319;

$L__BB0_324:
	mov.f32 	%f2894, 0f00000000;
	mul.rn.f32 	%f6447, %f563, %f2894;
	bra.uni 	$L__BB0_325;

$L__BB0_284:
	mov.b32 	%r126, %f529;
	bfe.u32 	%r914, %r126, 23, 8;
	add.s32 	%r127, %r914, -128;
	shl.b32 	%r915, %r126, 8;
	or.b32  	%r128, %r915, -2147483648;
	shr.u32 	%r129, %r127, 5;
	mov.u32 	%r2292, 0;
	mov.u64 	%rd1595, __cudart_i2opi_f;
	mov.u64 	%rd1596, %rd1;
	mov.u32 	%r2293, %r2292;

$L__BB0_285:
	.pragma "nounroll";
	mov.u32 	%r131, %r2293;
	ld.global.nc.u32 	%r918, [%rd1595];
	// begin inline asm
	{
	mad.lo.cc.u32   %r916, %r918, %r128, %r131;
	madc.hi.u32     %r2293, %r918, %r128,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1596], %r916;
	add.s64 	%rd1596, %rd1596, 4;
	add.s64 	%rd1595, %rd1595, 4;
	add.s32 	%r2292, %r2292, 1;
	setp.ne.s32 	%p344, %r2292, 6;
	@%p344 bra 	$L__BB0_285;

	mov.u32 	%r923, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r921, %r923, %r128, %r131;
	madc.hi.u32     %r922, %r923, %r128,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r922;
	mov.u32 	%r926, 4;
	sub.s32 	%r134, %r926, %r129;
	mov.u32 	%r927, 6;
	sub.s32 	%r928, %r927, %r129;
	mul.wide.s32 	%rd836, %r928, 4;
	add.s64 	%rd837, %rd1, %rd836;
	ld.local.u32 	%r2294, [%rd837];
	ld.local.u32 	%r2295, [%rd837+-4];
	and.b32  	%r137, %r127, 31;
	setp.eq.s32 	%p345, %r137, 0;
	@%p345 bra 	$L__BB0_288;

	mov.u32 	%r929, 32;
	sub.s32 	%r930, %r929, %r137;
	shr.u32 	%r931, %r2295, %r930;
	shl.b32 	%r932, %r2294, %r137;
	add.s32 	%r2294, %r931, %r932;
	mul.wide.s32 	%rd838, %r134, 4;
	add.s64 	%rd839, %rd1, %rd838;
	ld.local.u32 	%r933, [%rd839];
	shr.u32 	%r934, %r933, %r930;
	shl.b32 	%r935, %r2295, %r137;
	add.s32 	%r2295, %r934, %r935;

$L__BB0_288:
	and.b32  	%r936, %r126, -2147483648;
	shr.u32 	%r937, %r2295, 30;
	shl.b32 	%r938, %r2294, 2;
	or.b32  	%r939, %r937, %r938;
	shr.u32 	%r940, %r939, 31;
	shr.u32 	%r941, %r2294, 30;
	add.s32 	%r942, %r940, %r941;
	neg.s32 	%r943, %r942;
	setp.eq.s32 	%p346, %r936, 0;
	selp.b32 	%r2296, %r942, %r943, %p346;
	setp.ne.s32 	%p347, %r940, 0;
	xor.b32  	%r944, %r936, -2147483648;
	selp.b32 	%r945, %r944, %r936, %p347;
	selp.b32 	%r946, -1, 0, %p347;
	xor.b32  	%r947, %r939, %r946;
	shl.b32 	%r948, %r2295, 2;
	xor.b32  	%r949, %r948, %r946;
	cvt.u64.u32 	%rd840, %r947;
	cvt.u64.u32 	%rd841, %r949;
	bfi.b64 	%rd842, %rd840, %rd841, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd842;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2695, %fd2;
	setp.eq.s32 	%p348, %r945, 0;
	neg.f32 	%f2696, %f2695;
	selp.f32 	%f6442, %f2695, %f2696, %p348;

$L__BB0_290:
	mul.f32 	%f2698, %f530, 0f3F22F983;
	cvt.rni.s32.f32 	%r2301, %f2698;
	cvt.rn.f32.s32 	%f2699, %r2301;
	fma.rn.f32 	%f2701, %f2699, %f2690, %f530;
	fma.rn.f32 	%f2703, %f2699, %f2692, %f2701;
	fma.rn.f32 	%f6443, %f2699, %f2694, %f2703;
	abs.f32 	%f537, %f530;
	setp.leu.f32 	%p349, %f537, 0f47CE4780;
	@%p349 bra 	$L__BB0_298;

	setp.eq.f32 	%p350, %f537, 0f7F800000;
	@%p350 bra 	$L__BB0_297;
	bra.uni 	$L__BB0_292;

$L__BB0_297:
	mov.f32 	%f2707, 0f00000000;
	mul.rn.f32 	%f6443, %f530, %f2707;
	bra.uni 	$L__BB0_298;

$L__BB0_319:
	mov.b32 	%r187, %f563;
	bfe.u32 	%r1069, %r187, 23, 8;
	add.s32 	%r188, %r1069, -128;
	shl.b32 	%r1070, %r187, 8;
	or.b32  	%r189, %r1070, -2147483648;
	shr.u32 	%r190, %r188, 5;
	mov.u32 	%r2307, 0;
	mov.u64 	%rd1601, __cudart_i2opi_f;
	mov.u64 	%rd1602, %rd1;
	mov.u32 	%r2308, %r2307;

$L__BB0_320:
	.pragma "nounroll";
	mov.u32 	%r192, %r2308;
	ld.global.nc.u32 	%r1073, [%rd1601];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1071, %r1073, %r189, %r192;
	madc.hi.u32     %r2308, %r1073, %r189,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1602], %r1071;
	add.s64 	%rd1602, %rd1602, 4;
	add.s64 	%rd1601, %rd1601, 4;
	add.s32 	%r2307, %r2307, 1;
	setp.ne.s32 	%p392, %r2307, 6;
	@%p392 bra 	$L__BB0_320;

	mov.u32 	%r1078, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1076, %r1078, %r189, %r192;
	madc.hi.u32     %r1077, %r1078, %r189,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1077;
	mov.u32 	%r1081, 4;
	sub.s32 	%r195, %r1081, %r190;
	mov.u32 	%r1082, 6;
	sub.s32 	%r1083, %r1082, %r190;
	mul.wide.s32 	%rd878, %r1083, 4;
	add.s64 	%rd879, %rd1, %rd878;
	ld.local.u32 	%r2309, [%rd879];
	ld.local.u32 	%r2310, [%rd879+-4];
	and.b32  	%r198, %r188, 31;
	setp.eq.s32 	%p393, %r198, 0;
	@%p393 bra 	$L__BB0_323;

	mov.u32 	%r1084, 32;
	sub.s32 	%r1085, %r1084, %r198;
	shr.u32 	%r1086, %r2310, %r1085;
	shl.b32 	%r1087, %r2309, %r198;
	add.s32 	%r2309, %r1086, %r1087;
	mul.wide.s32 	%rd880, %r195, 4;
	add.s64 	%rd881, %rd1, %rd880;
	ld.local.u32 	%r1088, [%rd881];
	shr.u32 	%r1089, %r1088, %r1085;
	shl.b32 	%r1090, %r2310, %r198;
	add.s32 	%r2310, %r1089, %r1090;

$L__BB0_323:
	and.b32  	%r1091, %r187, -2147483648;
	shr.u32 	%r1092, %r2310, 30;
	shl.b32 	%r1093, %r2309, 2;
	or.b32  	%r1094, %r1092, %r1093;
	shr.u32 	%r1095, %r1094, 31;
	shr.u32 	%r1096, %r2309, 30;
	add.s32 	%r1097, %r1095, %r1096;
	neg.s32 	%r1098, %r1097;
	setp.eq.s32 	%p394, %r1091, 0;
	selp.b32 	%r2311, %r1097, %r1098, %p394;
	setp.ne.s32 	%p395, %r1095, 0;
	xor.b32  	%r1099, %r1091, -2147483648;
	selp.b32 	%r1100, %r1099, %r1091, %p395;
	selp.b32 	%r1101, -1, 0, %p395;
	xor.b32  	%r1102, %r1094, %r1101;
	shl.b32 	%r1103, %r2310, 2;
	xor.b32  	%r1104, %r1103, %r1101;
	cvt.u64.u32 	%rd882, %r1102;
	cvt.u64.u32 	%rd883, %r1104;
	bfi.b64 	%rd884, %rd882, %rd883, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd884;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2892, %fd8;
	setp.eq.s32 	%p396, %r1100, 0;
	neg.f32 	%f2893, %f2892;
	selp.f32 	%f6447, %f2892, %f2893, %p396;

$L__BB0_325:
	mov.f32 	%f6279, 0f3F800000;
	setp.lt.f32 	%p397, %f549, 0f00000000;
	mov.f32 	%f2895, 0f00000000;
	selp.f32 	%f2896, 0fBF800000, 0f3F800000, %p397;
	mul.f32 	%f574, %f549, %f2896;
	mul.f32 	%f2898, %f6446, %f6446;
	mov.f32 	%f2899, 0fBAB607ED;
	mov.f32 	%f2900, 0f37CBAC00;
	fma.rn.f32 	%f2901, %f2900, %f2898, %f2899;
	mov.f32 	%f2902, 0f3D2AAABB;
	fma.rn.f32 	%f2903, %f2901, %f2898, %f2902;
	mov.f32 	%f2904, 0fBEFFFFFF;
	fma.rn.f32 	%f2905, %f2903, %f2898, %f2904;
	fma.rn.f32 	%f2906, %f2905, %f2898, %f6279;
	mov.f32 	%f2907, 0f3C0885E4;
	mov.f32 	%f2908, 0fB94D4153;
	fma.rn.f32 	%f2909, %f2908, %f2898, %f2907;
	mov.f32 	%f2910, 0fBE2AAAA8;
	fma.rn.f32 	%f2911, %f2909, %f2898, %f2910;
	fma.rn.f32 	%f2912, %f2898, %f6446, %f2895;
	fma.rn.f32 	%f2913, %f2911, %f2912, %f6446;
	and.b32  	%r1105, %r2306, 1;
	setp.eq.b32 	%p398, %r1105, 1;
	selp.f32 	%f2914, %f2906, %f2913, %p398;
	selp.f32 	%f2915, %f2913, %f2906, %p398;
	neg.f32 	%f2916, %f2914;
	and.b32  	%r1106, %r2306, 2;
	setp.eq.s32 	%p399, %r1106, 0;
	selp.f32 	%f2917, %f2914, %f2916, %p399;
	neg.f32 	%f2918, %f2915;
	add.s32 	%r1107, %r2306, 1;
	and.b32  	%r1108, %r1107, 2;
	setp.eq.s32 	%p400, %r1108, 0;
	selp.f32 	%f2919, %f2915, %f2918, %p400;
	mul.f32 	%f2920, %f6447, %f6447;
	fma.rn.f32 	%f2921, %f2900, %f2920, %f2899;
	fma.rn.f32 	%f2922, %f2921, %f2920, %f2902;
	fma.rn.f32 	%f2923, %f2922, %f2920, %f2904;
	fma.rn.f32 	%f2924, %f2923, %f2920, %f6279;
	fma.rn.f32 	%f2925, %f2920, %f6447, %f2895;
	fma.rn.f32 	%f2926, %f2908, %f2920, %f2907;
	fma.rn.f32 	%f2927, %f2926, %f2920, %f2910;
	fma.rn.f32 	%f2928, %f2927, %f2925, %f6447;
	and.b32  	%r1109, %r2311, 1;
	setp.eq.b32 	%p401, %r1109, 1;
	selp.f32 	%f2929, %f2924, %f2928, %p401;
	selp.f32 	%f2930, %f2928, %f2924, %p401;
	and.b32  	%r1110, %r2311, 2;
	setp.eq.s32 	%p402, %r1110, 0;
	neg.f32 	%f2931, %f2929;
	selp.f32 	%f2932, %f2929, %f2931, %p402;
	add.s32 	%r1111, %r2311, 1;
	and.b32  	%r1112, %r1111, 2;
	setp.eq.s32 	%p403, %r1112, 0;
	neg.f32 	%f2933, %f2930;
	selp.f32 	%f2934, %f2930, %f2933, %p403;
	mov.b32 	%r1113, %f2934;
	neg.f32 	%f2935, %f2932;
	mov.b32 	%r1114, %f2932;
	cvt.u64.u32 	%rd885, %r1114;
	cvt.u64.u32 	%rd886, %r1113;
	bfi.b64 	%rd159, %rd885, %rd886, 32, 32;
	mov.b32 	%r1115, %f2935;
	cvt.u64.u32 	%rd887, %r1115;
	bfi.b64 	%rd160, %rd886, %rd887, 32, 32;
	mul.f32 	%f2936, %f2896, %f2917;
	mov.b32 	%r1116, %f2936;
	cvt.u64.u32 	%rd888, %r1116;
	mov.b32 	%r1117, %f2919;
	cvt.u64.u32 	%rd889, %r1117;
	bfi.b64 	%rd161, %rd888, %rd889, 32, 32;
	neg.f32 	%f2937, %f2917;
	mov.b32 	%r1118, %f2937;
	mul.f32 	%f2938, %f2896, %f2919;
	mov.b32 	%r1119, %f2938;
	cvt.u64.u32 	%rd890, %r1119;
	cvt.u64.u32 	%rd891, %r1118;
	bfi.b64 	%rd162, %rd890, %rd891, 32, 32;
	mul.f32 	%f2939, %f548, 0f4B000000;
	setp.lt.f32 	%p404, %f548, 0f00800000;
	selp.f32 	%f575, %f2939, %f548, %p404;
	selp.f32 	%f2940, 0fC1B80000, 0f00000000, %p404;
	mov.b32 	%r1120, %f575;
	add.s32 	%r1121, %r1120, -1059760811;
	and.b32  	%r1122, %r1121, -8388608;
	sub.s32 	%r1123, %r1120, %r1122;
	mov.b32 	%f2941, %r1123;
	cvt.rn.f32.s32 	%f2942, %r1122;
	mov.f32 	%f2943, 0f34000000;
	fma.rn.f32 	%f2944, %f2942, %f2943, %f2940;
	add.f32 	%f2945, %f2941, 0fBF800000;
	mov.f32 	%f2946, 0f3E1039F6;
	mov.f32 	%f2947, 0fBE055027;
	fma.rn.f32 	%f2948, %f2947, %f2945, %f2946;
	mov.f32 	%f2949, 0fBDF8CDCC;
	fma.rn.f32 	%f2950, %f2948, %f2945, %f2949;
	mov.f32 	%f2951, 0f3E0F2955;
	fma.rn.f32 	%f2952, %f2950, %f2945, %f2951;
	mov.f32 	%f2953, 0fBE2AD8B9;
	fma.rn.f32 	%f2954, %f2952, %f2945, %f2953;
	mov.f32 	%f2955, 0f3E4CED0B;
	fma.rn.f32 	%f2956, %f2954, %f2945, %f2955;
	mov.f32 	%f2957, 0fBE7FFF22;
	fma.rn.f32 	%f2958, %f2956, %f2945, %f2957;
	mov.f32 	%f2959, 0f3EAAAA78;
	fma.rn.f32 	%f2960, %f2958, %f2945, %f2959;
	mov.f32 	%f2961, 0fBF000000;
	fma.rn.f32 	%f2962, %f2960, %f2945, %f2961;
	mul.f32 	%f2963, %f2945, %f2962;
	fma.rn.f32 	%f2964, %f2963, %f2945, %f2945;
	mov.f32 	%f2965, 0f3F317218;
	fma.rn.f32 	%f6448, %f2944, %f2965, %f2964;
	setp.lt.u32 	%p405, %r1120, 2139095040;
	@%p405 bra 	$L__BB0_327;

	mov.f32 	%f2966, 0f7F800000;
	fma.rn.f32 	%f6448, %f575, %f2966, %f2966;

$L__BB0_327:
	setp.eq.f32 	%p406, %f575, 0f00000000;
	selp.f32 	%f579, 0fFF800000, %f6448, %p406;
	mul.f32 	%f2967, %f574, 0f4B000000;
	setp.lt.f32 	%p407, %f574, 0f00800000;
	selp.f32 	%f580, %f2967, %f574, %p407;
	selp.f32 	%f2968, 0fC1B80000, 0f00000000, %p407;
	mov.b32 	%r1124, %f580;
	add.s32 	%r1125, %r1124, -1059760811;
	and.b32  	%r1126, %r1125, -8388608;
	sub.s32 	%r1127, %r1124, %r1126;
	mov.b32 	%f2969, %r1127;
	cvt.rn.f32.s32 	%f2970, %r1126;
	fma.rn.f32 	%f2972, %f2970, %f2943, %f2968;
	add.f32 	%f2973, %f2969, 0fBF800000;
	fma.rn.f32 	%f2976, %f2947, %f2973, %f2946;
	fma.rn.f32 	%f2978, %f2976, %f2973, %f2949;
	fma.rn.f32 	%f2980, %f2978, %f2973, %f2951;
	fma.rn.f32 	%f2982, %f2980, %f2973, %f2953;
	fma.rn.f32 	%f2984, %f2982, %f2973, %f2955;
	fma.rn.f32 	%f2986, %f2984, %f2973, %f2957;
	fma.rn.f32 	%f2988, %f2986, %f2973, %f2959;
	fma.rn.f32 	%f2990, %f2988, %f2973, %f2961;
	mul.f32 	%f2991, %f2973, %f2990;
	fma.rn.f32 	%f2992, %f2991, %f2973, %f2973;
	fma.rn.f32 	%f6449, %f2972, %f2965, %f2992;
	setp.lt.u32 	%p408, %r1124, 2139095040;
	@%p408 bra 	$L__BB0_329;

	mov.f32 	%f2994, 0f7F800000;
	fma.rn.f32 	%f6449, %f580, %f2994, %f2994;

$L__BB0_329:
	setp.eq.f32 	%p409, %f580, 0f00000000;
	selp.f32 	%f584, 0fFF800000, %f6449, %p409;
	mov.b32 	%r1128, %f584;
	cvt.u64.u32 	%rd894, %r1128;
	mov.b32 	%r1129, %f579;
	cvt.u64.u32 	%rd895, %r1129;
	bfi.b64 	%rd896, %rd894, %rd895, 32, 32;
	add.u64 	%rd898, %SPL, 16;
	mov.u64 	%rd1603, 0;
	st.local.u64 	[%rd898], %rd896;
	add.u64 	%rd899, %SP, 32;
	add.u64 	%rd900, %SPL, 32;
	st.local.u64 	[%rd900], %rd1603;
	add.u64 	%rd1605, %SP, 0;
	cvta.to.local.u64 	%rd902, %rd1605;
	mov.u64 	%rd1607, 1;
	st.local.u64 	[%rd902], %rd1607;
	setp.le.f32 	%p410, %f584, %f579;
	setp.ge.f32 	%p411, %f584, %f579;
	selp.b16 	%rs31, 1, 2, %p411;
	setp.ltu.f32 	%p412, %f584, %f579;
	selp.b16 	%rs32, -1, 0, %p412;
	selp.b16 	%rs33, %rs32, %rs31, %p410;
	setp.ne.s16 	%p413, %rs33, -1;
	mov.f32 	%f6450, %f584;
	mov.u64 	%rd1604, %rd1607;
	@%p413 bra 	$L__BB0_331;

	add.u64 	%rd906, %SPL, 0;
	mov.u64 	%rd1604, 0;
	st.local.u64 	[%rd906], %rd1604;
	add.u64 	%rd908, %SPL, 32;
	mov.u64 	%rd1603, 1;
	st.local.u64 	[%rd908], %rd1603;
	mov.f32 	%f6450, %f579;

$L__BB0_331:
	setp.ge.f32 	%p414, %f584, %f6450;
	selp.b16 	%rs34, 1, 2, %p414;
	setp.ltu.f32 	%p415, %f584, %f6450;
	selp.b16 	%rs35, -1, 0, %p415;
	setp.le.f32 	%p416, %f584, %f6450;
	selp.b16 	%rs36, %rs35, %rs34, %p416;
	setp.ne.s16 	%p417, %rs36, -1;
	mov.u64 	%rd1606, %rd1604;
	@%p417 bra 	$L__BB0_335;

	shl.b64 	%rd913, %rd1603, 2;
	add.s64 	%rd914, %rd898, %rd913;
	ld.local.f32 	%f2995, [%rd914];
	setp.le.f32 	%p418, %f584, %f2995;
	setp.ge.f32 	%p419, %f584, %f2995;
	selp.b16 	%rs37, 1, 2, %p419;
	setp.ltu.f32 	%p420, %f584, %f2995;
	selp.b16 	%rs38, -1, 0, %p420;
	selp.b16 	%rs39, %rs38, %rs37, %p418;
	setp.ne.s16 	%p421, %rs39, -1;
	@%p421 bra 	$L__BB0_334;

	add.u64 	%rd917, %SPL, 0;
	st.local.u64 	[%rd917], %rd1603;
	mov.u64 	%rd1605, %rd899;

$L__BB0_334:
	cvta.to.local.u64 	%rd918, %rd1605;
	mov.u64 	%rd919, 1;
	st.local.u64 	[%rd918], %rd919;
	ld.local.u64 	%rd1606, [%rd902];
	mov.u64 	%rd1607, %rd1604;

$L__BB0_335:
	ld.f32 	%f586, [%rd150];
	add.f32 	%f2996, %f586, 0fBF800000;
	ld.global.f32 	%f587, [%rd112+48];
	sub.f32 	%f588, %f587, %f2996;
	add.f32 	%f2997, %f579, 0f00000000;
	add.f32 	%f589, %f2997, %f584;
	shl.b64 	%rd924, %rd1607, 2;
	add.s64 	%rd169, %rd898, %rd924;
	ld.local.f32 	%f590, [%rd169];
	add.f32 	%f591, %f545, %f545;
	mul.f32 	%f2998, %f591, %f590;
	fma.rn.f32 	%f2999, %f544, %f589, %f2998;
	setp.gtu.f32 	%p422, %f2999, %f588;
	@%p422 bra 	$L__BB0_336;
	bra.uni 	$L__BB0_491;

$L__BB0_336:
	add.f32 	%f592, %f544, %f591;
	setp.gt.u64 	%p423, %rd1606, 1;
	@%p423 bra 	$L__BB0_341;

	shl.b64 	%rd927, %rd1606, 2;
	add.s64 	%rd928, %rd898, %rd927;
	ld.local.f32 	%f3000, [%rd928];
	sub.f32 	%f3001, %f589, %f590;
	mul.f32 	%f593, %f544, %f3001;
	fma.rn.f32 	%f3002, %f592, %f3000, %f593;
	setp.gtu.f32 	%p424, %f3002, %f588;
	@%p424 bra 	$L__BB0_339;
	bra.uni 	$L__BB0_338;

$L__BB0_339:
	fma.rn.f32 	%f3005, %f544, 0f40400000, %f591;
	div.rn.f32 	%f6451, %f588, %f3005;
	mov.b32 	%r1130, %f6451;
	st.local.v2.f32 	[%rd898], {%f6451, %f6451};
	mov.b64 	%rd1608, {%r1130, %r1130};
	bra.uni 	$L__BB0_340;

$L__BB0_338:
	sub.f32 	%f3003, %f588, %f593;
	div.rn.f32 	%f3004, %f3003, %f592;
	st.local.f32 	[%rd169], %f3004;
	ld.local.f32 	%f6451, [%rd898+4];
	ld.local.u64 	%rd1608, [%rd898];

$L__BB0_340:
	cvt.u32.u64 	%r1131, %rd1608;
	mov.b32 	%f3006, %r1131;
	shr.u64 	%rd933, %rd1608, 32;
	cvt.u32.u64 	%r1132, %rd933;
	mov.b32 	%f3007, %r1132;
	sub.f32 	%f3008, %f579, %f3006;
	sub.f32 	%f3009, %f584, %f3007;
	mul.f32 	%f3010, %f3009, %f3009;
	fma.rn.f32 	%f3011, %f3008, %f3008, %f3010;
	add.f32 	%f3012, %f3011, 0f00000000;
	sqrt.rn.f32 	%f3013, %f3012;
	ld.global.f32 	%f3014, [%rd112+52];
	fma.rn.f32 	%f3015, %f3014, %f3013, %f586;
	min.f32 	%f3016, %f3015, %f587;
	st.f32 	[%rd150], %f3016;
	mov.f32 	%f3017, 0f3F000000;
	mov.f32 	%f3018, 0f3BBB989D;
	fma.rn.f32 	%f3019, %f3006, %f3018, %f3017;
	mov.f32 	%f3021, 0f437C0000;
	cvt.sat.f32.f32 	%f3022, %f3019;
	mov.f32 	%f3023, 0f4B400001;
	fma.rm.f32 	%f3024, %f3022, %f3021, %f3023;
	add.f32 	%f3025, %f3024, 0fCB40007F;
	neg.f32 	%f3026, %f3025;
	fma.rn.f32 	%f3027, %f3006, %f1538, %f3026;
	mov.f32 	%f3028, 0f32A57060;
	fma.rn.f32 	%f3029, %f3006, %f3028, %f3027;
	mov.b32 	%r1133, %f3024;
	shl.b32 	%r1134, %r1133, 23;
	mov.b32 	%f3030, %r1134;
	ex2.approx.ftz.f32 	%f3031, %f3029;
	mul.f32 	%f3032, %f3031, %f3030;
	fma.rn.f32 	%f3033, %f6451, %f3018, %f3017;
	cvt.sat.f32.f32 	%f3034, %f3033;
	fma.rm.f32 	%f3035, %f3034, %f3021, %f3023;
	add.f32 	%f3036, %f3035, 0fCB40007F;
	neg.f32 	%f3037, %f3036;
	fma.rn.f32 	%f3038, %f6451, %f1538, %f3037;
	fma.rn.f32 	%f3039, %f6451, %f3028, %f3038;
	mov.b32 	%r1135, %f3035;
	shl.b32 	%r1136, %r1135, 23;
	mov.b32 	%f3040, %r1136;
	ex2.approx.ftz.f32 	%f3041, %f3039;
	mul.f32 	%f3042, %f3041, %f3040;
	mov.b64 	{%r1137, %r1138}, %rd160;
	mov.b64 	{%r1139, %r1140}, %rd159;
	mov.b32 	%f3043, %r1139;
	mul.f32 	%f3044, %f3043, %f3032;
	mov.b32 	%f3045, %r1140;
	mul.f32 	%f3046, %f3045, %f3032;
	mov.b32 	%f3047, %r1137;
	mul.f32 	%f3048, %f3047, %f3042;
	mov.b32 	%f3049, %r1138;
	mul.f32 	%f3050, %f3049, %f3042;
	mov.b64 	{%r1141, %r1142}, %rd162;
	mov.b64 	{%r1143, %r1144}, %rd161;
	mov.b32 	%f3051, %r1143;
	mov.b32 	%f3052, %r1144;
	mul.f32 	%f3053, %f3052, %f3048;
	mul.f32 	%f3054, %f3052, %f3050;
	fma.rn.f32 	%f6595, %f3051, %f3046, %f3054;
	mov.b32 	%f3055, %r1141;
	mov.b32 	%f3056, %r1142;
	mul.f32 	%f3057, %f3056, %f3048;
	fma.rn.f32 	%f6594, %f3055, %f3044, %f3057;
	mul.f32 	%f3058, %f3056, %f3050;
	fma.rn.f32 	%f3059, %f3055, %f3046, %f3058;
	fma.rn.f32 	%f3060, %f3051, %f3044, %f3053;
	st.local.v4.f32 	[%rd574], {%f3060, %f6595, %f6594, %f3059};
	bra.uni 	$L__BB0_491;

$L__BB0_292:
	mov.b32 	%r145, %f530;
	bfe.u32 	%r952, %r145, 23, 8;
	add.s32 	%r146, %r952, -128;
	shl.b32 	%r953, %r145, 8;
	or.b32  	%r147, %r953, -2147483648;
	shr.u32 	%r148, %r146, 5;
	mov.u32 	%r2297, 0;
	mov.u64 	%rd1597, __cudart_i2opi_f;
	mov.u64 	%rd1598, %rd1;
	mov.u32 	%r2298, %r2297;

$L__BB0_293:
	.pragma "nounroll";
	mov.u32 	%r150, %r2298;
	ld.global.nc.u32 	%r956, [%rd1597];
	// begin inline asm
	{
	mad.lo.cc.u32   %r954, %r956, %r147, %r150;
	madc.hi.u32     %r2298, %r956, %r147,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1598], %r954;
	add.s64 	%rd1598, %rd1598, 4;
	add.s64 	%rd1597, %rd1597, 4;
	add.s32 	%r2297, %r2297, 1;
	setp.ne.s32 	%p351, %r2297, 6;
	@%p351 bra 	$L__BB0_293;

	mov.u32 	%r961, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r959, %r961, %r147, %r150;
	madc.hi.u32     %r960, %r961, %r147,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r960;
	mov.u32 	%r964, 4;
	sub.s32 	%r153, %r964, %r148;
	mov.u32 	%r965, 6;
	sub.s32 	%r966, %r965, %r148;
	mul.wide.s32 	%rd844, %r966, 4;
	add.s64 	%rd845, %rd1, %rd844;
	ld.local.u32 	%r2299, [%rd845];
	ld.local.u32 	%r2300, [%rd845+-4];
	and.b32  	%r156, %r146, 31;
	setp.eq.s32 	%p352, %r156, 0;
	@%p352 bra 	$L__BB0_296;

	mov.u32 	%r967, 32;
	sub.s32 	%r968, %r967, %r156;
	shr.u32 	%r969, %r2300, %r968;
	shl.b32 	%r970, %r2299, %r156;
	add.s32 	%r2299, %r969, %r970;
	mul.wide.s32 	%rd846, %r153, 4;
	add.s64 	%rd847, %rd1, %rd846;
	ld.local.u32 	%r971, [%rd847];
	shr.u32 	%r972, %r971, %r968;
	shl.b32 	%r973, %r2300, %r156;
	add.s32 	%r2300, %r972, %r973;

$L__BB0_296:
	and.b32  	%r974, %r145, -2147483648;
	shr.u32 	%r975, %r2300, 30;
	shl.b32 	%r976, %r2299, 2;
	or.b32  	%r977, %r975, %r976;
	shr.u32 	%r978, %r977, 31;
	shr.u32 	%r979, %r2299, 30;
	add.s32 	%r980, %r978, %r979;
	neg.s32 	%r981, %r980;
	setp.eq.s32 	%p353, %r974, 0;
	selp.b32 	%r2301, %r980, %r981, %p353;
	setp.ne.s32 	%p354, %r978, 0;
	xor.b32  	%r982, %r974, -2147483648;
	selp.b32 	%r983, %r982, %r974, %p354;
	selp.b32 	%r984, -1, 0, %p354;
	xor.b32  	%r985, %r977, %r984;
	shl.b32 	%r986, %r2300, 2;
	xor.b32  	%r987, %r986, %r984;
	cvt.u64.u32 	%rd848, %r985;
	cvt.u64.u32 	%rd849, %r987;
	bfi.b64 	%rd850, %rd848, %rd849, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd850;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2705, %fd4;
	setp.eq.s32 	%p355, %r983, 0;
	neg.f32 	%f2706, %f2705;
	selp.f32 	%f6443, %f2705, %f2706, %p355;

$L__BB0_298:
	mov.f32 	%f6278, 0f3F800000;
	setp.lt.f32 	%p356, %f516, 0f00000000;
	mov.f32 	%f2708, 0f00000000;
	selp.f32 	%f2709, 0fBF800000, 0f3F800000, %p356;
	mul.f32 	%f2711, %f516, %f2709;
	mul.f32 	%f2712, %f6442, %f6442;
	mov.f32 	%f2713, 0fBAB607ED;
	mov.f32 	%f2714, 0f37CBAC00;
	fma.rn.f32 	%f2715, %f2714, %f2712, %f2713;
	mov.f32 	%f2716, 0f3D2AAABB;
	fma.rn.f32 	%f2717, %f2715, %f2712, %f2716;
	mov.f32 	%f2718, 0fBEFFFFFF;
	fma.rn.f32 	%f2719, %f2717, %f2712, %f2718;
	fma.rn.f32 	%f2720, %f2719, %f2712, %f6278;
	mov.f32 	%f2721, 0f3C0885E4;
	mov.f32 	%f2722, 0fB94D4153;
	fma.rn.f32 	%f2723, %f2722, %f2712, %f2721;
	mov.f32 	%f2724, 0fBE2AAAA8;
	fma.rn.f32 	%f2725, %f2723, %f2712, %f2724;
	fma.rn.f32 	%f2726, %f2712, %f6442, %f2708;
	fma.rn.f32 	%f2727, %f2725, %f2726, %f6442;
	and.b32  	%r988, %r2296, 1;
	setp.eq.b32 	%p357, %r988, 1;
	selp.f32 	%f2728, %f2720, %f2727, %p357;
	selp.f32 	%f2729, %f2727, %f2720, %p357;
	neg.f32 	%f2730, %f2728;
	and.b32  	%r989, %r2296, 2;
	setp.eq.s32 	%p358, %r989, 0;
	selp.f32 	%f2731, %f2728, %f2730, %p358;
	neg.f32 	%f2732, %f2729;
	add.s32 	%r990, %r2296, 1;
	and.b32  	%r991, %r990, 2;
	setp.eq.s32 	%p359, %r991, 0;
	selp.f32 	%f2733, %f2729, %f2732, %p359;
	mul.f32 	%f2734, %f6443, %f6443;
	fma.rn.f32 	%f2735, %f2714, %f2734, %f2713;
	fma.rn.f32 	%f2736, %f2735, %f2734, %f2716;
	fma.rn.f32 	%f2737, %f2736, %f2734, %f2718;
	fma.rn.f32 	%f2738, %f2737, %f2734, %f6278;
	fma.rn.f32 	%f2739, %f2734, %f6443, %f2708;
	fma.rn.f32 	%f2740, %f2722, %f2734, %f2721;
	fma.rn.f32 	%f2741, %f2740, %f2734, %f2724;
	fma.rn.f32 	%f2742, %f2741, %f2739, %f6443;
	and.b32  	%r992, %r2301, 1;
	setp.eq.b32 	%p360, %r992, 1;
	selp.f32 	%f2743, %f2738, %f2742, %p360;
	selp.f32 	%f2744, %f2742, %f2738, %p360;
	and.b32  	%r993, %r2301, 2;
	setp.eq.s32 	%p361, %r993, 0;
	neg.f32 	%f2745, %f2743;
	selp.f32 	%f2746, %f2743, %f2745, %p361;
	add.s32 	%r994, %r2301, 1;
	and.b32  	%r995, %r994, 2;
	setp.eq.s32 	%p362, %r995, 0;
	neg.f32 	%f2747, %f2744;
	selp.f32 	%f2748, %f2744, %f2747, %p362;
	mov.b32 	%r996, %f2748;
	neg.f32 	%f2749, %f2746;
	mov.b32 	%r997, %f2746;
	cvt.u64.u32 	%rd851, %r997;
	mov.b32 	%r998, %f2749;
	cvt.u64.u32 	%rd852, %r998;
	cvt.u64.u32 	%rd853, %r996;
	bfi.b64 	%rd854, %rd853, %rd852, 32, 32;
	mov.b64 	{%r999, %r1000}, %rd854;
	bfi.b64 	%rd855, %rd851, %rd853, 32, 32;
	mov.b64 	{%r1001, %r1002}, %rd855;
	mul.f32 	%f2750, %f2709, %f2731;
	mov.b32 	%r1003, %f2750;
	cvt.u64.u32 	%rd856, %r1003;
	mov.b32 	%r1004, %f2733;
	cvt.u64.u32 	%rd857, %r1004;
	neg.f32 	%f2751, %f2731;
	mov.b32 	%r1005, %f2751;
	mul.f32 	%f2752, %f2709, %f2733;
	mov.b32 	%r1006, %f2752;
	cvt.u64.u32 	%rd858, %r1006;
	cvt.u64.u32 	%rd859, %r1005;
	bfi.b64 	%rd860, %rd858, %rd859, 32, 32;
	mov.b64 	{%r1007, %r1008}, %rd860;
	bfi.b64 	%rd861, %rd856, %rd857, 32, 32;
	mov.b64 	{%r1009, %r1010}, %rd861;
	ld.global.f32 	%f2753, [%rd112+40];
	sub.f32 	%f2754, %f6278, %f2753;
	max.f32 	%f2755, %f515, %f2754;
	ld.global.f32 	%f2756, [%rd112+44];
	add.f32 	%f2757, %f2756, 0f3F800000;
	min.f32 	%f2758, %f2755, %f2757;
	max.f32 	%f2759, %f2711, %f2754;
	min.f32 	%f2760, %f2759, %f2757;
	mul.f32 	%f2761, %f2758, %f2760;
	mul.f32 	%f2762, %f515, %f2711;
	div.rn.f32 	%f2763, %f2762, %f2761;
	mul.f32 	%f6490, %f6490, %f2763;
	sub.f32 	%f2764, %f6278, %f6490;
	ld.global.f32 	%f2765, [%rd112+48];
	mul.f32 	%f2766, %f2765, %f2764;
	mov.f32 	%f2767, 0f3F000000;
	mov.f32 	%f2768, 0f3BBB989D;
	fma.rn.f32 	%f2769, %f2766, %f2768, %f2767;
	mov.f32 	%f2771, 0f437C0000;
	cvt.sat.f32.f32 	%f2772, %f2769;
	mov.f32 	%f2773, 0f4B400001;
	fma.rm.f32 	%f2774, %f2772, %f2771, %f2773;
	add.f32 	%f2775, %f2774, 0fCB40007F;
	neg.f32 	%f2776, %f2775;
	fma.rn.f32 	%f2777, %f2766, %f1538, %f2776;
	mov.f32 	%f2778, 0f32A57060;
	fma.rn.f32 	%f2779, %f2766, %f2778, %f2777;
	mov.b32 	%r1011, %f2774;
	shl.b32 	%r1012, %r1011, 23;
	mov.b32 	%f2780, %r1012;
	ex2.approx.ftz.f32 	%f2781, %f2779;
	mul.f32 	%f2782, %f2781, %f2780;
	st.f32 	[%rd141], %f2782;
	mov.b32 	%f2783, %r1001;
	mul.f32 	%f2784, %f2758, %f2783;
	mov.b32 	%f2785, %r1002;
	mul.f32 	%f2786, %f2758, %f2785;
	mov.b32 	%f2787, %r999;
	mul.f32 	%f2788, %f2760, %f2787;
	mov.b32 	%f2789, %r1000;
	mul.f32 	%f2790, %f2760, %f2789;
	mov.b32 	%f2791, %r1009;
	mov.b32 	%f2792, %r1010;
	mul.f32 	%f2793, %f2792, %f2788;
	mul.f32 	%f2794, %f2792, %f2790;
	fma.rn.f32 	%f6595, %f2791, %f2786, %f2794;
	mov.b32 	%f2795, %r1007;
	mov.b32 	%f2796, %r1008;
	mul.f32 	%f2797, %f2796, %f2788;
	fma.rn.f32 	%f6594, %f2795, %f2784, %f2797;
	mul.f32 	%f2798, %f2796, %f2790;
	fma.rn.f32 	%f2799, %f2795, %f2786, %f2798;
	fma.rn.f32 	%f2800, %f2791, %f2784, %f2793;
	st.local.v4.f32 	[%rd574], {%f2800, %f6595, %f6594, %f2799};
	bra.uni 	$L__BB0_491;

$L__BB0_544:
	mov.b32 	%r1629, %f6506;
	xor.b32  	%r1630, %r1629, -2147483648;
	mov.b32 	%f4441, %r1630;
	selp.f32 	%f6508, %f4441, %f6506, %p13;
	setp.geu.f32 	%p692, %f883, 0f00000000;
	@%p692 bra 	$L__BB0_548;

	cvt.rzi.f32.f32 	%f4442, %f884;
	setp.eq.f32 	%p693, %f4442, %f884;
	@%p693 bra 	$L__BB0_548;

	mov.f32 	%f6508, 0f7FFFFFFF;

$L__BB0_548:
	add.f32 	%f4445, %f886, %f887;
	mov.b32 	%r1635, %f4445;
	setp.lt.s32 	%p696, %r1635, 2139095040;
	@%p696 bra 	$L__BB0_555;

	setp.gtu.f32 	%p697, %f886, 0f7F800000;
	setp.gtu.f32 	%p698, %f887, 0f7F800000;
	or.pred  	%p699, %p697, %p698;
	@%p699 bra 	$L__BB0_554;
	bra.uni 	$L__BB0_550;

$L__BB0_554:
	add.f32 	%f6508, %f883, %f884;
	bra.uni 	$L__BB0_555;

$L__BB0_561:
	mov.b32 	%r1658, %f6513;
	xor.b32  	%r1659, %r1658, -2147483648;
	mov.b32 	%f4575, %r1659;
	selp.f32 	%f6515, %f4575, %f6513, %p14;
	setp.geu.f32 	%p718, %f917, 0f00000000;
	@%p718 bra 	$L__BB0_565;

	cvt.rzi.f32.f32 	%f4577, %f4501;
	setp.eq.f32 	%p719, %f4577, 0fBF800000;
	@%p719 bra 	$L__BB0_565;

	mov.f32 	%f6515, 0f7FFFFFFF;

$L__BB0_565:
	add.f32 	%f4581, %f924, 0f3F800000;
	mov.b32 	%r1662, %f4581;
	setp.lt.s32 	%p721, %r1662, 2139095040;
	@%p721 bra 	$L__BB0_570;

	setp.gtu.f32 	%p722, %f924, 0f7F800000;
	@%p722 bra 	$L__BB0_569;
	bra.uni 	$L__BB0_567;

$L__BB0_569:
	add.f32 	%f6515, %f917, 0fBF800000;
	bra.uni 	$L__BB0_570;

$L__BB0_427:
	setp.neu.f32 	%p543, %f717, 0f7F800000;
	@%p543 bra 	$L__BB0_430;

	selp.f32 	%f6472, 0fFF800000, 0f7F800000, %p11;

$L__BB0_430:
	ld.global.u8 	%rs42, [%rd112+48];
	setp.eq.s16 	%p544, %rs42, 0;
	@%p544 bra 	$L__BB0_434;

	div.rn.f32 	%f3695, %f644, %f715;
	setp.lt.f32 	%p545, %f3695, 0f00800000;
	mul.f32 	%f3696, %f3695, 0f4B000000;
	selp.f32 	%f728, %f3696, %f3695, %p545;
	selp.f32 	%f3697, 0fC1B80000, 0f00000000, %p545;
	mov.b32 	%r1349, %f728;
	add.s32 	%r1350, %r1349, -1059760811;
	and.b32  	%r1351, %r1350, -8388608;
	sub.s32 	%r1352, %r1349, %r1351;
	mov.b32 	%f3698, %r1352;
	cvt.rn.f32.s32 	%f3699, %r1351;
	mov.f32 	%f3700, 0f34000000;
	fma.rn.f32 	%f3701, %f3699, %f3700, %f3697;
	add.f32 	%f3702, %f3698, 0fBF800000;
	mov.f32 	%f3703, 0f3E1039F6;
	mov.f32 	%f3704, 0fBE055027;
	fma.rn.f32 	%f3705, %f3704, %f3702, %f3703;
	mov.f32 	%f3706, 0fBDF8CDCC;
	fma.rn.f32 	%f3707, %f3705, %f3702, %f3706;
	mov.f32 	%f3708, 0f3E0F2955;
	fma.rn.f32 	%f3709, %f3707, %f3702, %f3708;
	mov.f32 	%f3710, 0fBE2AD8B9;
	fma.rn.f32 	%f3711, %f3709, %f3702, %f3710;
	mov.f32 	%f3712, 0f3E4CED0B;
	fma.rn.f32 	%f3713, %f3711, %f3702, %f3712;
	mov.f32 	%f3714, 0fBE7FFF22;
	fma.rn.f32 	%f3715, %f3713, %f3702, %f3714;
	mov.f32 	%f3716, 0f3EAAAA78;
	fma.rn.f32 	%f3717, %f3715, %f3702, %f3716;
	fma.rn.f32 	%f3719, %f3717, %f3702, %f3232;
	mul.f32 	%f3720, %f3702, %f3719;
	fma.rn.f32 	%f3721, %f3720, %f3702, %f3702;
	mov.f32 	%f3722, 0f3F317218;
	fma.rn.f32 	%f6473, %f3701, %f3722, %f3721;
	setp.lt.u32 	%p546, %r1349, 2139095040;
	@%p546 bra 	$L__BB0_433;

	mov.f32 	%f3723, 0f7F800000;
	fma.rn.f32 	%f6473, %f728, %f3723, %f3723;

$L__BB0_433:
	setp.eq.f32 	%p547, %f728, 0f00000000;
	selp.f32 	%f3724, 0fFF800000, %f6473, %p547;
	add.f32 	%f6475, %f6475, %f3724;

$L__BB0_434:
	setp.eq.f32 	%p548, %f715, 0f3F800000;
	selp.f32 	%f3725, 0f3F800000, %f6472, %p548;
	mov.b64 	{%r1353, %r1354}, %rd185;
	mov.b64 	{%r1355, %r1356}, %rd184;
	mov.b32 	%f3726, %r1355;
	mul.f32 	%f3727, %f3726, %f3725;
	mov.b32 	%f3728, %r1356;
	mul.f32 	%f3729, %f3728, %f3725;
	mov.b32 	%f3730, %r1353;
	mul.f32 	%f3731, %f3730, %f3725;
	mov.b32 	%f3732, %r1354;
	mul.f32 	%f3733, %f3732, %f3725;
	mov.b64 	{%r1357, %r1358}, %rd187;
	mov.b64 	{%r1359, %r1360}, %rd186;
	mov.b32 	%f3734, %r1359;
	mov.b32 	%f3735, %r1360;
	mul.f32 	%f3736, %f3735, %f3731;
	mul.f32 	%f3737, %f3735, %f3733;
	mov.b32 	%f3738, %r1357;
	mov.b32 	%f3739, %r1358;
	mul.f32 	%f3740, %f3739, %f3731;
	mul.f32 	%f3741, %f3739, %f3733;
	fma.rn.f32 	%f3742, %f3734, %f3729, %f3737;
	mov.b32 	%r1361, %f3742;
	fma.rn.f32 	%f3743, %f3734, %f3727, %f3736;
	mov.b32 	%r1362, %f3743;
	fma.rn.f32 	%f3744, %f3738, %f3729, %f3741;
	mov.b32 	%r1363, %f3744;
	fma.rn.f32 	%f3745, %f3738, %f3727, %f3740;
	mov.b32 	%r1364, %f3745;
	mov.b64 	%rd1614, {%r1364, %r1363};
	mov.b64 	%rd1613, {%r1362, %r1361};
	bra.uni 	$L__BB0_435;

$L__BB0_439:
	setp.lt.s32 	%p559, %r248, 0;
	min.f32 	%f3768, %f743, %f742;
	max.f32 	%f3769, %f743, %f742;
	div.rn.f32 	%f3770, %f3768, %f3769;
	mul.rn.f32 	%f3771, %f3770, %f3770;
	mov.f32 	%f3772, 0fC0B59883;
	mov.f32 	%f3773, 0fBF52C7EA;
	fma.rn.f32 	%f3774, %f3771, %f3773, %f3772;
	mov.f32 	%f3775, 0fC0D21907;
	fma.rn.f32 	%f3776, %f3774, %f3771, %f3775;
	mul.f32 	%f3777, %f3771, %f3776;
	mul.f32 	%f3778, %f3770, %f3777;
	add.f32 	%f3779, %f3771, 0f41355DC0;
	mov.f32 	%f3780, 0f41E6BD60;
	fma.rn.f32 	%f3781, %f3779, %f3771, %f3780;
	mov.f32 	%f3782, 0f419D92C8;
	fma.rn.f32 	%f3783, %f3781, %f3771, %f3782;
	rcp.rn.f32 	%f3784, %f3783;
	fma.rn.f32 	%f3785, %f3778, %f3784, %f3770;
	mov.f32 	%f3786, 0f3FC90FDB;
	sub.f32 	%f3787, %f3786, %f3785;
	setp.gt.f32 	%p560, %f743, %f742;
	selp.f32 	%f3788, %f3787, %f3785, %p560;
	mov.f32 	%f3789, 0f40490FDB;
	sub.f32 	%f3790, %f3789, %f3788;
	selp.f32 	%f3791, %f3790, %f3788, %p559;
	mov.b32 	%r1370, %f3791;
	or.b32  	%r1371, %r249, %r1370;
	mov.b32 	%f3792, %r1371;
	add.f32 	%f3793, %f742, %f743;
	setp.le.f32 	%p561, %f3793, 0f7F800000;
	selp.f32 	%f6476, %f3792, %f3793, %p561;

$L__BB0_442:
	abs.f32 	%f748, %f737;
	setp.eq.f32 	%p563, %f748, 0f00000000;
	abs.f32 	%f749, %f738;
	setp.eq.f32 	%p564, %f749, 0f00000000;
	and.pred  	%p565, %p563, %p564;
	mov.b32 	%r250, %f737;
	mov.b32 	%r1377, %f738;
	and.b32  	%r251, %r1377, -2147483648;
	@%p565 bra 	$L__BB0_446;
	bra.uni 	$L__BB0_443;

$L__BB0_446:
	shr.s32 	%r1382, %r250, 31;
	and.b32  	%r1383, %r1382, 1078530011;
	or.b32  	%r1384, %r1383, %r251;
	mov.b32 	%f6477, %r1384;
	bra.uni 	$L__BB0_447;

$L__BB0_443:
	setp.eq.f32 	%p566, %f748, 0f7F800000;
	setp.eq.f32 	%p567, %f749, 0f7F800000;
	and.pred  	%p568, %p566, %p567;
	@%p568 bra 	$L__BB0_445;
	bra.uni 	$L__BB0_444;

$L__BB0_445:
	setp.lt.s32 	%p572, %r250, 0;
	selp.b32 	%r1380, 1075235812, 1061752795, %p572;
	or.b32  	%r1381, %r1380, %r251;
	mov.b32 	%f6477, %r1381;
	bra.uni 	$L__BB0_447;

$L__BB0_444:
	setp.lt.s32 	%p569, %r250, 0;
	min.f32 	%f3794, %f749, %f748;
	max.f32 	%f3795, %f749, %f748;
	div.rn.f32 	%f3796, %f3794, %f3795;
	mul.rn.f32 	%f3797, %f3796, %f3796;
	mov.f32 	%f3798, 0fC0B59883;
	mov.f32 	%f3799, 0fBF52C7EA;
	fma.rn.f32 	%f3800, %f3797, %f3799, %f3798;
	mov.f32 	%f3801, 0fC0D21907;
	fma.rn.f32 	%f3802, %f3800, %f3797, %f3801;
	mul.f32 	%f3803, %f3797, %f3802;
	mul.f32 	%f3804, %f3796, %f3803;
	add.f32 	%f3805, %f3797, 0f41355DC0;
	mov.f32 	%f3806, 0f41E6BD60;
	fma.rn.f32 	%f3807, %f3805, %f3797, %f3806;
	mov.f32 	%f3808, 0f419D92C8;
	fma.rn.f32 	%f3809, %f3807, %f3797, %f3808;
	rcp.rn.f32 	%f3810, %f3809;
	fma.rn.f32 	%f3811, %f3804, %f3810, %f3796;
	mov.f32 	%f3812, 0f3FC90FDB;
	sub.f32 	%f3813, %f3812, %f3811;
	setp.gt.f32 	%p570, %f749, %f748;
	selp.f32 	%f3814, %f3813, %f3811, %p570;
	mov.f32 	%f3815, 0f40490FDB;
	sub.f32 	%f3816, %f3815, %f3814;
	selp.f32 	%f3817, %f3816, %f3814, %p569;
	mov.b32 	%r1378, %f3817;
	or.b32  	%r1379, %r251, %r1378;
	mov.b32 	%f3818, %r1379;
	add.f32 	%f3819, %f748, %f749;
	setp.le.f32 	%p571, %f3819, 0f7F800000;
	selp.f32 	%f6477, %f3818, %f3819, %p571;

$L__BB0_447:
	sub.f32 	%f3820, %f6477, %f6476;
	mul.f32 	%f754, %f3820, 0f3F000000;
	add.f32 	%f3821, %f6476, %f6477;
	mul.f32 	%f755, %f3821, 0f3F000000;
	mul.f32 	%f3822, %f754, 0f3F22F983;
	cvt.rni.s32.f32 	%r2326, %f3822;
	cvt.rn.f32.s32 	%f3823, %r2326;
	mov.f32 	%f3824, 0fBFC90FDA;
	fma.rn.f32 	%f3825, %f3823, %f3824, %f754;
	mov.f32 	%f3826, 0fB3A22168;
	fma.rn.f32 	%f3827, %f3823, %f3826, %f3825;
	mov.f32 	%f3828, 0fA7C234C5;
	fma.rn.f32 	%f6478, %f3823, %f3828, %f3827;
	abs.f32 	%f757, %f754;
	setp.leu.f32 	%p573, %f757, 0f47CE4780;
	@%p573 bra 	$L__BB0_455;

	setp.eq.f32 	%p574, %f757, 0f7F800000;
	@%p574 bra 	$L__BB0_454;
	bra.uni 	$L__BB0_449;

$L__BB0_454:
	mov.f32 	%f3831, 0f00000000;
	mul.rn.f32 	%f6478, %f754, %f3831;
	bra.uni 	$L__BB0_455;

$L__BB0_550:
	setp.eq.f32 	%p700, %f887, 0f7F800000;
	@%p700 bra 	$L__BB0_553;
	bra.uni 	$L__BB0_551;

$L__BB0_553:
	setp.gt.f32 	%p703, %f886, 0f3F800000;
	selp.b32 	%r1639, 2139095040, 0, %p703;
	xor.b32  	%r1640, %r1639, 2139095040;
	setp.lt.s32 	%p704, %r325, 0;
	selp.b32 	%r1641, %r1640, %r1639, %p704;
	mov.b32 	%f4446, %r1641;
	setp.eq.f32 	%p705, %f883, 0fBF800000;
	selp.f32 	%f6508, 0f3F800000, %f4446, %p705;
	bra.uni 	$L__BB0_555;

$L__BB0_567:
	setp.neu.f32 	%p723, %f924, 0f7F800000;
	@%p723 bra 	$L__BB0_570;

	selp.f32 	%f6515, 0f80000000, 0f00000000, %p14;

$L__BB0_570:
	setp.eq.f32 	%p724, %f917, 0f3F800000;
	mov.u32 	%r1663, 1065353216;
	selp.f32 	%f4582, 0f3F800000, %f6515, %p724;
	mul.f32 	%f4583, %f922, %f4582;
	add.f32 	%f4584, %f919, 0f00000000;
	add.f32 	%f4585, %f4584, %f921;
	mul.f32 	%f4586, %f4585, 0f3F000000;
	sub.f32 	%f4587, %f919, %f4586;
	sub.f32 	%f4588, %f921, %f4586;
	mul.f32 	%f6516, %f4587, %f4583;
	mul.f32 	%f6517, %f920, %f4583;
	mul.f32 	%f6519, %f4588, %f4583;
	fma.rn.f32 	%f4589, %f917, %f917, 0fBF800000;
	mul.f32 	%f4590, %f918, 0f3F000000;
	mul.f32 	%f4591, %f4589, %f4590;
	add.u64 	%rd1065, %SPL, 32;
	st.local.v4.f32 	[%rd1065], {%f4552, %f4552, %f4552, %f4552};
	mov.u64 	%rd1066, 0;
	st.local.v2.u64 	[%rd263], {%rd1066, %rd1066};
	st.local.u32 	[%rd263], %r1663;
	st.local.u32 	[%rd263+12], %r1663;
	ld.local.v4.f32 	{%f4593, %f4594, %f4595, %f4596}, [%rd263];
	mul.f32 	%f6520, %f4591, %f4593;
	mul.f32 	%f6521, %f4591, %f4594;
	mul.f32 	%f6522, %f4591, %f4595;
	mul.f32 	%f6523, %f4591, %f4596;
	setp.ltu.f32 	%p725, %f917, 0f3F800000;
	mov.f32 	%f6518, %f6517;
	@%p725 bra 	$L__BB0_572;

	add.f32 	%f6516, %f6516, %f6520;
	add.f32 	%f951, %f6517, %f6521;
	add.f32 	%f6518, %f6517, %f6522;
	add.f32 	%f6519, %f6519, %f6523;
	st.local.v4.f32 	[%rd1065], {%f4552, %f4552, %f4552, %f4552};
	mov.f32 	%f6517, %f951;
	mov.f32 	%f6520, %f4552;
	mov.f32 	%f6521, %f4552;
	mov.f32 	%f6522, %f4552;
	mov.f32 	%f6523, %f4552;

$L__BB0_572:
	fma.rn.f32 	%f4605, %f916, %f6518, %f6522;
	mov.b32 	%r1664, %f4605;
	fma.rn.f32 	%f4606, %f916, %f6519, %f6523;
	mov.b32 	%r1665, %f4606;
	fma.rn.f32 	%f4607, %f916, %f6516, %f6520;
	mov.b32 	%r1666, %f4607;
	fma.rn.f32 	%f4608, %f916, %f6517, %f6521;
	mov.b32 	%r1667, %f4608;
	mov.b64 	%rd1645, {%r1666, %r1667};
	mov.b64 	%rd1646, {%r1664, %r1665};
	bra.uni 	$L__BB0_605;

$L__BB0_575:
	setp.lt.s32 	%p732, %r326, 0;
	min.f32 	%f4629, %f970, %f969;
	max.f32 	%f4630, %f970, %f969;
	div.rn.f32 	%f4631, %f4629, %f4630;
	mul.rn.f32 	%f4632, %f4631, %f4631;
	mov.f32 	%f4633, 0fC0B59883;
	mov.f32 	%f4634, 0fBF52C7EA;
	fma.rn.f32 	%f4635, %f4632, %f4634, %f4633;
	mov.f32 	%f4636, 0fC0D21907;
	fma.rn.f32 	%f4637, %f4635, %f4632, %f4636;
	mul.f32 	%f4638, %f4632, %f4637;
	mul.f32 	%f4639, %f4631, %f4638;
	add.f32 	%f4640, %f4632, 0f41355DC0;
	mov.f32 	%f4641, 0f41E6BD60;
	fma.rn.f32 	%f4642, %f4640, %f4632, %f4641;
	mov.f32 	%f4643, 0f419D92C8;
	fma.rn.f32 	%f4644, %f4642, %f4632, %f4643;
	rcp.rn.f32 	%f4645, %f4644;
	fma.rn.f32 	%f4646, %f4639, %f4645, %f4631;
	mov.f32 	%f4647, 0f3FC90FDB;
	sub.f32 	%f4648, %f4647, %f4646;
	setp.gt.f32 	%p733, %f970, %f969;
	selp.f32 	%f4649, %f4648, %f4646, %p733;
	mov.f32 	%f4650, 0f40490FDB;
	sub.f32 	%f4651, %f4650, %f4649;
	selp.f32 	%f4652, %f4651, %f4649, %p732;
	mov.b32 	%r1669, %f4652;
	or.b32  	%r1670, %r327, %r1669;
	mov.b32 	%f4653, %r1670;
	add.f32 	%f4654, %f969, %f970;
	setp.le.f32 	%p734, %f4654, 0f7F800000;
	selp.f32 	%f6524, %f4653, %f4654, %p734;

$L__BB0_578:
	abs.f32 	%f975, %f965;
	setp.eq.f32 	%p736, %f975, 0f00000000;
	abs.f32 	%f976, %f966;
	setp.eq.f32 	%p737, %f976, 0f00000000;
	and.pred  	%p738, %p736, %p737;
	mov.b32 	%r328, %f965;
	mov.b32 	%r1676, %f966;
	and.b32  	%r329, %r1676, -2147483648;
	@%p738 bra 	$L__BB0_582;
	bra.uni 	$L__BB0_579;

$L__BB0_582:
	shr.s32 	%r1681, %r328, 31;
	and.b32  	%r1682, %r1681, 1078530011;
	or.b32  	%r1683, %r1682, %r329;
	mov.b32 	%f6525, %r1683;
	bra.uni 	$L__BB0_583;

$L__BB0_579:
	setp.eq.f32 	%p739, %f975, 0f7F800000;
	setp.eq.f32 	%p740, %f976, 0f7F800000;
	and.pred  	%p741, %p739, %p740;
	@%p741 bra 	$L__BB0_581;
	bra.uni 	$L__BB0_580;

$L__BB0_581:
	setp.lt.s32 	%p745, %r328, 0;
	selp.b32 	%r1679, 1075235812, 1061752795, %p745;
	or.b32  	%r1680, %r1679, %r329;
	mov.b32 	%f6525, %r1680;
	bra.uni 	$L__BB0_583;

$L__BB0_580:
	setp.lt.s32 	%p742, %r328, 0;
	min.f32 	%f4655, %f976, %f975;
	max.f32 	%f4656, %f976, %f975;
	div.rn.f32 	%f4657, %f4655, %f4656;
	mul.rn.f32 	%f4658, %f4657, %f4657;
	mov.f32 	%f4659, 0fC0B59883;
	mov.f32 	%f4660, 0fBF52C7EA;
	fma.rn.f32 	%f4661, %f4658, %f4660, %f4659;
	mov.f32 	%f4662, 0fC0D21907;
	fma.rn.f32 	%f4663, %f4661, %f4658, %f4662;
	mul.f32 	%f4664, %f4658, %f4663;
	mul.f32 	%f4665, %f4657, %f4664;
	add.f32 	%f4666, %f4658, 0f41355DC0;
	mov.f32 	%f4667, 0f41E6BD60;
	fma.rn.f32 	%f4668, %f4666, %f4658, %f4667;
	mov.f32 	%f4669, 0f419D92C8;
	fma.rn.f32 	%f4670, %f4668, %f4658, %f4669;
	rcp.rn.f32 	%f4671, %f4670;
	fma.rn.f32 	%f4672, %f4665, %f4671, %f4657;
	mov.f32 	%f4673, 0f3FC90FDB;
	sub.f32 	%f4674, %f4673, %f4672;
	setp.gt.f32 	%p743, %f976, %f975;
	selp.f32 	%f4675, %f4674, %f4672, %p743;
	mov.f32 	%f4676, 0f40490FDB;
	sub.f32 	%f4677, %f4676, %f4675;
	selp.f32 	%f4678, %f4677, %f4675, %p742;
	mov.b32 	%r1677, %f4678;
	or.b32  	%r1678, %r329, %r1677;
	mov.b32 	%f4679, %r1678;
	add.f32 	%f4680, %f975, %f976;
	setp.le.f32 	%p744, %f4680, 0f7F800000;
	selp.f32 	%f6525, %f4679, %f4680, %p744;

$L__BB0_583:
	sub.f32 	%f4681, %f6525, %f6524;
	mul.f32 	%f981, %f4681, 0f3F000000;
	add.f32 	%f4682, %f6524, %f6525;
	mul.f32 	%f982, %f4682, 0f3F000000;
	mul.f32 	%f4683, %f981, 0f3F22F983;
	cvt.rni.s32.f32 	%r2345, %f4683;
	cvt.rn.f32.s32 	%f4684, %r2345;
	mov.f32 	%f4685, 0fBFC90FDA;
	fma.rn.f32 	%f4686, %f4684, %f4685, %f981;
	mov.f32 	%f4687, 0fB3A22168;
	fma.rn.f32 	%f4688, %f4684, %f4687, %f4686;
	mov.f32 	%f4689, 0fA7C234C5;
	fma.rn.f32 	%f6526, %f4684, %f4689, %f4688;
	abs.f32 	%f984, %f981;
	setp.leu.f32 	%p746, %f984, 0f47CE4780;
	@%p746 bra 	$L__BB0_591;

	setp.eq.f32 	%p747, %f984, 0f7F800000;
	@%p747 bra 	$L__BB0_590;
	bra.uni 	$L__BB0_585;

$L__BB0_590:
	mov.f32 	%f4692, 0f00000000;
	mul.rn.f32 	%f6526, %f981, %f4692;
	bra.uni 	$L__BB0_591;

$L__BB0_404:
	mov.b32 	%r1316, %f6465;
	xor.b32  	%r1317, %r1316, -2147483648;
	mov.b32 	%f3549, %r1317;
	selp.f32 	%f6467, %f3549, %f6465, %p10;
	setp.geu.f32 	%p519, %f696, 0f00000000;
	@%p519 bra 	$L__BB0_408;

	cvt.rzi.f32.f32 	%f3551, %f3475;
	setp.eq.f32 	%p520, %f3551, 0f3F000000;
	@%p520 bra 	$L__BB0_408;

	mov.f32 	%f6467, 0f7FFFFFFF;

$L__BB0_408:
	add.f32 	%f3554, %f698, 0f3F000000;
	mov.b32 	%r1318, %f3554;
	setp.lt.s32 	%p522, %r1318, 2139095040;
	@%p522 bra 	$L__BB0_413;

	setp.gtu.f32 	%p523, %f698, 0f7F800000;
	@%p523 bra 	$L__BB0_412;
	bra.uni 	$L__BB0_410;

$L__BB0_412:
	add.f32 	%f6467, %f696, 0f3F000000;
	bra.uni 	$L__BB0_413;

$L__BB0_449:
	mov.b32 	%r253, %f754;
	bfe.u32 	%r1387, %r253, 23, 8;
	add.s32 	%r254, %r1387, -128;
	shl.b32 	%r1388, %r253, 8;
	or.b32  	%r255, %r1388, -2147483648;
	shr.u32 	%r256, %r254, 5;
	mov.u32 	%r2322, 0;
	mov.u64 	%rd1615, __cudart_i2opi_f;
	mov.u64 	%rd1616, %rd1;
	mov.u32 	%r2323, %r2322;

$L__BB0_450:
	.pragma "nounroll";
	mov.u32 	%r258, %r2323;
	ld.global.nc.u32 	%r1391, [%rd1615];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1389, %r1391, %r255, %r258;
	madc.hi.u32     %r2323, %r1391, %r255,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1616], %r1389;
	add.s64 	%rd1616, %rd1616, 4;
	add.s64 	%rd1615, %rd1615, 4;
	add.s32 	%r2322, %r2322, 1;
	setp.ne.s32 	%p575, %r2322, 6;
	@%p575 bra 	$L__BB0_450;

	mov.u32 	%r1396, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1394, %r1396, %r255, %r258;
	madc.hi.u32     %r1395, %r1396, %r255,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1395;
	mov.u32 	%r1399, 4;
	sub.s32 	%r261, %r1399, %r256;
	mov.u32 	%r1400, 6;
	sub.s32 	%r1401, %r1400, %r256;
	mul.wide.s32 	%rd973, %r1401, 4;
	add.s64 	%rd974, %rd1, %rd973;
	ld.local.u32 	%r2324, [%rd974];
	ld.local.u32 	%r2325, [%rd974+-4];
	and.b32  	%r264, %r254, 31;
	setp.eq.s32 	%p576, %r264, 0;
	@%p576 bra 	$L__BB0_453;

	mov.u32 	%r1402, 32;
	sub.s32 	%r1403, %r1402, %r264;
	shr.u32 	%r1404, %r2325, %r1403;
	shl.b32 	%r1405, %r2324, %r264;
	add.s32 	%r2324, %r1404, %r1405;
	mul.wide.s32 	%rd975, %r261, 4;
	add.s64 	%rd976, %rd1, %rd975;
	ld.local.u32 	%r1406, [%rd976];
	shr.u32 	%r1407, %r1406, %r1403;
	shl.b32 	%r1408, %r2325, %r264;
	add.s32 	%r2325, %r1407, %r1408;

$L__BB0_453:
	and.b32  	%r1409, %r253, -2147483648;
	shr.u32 	%r1410, %r2325, 30;
	shl.b32 	%r1411, %r2324, 2;
	or.b32  	%r1412, %r1410, %r1411;
	shr.u32 	%r1413, %r1412, 31;
	shr.u32 	%r1414, %r2324, 30;
	add.s32 	%r1415, %r1413, %r1414;
	neg.s32 	%r1416, %r1415;
	setp.eq.s32 	%p577, %r1409, 0;
	selp.b32 	%r2326, %r1415, %r1416, %p577;
	setp.ne.s32 	%p578, %r1413, 0;
	xor.b32  	%r1417, %r1409, -2147483648;
	selp.b32 	%r1418, %r1417, %r1409, %p578;
	selp.b32 	%r1419, -1, 0, %p578;
	xor.b32  	%r1420, %r1412, %r1419;
	shl.b32 	%r1421, %r2325, 2;
	xor.b32  	%r1422, %r1421, %r1419;
	cvt.u64.u32 	%rd977, %r1420;
	cvt.u64.u32 	%rd978, %r1422;
	bfi.b64 	%rd979, %rd977, %rd978, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd979;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3829, %fd14;
	setp.eq.s32 	%p579, %r1418, 0;
	neg.f32 	%f3830, %f3829;
	selp.f32 	%f6478, %f3829, %f3830, %p579;

$L__BB0_455:
	mul.f32 	%f3832, %f755, 0f3F22F983;
	cvt.rni.s32.f32 	%r2331, %f3832;
	cvt.rn.f32.s32 	%f3833, %r2331;
	fma.rn.f32 	%f3835, %f3833, %f3824, %f755;
	fma.rn.f32 	%f3837, %f3833, %f3826, %f3835;
	fma.rn.f32 	%f6479, %f3833, %f3828, %f3837;
	abs.f32 	%f762, %f755;
	setp.leu.f32 	%p580, %f762, 0f47CE4780;
	@%p580 bra 	$L__BB0_463;

	setp.eq.f32 	%p581, %f762, 0f7F800000;
	@%p581 bra 	$L__BB0_462;
	bra.uni 	$L__BB0_457;

$L__BB0_462:
	mov.f32 	%f3841, 0f00000000;
	mul.rn.f32 	%f6479, %f755, %f3841;
	bra.uni 	$L__BB0_463;

$L__BB0_457:
	mov.b32 	%r272, %f755;
	bfe.u32 	%r1425, %r272, 23, 8;
	add.s32 	%r273, %r1425, -128;
	shl.b32 	%r1426, %r272, 8;
	or.b32  	%r274, %r1426, -2147483648;
	shr.u32 	%r275, %r273, 5;
	mov.u32 	%r2327, 0;
	mov.u64 	%rd1617, __cudart_i2opi_f;
	mov.u64 	%rd1618, %rd1;
	mov.u32 	%r2328, %r2327;

$L__BB0_458:
	.pragma "nounroll";
	mov.u32 	%r277, %r2328;
	ld.global.nc.u32 	%r1429, [%rd1617];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1427, %r1429, %r274, %r277;
	madc.hi.u32     %r2328, %r1429, %r274,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1618], %r1427;
	add.s64 	%rd1618, %rd1618, 4;
	add.s64 	%rd1617, %rd1617, 4;
	add.s32 	%r2327, %r2327, 1;
	setp.ne.s32 	%p582, %r2327, 6;
	@%p582 bra 	$L__BB0_458;

	mov.u32 	%r1434, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1432, %r1434, %r274, %r277;
	madc.hi.u32     %r1433, %r1434, %r274,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1433;
	mov.u32 	%r1437, 4;
	sub.s32 	%r280, %r1437, %r275;
	mov.u32 	%r1438, 6;
	sub.s32 	%r1439, %r1438, %r275;
	mul.wide.s32 	%rd981, %r1439, 4;
	add.s64 	%rd982, %rd1, %rd981;
	ld.local.u32 	%r2329, [%rd982];
	ld.local.u32 	%r2330, [%rd982+-4];
	and.b32  	%r283, %r273, 31;
	setp.eq.s32 	%p583, %r283, 0;
	@%p583 bra 	$L__BB0_461;

	mov.u32 	%r1440, 32;
	sub.s32 	%r1441, %r1440, %r283;
	shr.u32 	%r1442, %r2330, %r1441;
	shl.b32 	%r1443, %r2329, %r283;
	add.s32 	%r2329, %r1442, %r1443;
	mul.wide.s32 	%rd983, %r280, 4;
	add.s64 	%rd984, %rd1, %rd983;
	ld.local.u32 	%r1444, [%rd984];
	shr.u32 	%r1445, %r1444, %r1441;
	shl.b32 	%r1446, %r2330, %r283;
	add.s32 	%r2330, %r1445, %r1446;

$L__BB0_461:
	and.b32  	%r1447, %r272, -2147483648;
	shr.u32 	%r1448, %r2330, 30;
	shl.b32 	%r1449, %r2329, 2;
	or.b32  	%r1450, %r1448, %r1449;
	shr.u32 	%r1451, %r1450, 31;
	shr.u32 	%r1452, %r2329, 30;
	add.s32 	%r1453, %r1451, %r1452;
	neg.s32 	%r1454, %r1453;
	setp.eq.s32 	%p584, %r1447, 0;
	selp.b32 	%r2331, %r1453, %r1454, %p584;
	setp.ne.s32 	%p585, %r1451, 0;
	xor.b32  	%r1455, %r1447, -2147483648;
	selp.b32 	%r1456, %r1455, %r1447, %p585;
	selp.b32 	%r1457, -1, 0, %p585;
	xor.b32  	%r1458, %r1450, %r1457;
	shl.b32 	%r1459, %r2330, 2;
	xor.b32  	%r1460, %r1459, %r1457;
	cvt.u64.u32 	%rd985, %r1458;
	cvt.u64.u32 	%rd986, %r1460;
	bfi.b64 	%rd987, %rd985, %rd986, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd987;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3839, %fd16;
	setp.eq.s32 	%p586, %r1456, 0;
	neg.f32 	%f3840, %f3839;
	selp.f32 	%f6479, %f3839, %f3840, %p586;

$L__BB0_463:
	mov.f32 	%f6277, 0f3F800000;
	mul.f32 	%f3842, %f6478, %f6478;
	mov.f32 	%f3843, 0fBAB607ED;
	mov.f32 	%f3844, 0f37CBAC00;
	fma.rn.f32 	%f3845, %f3844, %f3842, %f3843;
	mov.f32 	%f3846, 0f3D2AAABB;
	fma.rn.f32 	%f3847, %f3845, %f3842, %f3846;
	mov.f32 	%f3848, 0fBEFFFFFF;
	fma.rn.f32 	%f3849, %f3847, %f3842, %f3848;
	fma.rn.f32 	%f3851, %f3849, %f3842, %f6277;
	mov.f32 	%f3852, 0f3C0885E4;
	mov.f32 	%f6481, 0fB94D4153;
	fma.rn.f32 	%f3854, %f6481, %f3842, %f3852;
	mov.f32 	%f3855, 0fBE2AAAA8;
	fma.rn.f32 	%f3856, %f3854, %f3842, %f3855;
	mov.f32 	%f3857, 0f00000000;
	fma.rn.f32 	%f3858, %f3842, %f6478, %f3857;
	fma.rn.f32 	%f3859, %f3856, %f3858, %f6478;
	and.b32  	%r1461, %r2326, 1;
	setp.eq.b32 	%p587, %r1461, 1;
	selp.f32 	%f3860, %f3851, %f3859, %p587;
	selp.f32 	%f3861, %f3859, %f3851, %p587;
	neg.f32 	%f3862, %f3860;
	and.b32  	%r1462, %r2326, 2;
	setp.eq.s32 	%p588, %r1462, 0;
	selp.f32 	%f3863, %f3860, %f3862, %p588;
	neg.f32 	%f3864, %f3861;
	add.s32 	%r1463, %r2326, 1;
	and.b32  	%r1464, %r1463, 2;
	setp.eq.s32 	%p589, %r1464, 0;
	selp.f32 	%f3865, %f3861, %f3864, %p589;
	mul.f32 	%f3866, %f6479, %f6479;
	fma.rn.f32 	%f3867, %f3844, %f3866, %f3843;
	fma.rn.f32 	%f3868, %f3867, %f3866, %f3846;
	fma.rn.f32 	%f3869, %f3868, %f3866, %f3848;
	fma.rn.f32 	%f3870, %f3869, %f3866, %f6277;
	fma.rn.f32 	%f3871, %f3866, %f6479, %f3857;
	fma.rn.f32 	%f3872, %f6481, %f3866, %f3852;
	fma.rn.f32 	%f3873, %f3872, %f3866, %f3855;
	fma.rn.f32 	%f3874, %f3873, %f3871, %f6479;
	and.b32  	%r1465, %r2331, 1;
	setp.eq.b32 	%p590, %r1465, 1;
	selp.f32 	%f3875, %f3870, %f3874, %p590;
	selp.f32 	%f3876, %f3874, %f3870, %p590;
	and.b32  	%r1466, %r2331, 2;
	setp.eq.s32 	%p591, %r1466, 0;
	neg.f32 	%f3877, %f3875;
	selp.f32 	%f3878, %f3875, %f3877, %p591;
	add.s32 	%r1467, %r2331, 1;
	and.b32  	%r1468, %r1467, 2;
	setp.eq.s32 	%p592, %r1468, 0;
	neg.f32 	%f3879, %f3876;
	selp.f32 	%f3880, %f3876, %f3879, %p592;
	mov.b32 	%r1469, %f3880;
	neg.f32 	%f3881, %f3878;
	mov.b32 	%r1470, %f3878;
	cvt.u64.u32 	%rd988, %r1470;
	cvt.u64.u32 	%rd989, %r1469;
	bfi.b64 	%rd205, %rd988, %rd989, 32, 32;
	mov.b32 	%r1471, %f3881;
	cvt.u64.u32 	%rd990, %r1471;
	bfi.b64 	%rd206, %rd989, %rd990, 32, 32;
	mul.f32 	%f3882, %f740, %f3863;
	mov.b32 	%r1472, %f3882;
	cvt.u64.u32 	%rd991, %r1472;
	mov.b32 	%r1473, %f3865;
	cvt.u64.u32 	%rd992, %r1473;
	bfi.b64 	%rd207, %rd991, %rd992, 32, 32;
	neg.f32 	%f3883, %f3863;
	mov.b32 	%r1474, %f3883;
	mul.f32 	%f3884, %f740, %f3865;
	mov.b32 	%r1475, %f3884;
	cvt.u64.u32 	%rd993, %r1475;
	cvt.u64.u32 	%rd994, %r1474;
	bfi.b64 	%rd208, %rd993, %rd994, 32, 32;
	ld.global.f32 	%f3885, [%rd112+44];
	ld.f32 	%f3886, [%rd196];
	mul.f32 	%f3887, %f3886, %f3885;
	ld.global.f32 	%f3888, [%rd112+52];
	sub.f32 	%f3889, %f3887, %f3888;
	ld.global.f32 	%f3890, [%rd112+48];
	mul.f32 	%f3891, %f3886, %f3890;
	neg.f32 	%f3892, %f3891;
	mov.f32 	%f3893, 0f3F000000;
	mov.f32 	%f3894, 0f3BBB989D;
	fma.rn.f32 	%f3895, %f3892, %f3894, %f3893;
	mov.f32 	%f3897, 0f437C0000;
	cvt.sat.f32.f32 	%f3898, %f3895;
	mov.f32 	%f3899, 0f4B400001;
	fma.rm.f32 	%f3900, %f3898, %f3897, %f3899;
	add.f32 	%f3901, %f3900, 0fCB40007F;
	neg.f32 	%f3902, %f3901;
	fma.rn.f32 	%f3903, %f3892, %f1538, %f3902;
	mov.f32 	%f3904, 0f32A57060;
	fma.rn.f32 	%f3905, %f3892, %f3904, %f3903;
	mov.b32 	%r1476, %f3900;
	shl.b32 	%r1477, %r1476, 23;
	mov.b32 	%f3906, %r1477;
	ex2.approx.ftz.f32 	%f3907, %f3905;
	mul.f32 	%f3908, %f3907, %f3906;
	ld.global.f32 	%f3909, [%rd112+40];
	fma.rn.f32 	%f766, %f3889, %f3908, %f3909;
	mul.f32 	%f3910, %f766, 0f3F22F983;
	cvt.rni.s32.f32 	%r2336, %f3910;
	cvt.rn.f32.s32 	%f3911, %r2336;
	fma.rn.f32 	%f3913, %f3911, %f3824, %f766;
	fma.rn.f32 	%f3915, %f3911, %f3826, %f3913;
	fma.rn.f32 	%f6480, %f3911, %f3828, %f3915;
	abs.f32 	%f768, %f766;
	setp.leu.f32 	%p593, %f768, 0f47CE4780;
	@%p593 bra 	$L__BB0_471;

	setp.eq.f32 	%p594, %f768, 0f7F800000;
	@%p594 bra 	$L__BB0_470;
	bra.uni 	$L__BB0_465;

$L__BB0_470:
	mul.rn.f32 	%f6480, %f766, %f3857;
	bra.uni 	$L__BB0_471;

$L__BB0_465:
	mov.b32 	%r291, %f766;
	bfe.u32 	%r1480, %r291, 23, 8;
	add.s32 	%r292, %r1480, -128;
	shl.b32 	%r1481, %r291, 8;
	or.b32  	%r293, %r1481, -2147483648;
	shr.u32 	%r294, %r292, 5;
	mov.u32 	%r2332, 0;
	mov.u64 	%rd1619, __cudart_i2opi_f;
	mov.u64 	%rd1620, %rd1;
	mov.u32 	%r2333, %r2332;

$L__BB0_466:
	.pragma "nounroll";
	mov.u32 	%r296, %r2333;
	ld.global.nc.u32 	%r1484, [%rd1619];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1482, %r1484, %r293, %r296;
	madc.hi.u32     %r2333, %r1484, %r293,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1620], %r1482;
	add.s64 	%rd1620, %rd1620, 4;
	add.s64 	%rd1619, %rd1619, 4;
	add.s32 	%r2332, %r2332, 1;
	setp.ne.s32 	%p595, %r2332, 6;
	@%p595 bra 	$L__BB0_466;

	mov.u32 	%r1489, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1487, %r1489, %r293, %r296;
	madc.hi.u32     %r1488, %r1489, %r293,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1488;
	mov.u32 	%r1492, 4;
	sub.s32 	%r299, %r1492, %r294;
	mov.u32 	%r1493, 6;
	sub.s32 	%r1494, %r1493, %r294;
	mul.wide.s32 	%rd996, %r1494, 4;
	add.s64 	%rd997, %rd1, %rd996;
	ld.local.u32 	%r2334, [%rd997];
	ld.local.u32 	%r2335, [%rd997+-4];
	and.b32  	%r302, %r292, 31;
	setp.eq.s32 	%p596, %r302, 0;
	@%p596 bra 	$L__BB0_469;

	mov.u32 	%r1495, 32;
	sub.s32 	%r1496, %r1495, %r302;
	shr.u32 	%r1497, %r2335, %r1496;
	shl.b32 	%r1498, %r2334, %r302;
	add.s32 	%r2334, %r1497, %r1498;
	mul.wide.s32 	%rd998, %r299, 4;
	add.s64 	%rd999, %rd1, %rd998;
	ld.local.u32 	%r1499, [%rd999];
	shr.u32 	%r1500, %r1499, %r1496;
	shl.b32 	%r1501, %r2335, %r302;
	add.s32 	%r2335, %r1500, %r1501;

$L__BB0_469:
	and.b32  	%r1502, %r291, -2147483648;
	shr.u32 	%r1503, %r2335, 30;
	shl.b32 	%r1504, %r2334, 2;
	or.b32  	%r1505, %r1503, %r1504;
	shr.u32 	%r1506, %r1505, 31;
	shr.u32 	%r1507, %r2334, 30;
	add.s32 	%r1508, %r1506, %r1507;
	neg.s32 	%r1509, %r1508;
	setp.eq.s32 	%p597, %r1502, 0;
	selp.b32 	%r2336, %r1508, %r1509, %p597;
	setp.ne.s32 	%p598, %r1506, 0;
	xor.b32  	%r1510, %r1502, -2147483648;
	selp.b32 	%r1511, %r1510, %r1502, %p598;
	selp.b32 	%r1512, -1, 0, %p598;
	xor.b32  	%r1513, %r1505, %r1512;
	shl.b32 	%r1514, %r2335, 2;
	xor.b32  	%r1515, %r1514, %r1512;
	cvt.u64.u32 	%rd1000, %r1513;
	cvt.u64.u32 	%rd1001, %r1515;
	bfi.b64 	%rd1002, %rd1000, %rd1001, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd1002;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3917, %fd18;
	setp.eq.s32 	%p599, %r1511, 0;
	neg.f32 	%f3918, %f3917;
	selp.f32 	%f6480, %f3917, %f3918, %p599;

$L__BB0_471:
	and.b32  	%r309, %r2336, 1;
	setp.eq.s32 	%p600, %r309, 0;
	selp.f32 	%f772, %f6480, 0f3F800000, %p600;
	mul.rn.f32 	%f773, %f6480, %f6480;
	@%p600 bra 	$L__BB0_473;

	fma.rn.f32 	%f6481, %f3844, %f773, %f3843;

$L__BB0_473:
	selp.f32 	%f3923, 0f3C0885E4, 0f3D2AAABB, %p600;
	fma.rn.f32 	%f3924, %f6481, %f773, %f3923;
	selp.f32 	%f3925, 0fBE2AAAA8, 0fBEFFFFFF, %p600;
	fma.rn.f32 	%f3926, %f3924, %f773, %f3925;
	fma.rn.f32 	%f3928, %f773, %f772, %f3857;
	fma.rn.f32 	%f6482, %f3926, %f3928, %f772;
	and.b32  	%r1516, %r2336, 2;
	setp.eq.s32 	%p602, %r1516, 0;
	@%p602 bra 	$L__BB0_475;

	mov.f32 	%f3930, 0fBF800000;
	fma.rn.f32 	%f6482, %f6482, %f3930, %f3857;

$L__BB0_475:
	ld.f32 	%f779, [%rd196+8];
	mul.f32 	%f3931, %f739, 0f4B000000;
	setp.lt.f32 	%p603, %f739, 0f00800000;
	selp.f32 	%f780, %f3931, %f739, %p603;
	selp.f32 	%f3932, 0fC1B80000, 0f00000000, %p603;
	mov.b32 	%r1517, %f780;
	add.s32 	%r1518, %r1517, -1059760811;
	and.b32  	%r1519, %r1518, -8388608;
	sub.s32 	%r1520, %r1517, %r1519;
	mov.b32 	%f3933, %r1520;
	cvt.rn.f32.s32 	%f3934, %r1519;
	mov.f32 	%f3935, 0f34000000;
	fma.rn.f32 	%f3936, %f3934, %f3935, %f3932;
	add.f32 	%f3937, %f3933, 0fBF800000;
	mov.f32 	%f3938, 0f3E1039F6;
	mov.f32 	%f3939, 0fBE055027;
	fma.rn.f32 	%f3940, %f3939, %f3937, %f3938;
	mov.f32 	%f3941, 0fBDF8CDCC;
	fma.rn.f32 	%f3942, %f3940, %f3937, %f3941;
	mov.f32 	%f3943, 0f3E0F2955;
	fma.rn.f32 	%f3944, %f3942, %f3937, %f3943;
	mov.f32 	%f3945, 0fBE2AD8B9;
	fma.rn.f32 	%f3946, %f3944, %f3937, %f3945;
	mov.f32 	%f3947, 0f3E4CED0B;
	fma.rn.f32 	%f3948, %f3946, %f3937, %f3947;
	mov.f32 	%f3949, 0fBE7FFF22;
	fma.rn.f32 	%f3950, %f3948, %f3937, %f3949;
	mov.f32 	%f3951, 0f3EAAAA78;
	fma.rn.f32 	%f3952, %f3950, %f3937, %f3951;
	mov.f32 	%f3953, 0fBF000000;
	fma.rn.f32 	%f3954, %f3952, %f3937, %f3953;
	mul.f32 	%f3955, %f3937, %f3954;
	fma.rn.f32 	%f3956, %f3955, %f3937, %f3937;
	mov.f32 	%f3957, 0f3F317218;
	fma.rn.f32 	%f6483, %f3936, %f3957, %f3956;
	setp.lt.u32 	%p604, %r1517, 2139095040;
	@%p604 bra 	$L__BB0_477;

	mov.f32 	%f3958, 0f7F800000;
	fma.rn.f32 	%f6483, %f780, %f3958, %f3958;

$L__BB0_477:
	setp.eq.f32 	%p605, %f780, 0f00000000;
	selp.f32 	%f784, 0fFF800000, %f6483, %p605;
	mul.f32 	%f3959, %f741, 0f4B000000;
	setp.lt.f32 	%p606, %f741, 0f00800000;
	selp.f32 	%f785, %f3959, %f741, %p606;
	selp.f32 	%f3960, 0fC1B80000, 0f00000000, %p606;
	mov.b32 	%r1521, %f785;
	add.s32 	%r1522, %r1521, -1059760811;
	and.b32  	%r1523, %r1522, -8388608;
	sub.s32 	%r1524, %r1521, %r1523;
	mov.b32 	%f3961, %r1524;
	cvt.rn.f32.s32 	%f3962, %r1523;
	fma.rn.f32 	%f3964, %f3962, %f3935, %f3960;
	add.f32 	%f3965, %f3961, 0fBF800000;
	fma.rn.f32 	%f3968, %f3939, %f3965, %f3938;
	fma.rn.f32 	%f3970, %f3968, %f3965, %f3941;
	fma.rn.f32 	%f3972, %f3970, %f3965, %f3943;
	fma.rn.f32 	%f3974, %f3972, %f3965, %f3945;
	fma.rn.f32 	%f3976, %f3974, %f3965, %f3947;
	fma.rn.f32 	%f3978, %f3976, %f3965, %f3949;
	fma.rn.f32 	%f3980, %f3978, %f3965, %f3951;
	fma.rn.f32 	%f3982, %f3980, %f3965, %f3953;
	mul.f32 	%f3983, %f3965, %f3982;
	fma.rn.f32 	%f3984, %f3983, %f3965, %f3965;
	fma.rn.f32 	%f6484, %f3964, %f3957, %f3984;
	setp.lt.u32 	%p607, %r1521, 2139095040;
	@%p607 bra 	$L__BB0_479;

	mov.f32 	%f3986, 0f7F800000;
	fma.rn.f32 	%f6484, %f785, %f3986, %f3986;

$L__BB0_479:
	add.u64 	%rd1630, %SP, 32;
	setp.eq.f32 	%p608, %f785, 0f00000000;
	selp.f32 	%f3987, 0fFF800000, %f6484, %p608;
	fma.rn.f32 	%f789, %f779, 0f3F000000, %f784;
	fma.rn.f32 	%f790, %f779, 0f3F000000, %f3987;
	add.f32 	%f3988, %f789, 0f00000000;
	add.f32 	%f791, %f3988, %f790;
	mul.f32 	%f3989, %f791, 0f3F000000;
	sub.f32 	%f792, %f789, %f3989;
	mov.b32 	%r1525, %f792;
	sub.f32 	%f793, %f790, %f3989;
	mov.b32 	%r1526, %f793;
	cvt.u64.u32 	%rd1004, %r1526;
	cvt.u64.u32 	%rd1005, %r1525;
	bfi.b64 	%rd1006, %rd1004, %rd1005, 32, 32;
	add.u64 	%rd1624, %SP, 0;
	cvta.to.local.u64 	%rd1622, %rd1624;
	mov.u64 	%rd1007, 0;
	st.local.u64 	[%rd1622], %rd1006;
	st.local.u64 	[%rd585], %rd1007;
	add.s64 	%rd1621, %rd1622, 8;
	add.s64 	%rd1634, %rd585, 8;
	add.f32 	%f3990, %f6482, %f6482;
	mul.f32 	%f3991, %f3990, 0f3F5105EC;
	mov.f32 	%f3992, 0f40400000;
	sub.f32 	%f3993, %f3992, %f6482;
	div.rn.f32 	%f794, %f3991, %f3993;
	mov.u64 	%rd1635, 2;
	mov.u64 	%rd1623, %rd1622;
	mov.u64 	%rd1625, %rd1622;
	mov.u64 	%rd1626, %rd1622;
	mov.u64 	%rd1627, %rd1624;
	mov.u64 	%rd1629, %rd585;
	mov.u64 	%rd1631, %rd585;
	mov.u64 	%rd1632, %rd585;
	mov.u64 	%rd1633, %rd1630;

$L__BB0_480:
	setp.eq.s64 	%p609, %rd1635, 0;
	@%p609 bra 	$L__BB0_485;

	add.s64 	%rd1635, %rd1635, -1;
	add.s64 	%rd1008, %rd1622, 8;
	setp.eq.s64 	%p610, %rd1625, %rd1621;
	selp.b64 	%rd1009, %rd1008, %rd1625, %p610;
	add.s64 	%rd1010, %rd1623, 8;
	selp.b64 	%rd1011, %rd1010, %rd1626, %p610;
	add.s64 	%rd1012, %rd1624, 8;
	selp.b64 	%rd1013, %rd1012, %rd1627, %p610;
	setp.eq.s64 	%p611, %rd1635, 0;
	add.s64 	%rd1014, %rd1009, 4;
	add.s64 	%rd1015, %rd1011, 4;
	add.s64 	%rd1016, %rd1013, 4;
	selp.b64 	%rd235, %rd1009, %rd1014, %p611;
	selp.b64 	%rd1626, %rd1011, %rd1015, %p611;
	selp.b64 	%rd1627, %rd1013, %rd1016, %p611;
	selp.b64 	%rd1622, %rd1008, %rd1622, %p610;
	selp.b64 	%rd1623, %rd1010, %rd1623, %p610;
	selp.b64 	%rd1624, %rd1012, %rd1624, %p610;
	add.s64 	%rd1017, %rd1625, 8;
	selp.b64 	%rd1621, %rd1017, %rd1621, %p610;
	add.s64 	%rd1018, %rd1631, 8;
	setp.eq.s64 	%p612, %rd585, %rd1634;
	selp.b64 	%rd1019, %rd1018, %rd585, %p612;
	add.s64 	%rd1020, %rd1632, 8;
	selp.b64 	%rd1021, %rd1020, %rd1629, %p612;
	add.s64 	%rd1022, %rd1633, 8;
	selp.b64 	%rd1023, %rd1022, %rd1630, %p612;
	selp.b64 	%rd1631, %rd1018, %rd1631, %p612;
	selp.b64 	%rd1632, %rd1020, %rd1632, %p612;
	selp.b64 	%rd1633, %rd1022, %rd1633, %p612;
	add.s64 	%rd1024, %rd585, 8;
	selp.b64 	%rd1634, %rd1024, %rd1634, %p612;
	add.s64 	%rd1025, %rd1019, 4;
	add.s64 	%rd1026, %rd1021, 4;
	add.s64 	%rd1027, %rd1023, 4;
	selp.b64 	%rd585, %rd1019, %rd1025, %p611;
	selp.b64 	%rd1629, %rd1021, %rd1026, %p611;
	selp.b64 	%rd1630, %rd1023, %rd1027, %p611;
	ld.local.f32 	%f3994, [%rd1021];
	ld.local.f32 	%f3995, [%rd1011];
	setp.eq.f32 	%p613, %f3995, %f3994;
	mov.u64 	%rd1625, %rd235;
	@%p613 bra 	$L__BB0_480;

	setp.gt.f32 	%p614, %f791, 0f00000000;
	@%p614 bra 	$L__BB0_485;
	bra.uni 	$L__BB0_483;

$L__BB0_485:
	mul.f32 	%f4037, %f790, %f790;
	fma.rn.f32 	%f4038, %f789, %f789, %f4037;
	add.f32 	%f4039, %f4038, 0f00000000;
	sqrt.rn.f32 	%f6485, %f4039;
	mov.u64 	%rd1636, 4575657222473777152;

$L__BB0_486:
	mov.b32 	%r1533, %f6485;
	cvt.u64.u32 	%rd1032, %r1533;
	or.b64  	%rd254, %rd1032, %rd1007;
	shr.u64 	%rd1033, %rd1636, 32;
	cvt.u32.u64 	%r1534, %rd1033;
	cvt.u32.u64 	%r1535, %rd1636;
	mov.b32 	%f799, %r1535;
	mov.b32 	%f800, %r1534;
	mul.f32 	%f801, %f739, %f741;
	setp.lt.f32 	%p616, %f801, 0f00800000;
	mul.f32 	%f4040, %f801, 0f4B000000;
	selp.f32 	%f802, %f4040, %f801, %p616;
	selp.f32 	%f4041, 0fC1B80000, 0f00000000, %p616;
	mov.b32 	%r1536, %f802;
	add.s32 	%r1537, %r1536, -1059760811;
	and.b32  	%r1538, %r1537, -8388608;
	sub.s32 	%r1539, %r1536, %r1538;
	mov.b32 	%f4042, %r1539;
	cvt.rn.f32.s32 	%f4043, %r1538;
	fma.rn.f32 	%f4045, %f4043, %f3935, %f4041;
	add.f32 	%f4046, %f4042, 0fBF800000;
	fma.rn.f32 	%f4049, %f3939, %f4046, %f3938;
	fma.rn.f32 	%f4051, %f4049, %f4046, %f3941;
	fma.rn.f32 	%f4053, %f4051, %f4046, %f3943;
	fma.rn.f32 	%f4055, %f4053, %f4046, %f3945;
	fma.rn.f32 	%f4057, %f4055, %f4046, %f3947;
	fma.rn.f32 	%f4059, %f4057, %f4046, %f3949;
	fma.rn.f32 	%f4061, %f4059, %f4046, %f3951;
	fma.rn.f32 	%f4063, %f4061, %f4046, %f3953;
	mul.f32 	%f4064, %f4046, %f4063;
	fma.rn.f32 	%f4065, %f4064, %f4046, %f4046;
	fma.rn.f32 	%f6486, %f4045, %f3957, %f4065;
	setp.lt.u32 	%p617, %r1536, 2139095040;
	@%p617 bra 	$L__BB0_488;

	mov.f32 	%f4067, 0f7F800000;
	fma.rn.f32 	%f6486, %f802, %f4067, %f4067;

$L__BB0_488:
	mul.f32 	%f4068, %f799, %f800;
	setp.eq.f32 	%p618, %f802, 0f00000000;
	selp.f32 	%f806, 0fFF800000, %f6486, %p618;
	mul.f32 	%f4069, %f4068, 0f4B000000;
	setp.lt.f32 	%p619, %f4068, 0f00800000;
	selp.f32 	%f807, %f4069, %f4068, %p619;
	selp.f32 	%f4070, 0fC1B80000, 0f00000000, %p619;
	mov.b32 	%r1540, %f807;
	add.s32 	%r1541, %r1540, -1059760811;
	and.b32  	%r1542, %r1541, -8388608;
	sub.s32 	%r1543, %r1540, %r1542;
	mov.b32 	%f4071, %r1543;
	cvt.rn.f32.s32 	%f4072, %r1542;
	fma.rn.f32 	%f4074, %f4072, %f3935, %f4070;
	add.f32 	%f4075, %f4071, 0fBF800000;
	fma.rn.f32 	%f4078, %f3939, %f4075, %f3938;
	fma.rn.f32 	%f4080, %f4078, %f4075, %f3941;
	fma.rn.f32 	%f4082, %f4080, %f4075, %f3943;
	fma.rn.f32 	%f4084, %f4082, %f4075, %f3945;
	fma.rn.f32 	%f4086, %f4084, %f4075, %f3947;
	fma.rn.f32 	%f4088, %f4086, %f4075, %f3949;
	fma.rn.f32 	%f4090, %f4088, %f4075, %f3951;
	fma.rn.f32 	%f4092, %f4090, %f4075, %f3953;
	mul.f32 	%f4093, %f4075, %f4092;
	fma.rn.f32 	%f4094, %f4093, %f4075, %f4075;
	fma.rn.f32 	%f6487, %f4074, %f3957, %f4094;
	setp.lt.u32 	%p620, %r1540, 2139095040;
	div.rn.f32 	%f4096, %f801, %f4068;
	mul.f32 	%f6490, %f6490, %f4096;
	@%p620 bra 	$L__BB0_490;

	mov.f32 	%f4097, 0f7F800000;
	fma.rn.f32 	%f6487, %f807, %f4097, %f4097;

$L__BB0_490:
	setp.eq.f32 	%p621, %f807, 0f00000000;
	selp.f32 	%f4098, 0fFF800000, %f6487, %p621;
	sub.f32 	%f4099, %f806, %f4098;
	ld.f32 	%f4100, [%rd196+8];
	add.f32 	%f4101, %f4100, %f4099;
	st.f32 	[%rd196+8], %f4101;
	ld.f32 	%f4102, [%rd196];
	shl.b64 	%rd1035, %rd254, 32;
	or.b64  	%rd1036, %rd1035, %rd1033;
	mov.b64 	{%r1544, %r1545}, %rd1036;
	mov.b32 	%f4103, %r1545;
	add.f32 	%f4104, %f4103, %f4102;
	st.f32 	[%rd196], %f4104;
	mov.b64 	{%r1546, %r1547}, %rd206;
	mov.b64 	{%r1548, %r1549}, %rd205;
	mov.b32 	%f4105, %r1548;
	mul.f32 	%f4106, %f4105, %f799;
	mov.b32 	%f4107, %r1549;
	mul.f32 	%f4108, %f4107, %f799;
	mov.b32 	%f4109, %r1546;
	mul.f32 	%f4110, %f4109, %f800;
	mov.b32 	%f4111, %r1547;
	mul.f32 	%f4112, %f4111, %f800;
	mov.b64 	{%r1550, %r1551}, %rd208;
	mov.b64 	{%r1552, %r1553}, %rd207;
	mov.b32 	%f4113, %r1552;
	mov.b32 	%f4114, %r1553;
	mul.f32 	%f4115, %f4114, %f4110;
	mul.f32 	%f4116, %f4114, %f4112;
	fma.rn.f32 	%f6595, %f4113, %f4108, %f4116;
	mov.b32 	%f4117, %r1550;
	mov.b32 	%f4118, %r1551;
	mul.f32 	%f4119, %f4118, %f4110;
	fma.rn.f32 	%f6594, %f4117, %f4106, %f4119;
	mul.f32 	%f4120, %f4118, %f4112;
	fma.rn.f32 	%f4121, %f4117, %f4108, %f4120;
	fma.rn.f32 	%f4122, %f4113, %f4106, %f4115;
	st.local.v4.f32 	[%rd574], {%f4122, %f6595, %f6594, %f4121};
	bra.uni 	$L__BB0_491;

$L__BB0_483:
	mul.f32 	%f3996, %f793, %f793;
	fma.rn.f32 	%f3997, %f792, %f792, %f3996;
	add.f32 	%f3998, %f3997, 0f00000000;
	sqrt.rn.f32 	%f795, %f3998;
	ld.global.f32 	%f3999, [%rd112+56];
	ld.global.f32 	%f4000, [%rd112+60];
	add.f32 	%f4001, %f4000, %f4000;
	fma.rn.f32 	%f4002, %f3999, 0f40000000, %f4001;
	div.rn.f32 	%f4003, %f4002, %f4001;
	mul.f32 	%f4004, %f791, %f4003;
	fma.rn.f32 	%f6485, %f794, %f4004, %f795;
	setp.gtu.f32 	%p615, %f6485, 0f00000000;
	@%p615 bra 	$L__BB0_484;
	bra.uni 	$L__BB0_491;

$L__BB0_484:
	div.rn.f32 	%f4005, %f792, %f795;
	mul.f32 	%f4006, %f6485, %f4005;
	div.rn.f32 	%f4007, %f793, %f795;
	mul.f32 	%f4008, %f6485, %f4007;
	sub.f32 	%f4009, %f789, %f4006;
	sub.f32 	%f4010, %f790, %f4008;
	fma.rn.f32 	%f4013, %f4009, %f3894, %f3893;
	cvt.sat.f32.f32 	%f4016, %f4013;
	fma.rm.f32 	%f4018, %f4016, %f3897, %f3899;
	add.f32 	%f4019, %f4018, 0fCB40007F;
	neg.f32 	%f4020, %f4019;
	fma.rn.f32 	%f4021, %f4009, %f1538, %f4020;
	fma.rn.f32 	%f4023, %f4009, %f3904, %f4021;
	mov.b32 	%r1527, %f4018;
	shl.b32 	%r1528, %r1527, 23;
	mov.b32 	%f4024, %r1528;
	ex2.approx.ftz.f32 	%f4025, %f4023;
	mul.f32 	%f4026, %f4025, %f4024;
	fma.rn.f32 	%f4027, %f4010, %f3894, %f3893;
	cvt.sat.f32.f32 	%f4028, %f4027;
	fma.rm.f32 	%f4029, %f4028, %f3897, %f3899;
	add.f32 	%f4030, %f4029, 0fCB40007F;
	neg.f32 	%f4031, %f4030;
	fma.rn.f32 	%f4032, %f4010, %f1538, %f4031;
	fma.rn.f32 	%f4033, %f4010, %f3904, %f4032;
	mov.b32 	%r1529, %f4029;
	shl.b32 	%r1530, %r1529, 23;
	mov.b32 	%f4034, %r1530;
	ex2.approx.ftz.f32 	%f4035, %f4033;
	mul.f32 	%f4036, %f4035, %f4034;
	mov.b32 	%r1531, %f4026;
	mov.b32 	%r1532, %f4036;
	cvt.u64.u32 	%rd1028, %r1532;
	cvt.u64.u32 	%rd1029, %r1531;
	bfi.b64 	%rd1636, %rd1028, %rd1029, 32, 32;
	bra.uni 	$L__BB0_486;

$L__BB0_585:
	mov.b32 	%r331, %f981;
	bfe.u32 	%r1686, %r331, 23, 8;
	add.s32 	%r332, %r1686, -128;
	shl.b32 	%r1687, %r331, 8;
	or.b32  	%r333, %r1687, -2147483648;
	shr.u32 	%r334, %r332, 5;
	mov.u32 	%r2341, 0;
	mov.u64 	%rd1641, __cudart_i2opi_f;
	mov.u64 	%rd1642, %rd1;
	mov.u32 	%r2342, %r2341;

$L__BB0_586:
	.pragma "nounroll";
	mov.u32 	%r336, %r2342;
	ld.global.nc.u32 	%r1690, [%rd1641];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1688, %r1690, %r333, %r336;
	madc.hi.u32     %r2342, %r1690, %r333,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1642], %r1688;
	add.s64 	%rd1642, %rd1642, 4;
	add.s64 	%rd1641, %rd1641, 4;
	add.s32 	%r2341, %r2341, 1;
	setp.ne.s32 	%p748, %r2341, 6;
	@%p748 bra 	$L__BB0_586;

	mov.u32 	%r1695, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1693, %r1695, %r333, %r336;
	madc.hi.u32     %r1694, %r1695, %r333,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1694;
	mov.u32 	%r1698, 4;
	sub.s32 	%r339, %r1698, %r334;
	mov.u32 	%r1699, 6;
	sub.s32 	%r1700, %r1699, %r334;
	mul.wide.s32 	%rd1075, %r1700, 4;
	add.s64 	%rd1076, %rd1, %rd1075;
	ld.local.u32 	%r2343, [%rd1076];
	ld.local.u32 	%r2344, [%rd1076+-4];
	and.b32  	%r342, %r332, 31;
	setp.eq.s32 	%p749, %r342, 0;
	@%p749 bra 	$L__BB0_589;

	mov.u32 	%r1701, 32;
	sub.s32 	%r1702, %r1701, %r342;
	shr.u32 	%r1703, %r2344, %r1702;
	shl.b32 	%r1704, %r2343, %r342;
	add.s32 	%r2343, %r1703, %r1704;
	mul.wide.s32 	%rd1077, %r339, 4;
	add.s64 	%rd1078, %rd1, %rd1077;
	ld.local.u32 	%r1705, [%rd1078];
	shr.u32 	%r1706, %r1705, %r1702;
	shl.b32 	%r1707, %r2344, %r342;
	add.s32 	%r2344, %r1706, %r1707;

$L__BB0_589:
	and.b32  	%r1708, %r331, -2147483648;
	shr.u32 	%r1709, %r2344, 30;
	shl.b32 	%r1710, %r2343, 2;
	or.b32  	%r1711, %r1709, %r1710;
	shr.u32 	%r1712, %r1711, 31;
	shr.u32 	%r1713, %r2343, 30;
	add.s32 	%r1714, %r1712, %r1713;
	neg.s32 	%r1715, %r1714;
	setp.eq.s32 	%p750, %r1708, 0;
	selp.b32 	%r2345, %r1714, %r1715, %p750;
	setp.ne.s32 	%p751, %r1712, 0;
	xor.b32  	%r1716, %r1708, -2147483648;
	selp.b32 	%r1717, %r1716, %r1708, %p751;
	selp.b32 	%r1718, -1, 0, %p751;
	xor.b32  	%r1719, %r1711, %r1718;
	shl.b32 	%r1720, %r2344, 2;
	xor.b32  	%r1721, %r1720, %r1718;
	cvt.u64.u32 	%rd1079, %r1719;
	cvt.u64.u32 	%rd1080, %r1721;
	bfi.b64 	%rd1081, %rd1079, %rd1080, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd1081;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4690, %fd20;
	setp.eq.s32 	%p752, %r1717, 0;
	neg.f32 	%f4691, %f4690;
	selp.f32 	%f6526, %f4690, %f4691, %p752;

$L__BB0_591:
	mul.f32 	%f4693, %f982, 0f3F22F983;
	cvt.rni.s32.f32 	%r2350, %f4693;
	cvt.rn.f32.s32 	%f4694, %r2350;
	fma.rn.f32 	%f4696, %f4694, %f4685, %f982;
	fma.rn.f32 	%f4698, %f4694, %f4687, %f4696;
	fma.rn.f32 	%f6527, %f4694, %f4689, %f4698;
	abs.f32 	%f989, %f982;
	setp.leu.f32 	%p753, %f989, 0f47CE4780;
	@%p753 bra 	$L__BB0_599;

	setp.eq.f32 	%p754, %f989, 0f7F800000;
	@%p754 bra 	$L__BB0_598;
	bra.uni 	$L__BB0_593;

$L__BB0_598:
	mov.f32 	%f4702, 0f00000000;
	mul.rn.f32 	%f6527, %f982, %f4702;
	bra.uni 	$L__BB0_599;

$L__BB0_593:
	mov.b32 	%r350, %f982;
	bfe.u32 	%r1724, %r350, 23, 8;
	add.s32 	%r351, %r1724, -128;
	shl.b32 	%r1725, %r350, 8;
	or.b32  	%r352, %r1725, -2147483648;
	shr.u32 	%r353, %r351, 5;
	mov.u32 	%r2346, 0;
	mov.u64 	%rd1643, __cudart_i2opi_f;
	mov.u64 	%rd1644, %rd1;
	mov.u32 	%r2347, %r2346;

$L__BB0_594:
	.pragma "nounroll";
	mov.u32 	%r355, %r2347;
	ld.global.nc.u32 	%r1728, [%rd1643];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1726, %r1728, %r352, %r355;
	madc.hi.u32     %r2347, %r1728, %r352,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1644], %r1726;
	add.s64 	%rd1644, %rd1644, 4;
	add.s64 	%rd1643, %rd1643, 4;
	add.s32 	%r2346, %r2346, 1;
	setp.ne.s32 	%p755, %r2346, 6;
	@%p755 bra 	$L__BB0_594;

	mov.u32 	%r1733, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1731, %r1733, %r352, %r355;
	madc.hi.u32     %r1732, %r1733, %r352,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1732;
	mov.u32 	%r1736, 4;
	sub.s32 	%r358, %r1736, %r353;
	mov.u32 	%r1737, 6;
	sub.s32 	%r1738, %r1737, %r353;
	mul.wide.s32 	%rd1083, %r1738, 4;
	add.s64 	%rd1084, %rd1, %rd1083;
	ld.local.u32 	%r2348, [%rd1084];
	ld.local.u32 	%r2349, [%rd1084+-4];
	and.b32  	%r361, %r351, 31;
	setp.eq.s32 	%p756, %r361, 0;
	@%p756 bra 	$L__BB0_597;

	mov.u32 	%r1739, 32;
	sub.s32 	%r1740, %r1739, %r361;
	shr.u32 	%r1741, %r2349, %r1740;
	shl.b32 	%r1742, %r2348, %r361;
	add.s32 	%r2348, %r1741, %r1742;
	mul.wide.s32 	%rd1085, %r358, 4;
	add.s64 	%rd1086, %rd1, %rd1085;
	ld.local.u32 	%r1743, [%rd1086];
	shr.u32 	%r1744, %r1743, %r1740;
	shl.b32 	%r1745, %r2349, %r361;
	add.s32 	%r2349, %r1744, %r1745;

$L__BB0_597:
	and.b32  	%r1746, %r350, -2147483648;
	shr.u32 	%r1747, %r2349, 30;
	shl.b32 	%r1748, %r2348, 2;
	or.b32  	%r1749, %r1747, %r1748;
	shr.u32 	%r1750, %r1749, 31;
	shr.u32 	%r1751, %r2348, 30;
	add.s32 	%r1752, %r1750, %r1751;
	neg.s32 	%r1753, %r1752;
	setp.eq.s32 	%p757, %r1746, 0;
	selp.b32 	%r2350, %r1752, %r1753, %p757;
	setp.ne.s32 	%p758, %r1750, 0;
	xor.b32  	%r1754, %r1746, -2147483648;
	selp.b32 	%r1755, %r1754, %r1746, %p758;
	selp.b32 	%r1756, -1, 0, %p758;
	xor.b32  	%r1757, %r1749, %r1756;
	shl.b32 	%r1758, %r2349, 2;
	xor.b32  	%r1759, %r1758, %r1756;
	cvt.u64.u32 	%rd1087, %r1757;
	cvt.u64.u32 	%rd1088, %r1759;
	bfi.b64 	%rd1089, %rd1087, %rd1088, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd1089;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4700, %fd22;
	setp.eq.s32 	%p759, %r1755, 0;
	neg.f32 	%f4701, %f4700;
	selp.f32 	%f6527, %f4700, %f4701, %p759;

$L__BB0_599:
	mov.f32 	%f6283, 0f3F800000;
	setp.lt.f32 	%p760, %f968, 0f00000000;
	mov.f32 	%f4703, 0f00000000;
	selp.f32 	%f4704, 0fBF800000, 0f3F800000, %p760;
	mul.f32 	%f4706, %f6526, %f6526;
	mov.f32 	%f4707, 0fBAB607ED;
	mov.f32 	%f4708, 0f37CBAC00;
	fma.rn.f32 	%f4709, %f4708, %f4706, %f4707;
	mov.f32 	%f4710, 0f3D2AAABB;
	fma.rn.f32 	%f4711, %f4709, %f4706, %f4710;
	mov.f32 	%f4712, 0fBEFFFFFF;
	fma.rn.f32 	%f4713, %f4711, %f4706, %f4712;
	fma.rn.f32 	%f4714, %f4713, %f4706, %f6283;
	mov.f32 	%f4715, 0f3C0885E4;
	mov.f32 	%f4716, 0fB94D4153;
	fma.rn.f32 	%f4717, %f4716, %f4706, %f4715;
	mov.f32 	%f4718, 0fBE2AAAA8;
	fma.rn.f32 	%f4719, %f4717, %f4706, %f4718;
	fma.rn.f32 	%f4720, %f4706, %f6526, %f4703;
	fma.rn.f32 	%f4721, %f4719, %f4720, %f6526;
	and.b32  	%r1760, %r2345, 1;
	setp.eq.b32 	%p761, %r1760, 1;
	selp.f32 	%f4722, %f4714, %f4721, %p761;
	selp.f32 	%f4723, %f4721, %f4714, %p761;
	neg.f32 	%f4724, %f4722;
	and.b32  	%r1761, %r2345, 2;
	setp.eq.s32 	%p762, %r1761, 0;
	selp.f32 	%f4725, %f4722, %f4724, %p762;
	neg.f32 	%f4726, %f4723;
	add.s32 	%r1762, %r2345, 1;
	and.b32  	%r1763, %r1762, 2;
	setp.eq.s32 	%p763, %r1763, 0;
	selp.f32 	%f4727, %f4723, %f4726, %p763;
	mul.f32 	%f4728, %f6527, %f6527;
	fma.rn.f32 	%f4729, %f4708, %f4728, %f4707;
	fma.rn.f32 	%f4730, %f4729, %f4728, %f4710;
	fma.rn.f32 	%f4731, %f4730, %f4728, %f4712;
	fma.rn.f32 	%f4732, %f4731, %f4728, %f6283;
	fma.rn.f32 	%f4733, %f4728, %f6527, %f4703;
	fma.rn.f32 	%f4734, %f4716, %f4728, %f4715;
	fma.rn.f32 	%f4735, %f4734, %f4728, %f4718;
	fma.rn.f32 	%f4736, %f4735, %f4733, %f6527;
	and.b32  	%r1764, %r2350, 1;
	setp.eq.b32 	%p764, %r1764, 1;
	selp.f32 	%f4737, %f4732, %f4736, %p764;
	selp.f32 	%f4738, %f4736, %f4732, %p764;
	and.b32  	%r1765, %r2350, 2;
	setp.eq.s32 	%p765, %r1765, 0;
	neg.f32 	%f4739, %f4737;
	selp.f32 	%f4740, %f4737, %f4739, %p765;
	add.s32 	%r1766, %r2350, 1;
	and.b32  	%r1767, %r1766, 2;
	setp.eq.s32 	%p766, %r1767, 0;
	neg.f32 	%f4741, %f4738;
	selp.f32 	%f4742, %f4738, %f4741, %p766;
	mov.b32 	%r1768, %f4742;
	neg.f32 	%f4743, %f4740;
	mov.b32 	%r1769, %f4740;
	cvt.u64.u32 	%rd1090, %r1769;
	mov.b32 	%r1770, %f4743;
	cvt.u64.u32 	%rd1091, %r1770;
	cvt.u64.u32 	%rd1092, %r1768;
	bfi.b64 	%rd1093, %rd1092, %rd1091, 32, 32;
	mov.b64 	{%r1771, %r1772}, %rd1093;
	bfi.b64 	%rd1094, %rd1090, %rd1092, 32, 32;
	mov.b64 	{%r1773, %r1774}, %rd1094;
	mul.f32 	%f4744, %f4704, %f4725;
	mov.b32 	%r1775, %f4744;
	cvt.u64.u32 	%rd1095, %r1775;
	mov.b32 	%r1776, %f4727;
	cvt.u64.u32 	%rd1096, %r1776;
	neg.f32 	%f4745, %f4725;
	mov.b32 	%r1777, %f4745;
	mul.f32 	%f4746, %f4704, %f4727;
	mov.b32 	%r1778, %f4746;
	cvt.u64.u32 	%rd1097, %r1778;
	cvt.u64.u32 	%rd1098, %r1777;
	bfi.b64 	%rd1099, %rd1097, %rd1098, 32, 32;
	mov.b64 	{%r1779, %r1780}, %rd1099;
	bfi.b64 	%rd1100, %rd1095, %rd1096, 32, 32;
	mov.b64 	{%r1781, %r1782}, %rd1100;
	add.f32 	%f993, %f967, 0fBF800000;
	fma.rn.f32 	%f994, %f968, %f4704, 0fBF800000;
	mov.b32 	%f995, %r1773;
	mov.b32 	%f996, %r1774;
	mov.b32 	%f997, %r1771;
	mov.b32 	%f998, %r1772;
	mov.b32 	%f999, %r1781;
	mov.b32 	%f1000, %r1782;
	mov.b32 	%f1001, %r1779;
	mov.b32 	%f1002, %r1780;
	add.f32 	%f1003, %f963, 0fBF800000;
	setp.eq.f32 	%p767, %f881, 0f3F800000;
	@%p767 bra 	$L__BB0_604;
	bra.uni 	$L__BB0_600;

$L__BB0_604:
	ld.global.f32 	%f4812, [%rd112+20];
	add.f32 	%f4813, %f4812, %f4812;
	mul.f32 	%f4814, %f962, %f4813;
	mul.f32 	%f4815, %f993, %f995;
	mul.f32 	%f4816, %f993, %f996;
	mul.f32 	%f4817, %f994, %f997;
	mul.f32 	%f4818, %f1000, %f4817;
	fma.rn.f32 	%f4819, %f999, %f4815, %f4818;
	mul.f32 	%f4820, %f994, %f998;
	mul.f32 	%f4821, %f1000, %f4820;
	fma.rn.f32 	%f4822, %f999, %f4816, %f4821;
	mul.f32 	%f4823, %f1002, %f4817;
	fma.rn.f32 	%f4824, %f1001, %f4815, %f4823;
	mul.f32 	%f4825, %f1002, %f4820;
	fma.rn.f32 	%f4826, %f1001, %f4816, %f4825;
	mul.f32 	%f4827, %f4819, %f4814;
	mul.f32 	%f4828, %f4822, %f4814;
	mul.f32 	%f4829, %f4824, %f4814;
	mul.f32 	%f4830, %f4826, %f4814;
	mul.f32 	%f4831, %f6594, %f4829;
	fma.rn.f32 	%f4832, %f6596, %f4827, %f4831;
	mul.f32 	%f4833, %f6594, %f4830;
	fma.rn.f32 	%f4834, %f6596, %f4828, %f4833;
	mul.f32 	%f4835, %f4829, %f6593;
	fma.rn.f32 	%f4836, %f4827, %f6595, %f4835;
	mul.f32 	%f4837, %f4830, %f6593;
	fma.rn.f32 	%f4838, %f4828, %f6595, %f4837;
	ld.global.f32 	%f4839, [%rd112+16];
	mul.f32 	%f4840, %f962, %f4839;
	mul.f32 	%f4841, %f1003, %f4840;
	mul.f32 	%f4842, %f963, %f4841;
	add.u64 	%rd1105, %SPL, 32;
	mov.u64 	%rd1106, 0;
	st.local.v2.u64 	[%rd1105], {%rd1106, %rd1106};
	mov.u32 	%r1788, 1065353216;
	st.local.u32 	[%rd1105], %r1788;
	st.local.u32 	[%rd1105+12], %r1788;
	ld.local.v4.f32 	{%f4843, %f4844, %f4845, %f4846}, [%rd1105];
	fma.rn.f32 	%f4851, %f4842, %f4844, %f4834;
	mov.b32 	%r1789, %f4851;
	fma.rn.f32 	%f4852, %f4842, %f4843, %f4832;
	mov.b32 	%r1790, %f4852;
	fma.rn.f32 	%f4853, %f4842, %f4846, %f4838;
	mov.b32 	%r1791, %f4853;
	fma.rn.f32 	%f4854, %f4842, %f4845, %f4836;
	mov.b32 	%r1792, %f4854;
	st.local.v4.f32 	[%rd263], {%f4852, %f4851, %f4854, %f4853};
	mov.b64 	%rd1646, {%r1792, %r1791};
	mov.b64 	%rd1645, {%r1790, %r1789};
	bra.uni 	$L__BB0_605;

$L__BB0_600:
	ld.global.f32 	%f4747, [%rd112+20];
	add.f32 	%f4748, %f4747, %f4747;
	mul.f32 	%f4749, %f962, %f4748;
	max.f32 	%f4751, %f993, %f4703;
	mul.f32 	%f4752, %f995, %f4751;
	mul.f32 	%f4753, %f996, %f4751;
	max.f32 	%f4754, %f994, %f4703;
	mul.f32 	%f4755, %f997, %f4754;
	mul.f32 	%f4756, %f998, %f4754;
	mul.f32 	%f4757, %f1000, %f4755;
	fma.rn.f32 	%f4758, %f999, %f4752, %f4757;
	mul.f32 	%f4759, %f1000, %f4756;
	fma.rn.f32 	%f4760, %f999, %f4753, %f4759;
	mul.f32 	%f4761, %f1002, %f4755;
	fma.rn.f32 	%f4762, %f1001, %f4752, %f4761;
	mul.f32 	%f4763, %f1002, %f4756;
	fma.rn.f32 	%f4764, %f1001, %f4753, %f4763;
	mul.f32 	%f4765, %f4758, %f4749;
	mul.f32 	%f4766, %f4760, %f4749;
	mul.f32 	%f4767, %f4762, %f4749;
	mul.f32 	%f4768, %f4764, %f4749;
	mul.f32 	%f4769, %f6594, %f4767;
	fma.rn.f32 	%f6528, %f6596, %f4765, %f4769;
	mul.f32 	%f4770, %f6594, %f4768;
	fma.rn.f32 	%f6529, %f6596, %f4766, %f4770;
	mul.f32 	%f4771, %f4767, %f6593;
	fma.rn.f32 	%f6530, %f4765, %f6595, %f4771;
	mul.f32 	%f4772, %f4768, %f6593;
	fma.rn.f32 	%f6531, %f4766, %f6595, %f4772;
	min.f32 	%f4773, %f993, %f4703;
	mul.f32 	%f4774, %f995, %f4773;
	mul.f32 	%f4775, %f996, %f4773;
	min.f32 	%f4776, %f994, %f4703;
	mul.f32 	%f4777, %f997, %f4776;
	mul.f32 	%f4778, %f998, %f4776;
	mul.f32 	%f4779, %f1000, %f4777;
	fma.rn.f32 	%f4780, %f999, %f4774, %f4779;
	mul.f32 	%f4781, %f1000, %f4778;
	fma.rn.f32 	%f4782, %f999, %f4775, %f4781;
	mul.f32 	%f4783, %f1002, %f4777;
	fma.rn.f32 	%f4784, %f1001, %f4774, %f4783;
	mul.f32 	%f4785, %f1002, %f4778;
	fma.rn.f32 	%f4786, %f1001, %f4775, %f4785;
	mul.f32 	%f4787, %f4749, %f4780;
	mul.f32 	%f4788, %f4749, %f4782;
	mul.f32 	%f4789, %f4749, %f4784;
	mul.f32 	%f4790, %f4749, %f4786;
	mul.f32 	%f4791, %f6594, %f4789;
	fma.rn.f32 	%f6532, %f6596, %f4787, %f4791;
	mul.f32 	%f4792, %f6594, %f4790;
	fma.rn.f32 	%f6533, %f6596, %f4788, %f4792;
	mul.f32 	%f4793, %f4789, %f6593;
	fma.rn.f32 	%f6534, %f4787, %f6595, %f4793;
	mul.f32 	%f4794, %f4790, %f6593;
	fma.rn.f32 	%f6535, %f4788, %f6595, %f4794;
	ld.global.f32 	%f4795, [%rd112+16];
	mul.f32 	%f4796, %f962, %f4795;
	mul.f32 	%f4797, %f1003, %f4796;
	mul.f32 	%f4798, %f963, %f4797;
	add.u64 	%rd1102, %SPL, 32;
	st.local.v4.f32 	[%rd1102], {%f4703, %f4703, %f4703, %f4703};
	mov.u64 	%rd1103, 0;
	st.local.v2.u64 	[%rd263], {%rd1103, %rd1103};
	mov.u32 	%r1783, 1065353216;
	st.local.u32 	[%rd263], %r1783;
	st.local.u32 	[%rd263+12], %r1783;
	ld.local.v4.f32 	{%f4799, %f4800, %f4801, %f4802}, [%rd263];
	mul.f32 	%f1012, %f4798, %f4799;
	mul.f32 	%f1013, %f4798, %f4800;
	mul.f32 	%f1014, %f4798, %f4801;
	mul.f32 	%f1015, %f4798, %f4802;
	setp.lt.f32 	%p768, %f963, 0f3F800000;
	@%p768 bra 	$L__BB0_602;
	bra.uni 	$L__BB0_601;

$L__BB0_602:
	add.f32 	%f6532, %f6532, %f1012;
	add.f32 	%f6533, %f6533, %f1013;
	add.f32 	%f6534, %f6534, %f1014;
	add.f32 	%f6535, %f6535, %f1015;
	bra.uni 	$L__BB0_603;

$L__BB0_601:
	add.f32 	%f6528, %f6528, %f1012;
	add.f32 	%f6529, %f6529, %f1013;
	add.f32 	%f6530, %f6530, %f1014;
	add.f32 	%f6531, %f6531, %f1015;

$L__BB0_603:
	ld.global.u8 	%rs48, [%rd112+8];
	setp.ne.s16 	%p769, %rs48, 0;
	setp.eq.f32 	%p770, %f881, 0f00000000;
	and.pred  	%p771, %p770, %p769;
	selp.f32 	%f4807, 0f00000000, 0f3F800000, %p771;
	fma.rn.f32 	%f4808, %f6529, %f4807, %f6533;
	mov.b32 	%r1784, %f4808;
	fma.rn.f32 	%f4809, %f6528, %f4807, %f6532;
	mov.b32 	%r1785, %f4809;
	fma.rn.f32 	%f4810, %f6531, %f4807, %f6535;
	mov.b32 	%r1786, %f4810;
	fma.rn.f32 	%f4811, %f6530, %f4807, %f6534;
	mov.b32 	%r1787, %f4811;
	mov.b64 	%rd1646, {%r1787, %r1786};
	mov.b64 	%rd1645, {%r1785, %r1784};
	bra.uni 	$L__BB0_605;

$L__BB0_410:
	setp.neu.f32 	%p524, %f698, 0f7F800000;
	@%p524 bra 	$L__BB0_413;

	selp.f32 	%f6467, 0fFF800000, 0f7F800000, %p10;

$L__BB0_413:
	ld.global.u8 	%rs41, [%rd112+48];
	setp.eq.s16 	%p525, %rs41, 0;
	@%p525 bra 	$L__BB0_417;

	div.rn.f32 	%f3555, %f644, %f696;
	setp.lt.f32 	%p526, %f3555, 0f00800000;
	mul.f32 	%f3556, %f3555, 0f4B000000;
	selp.f32 	%f709, %f3556, %f3555, %p526;
	selp.f32 	%f3557, 0fC1B80000, 0f00000000, %p526;
	mov.b32 	%r1319, %f709;
	add.s32 	%r1320, %r1319, -1059760811;
	and.b32  	%r1321, %r1320, -8388608;
	sub.s32 	%r1322, %r1319, %r1321;
	mov.b32 	%f3558, %r1322;
	cvt.rn.f32.s32 	%f3559, %r1321;
	mov.f32 	%f3560, 0f34000000;
	fma.rn.f32 	%f3561, %f3559, %f3560, %f3557;
	add.f32 	%f3562, %f3558, 0fBF800000;
	mov.f32 	%f3563, 0f3E1039F6;
	mov.f32 	%f3564, 0fBE055027;
	fma.rn.f32 	%f3565, %f3564, %f3562, %f3563;
	mov.f32 	%f3566, 0fBDF8CDCC;
	fma.rn.f32 	%f3567, %f3565, %f3562, %f3566;
	mov.f32 	%f3568, 0f3E0F2955;
	fma.rn.f32 	%f3569, %f3567, %f3562, %f3568;
	mov.f32 	%f3570, 0fBE2AD8B9;
	fma.rn.f32 	%f3571, %f3569, %f3562, %f3570;
	mov.f32 	%f3572, 0f3E4CED0B;
	fma.rn.f32 	%f3573, %f3571, %f3562, %f3572;
	mov.f32 	%f3574, 0fBE7FFF22;
	fma.rn.f32 	%f3575, %f3573, %f3562, %f3574;
	mov.f32 	%f3576, 0f3EAAAA78;
	fma.rn.f32 	%f3577, %f3575, %f3562, %f3576;
	fma.rn.f32 	%f3579, %f3577, %f3562, %f3232;
	mul.f32 	%f3580, %f3562, %f3579;
	fma.rn.f32 	%f3581, %f3580, %f3562, %f3562;
	mov.f32 	%f3582, 0f3F317218;
	fma.rn.f32 	%f6468, %f3561, %f3582, %f3581;
	setp.lt.u32 	%p527, %r1319, 2139095040;
	@%p527 bra 	$L__BB0_416;

	mov.f32 	%f3583, 0f7F800000;
	fma.rn.f32 	%f6468, %f709, %f3583, %f3583;

$L__BB0_416:
	setp.eq.f32 	%p528, %f709, 0f00000000;
	selp.f32 	%f3584, 0fFF800000, %f6468, %p528;
	add.f32 	%f6475, %f6475, %f3584;

$L__BB0_417:
	setp.eq.f32 	%p529, %f696, 0f3F800000;
	selp.f32 	%f3585, 0f3F800000, %f6467, %p529;
	mov.b64 	{%r1323, %r1324}, %rd185;
	mov.b64 	{%r1325, %r1326}, %rd184;
	mov.b32 	%f3586, %r1325;
	mul.f32 	%f3587, %f3586, %f3585;
	mov.b32 	%f3588, %r1326;
	mul.f32 	%f3589, %f3588, %f3585;
	mov.b32 	%f3590, %r1323;
	mul.f32 	%f3591, %f3590, %f3585;
	mov.b32 	%f3592, %r1324;
	mul.f32 	%f3593, %f3592, %f3585;
	mov.b64 	{%r1327, %r1328}, %rd187;
	mov.b64 	{%r1329, %r1330}, %rd186;
	mov.b32 	%f3594, %r1329;
	mov.b32 	%f3595, %r1330;
	mul.f32 	%f3596, %f3595, %f3591;
	mul.f32 	%f3597, %f3595, %f3593;
	mov.b32 	%f3598, %r1327;
	mov.b32 	%f3599, %r1328;
	mul.f32 	%f3600, %f3599, %f3591;
	mul.f32 	%f3601, %f3599, %f3593;
	fma.rn.f32 	%f3602, %f3594, %f3589, %f3597;
	mov.b32 	%r1331, %f3602;
	fma.rn.f32 	%f3603, %f3594, %f3587, %f3596;
	mov.b32 	%r1332, %f3603;
	fma.rn.f32 	%f3604, %f3598, %f3589, %f3601;
	mov.b32 	%r1333, %f3604;
	fma.rn.f32 	%f3605, %f3598, %f3587, %f3600;
	mov.b32 	%r1334, %f3605;
	mov.b64 	%rd1614, {%r1334, %r1333};
	mov.b64 	%rd1613, {%r1332, %r1331};
	bra.uni 	$L__BB0_435;

$L__BB0_551:
	setp.neu.f32 	%p701, %f886, 0f7F800000;
	@%p701 bra 	$L__BB0_555;

	setp.gt.s32 	%p702, %r325, -1;
	selp.b32 	%r1636, 2139095040, 0, %p702;
	or.b32  	%r1637, %r1636, -2147483648;
	selp.b32 	%r1638, %r1637, %r1636, %p13;
	mov.b32 	%f6508, %r1638;

$L__BB0_555:
	setp.eq.s32 	%p706, %r325, 0;
	setp.eq.f32 	%p707, %f883, 0f3F800000;
	mov.u32 	%r1642, 1065353216;
	or.pred  	%p708, %p707, %p706;
	add.f32 	%f4447, %f6508, 0fBF800000;
	selp.f32 	%f4448, 0f00000000, %f4447, %p708;
	mul.f32 	%f4449, %f882, %f4448;
	ld.global.f32 	%f4450, [%rd112+20];
	neg.f32 	%f4451, %f4450;
	max.f32 	%f4452, %f4449, %f4451;
	mul.f32 	%f4453, %f6490, %f4452;
	neg.f32 	%f4454, %f4453;
	add.u64 	%rd1057, %SPL, 32;
	st.local.v4.f32 	[%rd1057], {%f4418, %f4418, %f4418, %f4418};
	mov.u64 	%rd1058, 0;
	st.local.v2.u64 	[%rd263], {%rd1058, %rd1058};
	st.local.u32 	[%rd263], %r1642;
	st.local.u32 	[%rd263+12], %r1642;
	ld.local.v4.f32 	{%f4456, %f4457, %f4458, %f4459}, [%rd263];
	mul.f32 	%f6509, %f4456, %f4454;
	mul.f32 	%f6510, %f4457, %f4454;
	mul.f32 	%f6511, %f4458, %f4454;
	mul.f32 	%f6512, %f4459, %f4454;
	ld.global.f32 	%f907, [%rd112+16];
	setp.eq.f32 	%p709, %f907, 0f00000000;
	@%p709 bra 	$L__BB0_557;

	add.f32 	%f4464, %f6431, %f6431;
	add.f32 	%f4465, %f6429, %f6430;
	add.f32 	%f4466, %f6428, %f6428;
	mul.f32 	%f4467, %f4465, 0f3F000000;
	mul.f32 	%f4468, %f4466, 0f3F000000;
	mul.f32 	%f4469, %f4464, 0f3F000000;
	add.f32 	%f4470, %f4469, 0f00000000;
	add.f32 	%f4471, %f4468, %f4470;
	mul.f32 	%f4472, %f4471, 0f3F000000;
	st.local.v4.f32 	[%rd1057], {%f4469, %f4467, %f4467, %f4468};
	sub.f32 	%f4473, %f4469, %f4472;
	st.local.f32 	[%rd1057], %f4473;
	sub.f32 	%f4474, %f4468, %f4472;
	st.local.f32 	[%rd1057+12], %f4474;
	ld.local.v4.f32 	{%f4475, %f4476, %f4477, %f4478}, [%rd1057];
	add.f32 	%f4479, %f907, %f907;
	mul.f32 	%f4480, %f6490, %f4479;
	fma.rn.f32 	%f6509, %f4480, %f4475, %f6509;
	fma.rn.f32 	%f6510, %f4480, %f4476, %f6510;
	fma.rn.f32 	%f6511, %f4480, %f4477, %f6511;
	fma.rn.f32 	%f6512, %f4480, %f4478, %f6512;

$L__BB0_557:
	mov.b32 	%r1643, %f6509;
	mov.b32 	%r1644, %f6510;
	mov.b64 	%rd1645, {%r1643, %r1644};
	mov.b32 	%r1645, %f6511;
	mov.b32 	%r1646, %f6512;
	mov.b64 	%rd1646, {%r1645, %r1646};

$L__BB0_605:
	setp.eq.s32 	%p773, %r324, 1;
	mov.pred 	%p1040, 0;
	@%p773 bra 	$L__BB0_616;

	mov.b64 	{%r1793, %r1794}, %rd1646;
	mov.b64 	{%r1795, %r1796}, %rd1645;
	mov.b32 	%f1041, %r1795;
	abs.f32 	%f4855, %f1041;
	mov.b32 	%f6538, %r1796;
	abs.f32 	%f4856, %f6538;
	setp.le.f32 	%p774, %f4856, %f4855;
	selp.f32 	%f4857, %f4855, %f4856, %p774;
	mov.b32 	%f1043, %r1793;
	abs.f32 	%f4858, %f1043;
	setp.le.f32 	%p775, %f4858, %f4857;
	selp.f32 	%f4859, %f4857, %f4858, %p775;
	mov.b32 	%f6539, %r1794;
	abs.f32 	%f4860, %f6539;
	setp.le.f32 	%p776, %f4860, %f4859;
	selp.f32 	%f1045, %f4859, %f4860, %p776;
	setp.eq.f32 	%p777, %f1045, 0f00000000;
	@%p777 bra 	$L__BB0_608;

	div.rn.f32 	%f6538, %f6538, %f1045;
	div.rn.f32 	%f6539, %f6539, %f1045;
	mov.b32 	%r1797, %f6538;
	div.rn.f32 	%f4861, %f1041, %f1045;
	mov.b32 	%r1798, %f4861;
	mov.b64 	%rd1645, {%r1798, %r1797};

$L__BB0_608:
	fma.rn.f32 	%f4863, %f6538, %f6538, 0f00000000;
	sqrt.rn.f32 	%f4864, %f4863;
	setp.ltu.f32 	%p778, %f6538, 0f00000000;
	selp.f32 	%f4865, 0fBF800000, 0f3F800000, %p778;
	neg.f32 	%f4866, %f6538;
	selp.f32 	%f4867, %f4866, %f6538, %p778;
	mul.f32 	%f6540, %f4865, %f4864;
	fma.rn.f32 	%f4868, %f4867, %f4864, %f4863;
	add.f32 	%f1051, %f4868, %f4868;
	setp.eq.f32 	%p779, %f1051, 0f00000000;
	@%p779 bra 	$L__BB0_610;

	add.f32 	%f4869, %f6538, %f6540;
	sqrt.rn.f32 	%f4870, %f1051;
	div.rn.f32 	%f4871, %f4869, %f4870;
	neg.f32 	%f6540, %f6540;
	add.f32 	%f4872, %f4871, %f4871;
	fma.rn.f32 	%f4873, %f6539, %f4872, 0f00000000;
	mul.f32 	%f4874, %f4871, %f4873;
	add.f32 	%f4875, %f4874, 0f00000000;
	sub.f32 	%f4876, %f6539, %f4874;
	sub.f32 	%f4877, %f4876, %f4874;
	add.f32 	%f4878, %f4875, %f4875;
	mul.f32 	%f4879, %f4871, %f4878;
	fma.rn.f32 	%f6539, %f4871, %f4879, %f4877;

$L__BB0_610:
	abs.f32 	%f1056, %f6540;
	mov.b64 	{%r368, %r1801}, %rd1645;
	mov.b32 	%f6542, %r368;
	abs.f32 	%f4880, %f1056;
	abs.f32 	%f4881, %f6542;
	abs.f32 	%f4882, %f6539;
	add.f32 	%f4883, %f4882, %f4881;
	mul.f32 	%f4884, %f4883, 0f358637BD;
	setp.leu.f32 	%p780, %f4880, %f4884;
	@%p780 bra 	$L__BB0_615;

	mov.b32 	%r1802, %f1056;
	cvt.u64.u32 	%rd1111, %r368;
	cvt.u64.u32 	%rd1112, %r1802;
	mov.b32 	%r1803, %f6539;
	cvt.u64.u32 	%rd1113, %r1803;
	mov.u64 	%rd1110, 0;
	bfi.b64 	%rd1114, %rd1113, %rd1112, 32, 32;
	mov.b64 	{%r1804, %r1805}, %rd1114;
	bfi.b64 	%rd1115, %rd1112, %rd1111, 32, 32;
	mov.b64 	{%r1806, %r1807}, %rd1115;
	mov.b32 	%f1058, %r1806;
	mov.b32 	%f4885, %r1807;
	mov.b32 	%f4886, %r1804;
	mov.b32 	%f1059, %r1805;
	sub.f32 	%f4887, %f1058, %f1059;
	mul.f32 	%f4888, %f4887, 0f3F000000;
	mul.f32 	%f4889, %f4888, %f4888;
	fma.rn.f32 	%f1060, %f4885, %f4886, %f4889;
	setp.ltu.f32 	%p781, %f1060, 0f00000000;
	mov.u64 	%rd1648, %rd1110;
	mov.u64 	%rd1649, %rd1110;
	mov.u64 	%rd1650, %rd1110;
	@%p781 bra 	$L__BB0_613;

	sqrt.rn.f32 	%f4890, %f1060;
	add.f32 	%f4891, %f1059, %f1058;
	mul.f32 	%f4892, %f4891, 0f3F000000;
	add.f32 	%f4893, %f4892, %f4890;
	sub.f32 	%f4894, %f4892, %f4890;
	mov.b32 	%r1808, %f4893;
	mov.b32 	%r1809, %f4894;
	cvt.u64.u32 	%rd1118, %r1809;
	cvt.u64.u32 	%rd1119, %r1808;
	bfi.b64 	%rd1120, %rd1118, %rd1119, 32, 32;
	shr.u64 	%rd1649, %rd1120, 32;
	shl.b64 	%rd1648, %rd1120, 32;
	mov.u64 	%rd1650, 1;

$L__BB0_613:
	or.b64  	%rd292, %rd1650, %rd1648;
	or.b64  	%rd293, %rd1110, %rd1649;
	cvt.u32.u64 	%r1810, %rd1648;
	cvt.u32.u64 	%r1811, %rd1650;
	or.b32  	%r1812, %r1811, %r1810;
	setp.eq.s32 	%p782, %r1812, 0;
	@%p782 bra 	$L__BB0_861;

	mov.b64 	{%r1813, %r1814}, %rd293;
	mov.b64 	{%r1815, %r1816}, %rd292;
	mov.b32 	%f6542, %r1816;
	mov.b32 	%f6539, %r1813;

$L__BB0_615:
	mul.f32 	%f4895, %f1045, %f6539;
	mul.f32 	%f4896, %f1045, %f6542;
	setp.le.f32 	%p783, %f4896, %f4895;
	selp.f32 	%f4897, %f4896, %f4895, %p783;
	setp.ge.f32 	%p784, %f4896, %f4895;
	selp.f32 	%f4898, %f4896, %f4895, %p784;
	ld.global.f32 	%f4899, [%rd112+84];
	setp.gt.f32 	%p785, %f4898, %f4899;
	sub.f32 	%f4900, %f4898, %f4897;
	mul.f32 	%f4901, %f4900, 0f3F000000;
	ld.global.f32 	%f4902, [%rd112+88];
	setp.gt.f32 	%p786, %f4901, %f4902;
	or.pred  	%p1040, %p785, %p786;

$L__BB0_616:
	selp.b32 	%r2363, 0, %r2363, %p1040;

$L__BB0_617:
	mov.u64 	%rd1651, 0;
	not.pred 	%p787, %p26;
	@%p787 bra 	$L__BB0_619;

	abs.f32 	%f4903, %f6425;
	mul.f32 	%f4904, %f4903, 0f447A0000;
	mul.f32 	%f4905, %f322, %f4904;
	mul.f32 	%f4906, %f323, %f4904;
	mov.b32 	%r1817, %f4905;
	mov.b32 	%r1818, %f4906;
	cvt.u64.u32 	%rd1122, %r1818;
	cvt.u64.u32 	%rd1123, %r1817;
	bfi.b64 	%rd1651, %rd1122, %rd1123, 32, 32;

$L__BB0_619:
	mov.b32 	%f1066, %r2363;
	and.b16  	%rs49, %rs5, 3;
	setp.eq.s16 	%p788, %rs49, 1;
	@%p788 bra 	$L__BB0_639;

	setp.eq.s16 	%p789, %rs49, 2;
	@%p789 bra 	$L__BB0_623;

	setp.ne.s16 	%p790, %rs49, 3;
	@%p790 bra 	$L__BB0_654;

	mov.f32 	%f6571, 0f00000000;
	mov.f32 	%f6572, %f6571;
	mov.f32 	%f6573, %f6571;
	mov.f32 	%f6574, %f6571;
	bra.uni 	$L__BB0_686;

$L__BB0_623:
	ld.global.f32 	%f1067, [%rd112+8];
	div.rn.f32 	%f4914, %f825, %f6596;
	div.rn.f32 	%f1068, %f4914, %f825;
	ld.global.u32 	%r371, [%rd112+12];
	cvt.rn.f32.s32 	%f1069, %r371;
	mul.f32 	%f4915, %f1069, 0f3F000000;
	cvt.rzi.f32.f32 	%f4916, %f4915;
	add.f32 	%f4917, %f4916, %f4916;
	sub.f32 	%f4918, %f1069, %f4917;
	abs.f32 	%f1070, %f4918;
	abs.f32 	%f1071, %f1068;
	setp.lt.f32 	%p791, %f1071, 0f00800000;
	mul.f32 	%f4919, %f1071, 0f4B800000;
	selp.f32 	%f4920, %f4919, %f1071, %p791;
	selp.f32 	%f4921, 0fC3170000, 0fC2FE0000, %p791;
	mov.b32 	%r1819, %f4920;
	and.b32  	%r1820, %r1819, 8388607;
	or.b32  	%r1821, %r1820, 1065353216;
	mov.b32 	%f4922, %r1821;
	shr.u32 	%r1822, %r1819, 23;
	cvt.rn.f32.u32 	%f4923, %r1822;
	add.f32 	%f4924, %f4921, %f4923;
	setp.gt.f32 	%p792, %f4922, 0f3FB504F3;
	mul.f32 	%f4925, %f4922, 0f3F000000;
	add.f32 	%f4926, %f4924, 0f3F800000;
	selp.f32 	%f4927, %f4926, %f4924, %p792;
	selp.f32 	%f4928, %f4925, %f4922, %p792;
	add.f32 	%f4929, %f4928, 0fBF800000;
	add.f32 	%f4912, %f4928, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4911,%f4912;
	// end inline asm
	add.f32 	%f4930, %f4929, %f4929;
	mul.f32 	%f4931, %f4911, %f4930;
	mul.f32 	%f4932, %f4931, %f4931;
	fma.rn.f32 	%f4935, %f1502, %f4932, %f1501;
	fma.rn.f32 	%f4937, %f4935, %f4932, %f1504;
	mul.rn.f32 	%f4938, %f4937, %f4932;
	mul.rn.f32 	%f4939, %f4938, %f4931;
	sub.f32 	%f4940, %f4929, %f4931;
	add.f32 	%f4941, %f4940, %f4940;
	neg.f32 	%f4942, %f4931;
	fma.rn.f32 	%f4943, %f4942, %f4929, %f4941;
	mul.rn.f32 	%f4944, %f4911, %f4943;
	add.f32 	%f4945, %f4939, %f4931;
	sub.f32 	%f4946, %f4931, %f4945;
	add.f32 	%f4947, %f4939, %f4946;
	add.f32 	%f4948, %f4944, %f4947;
	add.f32 	%f4949, %f4945, %f4948;
	sub.f32 	%f4950, %f4945, %f4949;
	add.f32 	%f4951, %f4948, %f4950;
	mul.rn.f32 	%f4953, %f4927, %f1520;
	mul.rn.f32 	%f4955, %f4927, %f1522;
	add.f32 	%f4956, %f4953, %f4949;
	sub.f32 	%f4957, %f4953, %f4956;
	add.f32 	%f4958, %f4949, %f4957;
	add.f32 	%f4959, %f4951, %f4958;
	add.f32 	%f4960, %f4955, %f4959;
	add.f32 	%f4961, %f4956, %f4960;
	sub.f32 	%f4962, %f4956, %f4961;
	add.f32 	%f4963, %f4960, %f4962;
	abs.f32 	%f1072, %f1069;
	setp.gt.f32 	%p793, %f1072, 0f77F684DF;
	mul.f32 	%f4964, %f1069, 0f39000000;
	selp.f32 	%f4965, %f4964, %f1069, %p793;
	mul.rn.f32 	%f4966, %f4965, %f4961;
	neg.f32 	%f4967, %f4966;
	fma.rn.f32 	%f4968, %f4965, %f4961, %f4967;
	fma.rn.f32 	%f4969, %f4965, %f4963, %f4968;
	mov.f32 	%f4970, 0f00000000;
	fma.rn.f32 	%f4971, %f4970, %f4961, %f4969;
	add.rn.f32 	%f4972, %f4966, %f4971;
	neg.f32 	%f4973, %f4972;
	add.rn.f32 	%f4974, %f4966, %f4973;
	add.rn.f32 	%f4975, %f4974, %f4971;
	mov.b32 	%r1823, %f4972;
	setp.eq.s32 	%p794, %r1823, 1118925336;
	add.s32 	%r1824, %r1823, -1;
	mov.b32 	%f4976, %r1824;
	add.f32 	%f4977, %f4975, 0f37000000;
	selp.f32 	%f1073, %f4977, %f4975, %p794;
	selp.f32 	%f4978, %f4976, %f4972, %p794;
	mul.rn.f32 	%f4980, %f4978, %f1538;
	cvt.rzi.f32.f32 	%f4981, %f4980;
	abs.f32 	%f4982, %f4981;
	setp.gt.f32 	%p795, %f4982, 0f42FC0000;
	mov.b32 	%r1825, %f4981;
	and.b32  	%r1826, %r1825, -2147483648;
	or.b32  	%r1827, %r1826, 1123811328;
	mov.b32 	%f4983, %r1827;
	selp.f32 	%f4984, %f4983, %f4981, %p795;
	fma.rn.f32 	%f4986, %f4984, %f1544, %f4978;
	fma.rn.f32 	%f4988, %f4984, %f1546, %f4986;
	mul.f32 	%f4989, %f4988, 0f3FB8AA3B;
	add.f32 	%f4990, %f4984, 0f4B40007F;
	mov.b32 	%r1828, %f4990;
	shl.b32 	%r1829, %r1828, 23;
	mov.b32 	%f4991, %r1829;
	ex2.approx.ftz.f32 	%f4992, %f4989;
	mul.f32 	%f1074, %f4992, %f4991;
	setp.eq.f32 	%p796, %f1074, 0f7F800000;
	mov.f32 	%f6544, 0f7F800000;
	@%p796 bra 	$L__BB0_625;

	fma.rn.f32 	%f6544, %f1074, %f1073, %f1074;

$L__BB0_625:
	setp.lt.f32 	%p797, %f1068, 0f00000000;
	setp.eq.f32 	%p798, %f1070, 0f3F800000;
	and.pred  	%p17, %p797, %p798;
	setp.eq.f32 	%p799, %f1068, 0f00000000;
	@%p799 bra 	$L__BB0_629;
	bra.uni 	$L__BB0_626;

$L__BB0_629:
	add.f32 	%f4996, %f1068, %f1068;
	mov.b32 	%r1832, %f4996;
	selp.b32 	%r1833, %r1832, 0, %p798;
	or.b32  	%r1834, %r1833, 2139095040;
	setp.lt.s32 	%p803, %r371, 0;
	selp.b32 	%r1835, %r1834, %r1833, %p803;
	mov.b32 	%f6546, %r1835;
	bra.uni 	$L__BB0_630;

$L__BB0_639:
	ld.global.u64 	%rd1129, [%rd112+24];
	mul.wide.u32 	%rd1130, %r32, 16;
	add.s64 	%rd1131, %rd1129, %rd1130;
	ld.f32 	%f5040, [%rd1131+8];
	mul.f32 	%f5041, %f1066, 0f3F7FBE77;
	fma.rn.f32 	%f1097, %f5041, %f1066, 0f3A83126F;
	mul.f32 	%f5042, %f6596, %f6593;
	sub.f32 	%f1098, %f5042, %f823;
	ld.global.f32 	%f5043, [%rd112+16];
	mul.f32 	%f5044, %f5043, 0f3F2AAAAB;
	ld.global.f32 	%f5045, [%rd112+12];
	mul.f32 	%f5046, %f5040, %f5045;
	fma.rn.f32 	%f1099, %f5040, %f5044, %f5046;
	mul.f32 	%f5047, %f6594, %f6594;
	fma.rn.f32 	%f1100, %f6596, %f6596, %f5047;
	mul.f32 	%f5048, %f6594, %f6593;
	fma.rn.f32 	%f1101, %f6596, %f6595, %f5048;
	mul.f32 	%f5049, %f6593, %f6593;
	fma.rn.f32 	%f1102, %f6595, %f6595, %f5049;
	mul.f32 	%f1103, %f5040, %f5043;
	mov.f32 	%f5050, 0fBF000000;
	cvt.rzi.f32.f32 	%f5051, %f5050;
	add.f32 	%f5052, %f5051, %f5051;
	mov.f32 	%f5053, 0fBF800000;
	sub.f32 	%f5054, %f5053, %f5052;
	abs.f32 	%f1104, %f5054;
	abs.f32 	%f1105, %f1098;
	setp.lt.f32 	%p818, %f1105, 0f00800000;
	mul.f32 	%f5055, %f1105, 0f4B800000;
	selp.f32 	%f5056, %f5055, %f1105, %p818;
	selp.f32 	%f5057, 0fC3170000, 0fC2FE0000, %p818;
	mov.b32 	%r1844, %f5056;
	and.b32  	%r1845, %r1844, 8388607;
	or.b32  	%r1846, %r1845, 1065353216;
	mov.b32 	%f5058, %r1846;
	shr.u32 	%r1847, %r1844, 23;
	cvt.rn.f32.u32 	%f5059, %r1847;
	add.f32 	%f5060, %f5057, %f5059;
	setp.gt.f32 	%p819, %f5058, 0f3FB504F3;
	mul.f32 	%f5061, %f5058, 0f3F000000;
	add.f32 	%f5062, %f5060, 0f3F800000;
	selp.f32 	%f5063, %f5062, %f5060, %p819;
	selp.f32 	%f5064, %f5061, %f5058, %p819;
	add.f32 	%f5065, %f5064, 0fBF800000;
	add.f32 	%f5038, %f5064, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5037,%f5038;
	// end inline asm
	add.f32 	%f5066, %f5065, %f5065;
	mul.f32 	%f5067, %f5037, %f5066;
	mul.f32 	%f5068, %f5067, %f5067;
	fma.rn.f32 	%f5071, %f1502, %f5068, %f1501;
	fma.rn.f32 	%f5073, %f5071, %f5068, %f1504;
	mul.rn.f32 	%f5074, %f5073, %f5068;
	mul.rn.f32 	%f5075, %f5074, %f5067;
	sub.f32 	%f5076, %f5065, %f5067;
	add.f32 	%f5077, %f5076, %f5076;
	neg.f32 	%f5078, %f5067;
	fma.rn.f32 	%f5079, %f5078, %f5065, %f5077;
	mul.rn.f32 	%f5080, %f5037, %f5079;
	add.f32 	%f5081, %f5075, %f5067;
	sub.f32 	%f5082, %f5067, %f5081;
	add.f32 	%f5083, %f5075, %f5082;
	add.f32 	%f5084, %f5080, %f5083;
	add.f32 	%f5085, %f5081, %f5084;
	sub.f32 	%f5086, %f5081, %f5085;
	add.f32 	%f5087, %f5084, %f5086;
	mul.rn.f32 	%f5089, %f5063, %f1520;
	mul.rn.f32 	%f5091, %f5063, %f1522;
	add.f32 	%f5092, %f5089, %f5085;
	sub.f32 	%f5093, %f5089, %f5092;
	add.f32 	%f5094, %f5085, %f5093;
	add.f32 	%f5095, %f5087, %f5094;
	add.f32 	%f5096, %f5091, %f5095;
	add.f32 	%f5097, %f5092, %f5096;
	sub.f32 	%f5098, %f5092, %f5097;
	add.f32 	%f5099, %f5096, %f5098;
	mul.rn.f32 	%f5100, %f5053, %f5097;
	neg.f32 	%f5101, %f5100;
	fma.rn.f32 	%f5102, %f5053, %f5097, %f5101;
	fma.rn.f32 	%f5103, %f5053, %f5099, %f5102;
	mov.f32 	%f5104, 0f00000000;
	fma.rn.f32 	%f5105, %f5104, %f5097, %f5103;
	add.rn.f32 	%f5106, %f5100, %f5105;
	neg.f32 	%f5107, %f5106;
	add.rn.f32 	%f5108, %f5100, %f5107;
	add.rn.f32 	%f5109, %f5108, %f5105;
	mov.b32 	%r1848, %f5106;
	setp.eq.s32 	%p820, %r1848, 1118925336;
	add.s32 	%r1849, %r1848, -1;
	mov.b32 	%f5110, %r1849;
	add.f32 	%f5111, %f5109, 0f37000000;
	selp.f32 	%f1106, %f5111, %f5109, %p820;
	selp.f32 	%f5112, %f5110, %f5106, %p820;
	mul.rn.f32 	%f5114, %f5112, %f1538;
	cvt.rzi.f32.f32 	%f5115, %f5114;
	abs.f32 	%f5116, %f5115;
	setp.gt.f32 	%p821, %f5116, 0f42FC0000;
	mov.b32 	%r1850, %f5115;
	and.b32  	%r1851, %r1850, -2147483648;
	or.b32  	%r1852, %r1851, 1123811328;
	mov.b32 	%f5117, %r1852;
	selp.f32 	%f5118, %f5117, %f5115, %p821;
	fma.rn.f32 	%f5120, %f5118, %f1544, %f5112;
	fma.rn.f32 	%f5122, %f5118, %f1546, %f5120;
	mul.f32 	%f5123, %f5122, 0f3FB8AA3B;
	add.f32 	%f5124, %f5118, 0f4B40007F;
	mov.b32 	%r1853, %f5124;
	shl.b32 	%r1854, %r1853, 23;
	mov.b32 	%f5125, %r1854;
	ex2.approx.ftz.f32 	%f5126, %f5123;
	mul.f32 	%f1107, %f5126, %f5125;
	setp.eq.f32 	%p822, %f1107, 0f7F800000;
	mov.f32 	%f6547, 0f7F800000;
	@%p822 bra 	$L__BB0_641;

	fma.rn.f32 	%f6547, %f1107, %f1106, %f1107;

$L__BB0_641:
	setp.lt.f32 	%p823, %f1098, 0f00000000;
	setp.eq.f32 	%p824, %f1104, 0f3F800000;
	and.pred  	%p18, %p823, %p824;
	setp.eq.f32 	%p825, %f1098, 0f00000000;
	@%p825 bra 	$L__BB0_645;
	bra.uni 	$L__BB0_642;

$L__BB0_645:
	add.f32 	%f5131, %f1098, %f1098;
	mov.b32 	%r1857, %f5131;
	or.b32  	%r1858, %r1857, 2139095040;
	mov.b32 	%f5132, %r1858;
	selp.f32 	%f6549, %f5132, 0f7F800000, %p824;
	bra.uni 	$L__BB0_646;

$L__BB0_654:
	ld.global.u64 	%rd1137, [%rd112+24];
	mul.wide.u32 	%rd1138, %r32, 16;
	add.s64 	%rd1139, %rd1137, %rd1138;
	ld.f32 	%f1147, [%rd1139+8];
	mul.f32 	%f5157, %f6596, %f6593;
	sub.f32 	%f1148, %f5157, %f823;
	ld.local.v4.f32 	{%f6596, %f5159, %f5160, %f5161}, [%rd574];
	add.f32 	%f5163, %f5161, %f6596;
	mul.f32 	%f1150, %f5163, 0f3F000000;
	sub.f32 	%f5164, %f6596, %f5161;
	mul.f32 	%f5165, %f5164, 0f3F000000;
	add.f32 	%f5168, %f5159, %f5160;
	mul.f32 	%f5169, %f5168, 0f3F000000;
	sub.f32 	%f5170, %f5159, %f5160;
	mul.f32 	%f1151, %f5170, 0f3F000000;
	mul.f32 	%f5171, %f1151, %f1151;
	fma.rn.f32 	%f5172, %f1150, %f1150, %f5171;
	sqrt.rn.f32 	%f5173, %f5172;
	mul.f32 	%f5174, %f5169, %f5169;
	fma.rn.f32 	%f5175, %f5165, %f5165, %f5174;
	sqrt.rn.f32 	%f5176, %f5175;
	add.f32 	%f1152, %f5173, %f5176;
	sub.f32 	%f1153, %f5173, %f5176;
	abs.f32 	%f1154, %f5165;
	abs.f32 	%f1155, %f5169;
	setp.eq.f32 	%p834, %f1154, 0f00000000;
	setp.eq.f32 	%p835, %f1155, 0f00000000;
	and.pred  	%p836, %p834, %p835;
	mov.b32 	%r372, %f5165;
	mov.b32 	%r1861, %f5169;
	and.b32  	%r373, %r1861, -2147483648;
	@%p836 bra 	$L__BB0_658;
	bra.uni 	$L__BB0_655;

$L__BB0_658:
	shr.s32 	%r1866, %r372, 31;
	and.b32  	%r1867, %r1866, 1078530011;
	or.b32  	%r1868, %r1867, %r373;
	mov.b32 	%f6558, %r1868;
	bra.uni 	$L__BB0_659;

$L__BB0_655:
	setp.eq.f32 	%p837, %f1154, 0f7F800000;
	setp.eq.f32 	%p838, %f1155, 0f7F800000;
	and.pred  	%p839, %p837, %p838;
	@%p839 bra 	$L__BB0_657;
	bra.uni 	$L__BB0_656;

$L__BB0_657:
	setp.lt.s32 	%p843, %r372, 0;
	selp.b32 	%r1864, 1075235812, 1061752795, %p843;
	or.b32  	%r1865, %r1864, %r373;
	mov.b32 	%f6558, %r1865;
	bra.uni 	$L__BB0_659;

$L__BB0_626:
	mov.b32 	%r1830, %f6544;
	xor.b32  	%r1831, %r1830, -2147483648;
	mov.b32 	%f4993, %r1831;
	selp.f32 	%f6546, %f4993, %f6544, %p17;
	setp.geu.f32 	%p800, %f1068, 0f00000000;
	@%p800 bra 	$L__BB0_630;

	cvt.rzi.f32.f32 	%f4994, %f1069;
	setp.eq.f32 	%p801, %f4994, %f1069;
	@%p801 bra 	$L__BB0_630;

	mov.f32 	%f6546, 0f7FFFFFFF;

$L__BB0_630:
	add.f32 	%f4997, %f1071, %f1072;
	mov.b32 	%r1836, %f4997;
	setp.lt.s32 	%p804, %r1836, 2139095040;
	@%p804 bra 	$L__BB0_637;

	setp.gtu.f32 	%p805, %f1071, 0f7F800000;
	setp.gtu.f32 	%p806, %f1072, 0f7F800000;
	or.pred  	%p807, %p805, %p806;
	@%p807 bra 	$L__BB0_636;
	bra.uni 	$L__BB0_632;

$L__BB0_636:
	add.f32 	%f6546, %f1068, %f1069;
	bra.uni 	$L__BB0_637;

$L__BB0_642:
	mov.b32 	%r1855, %f6547;
	xor.b32  	%r1856, %r1855, -2147483648;
	mov.b32 	%f5127, %r1856;
	selp.f32 	%f6549, %f5127, %f6547, %p18;
	setp.geu.f32 	%p826, %f1098, 0f00000000;
	@%p826 bra 	$L__BB0_646;

	cvt.rzi.f32.f32 	%f5129, %f5053;
	setp.eq.f32 	%p827, %f5129, 0fBF800000;
	@%p827 bra 	$L__BB0_646;

	mov.f32 	%f6549, 0f7FFFFFFF;

$L__BB0_646:
	add.f32 	%f5133, %f1105, 0f3F800000;
	mov.b32 	%r1859, %f5133;
	setp.lt.s32 	%p829, %r1859, 2139095040;
	@%p829 bra 	$L__BB0_651;

	setp.gtu.f32 	%p830, %f1105, 0f7F800000;
	@%p830 bra 	$L__BB0_650;
	bra.uni 	$L__BB0_648;

$L__BB0_650:
	add.f32 	%f6549, %f1098, 0fBF800000;
	bra.uni 	$L__BB0_651;

$L__BB0_632:
	setp.eq.f32 	%p808, %f1072, 0f7F800000;
	@%p808 bra 	$L__BB0_635;
	bra.uni 	$L__BB0_633;

$L__BB0_635:
	setp.gt.f32 	%p811, %f1071, 0f3F800000;
	selp.b32 	%r1840, 2139095040, 0, %p811;
	xor.b32  	%r1841, %r1840, 2139095040;
	setp.lt.s32 	%p812, %r371, 0;
	selp.b32 	%r1842, %r1841, %r1840, %p812;
	mov.b32 	%f4998, %r1842;
	setp.eq.f32 	%p813, %f1068, 0fBF800000;
	selp.f32 	%f6546, 0f3F800000, %f4998, %p813;
	bra.uni 	$L__BB0_637;

$L__BB0_648:
	setp.neu.f32 	%p831, %f1105, 0f7F800000;
	@%p831 bra 	$L__BB0_651;

	selp.f32 	%f6549, 0f80000000, 0f00000000, %p18;

$L__BB0_651:
	setp.eq.f32 	%p832, %f1098, 0f3F800000;
	mov.u32 	%r1860, 1065353216;
	selp.f32 	%f5134, 0f3F800000, %f6549, %p832;
	mul.f32 	%f5135, %f1103, %f5134;
	add.f32 	%f5136, %f1100, 0f00000000;
	add.f32 	%f5137, %f5136, %f1102;
	mul.f32 	%f5138, %f5137, 0f3F000000;
	sub.f32 	%f5139, %f1100, %f5138;
	sub.f32 	%f5140, %f1102, %f5138;
	mul.f32 	%f6550, %f5139, %f5135;
	mul.f32 	%f6551, %f1101, %f5135;
	mul.f32 	%f6553, %f5140, %f5135;
	fma.rn.f32 	%f5141, %f1098, %f1098, 0fBF800000;
	mul.f32 	%f5142, %f1099, 0f3F000000;
	mul.f32 	%f5143, %f5141, %f5142;
	add.u64 	%rd1133, %SPL, 32;
	st.local.v4.f32 	[%rd1133], {%f5104, %f5104, %f5104, %f5104};
	mov.u64 	%rd1134, 0;
	st.local.v2.u64 	[%rd263], {%rd1134, %rd1134};
	st.local.u32 	[%rd263], %r1860;
	st.local.u32 	[%rd263+12], %r1860;
	ld.local.v4.f32 	{%f5145, %f5146, %f5147, %f5148}, [%rd263];
	mul.f32 	%f6554, %f5143, %f5145;
	mul.f32 	%f6555, %f5143, %f5146;
	mul.f32 	%f6556, %f5143, %f5147;
	mul.f32 	%f6557, %f5143, %f5148;
	setp.ltu.f32 	%p833, %f1098, 0f3F800000;
	mov.f32 	%f6552, %f6551;
	@%p833 bra 	$L__BB0_653;

	add.f32 	%f6550, %f6550, %f6554;
	add.f32 	%f1132, %f6551, %f6555;
	add.f32 	%f6552, %f6551, %f6556;
	add.f32 	%f6553, %f6553, %f6557;
	st.local.v4.f32 	[%rd1133], {%f5104, %f5104, %f5104, %f5104};
	mov.f32 	%f6551, %f1132;
	mov.f32 	%f6554, %f5104;
	mov.f32 	%f6555, %f5104;
	mov.f32 	%f6556, %f5104;
	mov.f32 	%f6557, %f5104;

$L__BB0_653:
	fma.rn.f32 	%f6571, %f1097, %f6550, %f6554;
	fma.rn.f32 	%f6572, %f1097, %f6551, %f6555;
	fma.rn.f32 	%f6573, %f1097, %f6552, %f6556;
	fma.rn.f32 	%f6574, %f1097, %f6553, %f6557;
	bra.uni 	$L__BB0_686;

$L__BB0_656:
	setp.lt.s32 	%p840, %r372, 0;
	min.f32 	%f5177, %f1155, %f1154;
	max.f32 	%f5178, %f1155, %f1154;
	div.rn.f32 	%f5179, %f5177, %f5178;
	mul.rn.f32 	%f5180, %f5179, %f5179;
	mov.f32 	%f5181, 0fC0B59883;
	mov.f32 	%f5182, 0fBF52C7EA;
	fma.rn.f32 	%f5183, %f5180, %f5182, %f5181;
	mov.f32 	%f5184, 0fC0D21907;
	fma.rn.f32 	%f5185, %f5183, %f5180, %f5184;
	mul.f32 	%f5186, %f5180, %f5185;
	mul.f32 	%f5187, %f5179, %f5186;
	add.f32 	%f5188, %f5180, 0f41355DC0;
	mov.f32 	%f5189, 0f41E6BD60;
	fma.rn.f32 	%f5190, %f5188, %f5180, %f5189;
	mov.f32 	%f5191, 0f419D92C8;
	fma.rn.f32 	%f5192, %f5190, %f5180, %f5191;
	rcp.rn.f32 	%f5193, %f5192;
	fma.rn.f32 	%f5194, %f5187, %f5193, %f5179;
	mov.f32 	%f5195, 0f3FC90FDB;
	sub.f32 	%f5196, %f5195, %f5194;
	setp.gt.f32 	%p841, %f1155, %f1154;
	selp.f32 	%f5197, %f5196, %f5194, %p841;
	mov.f32 	%f5198, 0f40490FDB;
	sub.f32 	%f5199, %f5198, %f5197;
	selp.f32 	%f5200, %f5199, %f5197, %p840;
	mov.b32 	%r1862, %f5200;
	or.b32  	%r1863, %r373, %r1862;
	mov.b32 	%f5201, %r1863;
	add.f32 	%f5202, %f1154, %f1155;
	setp.le.f32 	%p842, %f5202, 0f7F800000;
	selp.f32 	%f6558, %f5201, %f5202, %p842;

$L__BB0_659:
	abs.f32 	%f1160, %f1150;
	setp.eq.f32 	%p844, %f1160, 0f00000000;
	abs.f32 	%f1161, %f1151;
	setp.eq.f32 	%p845, %f1161, 0f00000000;
	and.pred  	%p846, %p844, %p845;
	mov.b32 	%r374, %f1150;
	mov.b32 	%r1869, %f1151;
	and.b32  	%r375, %r1869, -2147483648;
	@%p846 bra 	$L__BB0_663;
	bra.uni 	$L__BB0_660;

$L__BB0_663:
	shr.s32 	%r1874, %r374, 31;
	and.b32  	%r1875, %r1874, 1078530011;
	or.b32  	%r1876, %r1875, %r375;
	mov.b32 	%f6559, %r1876;
	bra.uni 	$L__BB0_664;

$L__BB0_660:
	setp.eq.f32 	%p847, %f1160, 0f7F800000;
	setp.eq.f32 	%p848, %f1161, 0f7F800000;
	and.pred  	%p849, %p847, %p848;
	@%p849 bra 	$L__BB0_662;
	bra.uni 	$L__BB0_661;

$L__BB0_662:
	setp.lt.s32 	%p853, %r374, 0;
	selp.b32 	%r1872, 1075235812, 1061752795, %p853;
	or.b32  	%r1873, %r1872, %r375;
	mov.b32 	%f6559, %r1873;
	bra.uni 	$L__BB0_664;

$L__BB0_661:
	setp.lt.s32 	%p850, %r374, 0;
	min.f32 	%f5203, %f1161, %f1160;
	max.f32 	%f5204, %f1161, %f1160;
	div.rn.f32 	%f5205, %f5203, %f5204;
	mul.rn.f32 	%f5206, %f5205, %f5205;
	mov.f32 	%f5207, 0fC0B59883;
	mov.f32 	%f5208, 0fBF52C7EA;
	fma.rn.f32 	%f5209, %f5206, %f5208, %f5207;
	mov.f32 	%f5210, 0fC0D21907;
	fma.rn.f32 	%f5211, %f5209, %f5206, %f5210;
	mul.f32 	%f5212, %f5206, %f5211;
	mul.f32 	%f5213, %f5205, %f5212;
	add.f32 	%f5214, %f5206, 0f41355DC0;
	mov.f32 	%f5215, 0f41E6BD60;
	fma.rn.f32 	%f5216, %f5214, %f5206, %f5215;
	mov.f32 	%f5217, 0f419D92C8;
	fma.rn.f32 	%f5218, %f5216, %f5206, %f5217;
	rcp.rn.f32 	%f5219, %f5218;
	fma.rn.f32 	%f5220, %f5213, %f5219, %f5205;
	mov.f32 	%f5221, 0f3FC90FDB;
	sub.f32 	%f5222, %f5221, %f5220;
	setp.gt.f32 	%p851, %f1161, %f1160;
	selp.f32 	%f5223, %f5222, %f5220, %p851;
	mov.f32 	%f5224, 0f40490FDB;
	sub.f32 	%f5225, %f5224, %f5223;
	selp.f32 	%f5226, %f5225, %f5223, %p850;
	mov.b32 	%r1870, %f5226;
	or.b32  	%r1871, %r375, %r1870;
	mov.b32 	%f5227, %r1871;
	add.f32 	%f5228, %f1160, %f1161;
	setp.le.f32 	%p852, %f5228, 0f7F800000;
	selp.f32 	%f6559, %f5227, %f5228, %p852;

$L__BB0_664:
	sub.f32 	%f5229, %f6559, %f6558;
	mul.f32 	%f1166, %f5229, 0f3F000000;
	add.f32 	%f5230, %f6558, %f6559;
	mul.f32 	%f1167, %f5230, 0f3F000000;
	mul.f32 	%f5231, %f1166, 0f3F22F983;
	cvt.rni.s32.f32 	%r2356, %f5231;
	cvt.rn.f32.s32 	%f5232, %r2356;
	mov.f32 	%f5233, 0fBFC90FDA;
	fma.rn.f32 	%f5234, %f5232, %f5233, %f1166;
	mov.f32 	%f5235, 0fB3A22168;
	fma.rn.f32 	%f5236, %f5232, %f5235, %f5234;
	mov.f32 	%f5237, 0fA7C234C5;
	fma.rn.f32 	%f6560, %f5232, %f5237, %f5236;
	abs.f32 	%f1169, %f1166;
	setp.leu.f32 	%p854, %f1169, 0f47CE4780;
	@%p854 bra 	$L__BB0_672;

	setp.eq.f32 	%p855, %f1169, 0f7F800000;
	@%p855 bra 	$L__BB0_671;
	bra.uni 	$L__BB0_666;

$L__BB0_671:
	mov.f32 	%f5240, 0f00000000;
	mul.rn.f32 	%f6560, %f1166, %f5240;
	bra.uni 	$L__BB0_672;

$L__BB0_666:
	mov.b32 	%r377, %f1166;
	bfe.u32 	%r1879, %r377, 23, 8;
	add.s32 	%r378, %r1879, -128;
	shl.b32 	%r1880, %r377, 8;
	or.b32  	%r379, %r1880, -2147483648;
	shr.u32 	%r380, %r378, 5;
	mov.u32 	%r2352, 0;
	mov.u64 	%rd1652, __cudart_i2opi_f;
	mov.u64 	%rd1653, %rd1;
	mov.u32 	%r2353, %r2352;

$L__BB0_667:
	.pragma "nounroll";
	mov.u32 	%r382, %r2353;
	ld.global.nc.u32 	%r1883, [%rd1652];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1881, %r1883, %r379, %r382;
	madc.hi.u32     %r2353, %r1883, %r379,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1653], %r1881;
	add.s64 	%rd1653, %rd1653, 4;
	add.s64 	%rd1652, %rd1652, 4;
	add.s32 	%r2352, %r2352, 1;
	setp.ne.s32 	%p856, %r2352, 6;
	@%p856 bra 	$L__BB0_667;

	mov.u32 	%r1888, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1886, %r1888, %r379, %r382;
	madc.hi.u32     %r1887, %r1888, %r379,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1887;
	mov.u32 	%r1891, 4;
	sub.s32 	%r385, %r1891, %r380;
	mov.u32 	%r1892, 6;
	sub.s32 	%r1893, %r1892, %r380;
	mul.wide.s32 	%rd1143, %r1893, 4;
	add.s64 	%rd1144, %rd1, %rd1143;
	ld.local.u32 	%r2354, [%rd1144];
	ld.local.u32 	%r2355, [%rd1144+-4];
	and.b32  	%r388, %r378, 31;
	setp.eq.s32 	%p857, %r388, 0;
	@%p857 bra 	$L__BB0_670;

	mov.u32 	%r1894, 32;
	sub.s32 	%r1895, %r1894, %r388;
	shr.u32 	%r1896, %r2355, %r1895;
	shl.b32 	%r1897, %r2354, %r388;
	add.s32 	%r2354, %r1896, %r1897;
	mul.wide.s32 	%rd1145, %r385, 4;
	add.s64 	%rd1146, %rd1, %rd1145;
	ld.local.u32 	%r1898, [%rd1146];
	shr.u32 	%r1899, %r1898, %r1895;
	shl.b32 	%r1900, %r2355, %r388;
	add.s32 	%r2355, %r1899, %r1900;

$L__BB0_670:
	and.b32  	%r1901, %r377, -2147483648;
	shr.u32 	%r1902, %r2355, 30;
	shl.b32 	%r1903, %r2354, 2;
	or.b32  	%r1904, %r1902, %r1903;
	shr.u32 	%r1905, %r1904, 31;
	shr.u32 	%r1906, %r2354, 30;
	add.s32 	%r1907, %r1905, %r1906;
	neg.s32 	%r1908, %r1907;
	setp.eq.s32 	%p858, %r1901, 0;
	selp.b32 	%r2356, %r1907, %r1908, %p858;
	setp.ne.s32 	%p859, %r1905, 0;
	xor.b32  	%r1909, %r1901, -2147483648;
	selp.b32 	%r1910, %r1909, %r1901, %p859;
	selp.b32 	%r1911, -1, 0, %p859;
	xor.b32  	%r1912, %r1904, %r1911;
	shl.b32 	%r1913, %r2355, 2;
	xor.b32  	%r1914, %r1913, %r1911;
	cvt.u64.u32 	%rd1147, %r1912;
	cvt.u64.u32 	%rd1148, %r1914;
	bfi.b64 	%rd1149, %rd1147, %rd1148, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd1149;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f5238, %fd24;
	setp.eq.s32 	%p860, %r1910, 0;
	neg.f32 	%f5239, %f5238;
	selp.f32 	%f6560, %f5238, %f5239, %p860;

$L__BB0_672:
	mul.f32 	%f5241, %f1167, 0f3F22F983;
	cvt.rni.s32.f32 	%r2361, %f5241;
	cvt.rn.f32.s32 	%f5242, %r2361;
	fma.rn.f32 	%f5244, %f5242, %f5233, %f1167;
	fma.rn.f32 	%f5246, %f5242, %f5235, %f5244;
	fma.rn.f32 	%f6561, %f5242, %f5237, %f5246;
	abs.f32 	%f1174, %f1167;
	setp.leu.f32 	%p861, %f1174, 0f47CE4780;
	@%p861 bra 	$L__BB0_680;

	setp.eq.f32 	%p862, %f1174, 0f7F800000;
	@%p862 bra 	$L__BB0_679;
	bra.uni 	$L__BB0_674;

$L__BB0_679:
	mov.f32 	%f5250, 0f00000000;
	mul.rn.f32 	%f6561, %f1167, %f5250;
	bra.uni 	$L__BB0_680;

$L__BB0_674:
	mov.b32 	%r396, %f1167;
	bfe.u32 	%r1917, %r396, 23, 8;
	add.s32 	%r397, %r1917, -128;
	shl.b32 	%r1918, %r396, 8;
	or.b32  	%r398, %r1918, -2147483648;
	shr.u32 	%r399, %r397, 5;
	mov.u32 	%r2357, 0;
	mov.u64 	%rd1654, __cudart_i2opi_f;
	mov.u64 	%rd1655, %rd1;
	mov.u32 	%r2358, %r2357;

$L__BB0_675:
	.pragma "nounroll";
	mov.u32 	%r401, %r2358;
	ld.global.nc.u32 	%r1921, [%rd1654];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1919, %r1921, %r398, %r401;
	madc.hi.u32     %r2358, %r1921, %r398,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1655], %r1919;
	add.s64 	%rd1655, %rd1655, 4;
	add.s64 	%rd1654, %rd1654, 4;
	add.s32 	%r2357, %r2357, 1;
	setp.ne.s32 	%p863, %r2357, 6;
	@%p863 bra 	$L__BB0_675;

	mov.u32 	%r1926, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1924, %r1926, %r398, %r401;
	madc.hi.u32     %r1925, %r1926, %r398,  0;
	}
	// end inline asm
	st.local.u32 	[%rd140], %r1925;
	mov.u32 	%r1929, 4;
	sub.s32 	%r404, %r1929, %r399;
	mov.u32 	%r1930, 6;
	sub.s32 	%r1931, %r1930, %r399;
	mul.wide.s32 	%rd1151, %r1931, 4;
	add.s64 	%rd1152, %rd1, %rd1151;
	ld.local.u32 	%r2359, [%rd1152];
	ld.local.u32 	%r2360, [%rd1152+-4];
	and.b32  	%r407, %r397, 31;
	setp.eq.s32 	%p864, %r407, 0;
	@%p864 bra 	$L__BB0_678;

	mov.u32 	%r1932, 32;
	sub.s32 	%r1933, %r1932, %r407;
	shr.u32 	%r1934, %r2360, %r1933;
	shl.b32 	%r1935, %r2359, %r407;
	add.s32 	%r2359, %r1934, %r1935;
	mul.wide.s32 	%rd1153, %r404, 4;
	add.s64 	%rd1154, %rd1, %rd1153;
	ld.local.u32 	%r1936, [%rd1154];
	shr.u32 	%r1937, %r1936, %r1933;
	shl.b32 	%r1938, %r2360, %r407;
	add.s32 	%r2360, %r1937, %r1938;

$L__BB0_678:
	and.b32  	%r1939, %r396, -2147483648;
	shr.u32 	%r1940, %r2360, 30;
	shl.b32 	%r1941, %r2359, 2;
	or.b32  	%r1942, %r1940, %r1941;
	shr.u32 	%r1943, %r1942, 31;
	shr.u32 	%r1944, %r2359, 30;
	add.s32 	%r1945, %r1943, %r1944;
	neg.s32 	%r1946, %r1945;
	setp.eq.s32 	%p865, %r1939, 0;
	selp.b32 	%r2361, %r1945, %r1946, %p865;
	setp.ne.s32 	%p866, %r1943, 0;
	xor.b32  	%r1947, %r1939, -2147483648;
	selp.b32 	%r1948, %r1947, %r1939, %p866;
	selp.b32 	%r1949, -1, 0, %p866;
	xor.b32  	%r1950, %r1942, %r1949;
	shl.b32 	%r1951, %r2360, 2;
	xor.b32  	%r1952, %r1951, %r1949;
	cvt.u64.u32 	%rd1155, %r1950;
	cvt.u64.u32 	%rd1156, %r1952;
	bfi.b64 	%rd1157, %rd1155, %rd1156, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd1157;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f5248, %fd26;
	setp.eq.s32 	%p867, %r1948, 0;
	neg.f32 	%f5249, %f5248;
	selp.f32 	%f6561, %f5248, %f5249, %p867;

$L__BB0_680:
	mov.f32 	%f6284, 0f3F800000;
	setp.lt.f32 	%p868, %f1153, 0f00000000;
	mov.f32 	%f5251, 0f00000000;
	selp.f32 	%f5252, 0fBF800000, 0f3F800000, %p868;
	mul.f32 	%f5254, %f6560, %f6560;
	mov.f32 	%f5255, 0fBAB607ED;
	mov.f32 	%f5256, 0f37CBAC00;
	fma.rn.f32 	%f5257, %f5256, %f5254, %f5255;
	mov.f32 	%f5258, 0f3D2AAABB;
	fma.rn.f32 	%f5259, %f5257, %f5254, %f5258;
	mov.f32 	%f5260, 0fBEFFFFFF;
	fma.rn.f32 	%f5261, %f5259, %f5254, %f5260;
	fma.rn.f32 	%f5262, %f5261, %f5254, %f6284;
	mov.f32 	%f5263, 0f3C0885E4;
	mov.f32 	%f5264, 0fB94D4153;
	fma.rn.f32 	%f5265, %f5264, %f5254, %f5263;
	mov.f32 	%f5266, 0fBE2AAAA8;
	fma.rn.f32 	%f5267, %f5265, %f5254, %f5266;
	fma.rn.f32 	%f5268, %f5254, %f6560, %f5251;
	fma.rn.f32 	%f5269, %f5267, %f5268, %f6560;
	and.b32  	%r1953, %r2356, 1;
	setp.eq.b32 	%p869, %r1953, 1;
	selp.f32 	%f5270, %f5262, %f5269, %p869;
	selp.f32 	%f5271, %f5269, %f5262, %p869;
	neg.f32 	%f5272, %f5270;
	and.b32  	%r1954, %r2356, 2;
	setp.eq.s32 	%p870, %r1954, 0;
	selp.f32 	%f5273, %f5270, %f5272, %p870;
	neg.f32 	%f5274, %f5271;
	add.s32 	%r1955, %r2356, 1;
	and.b32  	%r1956, %r1955, 2;
	setp.eq.s32 	%p871, %r1956, 0;
	selp.f32 	%f5275, %f5271, %f5274, %p871;
	mul.f32 	%f5276, %f6561, %f6561;
	fma.rn.f32 	%f5277, %f5256, %f5276, %f5255;
	fma.rn.f32 	%f5278, %f5277, %f5276, %f5258;
	fma.rn.f32 	%f5279, %f5278, %f5276, %f5260;
	fma.rn.f32 	%f5280, %f5279, %f5276, %f6284;
	fma.rn.f32 	%f5281, %f5276, %f6561, %f5251;
	fma.rn.f32 	%f5282, %f5264, %f5276, %f5263;
	fma.rn.f32 	%f5283, %f5282, %f5276, %f5266;
	fma.rn.f32 	%f5284, %f5283, %f5281, %f6561;
	and.b32  	%r1957, %r2361, 1;
	setp.eq.b32 	%p872, %r1957, 1;
	selp.f32 	%f5285, %f5280, %f5284, %p872;
	selp.f32 	%f5286, %f5284, %f5280, %p872;
	and.b32  	%r1958, %r2361, 2;
	setp.eq.s32 	%p873, %r1958, 0;
	neg.f32 	%f5287, %f5285;
	selp.f32 	%f5288, %f5285, %f5287, %p873;
	add.s32 	%r1959, %r2361, 1;
	and.b32  	%r1960, %r1959, 2;
	setp.eq.s32 	%p874, %r1960, 0;
	neg.f32 	%f5289, %f5286;
	selp.f32 	%f5290, %f5286, %f5289, %p874;
	mov.b32 	%r1961, %f5290;
	neg.f32 	%f5291, %f5288;
	mov.b32 	%r1962, %f5288;
	cvt.u64.u32 	%rd1158, %r1962;
	mov.b32 	%r1963, %f5291;
	cvt.u64.u32 	%rd1159, %r1963;
	cvt.u64.u32 	%rd1160, %r1961;
	bfi.b64 	%rd1161, %rd1160, %rd1159, 32, 32;
	mov.b64 	{%r1964, %r1965}, %rd1161;
	bfi.b64 	%rd1162, %rd1158, %rd1160, 32, 32;
	mov.b64 	{%r1966, %r1967}, %rd1162;
	mul.f32 	%f5292, %f5252, %f5273;
	mov.b32 	%r1968, %f5292;
	cvt.u64.u32 	%rd1163, %r1968;
	mov.b32 	%r1969, %f5275;
	cvt.u64.u32 	%rd1164, %r1969;
	neg.f32 	%f5293, %f5273;
	mov.b32 	%r1970, %f5293;
	mul.f32 	%f5294, %f5252, %f5275;
	mov.b32 	%r1971, %f5294;
	cvt.u64.u32 	%rd1165, %r1971;
	cvt.u64.u32 	%rd1166, %r1970;
	bfi.b64 	%rd1167, %rd1165, %rd1166, 32, 32;
	mov.b64 	{%r1972, %r1973}, %rd1167;
	bfi.b64 	%rd1168, %rd1163, %rd1164, 32, 32;
	mov.b64 	{%r1974, %r1975}, %rd1168;
	add.f32 	%f1178, %f1152, 0fBF800000;
	fma.rn.f32 	%f1179, %f1153, %f5252, 0fBF800000;
	mov.b32 	%f1180, %r1966;
	mov.b32 	%f1181, %r1967;
	mov.b32 	%f1182, %r1964;
	mov.b32 	%f1183, %r1965;
	mov.b32 	%f1184, %r1974;
	mov.b32 	%f1185, %r1975;
	mov.b32 	%f1186, %r1972;
	mov.b32 	%f1187, %r1973;
	add.f32 	%f1188, %f1148, 0fBF800000;
	setp.eq.f32 	%p875, %f1066, 0f3F800000;
	@%p875 bra 	$L__BB0_685;
	bra.uni 	$L__BB0_681;

$L__BB0_685:
	ld.global.f32 	%f5356, [%rd112+20];
	add.f32 	%f5357, %f5356, %f5356;
	mul.f32 	%f5358, %f1147, %f5357;
	mul.f32 	%f5359, %f1178, %f1180;
	mul.f32 	%f5360, %f1178, %f1181;
	mul.f32 	%f5361, %f1179, %f1182;
	mul.f32 	%f5362, %f1185, %f5361;
	fma.rn.f32 	%f5363, %f1184, %f5359, %f5362;
	mul.f32 	%f5364, %f1179, %f1183;
	mul.f32 	%f5365, %f1185, %f5364;
	fma.rn.f32 	%f5366, %f1184, %f5360, %f5365;
	mul.f32 	%f5367, %f1187, %f5361;
	fma.rn.f32 	%f5368, %f1186, %f5359, %f5367;
	mul.f32 	%f5369, %f1187, %f5364;
	fma.rn.f32 	%f5370, %f1186, %f5360, %f5369;
	mul.f32 	%f5371, %f5363, %f5358;
	mul.f32 	%f5372, %f5366, %f5358;
	mul.f32 	%f5373, %f5368, %f5358;
	mul.f32 	%f5374, %f5370, %f5358;
	mul.f32 	%f5375, %f6594, %f5373;
	fma.rn.f32 	%f5376, %f6596, %f5371, %f5375;
	mul.f32 	%f5377, %f6594, %f5374;
	fma.rn.f32 	%f5378, %f6596, %f5372, %f5377;
	mul.f32 	%f5379, %f5373, %f6593;
	fma.rn.f32 	%f5380, %f5371, %f6595, %f5379;
	mul.f32 	%f5381, %f5374, %f6593;
	fma.rn.f32 	%f5382, %f5372, %f6595, %f5381;
	ld.global.f32 	%f5383, [%rd112+16];
	mul.f32 	%f5384, %f1147, %f5383;
	mul.f32 	%f5385, %f1188, %f5384;
	mul.f32 	%f5386, %f1148, %f5385;
	add.u64 	%rd1173, %SPL, 32;
	mov.u64 	%rd1174, 0;
	st.local.v2.u64 	[%rd1173], {%rd1174, %rd1174};
	mov.u32 	%r1977, 1065353216;
	st.local.u32 	[%rd1173], %r1977;
	st.local.u32 	[%rd1173+12], %r1977;
	ld.local.v4.f32 	{%f5387, %f5388, %f5389, %f5390}, [%rd1173];
	fma.rn.f32 	%f6574, %f5386, %f5390, %f5382;
	fma.rn.f32 	%f6573, %f5386, %f5389, %f5380;
	fma.rn.f32 	%f6572, %f5386, %f5388, %f5378;
	fma.rn.f32 	%f6571, %f5386, %f5387, %f5376;
	st.local.v4.f32 	[%rd263], {%f6571, %f6572, %f6573, %f6574};
	bra.uni 	$L__BB0_686;

$L__BB0_681:
	ld.global.f32 	%f5295, [%rd112+20];
	add.f32 	%f5296, %f5295, %f5295;
	mul.f32 	%f5297, %f1147, %f5296;
	max.f32 	%f5299, %f1178, %f5251;
	mul.f32 	%f5300, %f1180, %f5299;
	mul.f32 	%f5301, %f1181, %f5299;
	max.f32 	%f5302, %f1179, %f5251;
	mul.f32 	%f5303, %f1182, %f5302;
	mul.f32 	%f5304, %f1183, %f5302;
	mul.f32 	%f5305, %f1185, %f5303;
	fma.rn.f32 	%f5306, %f1184, %f5300, %f5305;
	mul.f32 	%f5307, %f1185, %f5304;
	fma.rn.f32 	%f5308, %f1184, %f5301, %f5307;
	mul.f32 	%f5309, %f1187, %f5303;
	fma.rn.f32 	%f5310, %f1186, %f5300, %f5309;
	mul.f32 	%f5311, %f1187, %f5304;
	fma.rn.f32 	%f5312, %f1186, %f5301, %f5311;
	mul.f32 	%f5313, %f5306, %f5297;
	mul.f32 	%f5314, %f5308, %f5297;
	mul.f32 	%f5315, %f5310, %f5297;
	mul.f32 	%f5316, %f5312, %f5297;
	mul.f32 	%f5317, %f6594, %f5315;
	fma.rn.f32 	%f6562, %f6596, %f5313, %f5317;
	mul.f32 	%f5318, %f6594, %f5316;
	fma.rn.f32 	%f6563, %f6596, %f5314, %f5318;
	mul.f32 	%f5319, %f5315, %f6593;
	fma.rn.f32 	%f6564, %f5313, %f6595, %f5319;
	mul.f32 	%f5320, %f5316, %f6593;
	fma.rn.f32 	%f6565, %f5314, %f6595, %f5320;
	min.f32 	%f5321, %f1178, %f5251;
	mul.f32 	%f5322, %f1180, %f5321;
	mul.f32 	%f5323, %f1181, %f5321;
	min.f32 	%f5324, %f1179, %f5251;
	mul.f32 	%f5325, %f1182, %f5324;
	mul.f32 	%f5326, %f1183, %f5324;
	mul.f32 	%f5327, %f1185, %f5325;
	fma.rn.f32 	%f5328, %f1184, %f5322, %f5327;
	mul.f32 	%f5329, %f1185, %f5326;
	fma.rn.f32 	%f5330, %f1184, %f5323, %f5329;
	mul.f32 	%f5331, %f1187, %f5325;
	fma.rn.f32 	%f5332, %f1186, %f5322, %f5331;
	mul.f32 	%f5333, %f1187, %f5326;
	fma.rn.f32 	%f5334, %f1186, %f5323, %f5333;
	mul.f32 	%f5335, %f5297, %f5328;
	mul.f32 	%f5336, %f5297, %f5330;
	mul.f32 	%f5337, %f5297, %f5332;
	mul.f32 	%f5338, %f5297, %f5334;
	mul.f32 	%f5339, %f6594, %f5337;
	fma.rn.f32 	%f6566, %f6596, %f5335, %f5339;
	mul.f32 	%f5340, %f6594, %f5338;
	fma.rn.f32 	%f6567, %f6596, %f5336, %f5340;
	mul.f32 	%f5341, %f5337, %f6593;
	fma.rn.f32 	%f6568, %f5335, %f6595, %f5341;
	mul.f32 	%f5342, %f5338, %f6593;
	fma.rn.f32 	%f6569, %f5336, %f6595, %f5342;
	ld.global.f32 	%f5343, [%rd112+16];
	mul.f32 	%f5344, %f1147, %f5343;
	mul.f32 	%f5345, %f1188, %f5344;
	mul.f32 	%f5346, %f1148, %f5345;
	add.u64 	%rd1170, %SPL, 32;
	st.local.v4.f32 	[%rd1170], {%f5251, %f5251, %f5251, %f5251};
	mov.u64 	%rd1171, 0;
	st.local.v2.u64 	[%rd263], {%rd1171, %rd1171};
	mov.u32 	%r1976, 1065353216;
	st.local.u32 	[%rd263], %r1976;
	st.local.u32 	[%rd263+12], %r1976;
	ld.local.v4.f32 	{%f5347, %f5348, %f5349, %f5350}, [%rd263];
	mul.f32 	%f1197, %f5346, %f5347;
	mul.f32 	%f1198, %f5346, %f5348;
	mul.f32 	%f1199, %f5346, %f5349;
	mul.f32 	%f1200, %f5346, %f5350;
	setp.lt.f32 	%p876, %f1148, 0f3F800000;
	@%p876 bra 	$L__BB0_683;
	bra.uni 	$L__BB0_682;

$L__BB0_683:
	add.f32 	%f6566, %f6566, %f1197;
	add.f32 	%f6567, %f6567, %f1198;
	add.f32 	%f6568, %f6568, %f1199;
	add.f32 	%f6569, %f6569, %f1200;
	bra.uni 	$L__BB0_684;

$L__BB0_682:
	add.f32 	%f6562, %f6562, %f1197;
	add.f32 	%f6563, %f6563, %f1198;
	add.f32 	%f6564, %f6564, %f1199;
	add.f32 	%f6565, %f6565, %f1200;

$L__BB0_684:
	ld.global.u8 	%rs50, [%rd112+8];
	setp.ne.s16 	%p877, %rs50, 0;
	setp.eq.f32 	%p878, %f1066, 0f00000000;
	and.pred  	%p879, %p878, %p877;
	selp.f32 	%f5355, 0f00000000, 0f3F800000, %p879;
	fma.rn.f32 	%f6571, %f6562, %f5355, %f6566;
	fma.rn.f32 	%f6572, %f6563, %f5355, %f6567;
	fma.rn.f32 	%f6573, %f6564, %f5355, %f6568;
	fma.rn.f32 	%f6574, %f6565, %f5355, %f6569;
	bra.uni 	$L__BB0_686;

$L__BB0_633:
	setp.neu.f32 	%p809, %f1071, 0f7F800000;
	@%p809 bra 	$L__BB0_637;

	setp.gt.s32 	%p810, %r371, -1;
	selp.b32 	%r1837, 2139095040, 0, %p810;
	or.b32  	%r1838, %r1837, -2147483648;
	selp.b32 	%r1839, %r1838, %r1837, %p17;
	mov.b32 	%f6546, %r1839;

$L__BB0_637:
	setp.eq.s32 	%p814, %r371, 0;
	setp.eq.f32 	%p815, %f1068, 0f3F800000;
	mov.u32 	%r1843, 1065353216;
	or.pred  	%p816, %p815, %p814;
	add.f32 	%f4999, %f6546, 0fBF800000;
	selp.f32 	%f5000, 0f00000000, %f4999, %p816;
	mul.f32 	%f5001, %f1067, %f5000;
	ld.global.f32 	%f5002, [%rd112+20];
	neg.f32 	%f5003, %f5002;
	max.f32 	%f5004, %f5001, %f5003;
	mul.f32 	%f5005, %f6490, %f5004;
	neg.f32 	%f5006, %f5005;
	add.u64 	%rd1125, %SPL, 32;
	st.local.v4.f32 	[%rd1125], {%f4970, %f4970, %f4970, %f4970};
	mov.u64 	%rd1126, 0;
	st.local.v2.u64 	[%rd263], {%rd1126, %rd1126};
	st.local.u32 	[%rd263], %r1843;
	st.local.u32 	[%rd263+12], %r1843;
	ld.local.v4.f32 	{%f5008, %f5009, %f5010, %f5011}, [%rd263];
	mul.f32 	%f6571, %f5008, %f5006;
	mul.f32 	%f6572, %f5009, %f5006;
	mul.f32 	%f6573, %f5010, %f5006;
	mul.f32 	%f6574, %f5011, %f5006;
	ld.global.f32 	%f1092, [%rd112+16];
	setp.eq.f32 	%p817, %f1092, 0f00000000;
	@%p817 bra 	$L__BB0_686;

	add.f32 	%f5016, %f6431, %f6431;
	add.f32 	%f5017, %f6429, %f6430;
	add.f32 	%f5018, %f6428, %f6428;
	mul.f32 	%f5019, %f5017, 0f3F000000;
	mul.f32 	%f5020, %f5018, 0f3F000000;
	mul.f32 	%f5021, %f5016, 0f3F000000;
	add.f32 	%f5022, %f5021, 0f00000000;
	add.f32 	%f5023, %f5020, %f5022;
	mul.f32 	%f5024, %f5023, 0f3F000000;
	st.local.v4.f32 	[%rd1125], {%f5021, %f5019, %f5019, %f5020};
	sub.f32 	%f5025, %f5021, %f5024;
	st.local.f32 	[%rd1125], %f5025;
	sub.f32 	%f5026, %f5020, %f5024;
	st.local.f32 	[%rd1125+12], %f5026;
	ld.local.v4.f32 	{%f5027, %f5028, %f5029, %f5030}, [%rd1125];
	add.f32 	%f5031, %f1092, %f1092;
	mul.f32 	%f5032, %f6490, %f5031;
	fma.rn.f32 	%f6571, %f5032, %f5027, %f6571;
	fma.rn.f32 	%f6572, %f5032, %f5028, %f6572;
	fma.rn.f32 	%f6573, %f5032, %f5029, %f6573;
	fma.rn.f32 	%f6574, %f5032, %f5030, %f6574;

$L__BB0_686:
	mov.f32 	%f6285, 0f3FC00000;
	mov.b32 	%r38, %f880;
	div.rn.f32 	%f5398, %f504, %f1457;
	mov.b32 	%r1978, %f5398;
	and.b32  	%r1979, %r1978, -2147483648;
	or.b32  	%r1980, %r1979, 1056964608;
	mov.b32 	%f5399, %r1980;
	add.rz.f32 	%f5400, %f5398, %f5399;
	cvt.rzi.f32.f32 	%f1238, %f5400;
	div.rn.f32 	%f5401, %f505, %f1457;
	mov.b32 	%r1981, %f5401;
	and.b32  	%r1982, %r1981, -2147483648;
	or.b32  	%r1983, %r1982, 1056964608;
	mov.b32 	%f5402, %r1983;
	add.rz.f32 	%f5403, %f5401, %f5402;
	cvt.rzi.f32.f32 	%f1239, %f5403;
	add.f32 	%f5404, %f1238, 0fBF800000;
	add.f32 	%f5405, %f1239, 0fBF800000;
	mul.f32 	%f5406, %f1457, %f5404;
	mul.f32 	%f5407, %f1457, %f5405;
	sub.f32 	%f1240, %f5406, %f504;
	sub.f32 	%f1241, %f5407, %f505;
	neg.f32 	%f5408, %f1240;
	div.rn.f32 	%f1242, %f5408, %f1457;
	sub.f32 	%f1243, %f6285, %f1242;
	abs.f32 	%f1244, %f1243;
	setp.lt.f32 	%p880, %f1244, 0f00800000;
	mul.f32 	%f5410, %f1244, 0f4B800000;
	selp.f32 	%f5411, %f5410, %f1244, %p880;
	selp.f32 	%f5412, 0fC3170000, 0fC2FE0000, %p880;
	mov.b32 	%r1984, %f5411;
	and.b32  	%r1985, %r1984, 8388607;
	or.b32  	%r1986, %r1985, 1065353216;
	mov.b32 	%f5413, %r1986;
	shr.u32 	%r1987, %r1984, 23;
	cvt.rn.f32.u32 	%f5414, %r1987;
	add.f32 	%f5415, %f5412, %f5414;
	setp.gt.f32 	%p881, %f5413, 0f3FB504F3;
	mul.f32 	%f5416, %f5413, 0f3F000000;
	add.f32 	%f5417, %f5415, 0f3F800000;
	selp.f32 	%f5418, %f5417, %f5415, %p881;
	selp.f32 	%f5419, %f5416, %f5413, %p881;
	add.f32 	%f5420, %f5419, 0fBF800000;
	add.f32 	%f5396, %f5419, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5395,%f5396;
	// end inline asm
	add.f32 	%f5421, %f5420, %f5420;
	mul.f32 	%f5423, %f5395, %f5421;
	mul.f32 	%f5424, %f5423, %f5423;
	fma.rn.f32 	%f5427, %f1502, %f5424, %f1501;
	fma.rn.f32 	%f5429, %f5427, %f5424, %f1504;
	mul.rn.f32 	%f5430, %f5429, %f5424;
	mul.rn.f32 	%f5431, %f5430, %f5423;
	sub.f32 	%f5432, %f5420, %f5423;
	add.f32 	%f5433, %f5432, %f5432;
	neg.f32 	%f5434, %f5423;
	fma.rn.f32 	%f5435, %f5434, %f5420, %f5433;
	mul.rn.f32 	%f5436, %f5395, %f5435;
	add.f32 	%f5437, %f5431, %f5423;
	sub.f32 	%f5438, %f5423, %f5437;
	add.f32 	%f5439, %f5431, %f5438;
	add.f32 	%f5440, %f5436, %f5439;
	add.f32 	%f5441, %f5437, %f5440;
	sub.f32 	%f5442, %f5437, %f5441;
	add.f32 	%f5443, %f5440, %f5442;
	mul.rn.f32 	%f5445, %f5418, %f1520;
	mul.rn.f32 	%f5447, %f5418, %f1522;
	add.f32 	%f5448, %f5445, %f5441;
	sub.f32 	%f5449, %f5445, %f5448;
	add.f32 	%f5450, %f5441, %f5449;
	add.f32 	%f5451, %f5443, %f5450;
	add.f32 	%f5452, %f5447, %f5451;
	add.f32 	%f5453, %f5448, %f5452;
	sub.f32 	%f5454, %f5448, %f5453;
	add.f32 	%f5455, %f5452, %f5454;
	mul.rn.f32 	%f5456, %f1485, %f5453;
	neg.f32 	%f5457, %f5456;
	fma.rn.f32 	%f5458, %f1485, %f5453, %f5457;
	fma.rn.f32 	%f5459, %f1485, %f5455, %f5458;
	mov.f32 	%f5460, 0f00000000;
	fma.rn.f32 	%f5461, %f5460, %f5453, %f5459;
	add.rn.f32 	%f5462, %f5456, %f5461;
	neg.f32 	%f5463, %f5462;
	add.rn.f32 	%f5464, %f5456, %f5463;
	add.rn.f32 	%f5465, %f5464, %f5461;
	mov.b32 	%r1988, %f5462;
	setp.eq.s32 	%p882, %r1988, 1118925336;
	add.s32 	%r1989, %r1988, -1;
	mov.b32 	%f5466, %r1989;
	add.f32 	%f5467, %f5465, 0f37000000;
	selp.f32 	%f1245, %f5467, %f5465, %p882;
	selp.f32 	%f5468, %f5466, %f5462, %p882;
	mul.rn.f32 	%f5470, %f5468, %f1538;
	cvt.rzi.f32.f32 	%f5471, %f5470;
	abs.f32 	%f5472, %f5471;
	setp.gt.f32 	%p883, %f5472, 0f42FC0000;
	mov.b32 	%r1990, %f5471;
	and.b32  	%r1991, %r1990, -2147483648;
	or.b32  	%r1992, %r1991, 1123811328;
	mov.b32 	%f5473, %r1992;
	selp.f32 	%f5474, %f5473, %f5471, %p883;
	fma.rn.f32 	%f5476, %f5474, %f1544, %f5468;
	fma.rn.f32 	%f5478, %f5474, %f1546, %f5476;
	mul.f32 	%f5479, %f5478, 0f3FB8AA3B;
	add.f32 	%f5480, %f5474, 0f4B40007F;
	mov.b32 	%r1993, %f5480;
	shl.b32 	%r1994, %r1993, 23;
	mov.b32 	%f5481, %r1994;
	ex2.approx.ftz.f32 	%f5482, %f5479;
	mul.f32 	%f1246, %f5482, %f5481;
	setp.eq.f32 	%p884, %f1246, 0f7F800000;
	mov.f32 	%f6575, 0f7F800000;
	@%p884 bra 	$L__BB0_688;

	fma.rn.f32 	%f6575, %f1246, %f1245, %f1246;

$L__BB0_688:
	setp.lt.f32 	%p885, %f1243, 0f00000000;
	and.pred  	%p19, %p56, %p885;
	setp.eq.f32 	%p887, %f1243, 0f00000000;
	@%p887 bra 	$L__BB0_692;
	bra.uni 	$L__BB0_689;

$L__BB0_692:
	add.f32 	%f5487, %f1243, %f1243;
	selp.f32 	%f6577, %f5487, 0f00000000, %p56;
	bra.uni 	$L__BB0_693;

$L__BB0_689:
	mov.b32 	%r1995, %f6575;
	xor.b32  	%r1996, %r1995, -2147483648;
	mov.b32 	%f5483, %r1996;
	selp.f32 	%f6577, %f5483, %f6575, %p19;
	setp.geu.f32 	%p888, %f1243, 0f00000000;
	@%p888 bra 	$L__BB0_693;

	cvt.rzi.f32.f32 	%f5485, %f1485;
	setp.eq.f32 	%p889, %f5485, 0f40000000;
	@%p889 bra 	$L__BB0_693;

	mov.f32 	%f6577, 0f7FFFFFFF;

$L__BB0_693:
	add.f32 	%f5488, %f1244, 0f40000000;
	mov.b32 	%r1997, %f5488;
	setp.lt.s32 	%p891, %r1997, 2139095040;
	@%p891 bra 	$L__BB0_698;

	setp.gtu.f32 	%p892, %f1244, 0f7F800000;
	@%p892 bra 	$L__BB0_697;
	bra.uni 	$L__BB0_695;

$L__BB0_697:
	add.f32 	%f6577, %f1243, 0f40000000;
	bra.uni 	$L__BB0_698;

$L__BB0_695:
	setp.neu.f32 	%p893, %f1244, 0f7F800000;
	@%p893 bra 	$L__BB0_698;

	selp.f32 	%f6577, 0fFF800000, 0f7F800000, %p19;

$L__BB0_698:
	mul.f32 	%f5492, %f6577, 0f3F000000;
	setp.eq.f32 	%p894, %f1243, 0f3F800000;
	selp.f32 	%f1255, 0f3F000000, %f5492, %p894;
	add.f32 	%f1256, %f1242, 0fBF800000;
	abs.f32 	%f1257, %f1256;
	setp.lt.f32 	%p895, %f1257, 0f00800000;
	mul.f32 	%f5493, %f1257, 0f4B800000;
	selp.f32 	%f5494, %f5493, %f1257, %p895;
	selp.f32 	%f5495, 0fC3170000, 0fC2FE0000, %p895;
	mov.b32 	%r1998, %f5494;
	and.b32  	%r1999, %r1998, 8388607;
	or.b32  	%r2000, %r1999, 1065353216;
	mov.b32 	%f5496, %r2000;
	shr.u32 	%r2001, %r1998, 23;
	cvt.rn.f32.u32 	%f5497, %r2001;
	add.f32 	%f5498, %f5495, %f5497;
	setp.gt.f32 	%p896, %f5496, 0f3FB504F3;
	mul.f32 	%f5499, %f5496, 0f3F000000;
	add.f32 	%f5500, %f5498, 0f3F800000;
	selp.f32 	%f5501, %f5500, %f5498, %p896;
	selp.f32 	%f5502, %f5499, %f5496, %p896;
	add.f32 	%f5503, %f5502, 0fBF800000;
	add.f32 	%f5490, %f5502, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5489,%f5490;
	// end inline asm
	add.f32 	%f5504, %f5503, %f5503;
	mul.f32 	%f5506, %f5489, %f5504;
	mul.f32 	%f5507, %f5506, %f5506;
	fma.rn.f32 	%f5510, %f1502, %f5507, %f1501;
	fma.rn.f32 	%f5512, %f5510, %f5507, %f1504;
	mul.rn.f32 	%f5513, %f5512, %f5507;
	mul.rn.f32 	%f5514, %f5513, %f5506;
	sub.f32 	%f5515, %f5503, %f5506;
	add.f32 	%f5516, %f5515, %f5515;
	neg.f32 	%f5517, %f5506;
	fma.rn.f32 	%f5518, %f5517, %f5503, %f5516;
	mul.rn.f32 	%f5519, %f5489, %f5518;
	add.f32 	%f5520, %f5514, %f5506;
	sub.f32 	%f5521, %f5506, %f5520;
	add.f32 	%f5522, %f5514, %f5521;
	add.f32 	%f5523, %f5519, %f5522;
	add.f32 	%f5524, %f5520, %f5523;
	sub.f32 	%f5525, %f5520, %f5524;
	add.f32 	%f5526, %f5523, %f5525;
	mul.rn.f32 	%f5528, %f5501, %f1520;
	mul.rn.f32 	%f5530, %f5501, %f1522;
	add.f32 	%f5531, %f5528, %f5524;
	sub.f32 	%f5532, %f5528, %f5531;
	add.f32 	%f5533, %f5524, %f5532;
	add.f32 	%f5534, %f5526, %f5533;
	add.f32 	%f5535, %f5530, %f5534;
	add.f32 	%f5536, %f5531, %f5535;
	sub.f32 	%f5537, %f5531, %f5536;
	add.f32 	%f5538, %f5535, %f5537;
	mul.rn.f32 	%f5539, %f1485, %f5536;
	neg.f32 	%f5540, %f5539;
	fma.rn.f32 	%f5541, %f1485, %f5536, %f5540;
	fma.rn.f32 	%f5542, %f1485, %f5538, %f5541;
	fma.rn.f32 	%f5544, %f5460, %f5536, %f5542;
	add.rn.f32 	%f5545, %f5539, %f5544;
	neg.f32 	%f5546, %f5545;
	add.rn.f32 	%f5547, %f5539, %f5546;
	add.rn.f32 	%f5548, %f5547, %f5544;
	mov.b32 	%r2002, %f5545;
	setp.eq.s32 	%p897, %r2002, 1118925336;
	add.s32 	%r2003, %r2002, -1;
	mov.b32 	%f5549, %r2003;
	add.f32 	%f5550, %f5548, 0f37000000;
	selp.f32 	%f1258, %f5550, %f5548, %p897;
	selp.f32 	%f5551, %f5549, %f5545, %p897;
	mul.rn.f32 	%f5553, %f5551, %f1538;
	cvt.rzi.f32.f32 	%f5554, %f5553;
	abs.f32 	%f5555, %f5554;
	setp.gt.f32 	%p898, %f5555, 0f42FC0000;
	mov.b32 	%r2004, %f5554;
	and.b32  	%r2005, %r2004, -2147483648;
	or.b32  	%r2006, %r2005, 1123811328;
	mov.b32 	%f5556, %r2006;
	selp.f32 	%f5557, %f5556, %f5554, %p898;
	fma.rn.f32 	%f5559, %f5557, %f1544, %f5551;
	fma.rn.f32 	%f5561, %f5557, %f1546, %f5559;
	mul.f32 	%f5562, %f5561, 0f3FB8AA3B;
	add.f32 	%f5563, %f5557, 0f4B40007F;
	mov.b32 	%r2007, %f5563;
	shl.b32 	%r2008, %r2007, 23;
	mov.b32 	%f5564, %r2008;
	ex2.approx.ftz.f32 	%f5565, %f5562;
	mul.f32 	%f1259, %f5565, %f5564;
	setp.eq.f32 	%p899, %f1259, 0f7F800000;
	mov.f32 	%f6578, 0f7F800000;
	@%p899 bra 	$L__BB0_700;

	fma.rn.f32 	%f6578, %f1259, %f1258, %f1259;

$L__BB0_700:
	setp.lt.f32 	%p900, %f1256, 0f00000000;
	and.pred  	%p20, %p900, %p56;
	setp.eq.f32 	%p902, %f1256, 0f00000000;
	@%p902 bra 	$L__BB0_704;
	bra.uni 	$L__BB0_701;

$L__BB0_704:
	add.f32 	%f5570, %f1256, %f1256;
	selp.f32 	%f6580, %f5570, 0f00000000, %p56;
	bra.uni 	$L__BB0_705;

$L__BB0_701:
	mov.b32 	%r2009, %f6578;
	xor.b32  	%r2010, %r2009, -2147483648;
	mov.b32 	%f5566, %r2010;
	selp.f32 	%f6580, %f5566, %f6578, %p20;
	setp.geu.f32 	%p903, %f1256, 0f00000000;
	@%p903 bra 	$L__BB0_705;

	cvt.rzi.f32.f32 	%f5568, %f1485;
	setp.eq.f32 	%p904, %f5568, 0f40000000;
	@%p904 bra 	$L__BB0_705;

	mov.f32 	%f6580, 0f7FFFFFFF;

$L__BB0_705:
	add.f32 	%f5571, %f1257, 0f40000000;
	mov.b32 	%r2011, %f5571;
	setp.lt.s32 	%p906, %r2011, 2139095040;
	@%p906 bra 	$L__BB0_710;

	setp.gtu.f32 	%p907, %f1257, 0f7F800000;
	@%p907 bra 	$L__BB0_709;
	bra.uni 	$L__BB0_707;

$L__BB0_709:
	add.f32 	%f6580, %f1256, 0f40000000;
	bra.uni 	$L__BB0_710;

$L__BB0_707:
	setp.neu.f32 	%p908, %f1257, 0f7F800000;
	@%p908 bra 	$L__BB0_710;

	selp.f32 	%f6580, 0fFF800000, 0f7F800000, %p20;

$L__BB0_710:
	mov.f32 	%f6286, 0f3F400000;
	sub.f32 	%f5576, %f6286, %f6580;
	setp.eq.f32 	%p909, %f1256, 0f3F800000;
	selp.f32 	%f1268, 0fBE800000, %f5576, %p909;
	add.f32 	%f1269, %f1242, 0fBF000000;
	abs.f32 	%f1270, %f1269;
	setp.lt.f32 	%p910, %f1270, 0f00800000;
	mul.f32 	%f5577, %f1270, 0f4B800000;
	selp.f32 	%f5578, %f5577, %f1270, %p910;
	selp.f32 	%f5579, 0fC3170000, 0fC2FE0000, %p910;
	mov.b32 	%r2012, %f5578;
	and.b32  	%r2013, %r2012, 8388607;
	or.b32  	%r2014, %r2013, 1065353216;
	mov.b32 	%f5580, %r2014;
	shr.u32 	%r2015, %r2012, 23;
	cvt.rn.f32.u32 	%f5581, %r2015;
	add.f32 	%f5582, %f5579, %f5581;
	setp.gt.f32 	%p911, %f5580, 0f3FB504F3;
	mul.f32 	%f5583, %f5580, 0f3F000000;
	add.f32 	%f5584, %f5582, 0f3F800000;
	selp.f32 	%f5585, %f5584, %f5582, %p911;
	selp.f32 	%f5586, %f5583, %f5580, %p911;
	add.f32 	%f5587, %f5586, 0fBF800000;
	add.f32 	%f5573, %f5586, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5572,%f5573;
	// end inline asm
	add.f32 	%f5588, %f5587, %f5587;
	mul.f32 	%f5590, %f5572, %f5588;
	mul.f32 	%f5591, %f5590, %f5590;
	fma.rn.f32 	%f5594, %f1502, %f5591, %f1501;
	fma.rn.f32 	%f5596, %f5594, %f5591, %f1504;
	mul.rn.f32 	%f5597, %f5596, %f5591;
	mul.rn.f32 	%f5598, %f5597, %f5590;
	sub.f32 	%f5599, %f5587, %f5590;
	add.f32 	%f5600, %f5599, %f5599;
	neg.f32 	%f5601, %f5590;
	fma.rn.f32 	%f5602, %f5601, %f5587, %f5600;
	mul.rn.f32 	%f5603, %f5572, %f5602;
	add.f32 	%f5604, %f5598, %f5590;
	sub.f32 	%f5605, %f5590, %f5604;
	add.f32 	%f5606, %f5598, %f5605;
	add.f32 	%f5607, %f5603, %f5606;
	add.f32 	%f5608, %f5604, %f5607;
	sub.f32 	%f5609, %f5604, %f5608;
	add.f32 	%f5610, %f5607, %f5609;
	mul.rn.f32 	%f5612, %f5585, %f1520;
	mul.rn.f32 	%f5614, %f5585, %f1522;
	add.f32 	%f5615, %f5612, %f5608;
	sub.f32 	%f5616, %f5612, %f5615;
	add.f32 	%f5617, %f5608, %f5616;
	add.f32 	%f5618, %f5610, %f5617;
	add.f32 	%f5619, %f5614, %f5618;
	add.f32 	%f5620, %f5615, %f5619;
	sub.f32 	%f5621, %f5615, %f5620;
	add.f32 	%f5622, %f5619, %f5621;
	mul.rn.f32 	%f5623, %f1485, %f5620;
	neg.f32 	%f5624, %f5623;
	fma.rn.f32 	%f5625, %f1485, %f5620, %f5624;
	fma.rn.f32 	%f5626, %f1485, %f5622, %f5625;
	fma.rn.f32 	%f5628, %f5460, %f5620, %f5626;
	add.rn.f32 	%f5629, %f5623, %f5628;
	neg.f32 	%f5630, %f5629;
	add.rn.f32 	%f5631, %f5623, %f5630;
	add.rn.f32 	%f5632, %f5631, %f5628;
	mov.b32 	%r2016, %f5629;
	setp.eq.s32 	%p912, %r2016, 1118925336;
	add.s32 	%r2017, %r2016, -1;
	mov.b32 	%f5633, %r2017;
	add.f32 	%f5634, %f5632, 0f37000000;
	selp.f32 	%f1271, %f5634, %f5632, %p912;
	selp.f32 	%f5635, %f5633, %f5629, %p912;
	mul.rn.f32 	%f5637, %f5635, %f1538;
	cvt.rzi.f32.f32 	%f5638, %f5637;
	abs.f32 	%f5639, %f5638;
	setp.gt.f32 	%p913, %f5639, 0f42FC0000;
	mov.b32 	%r2018, %f5638;
	and.b32  	%r2019, %r2018, -2147483648;
	or.b32  	%r2020, %r2019, 1123811328;
	mov.b32 	%f5640, %r2020;
	selp.f32 	%f5641, %f5640, %f5638, %p913;
	fma.rn.f32 	%f5643, %f5641, %f1544, %f5635;
	fma.rn.f32 	%f5645, %f5641, %f1546, %f5643;
	mul.f32 	%f5646, %f5645, 0f3FB8AA3B;
	add.f32 	%f5647, %f5641, 0f4B40007F;
	mov.b32 	%r2021, %f5647;
	shl.b32 	%r2022, %r2021, 23;
	mov.b32 	%f5648, %r2022;
	ex2.approx.ftz.f32 	%f5649, %f5646;
	mul.f32 	%f1272, %f5649, %f5648;
	setp.eq.f32 	%p914, %f1272, 0f7F800000;
	mov.f32 	%f6581, 0f7F800000;
	@%p914 bra 	$L__BB0_712;

	fma.rn.f32 	%f6581, %f1272, %f1271, %f1272;

$L__BB0_712:
	setp.lt.f32 	%p915, %f1269, 0f00000000;
	and.pred  	%p21, %p915, %p56;
	setp.eq.f32 	%p917, %f1269, 0f00000000;
	@%p917 bra 	$L__BB0_716;
	bra.uni 	$L__BB0_713;

$L__BB0_716:
	add.f32 	%f5654, %f1269, %f1269;
	selp.f32 	%f6583, %f5654, 0f00000000, %p56;
	bra.uni 	$L__BB0_717;

$L__BB0_713:
	mov.b32 	%r2023, %f6581;
	xor.b32  	%r2024, %r2023, -2147483648;
	mov.b32 	%f5650, %r2024;
	selp.f32 	%f6583, %f5650, %f6581, %p21;
	setp.geu.f32 	%p918, %f1269, 0f00000000;
	@%p918 bra 	$L__BB0_717;

	cvt.rzi.f32.f32 	%f5652, %f1485;
	setp.eq.f32 	%p919, %f5652, 0f40000000;
	@%p919 bra 	$L__BB0_717;

	mov.f32 	%f6583, 0f7FFFFFFF;

$L__BB0_717:
	add.f32 	%f5655, %f1270, 0f40000000;
	mov.b32 	%r2025, %f5655;
	setp.lt.s32 	%p921, %r2025, 2139095040;
	@%p921 bra 	$L__BB0_722;

	setp.gtu.f32 	%p922, %f1270, 0f7F800000;
	@%p922 bra 	$L__BB0_721;
	bra.uni 	$L__BB0_719;

$L__BB0_721:
	add.f32 	%f6583, %f1269, 0f40000000;
	bra.uni 	$L__BB0_722;

$L__BB0_719:
	setp.neu.f32 	%p923, %f1270, 0f7F800000;
	@%p923 bra 	$L__BB0_722;

	selp.f32 	%f6583, 0fFF800000, 0f7F800000, %p21;

$L__BB0_722:
	mov.f32 	%f6287, 0f3FC00000;
	mul.f32 	%f5659, %f6583, 0f3F000000;
	setp.eq.f32 	%p924, %f1269, 0f3F800000;
	selp.f32 	%f1281, 0f3F000000, %f5659, %p924;
	neg.f32 	%f5660, %f1241;
	div.rn.f32 	%f1282, %f5660, %f1457;
	sub.f32 	%f1283, %f6287, %f1282;
	abs.f32 	%f1284, %f1283;
	setp.lt.f32 	%p925, %f1284, 0f00800000;
	mul.f32 	%f5662, %f1284, 0f4B800000;
	selp.f32 	%f5663, %f5662, %f1284, %p925;
	selp.f32 	%f5664, 0fC3170000, 0fC2FE0000, %p925;
	mov.b32 	%r2026, %f5663;
	and.b32  	%r2027, %r2026, 8388607;
	or.b32  	%r2028, %r2027, 1065353216;
	mov.b32 	%f5665, %r2028;
	shr.u32 	%r2029, %r2026, 23;
	cvt.rn.f32.u32 	%f5666, %r2029;
	add.f32 	%f5667, %f5664, %f5666;
	setp.gt.f32 	%p926, %f5665, 0f3FB504F3;
	mul.f32 	%f5668, %f5665, 0f3F000000;
	add.f32 	%f5669, %f5667, 0f3F800000;
	selp.f32 	%f5670, %f5669, %f5667, %p926;
	selp.f32 	%f5671, %f5668, %f5665, %p926;
	add.f32 	%f5672, %f5671, 0fBF800000;
	add.f32 	%f5657, %f5671, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5656,%f5657;
	// end inline asm
	add.f32 	%f5673, %f5672, %f5672;
	mul.f32 	%f5675, %f5656, %f5673;
	mul.f32 	%f5676, %f5675, %f5675;
	fma.rn.f32 	%f5679, %f1502, %f5676, %f1501;
	fma.rn.f32 	%f5681, %f5679, %f5676, %f1504;
	mul.rn.f32 	%f5682, %f5681, %f5676;
	mul.rn.f32 	%f5683, %f5682, %f5675;
	sub.f32 	%f5684, %f5672, %f5675;
	add.f32 	%f5685, %f5684, %f5684;
	neg.f32 	%f5686, %f5675;
	fma.rn.f32 	%f5687, %f5686, %f5672, %f5685;
	mul.rn.f32 	%f5688, %f5656, %f5687;
	add.f32 	%f5689, %f5683, %f5675;
	sub.f32 	%f5690, %f5675, %f5689;
	add.f32 	%f5691, %f5683, %f5690;
	add.f32 	%f5692, %f5688, %f5691;
	add.f32 	%f5693, %f5689, %f5692;
	sub.f32 	%f5694, %f5689, %f5693;
	add.f32 	%f5695, %f5692, %f5694;
	mul.rn.f32 	%f5697, %f5670, %f1520;
	mul.rn.f32 	%f5699, %f5670, %f1522;
	add.f32 	%f5700, %f5697, %f5693;
	sub.f32 	%f5701, %f5697, %f5700;
	add.f32 	%f5702, %f5693, %f5701;
	add.f32 	%f5703, %f5695, %f5702;
	add.f32 	%f5704, %f5699, %f5703;
	add.f32 	%f5705, %f5700, %f5704;
	sub.f32 	%f5706, %f5700, %f5705;
	add.f32 	%f5707, %f5704, %f5706;
	mul.rn.f32 	%f5708, %f1485, %f5705;
	neg.f32 	%f5709, %f5708;
	fma.rn.f32 	%f5710, %f1485, %f5705, %f5709;
	fma.rn.f32 	%f5711, %f1485, %f5707, %f5710;
	fma.rn.f32 	%f5713, %f5460, %f5705, %f5711;
	add.rn.f32 	%f5714, %f5708, %f5713;
	neg.f32 	%f5715, %f5714;
	add.rn.f32 	%f5716, %f5708, %f5715;
	add.rn.f32 	%f5717, %f5716, %f5713;
	mov.b32 	%r2030, %f5714;
	setp.eq.s32 	%p927, %r2030, 1118925336;
	add.s32 	%r2031, %r2030, -1;
	mov.b32 	%f5718, %r2031;
	add.f32 	%f5719, %f5717, 0f37000000;
	selp.f32 	%f1285, %f5719, %f5717, %p927;
	selp.f32 	%f5720, %f5718, %f5714, %p927;
	mul.rn.f32 	%f5722, %f5720, %f1538;
	cvt.rzi.f32.f32 	%f5723, %f5722;
	abs.f32 	%f5724, %f5723;
	setp.gt.f32 	%p928, %f5724, 0f42FC0000;
	mov.b32 	%r2032, %f5723;
	and.b32  	%r2033, %r2032, -2147483648;
	or.b32  	%r2034, %r2033, 1123811328;
	mov.b32 	%f5725, %r2034;
	selp.f32 	%f5726, %f5725, %f5723, %p928;
	fma.rn.f32 	%f5728, %f5726, %f1544, %f5720;
	fma.rn.f32 	%f5730, %f5726, %f1546, %f5728;
	mul.f32 	%f5731, %f5730, 0f3FB8AA3B;
	add.f32 	%f5732, %f5726, 0f4B40007F;
	mov.b32 	%r2035, %f5732;
	shl.b32 	%r2036, %r2035, 23;
	mov.b32 	%f5733, %r2036;
	ex2.approx.ftz.f32 	%f5734, %f5731;
	mul.f32 	%f1286, %f5734, %f5733;
	setp.eq.f32 	%p929, %f1286, 0f7F800000;
	mov.f32 	%f6584, 0f7F800000;
	@%p929 bra 	$L__BB0_724;

	fma.rn.f32 	%f6584, %f1286, %f1285, %f1286;

$L__BB0_724:
	setp.lt.f32 	%p930, %f1283, 0f00000000;
	and.pred  	%p22, %p930, %p56;
	setp.eq.f32 	%p932, %f1283, 0f00000000;
	@%p932 bra 	$L__BB0_728;
	bra.uni 	$L__BB0_725;

$L__BB0_728:
	add.f32 	%f5739, %f1283, %f1283;
	selp.f32 	%f6586, %f5739, 0f00000000, %p56;
	bra.uni 	$L__BB0_729;

$L__BB0_725:
	mov.b32 	%r2037, %f6584;
	xor.b32  	%r2038, %r2037, -2147483648;
	mov.b32 	%f5735, %r2038;
	selp.f32 	%f6586, %f5735, %f6584, %p22;
	setp.geu.f32 	%p933, %f1283, 0f00000000;
	@%p933 bra 	$L__BB0_729;

	cvt.rzi.f32.f32 	%f5737, %f1485;
	setp.eq.f32 	%p934, %f5737, 0f40000000;
	@%p934 bra 	$L__BB0_729;

	mov.f32 	%f6586, 0f7FFFFFFF;

$L__BB0_729:
	add.f32 	%f5740, %f1284, 0f40000000;
	mov.b32 	%r2039, %f5740;
	setp.lt.s32 	%p936, %r2039, 2139095040;
	@%p936 bra 	$L__BB0_734;

	setp.gtu.f32 	%p937, %f1284, 0f7F800000;
	@%p937 bra 	$L__BB0_733;
	bra.uni 	$L__BB0_731;

$L__BB0_733:
	add.f32 	%f6586, %f1283, 0f40000000;
	bra.uni 	$L__BB0_734;

$L__BB0_731:
	setp.neu.f32 	%p938, %f1284, 0f7F800000;
	@%p938 bra 	$L__BB0_734;

	selp.f32 	%f6586, 0fFF800000, 0f7F800000, %p22;

$L__BB0_734:
	mul.f32 	%f5744, %f6586, 0f3F000000;
	setp.eq.f32 	%p939, %f1283, 0f3F800000;
	selp.f32 	%f1295, 0f3F000000, %f5744, %p939;
	add.f32 	%f1296, %f1282, 0fBF800000;
	abs.f32 	%f1297, %f1296;
	setp.lt.f32 	%p940, %f1297, 0f00800000;
	mul.f32 	%f5745, %f1297, 0f4B800000;
	selp.f32 	%f5746, %f5745, %f1297, %p940;
	selp.f32 	%f5747, 0fC3170000, 0fC2FE0000, %p940;
	mov.b32 	%r2040, %f5746;
	and.b32  	%r2041, %r2040, 8388607;
	or.b32  	%r2042, %r2041, 1065353216;
	mov.b32 	%f5748, %r2042;
	shr.u32 	%r2043, %r2040, 23;
	cvt.rn.f32.u32 	%f5749, %r2043;
	add.f32 	%f5750, %f5747, %f5749;
	setp.gt.f32 	%p941, %f5748, 0f3FB504F3;
	mul.f32 	%f5751, %f5748, 0f3F000000;
	add.f32 	%f5752, %f5750, 0f3F800000;
	selp.f32 	%f5753, %f5752, %f5750, %p941;
	selp.f32 	%f5754, %f5751, %f5748, %p941;
	add.f32 	%f5755, %f5754, 0fBF800000;
	add.f32 	%f5742, %f5754, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5741,%f5742;
	// end inline asm
	add.f32 	%f5756, %f5755, %f5755;
	mul.f32 	%f5758, %f5741, %f5756;
	mul.f32 	%f5759, %f5758, %f5758;
	fma.rn.f32 	%f5762, %f1502, %f5759, %f1501;
	fma.rn.f32 	%f5764, %f5762, %f5759, %f1504;
	mul.rn.f32 	%f5765, %f5764, %f5759;
	mul.rn.f32 	%f5766, %f5765, %f5758;
	sub.f32 	%f5767, %f5755, %f5758;
	add.f32 	%f5768, %f5767, %f5767;
	neg.f32 	%f5769, %f5758;
	fma.rn.f32 	%f5770, %f5769, %f5755, %f5768;
	mul.rn.f32 	%f5771, %f5741, %f5770;
	add.f32 	%f5772, %f5766, %f5758;
	sub.f32 	%f5773, %f5758, %f5772;
	add.f32 	%f5774, %f5766, %f5773;
	add.f32 	%f5775, %f5771, %f5774;
	add.f32 	%f5776, %f5772, %f5775;
	sub.f32 	%f5777, %f5772, %f5776;
	add.f32 	%f5778, %f5775, %f5777;
	mul.rn.f32 	%f5780, %f5753, %f1520;
	mul.rn.f32 	%f5782, %f5753, %f1522;
	add.f32 	%f5783, %f5780, %f5776;
	sub.f32 	%f5784, %f5780, %f5783;
	add.f32 	%f5785, %f5776, %f5784;
	add.f32 	%f5786, %f5778, %f5785;
	add.f32 	%f5787, %f5782, %f5786;
	add.f32 	%f5788, %f5783, %f5787;
	sub.f32 	%f5789, %f5783, %f5788;
	add.f32 	%f5790, %f5787, %f5789;
	mul.rn.f32 	%f5791, %f1485, %f5788;
	neg.f32 	%f5792, %f5791;
	fma.rn.f32 	%f5793, %f1485, %f5788, %f5792;
	fma.rn.f32 	%f5794, %f1485, %f5790, %f5793;
	fma.rn.f32 	%f5796, %f5460, %f5788, %f5794;
	add.rn.f32 	%f5797, %f5791, %f5796;
	neg.f32 	%f5798, %f5797;
	add.rn.f32 	%f5799, %f5791, %f5798;
	add.rn.f32 	%f5800, %f5799, %f5796;
	mov.b32 	%r2044, %f5797;
	setp.eq.s32 	%p942, %r2044, 1118925336;
	add.s32 	%r2045, %r2044, -1;
	mov.b32 	%f5801, %r2045;
	add.f32 	%f5802, %f5800, 0f37000000;
	selp.f32 	%f1298, %f5802, %f5800, %p942;
	selp.f32 	%f5803, %f5801, %f5797, %p942;
	mul.rn.f32 	%f5805, %f5803, %f1538;
	cvt.rzi.f32.f32 	%f5806, %f5805;
	abs.f32 	%f5807, %f5806;
	setp.gt.f32 	%p943, %f5807, 0f42FC0000;
	mov.b32 	%r2046, %f5806;
	and.b32  	%r2047, %r2046, -2147483648;
	or.b32  	%r2048, %r2047, 1123811328;
	mov.b32 	%f5808, %r2048;
	selp.f32 	%f5809, %f5808, %f5806, %p943;
	fma.rn.f32 	%f5811, %f5809, %f1544, %f5803;
	fma.rn.f32 	%f5813, %f5809, %f1546, %f5811;
	mul.f32 	%f5814, %f5813, 0f3FB8AA3B;
	add.f32 	%f5815, %f5809, 0f4B40007F;
	mov.b32 	%r2049, %f5815;
	shl.b32 	%r2050, %r2049, 23;
	mov.b32 	%f5816, %r2050;
	ex2.approx.ftz.f32 	%f5817, %f5814;
	mul.f32 	%f1299, %f5817, %f5816;
	setp.eq.f32 	%p944, %f1299, 0f7F800000;
	mov.f32 	%f6587, 0f7F800000;
	@%p944 bra 	$L__BB0_736;

	fma.rn.f32 	%f6587, %f1299, %f1298, %f1299;

$L__BB0_736:
	setp.lt.f32 	%p945, %f1296, 0f00000000;
	and.pred  	%p23, %p945, %p56;
	setp.eq.f32 	%p947, %f1296, 0f00000000;
	@%p947 bra 	$L__BB0_740;
	bra.uni 	$L__BB0_737;

$L__BB0_740:
	add.f32 	%f5822, %f1296, %f1296;
	selp.f32 	%f6589, %f5822, 0f00000000, %p56;
	bra.uni 	$L__BB0_741;

$L__BB0_737:
	mov.b32 	%r2051, %f6587;
	xor.b32  	%r2052, %r2051, -2147483648;
	mov.b32 	%f5818, %r2052;
	selp.f32 	%f6589, %f5818, %f6587, %p23;
	setp.geu.f32 	%p948, %f1296, 0f00000000;
	@%p948 bra 	$L__BB0_741;

	cvt.rzi.f32.f32 	%f5820, %f1485;
	setp.eq.f32 	%p949, %f5820, 0f40000000;
	@%p949 bra 	$L__BB0_741;

	mov.f32 	%f6589, 0f7FFFFFFF;

$L__BB0_741:
	add.f32 	%f5823, %f1297, 0f40000000;
	mov.b32 	%r2053, %f5823;
	setp.lt.s32 	%p951, %r2053, 2139095040;
	@%p951 bra 	$L__BB0_746;

	setp.gtu.f32 	%p952, %f1297, 0f7F800000;
	@%p952 bra 	$L__BB0_745;
	bra.uni 	$L__BB0_743;

$L__BB0_745:
	add.f32 	%f6589, %f1296, 0f40000000;
	bra.uni 	$L__BB0_746;

$L__BB0_743:
	setp.neu.f32 	%p953, %f1297, 0f7F800000;
	@%p953 bra 	$L__BB0_746;

	selp.f32 	%f6589, 0fFF800000, 0f7F800000, %p23;

$L__BB0_746:
	mov.f32 	%f6288, 0f3F400000;
	sub.f32 	%f5828, %f6288, %f6589;
	setp.eq.f32 	%p954, %f1296, 0f3F800000;
	selp.f32 	%f1308, 0fBE800000, %f5828, %p954;
	add.f32 	%f1309, %f1282, 0fBF000000;
	abs.f32 	%f1310, %f1309;
	setp.lt.f32 	%p955, %f1310, 0f00800000;
	mul.f32 	%f5829, %f1310, 0f4B800000;
	selp.f32 	%f5830, %f5829, %f1310, %p955;
	selp.f32 	%f5831, 0fC3170000, 0fC2FE0000, %p955;
	mov.b32 	%r2054, %f5830;
	and.b32  	%r2055, %r2054, 8388607;
	or.b32  	%r2056, %r2055, 1065353216;
	mov.b32 	%f5832, %r2056;
	shr.u32 	%r2057, %r2054, 23;
	cvt.rn.f32.u32 	%f5833, %r2057;
	add.f32 	%f5834, %f5831, %f5833;
	setp.gt.f32 	%p956, %f5832, 0f3FB504F3;
	mul.f32 	%f5835, %f5832, 0f3F000000;
	add.f32 	%f5836, %f5834, 0f3F800000;
	selp.f32 	%f5837, %f5836, %f5834, %p956;
	selp.f32 	%f5838, %f5835, %f5832, %p956;
	add.f32 	%f5839, %f5838, 0fBF800000;
	add.f32 	%f5825, %f5838, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5824,%f5825;
	// end inline asm
	add.f32 	%f5840, %f5839, %f5839;
	mul.f32 	%f5842, %f5824, %f5840;
	mul.f32 	%f5843, %f5842, %f5842;
	fma.rn.f32 	%f5846, %f1502, %f5843, %f1501;
	fma.rn.f32 	%f5848, %f5846, %f5843, %f1504;
	mul.rn.f32 	%f5849, %f5848, %f5843;
	mul.rn.f32 	%f5850, %f5849, %f5842;
	sub.f32 	%f5851, %f5839, %f5842;
	add.f32 	%f5852, %f5851, %f5851;
	neg.f32 	%f5853, %f5842;
	fma.rn.f32 	%f5854, %f5853, %f5839, %f5852;
	mul.rn.f32 	%f5855, %f5824, %f5854;
	add.f32 	%f5856, %f5850, %f5842;
	sub.f32 	%f5857, %f5842, %f5856;
	add.f32 	%f5858, %f5850, %f5857;
	add.f32 	%f5859, %f5855, %f5858;
	add.f32 	%f5860, %f5856, %f5859;
	sub.f32 	%f5861, %f5856, %f5860;
	add.f32 	%f5862, %f5859, %f5861;
	mul.rn.f32 	%f5864, %f5837, %f1520;
	mul.rn.f32 	%f5866, %f5837, %f1522;
	add.f32 	%f5867, %f5864, %f5860;
	sub.f32 	%f5868, %f5864, %f5867;
	add.f32 	%f5869, %f5860, %f5868;
	add.f32 	%f5870, %f5862, %f5869;
	add.f32 	%f5871, %f5866, %f5870;
	add.f32 	%f5872, %f5867, %f5871;
	sub.f32 	%f5873, %f5867, %f5872;
	add.f32 	%f5874, %f5871, %f5873;
	mul.rn.f32 	%f5875, %f1485, %f5872;
	neg.f32 	%f5876, %f5875;
	fma.rn.f32 	%f5877, %f1485, %f5872, %f5876;
	fma.rn.f32 	%f5878, %f1485, %f5874, %f5877;
	fma.rn.f32 	%f5880, %f5460, %f5872, %f5878;
	add.rn.f32 	%f5881, %f5875, %f5880;
	neg.f32 	%f5882, %f5881;
	add.rn.f32 	%f5883, %f5875, %f5882;
	add.rn.f32 	%f5884, %f5883, %f5880;
	mov.b32 	%r2058, %f5881;
	setp.eq.s32 	%p957, %r2058, 1118925336;
	add.s32 	%r2059, %r2058, -1;
	mov.b32 	%f5885, %r2059;
	add.f32 	%f5886, %f5884, 0f37000000;
	selp.f32 	%f1311, %f5886, %f5884, %p957;
	selp.f32 	%f5887, %f5885, %f5881, %p957;
	mul.rn.f32 	%f5889, %f5887, %f1538;
	cvt.rzi.f32.f32 	%f5890, %f5889;
	abs.f32 	%f5891, %f5890;
	setp.gt.f32 	%p958, %f5891, 0f42FC0000;
	mov.b32 	%r2060, %f5890;
	and.b32  	%r2061, %r2060, -2147483648;
	or.b32  	%r2062, %r2061, 1123811328;
	mov.b32 	%f5892, %r2062;
	selp.f32 	%f5893, %f5892, %f5890, %p958;
	fma.rn.f32 	%f5895, %f5893, %f1544, %f5887;
	fma.rn.f32 	%f5897, %f5893, %f1546, %f5895;
	mul.f32 	%f5898, %f5897, 0f3FB8AA3B;
	add.f32 	%f5899, %f5893, 0f4B40007F;
	mov.b32 	%r2063, %f5899;
	shl.b32 	%r2064, %r2063, 23;
	mov.b32 	%f5900, %r2064;
	ex2.approx.ftz.f32 	%f5901, %f5898;
	mul.f32 	%f1312, %f5901, %f5900;
	setp.eq.f32 	%p959, %f1312, 0f7F800000;
	mov.f32 	%f6590, 0f7F800000;
	@%p959 bra 	$L__BB0_748;

	fma.rn.f32 	%f6590, %f1312, %f1311, %f1312;

$L__BB0_748:
	setp.lt.f32 	%p960, %f1309, 0f00000000;
	and.pred  	%p24, %p960, %p56;
	setp.eq.f32 	%p962, %f1309, 0f00000000;
	@%p962 bra 	$L__BB0_752;
	bra.uni 	$L__BB0_749;

$L__BB0_752:
	add.f32 	%f5906, %f1309, %f1309;
	selp.f32 	%f6592, %f5906, 0f00000000, %p56;
	bra.uni 	$L__BB0_753;

$L__BB0_749:
	mov.b32 	%r2065, %f6590;
	xor.b32  	%r2066, %r2065, -2147483648;
	mov.b32 	%f5902, %r2066;
	selp.f32 	%f6592, %f5902, %f6590, %p24;
	setp.geu.f32 	%p963, %f1309, 0f00000000;
	@%p963 bra 	$L__BB0_753;

	cvt.rzi.f32.f32 	%f5904, %f1485;
	setp.eq.f32 	%p964, %f5904, 0f40000000;
	@%p964 bra 	$L__BB0_753;

	mov.f32 	%f6592, 0f7FFFFFFF;

$L__BB0_753:
	add.f32 	%f5907, %f1310, 0f40000000;
	mov.b32 	%r2067, %f5907;
	setp.lt.s32 	%p966, %r2067, 2139095040;
	@%p966 bra 	$L__BB0_758;

	setp.gtu.f32 	%p967, %f1310, 0f7F800000;
	@%p967 bra 	$L__BB0_757;
	bra.uni 	$L__BB0_755;

$L__BB0_757:
	add.f32 	%f6592, %f1309, 0f40000000;
	bra.uni 	$L__BB0_758;

$L__BB0_755:
	setp.neu.f32 	%p968, %f1310, 0f7F800000;
	@%p968 bra 	$L__BB0_758;

	selp.f32 	%f6592, 0fFF800000, 0f7F800000, %p24;

$L__BB0_758:
	mul.f32 	%f5908, %f6592, 0f3F000000;
	setp.eq.f32 	%p969, %f1309, 0f3F800000;
	selp.f32 	%f1321, 0f3F000000, %f5908, %p969;
	max.f32 	%f5909, %f1238, 0fCF000000;
	cvt.rzi.s32.f32 	%r2068, %f5909;
	add.s32 	%r2069, %r2068, -2;
	setp.gt.f32 	%p970, %f1238, 0f4EFFFFFF;
	selp.b32 	%r2070, 2147483645, %r2069, %p970;
	setp.num.f32 	%p971, %f1238, %f1238;
	selp.b32 	%r2071, %r2070, -2, %p971;
	cvt.rn.f32.s32 	%f5910, %r2071;
	mul.f32 	%f5911, %f5910, 0f3E800000;
	cvt.rmi.f32.f32 	%f5912, %f5911;
	setp.gt.f32 	%p972, %f5912, 0f4EFFFFFF;
	max.f32 	%f5913, %f5912, 0fCF000000;
	cvt.rzi.s32.f32 	%r2072, %f5913;
	setp.num.f32 	%p973, %f5912, %f5912;
	shl.b32 	%r2073, %r2072, 2;
	neg.s32 	%r2074, %r2073;
	selp.b32 	%r2075, 4, %r2074, %p972;
	selp.b32 	%r2076, %r2075, 0, %p973;
	max.f32 	%f5914, %f1239, 0fCF000000;
	cvt.rzi.s32.f32 	%r2077, %f5914;
	add.s32 	%r2078, %r2077, -2;
	setp.gt.f32 	%p974, %f1239, 0f4EFFFFFF;
	selp.b32 	%r2079, 2147483645, %r2078, %p974;
	setp.num.f32 	%p975, %f1239, %f1239;
	selp.b32 	%r2080, %r2079, -2, %p975;
	cvt.rn.f32.s32 	%f5915, %r2080;
	mul.f32 	%f5916, %f5915, 0f3E800000;
	cvt.rmi.f32.f32 	%f5917, %f5916;
	setp.gt.f32 	%p976, %f5917, 0f4EFFFFFF;
	max.f32 	%f5918, %f5917, 0fCF000000;
	cvt.rzi.s32.f32 	%r2081, %f5918;
	setp.num.f32 	%p977, %f5917, %f5917;
	shl.b32 	%r2082, %r2081, 2;
	selp.b32 	%r2083, 536870908, %r2082, %p976;
	selp.b32 	%r2084, %r2083, 0, %p977;
	sub.s32 	%r2085, %r2080, %r2084;
	shl.b32 	%r2086, %r2085, 3;
	add.s32 	%r2087, %r2071, %r2076;
	add.s32 	%r2088, %r2087, %r2086;
	add.s32 	%r2089, %r2088, 9;
	mul.f32 	%f5919, %f4, %f6431;
	mul.f32 	%f5920, %f4, %f6430;
	mul.f32 	%f5921, %f4, %f6429;
	mul.f32 	%f5922, %f4, %f6428;
	mul.f32 	%f5923, %f12, %f5;
	mul.f32 	%f5924, %f5923, %f1455;
	mul.f32 	%f5925, %f5924, %f6571;
	mul.f32 	%f5926, %f5924, %f6572;
	mul.f32 	%f5927, %f5924, %f6573;
	mul.f32 	%f5928, %f5924, %f6574;
	sub.f32 	%f1322, %f5919, %f5925;
	sub.f32 	%f1323, %f5920, %f5926;
	sub.f32 	%f1324, %f5921, %f5927;
	sub.f32 	%f1325, %f5922, %f5928;
	add.u64 	%rd1176, %SPL, 96;
	ld.local.u64 	%rd1177, [%rd1176];
	cvt.u32.u64 	%r2090, %rd1177;
	mov.b32 	%f5929, %r2090;
	mul.f32 	%f5930, %f4, %f5929;
	shr.u64 	%rd1178, %rd1177, 32;
	cvt.u32.u64 	%r2091, %rd1178;
	mov.b32 	%f5931, %r2091;
	mul.f32 	%f5932, %f4, %f5931;
	shr.u64 	%rd1179, %rd1651, 32;
	cvt.u32.u64 	%r2092, %rd1179;
	cvt.u32.u64 	%r2093, %rd1651;
	mov.b32 	%f5933, %r2093;
	add.f32 	%f5934, %f5933, 0f00000000;
	mov.b32 	%f5935, %r2092;
	add.f32 	%f5936, %f5935, 0f00000000;
	fma.rn.f32 	%f1326, %f5934, %f1455, %f5930;
	fma.rn.f32 	%f1327, %f5936, %f1455, %f5932;
	setp.gt.f32 	%p978, %f1066, 0f00000000;
	selp.f32 	%f1328, %f4, 0f00000000, %p978;
	mul.f32 	%f1329, %f880, %f1328;
	cvt.u64.u32 	%rd304, %r2089;
	mul.wide.u32 	%rd1180, %r2089, 88;
	add.s64 	%rd1182, %rd582, %rd1180;
	add.s64 	%rd305, %rd1182, 20;
	mov.u16 	%rs75, 0;
	@%p26 bra 	$L__BB0_788;
	bra.uni 	$L__BB0_759;

$L__BB0_788:
	@%p201 bra 	$L__BB0_835;

	fma.rn.f32 	%f6102, %f1457, 0f40000000, %f1240;
	fma.rn.f32 	%f6103, %f1457, 0f40000000, %f1241;
	mul.f32 	%f1373, %f1322, %f6102;
	mul.f32 	%f1374, %f1323, %f6102;
	mul.f32 	%f1375, %f1324, %f6103;
	add.f32 	%f1376, %f1373, %f1375;
	mul.f32 	%f1377, %f1325, %f6103;
	add.f32 	%f1378, %f1374, %f1377;
	add.s64 	%rd315, %rd304, 18;
	ld.shared.u32 	%r2130, [%rd305+1628];
	and.b32  	%r2131, %r2130, %r2289;
	xor.b32  	%r2132, %r2130, %r2289;
	shr.u32 	%r2133, %r2132, 16;
	and.b32  	%r2134, %r2131, %r2133;
	setp.ne.s32 	%p999, %r2134, 0;
	@%p999 bra 	$L__BB0_793;

	mul.f32 	%f6104, %f1281, %f1321;
	mul.lo.s64 	%rd1263, %rd315, 88;
	add.s64 	%rd1266, %rd586, %rd1263;
	add.s64 	%rd316, %rd1266, 80;
	mul.f32 	%f1379, %f1328, %f6104;
	mul.f32 	%f1380, %f1329, %f6104;
	add.f32 	%f6105, %f1327, %f1378;
	mul.f32 	%f1381, %f6105, %f6104;
	add.f32 	%f6106, %f1326, %f1376;
	mul.f32 	%f1382, %f6106, %f6104;
	mul.f32 	%f1383, %f4, %f6104;

$L__BB0_791:
	// begin inline asm
	cvta.to.shared.u64 %rd1267, %rd316;atom.acquire.shared.exch.b32 %r2135, [%rd1267], %r1;
	// end inline asm
	setp.ne.s32 	%p1000, %r2135, -1;
	@%p1000 bra 	$L__BB0_791;

	ld.shared.f32 	%f6107, [%rd305+1584];
	add.f32 	%f6108, %f1383, %f6107;
	st.shared.f32 	[%rd305+1584], %f6108;
	ld.shared.v2.f32 	{%f6109, %f6110}, [%rd305+1588];
	add.f32 	%f6113, %f1382, %f6109;
	st.shared.f32 	[%rd305+1588], %f6113;
	add.f32 	%f6114, %f1381, %f6110;
	st.shared.f32 	[%rd305+1592], %f6114;
	ld.shared.v2.f32 	{%f6115, %f6116}, [%rd305+1604];
	add.f32 	%f6119, %f1380, %f6116;
	add.f32 	%f6120, %f1379, %f6115;
	st.shared.v2.f32 	[%rd305+1604], {%f6120, %f6119};
	mov.u32 	%r2138, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1269, %rd316;atom.release.shared.exch.b32 %r2137, [%rd1269], %r2138;
	// end inline asm

$L__BB0_793:
	setp.eq.s64 	%p1001, %rd595, -16;
	@%p1001 bra 	$L__BB0_835;

	mul.f32 	%f1384, %f1457, 0f00000000;
	add.f32 	%f6121, %f1384, %f1241;
	mul.f32 	%f1385, %f1324, %f6121;
	add.f32 	%f1386, %f1373, %f1385;
	mul.f32 	%f1387, %f1325, %f6121;
	add.f32 	%f1388, %f1374, %f1387;
	add.s64 	%rd317, %rd304, 2;
	ld.shared.u32 	%r2139, [%rd305+220];
	and.b32  	%r2140, %r2139, %r2289;
	xor.b32  	%r2141, %r2139, %r2289;
	shr.u32 	%r2142, %r2141, 16;
	and.b32  	%r2143, %r2140, %r2142;
	setp.ne.s32 	%p1002, %r2143, 0;
	@%p1002 bra 	$L__BB0_798;

	mul.f32 	%f6122, %f1281, %f1295;
	mul.lo.s64 	%rd1273, %rd317, 88;
	add.s64 	%rd1276, %rd586, %rd1273;
	add.s64 	%rd318, %rd1276, 80;
	mul.f32 	%f1389, %f1328, %f6122;
	mul.f32 	%f1390, %f1329, %f6122;
	add.f32 	%f6123, %f1327, %f1388;
	mul.f32 	%f1391, %f6123, %f6122;
	add.f32 	%f6124, %f1326, %f1386;
	mul.f32 	%f1392, %f6124, %f6122;
	mul.f32 	%f1393, %f4, %f6122;

$L__BB0_796:
	// begin inline asm
	cvta.to.shared.u64 %rd1277, %rd318;atom.acquire.shared.exch.b32 %r2144, [%rd1277], %r1;
	// end inline asm
	setp.ne.s32 	%p1003, %r2144, -1;
	@%p1003 bra 	$L__BB0_796;

	ld.shared.f32 	%f6125, [%rd305+176];
	add.f32 	%f6126, %f1393, %f6125;
	st.shared.f32 	[%rd305+176], %f6126;
	ld.shared.v2.f32 	{%f6127, %f6128}, [%rd305+180];
	add.f32 	%f6131, %f1392, %f6127;
	st.shared.f32 	[%rd305+180], %f6131;
	add.f32 	%f6132, %f1391, %f6128;
	st.shared.f32 	[%rd305+184], %f6132;
	ld.shared.v2.f32 	{%f6133, %f6134}, [%rd305+196];
	add.f32 	%f6137, %f1390, %f6134;
	add.f32 	%f6138, %f1389, %f6133;
	st.shared.v2.f32 	[%rd305+196], {%f6138, %f6137};
	mov.u32 	%r2147, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1279, %rd318;atom.release.shared.exch.b32 %r2146, [%rd1279], %r2147;
	// end inline asm

$L__BB0_798:
	setp.eq.s64 	%p1004, %rd595, -32;
	@%p1004 bra 	$L__BB0_835;

	add.f32 	%f6139, %f1457, %f1241;
	mul.f32 	%f1394, %f1324, %f6139;
	add.f32 	%f1395, %f1373, %f1394;
	mul.f32 	%f1396, %f1325, %f6139;
	add.f32 	%f1397, %f1374, %f1396;
	add.s64 	%rd319, %rd304, 10;
	ld.shared.u32 	%r2148, [%rd305+924];
	and.b32  	%r2149, %r2148, %r2289;
	xor.b32  	%r2150, %r2148, %r2289;
	shr.u32 	%r2151, %r2150, 16;
	and.b32  	%r2152, %r2149, %r2151;
	setp.ne.s32 	%p1005, %r2152, 0;
	@%p1005 bra 	$L__BB0_803;

	mul.f32 	%f6140, %f1281, %f1308;
	mul.lo.s64 	%rd1283, %rd319, 88;
	add.s64 	%rd1286, %rd586, %rd1283;
	add.s64 	%rd320, %rd1286, 80;
	mul.f32 	%f1398, %f1328, %f6140;
	mul.f32 	%f1399, %f1329, %f6140;
	add.f32 	%f6141, %f1327, %f1397;
	mul.f32 	%f1400, %f6141, %f6140;
	add.f32 	%f6142, %f1326, %f1395;
	mul.f32 	%f1401, %f6142, %f6140;
	mul.f32 	%f1402, %f4, %f6140;

$L__BB0_801:
	// begin inline asm
	cvta.to.shared.u64 %rd1287, %rd320;atom.acquire.shared.exch.b32 %r2153, [%rd1287], %r1;
	// end inline asm
	setp.ne.s32 	%p1006, %r2153, -1;
	@%p1006 bra 	$L__BB0_801;

	ld.shared.f32 	%f6143, [%rd305+880];
	add.f32 	%f6144, %f1402, %f6143;
	st.shared.f32 	[%rd305+880], %f6144;
	ld.shared.v2.f32 	{%f6145, %f6146}, [%rd305+884];
	add.f32 	%f6149, %f1401, %f6145;
	st.shared.f32 	[%rd305+884], %f6149;
	add.f32 	%f6150, %f1400, %f6146;
	st.shared.f32 	[%rd305+888], %f6150;
	ld.shared.v2.f32 	{%f6151, %f6152}, [%rd305+900];
	add.f32 	%f6155, %f1399, %f6152;
	add.f32 	%f6156, %f1398, %f6151;
	st.shared.v2.f32 	[%rd305+900], {%f6156, %f6155};
	mov.u32 	%r2156, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1289, %rd320;atom.release.shared.exch.b32 %r2155, [%rd1289], %r2156;
	// end inline asm

$L__BB0_803:
	setp.eq.s64 	%p1007, %rd595, -48;
	@%p1007 bra 	$L__BB0_835;

	add.f32 	%f6157, %f1384, %f1240;
	mul.f32 	%f1403, %f1322, %f6157;
	mul.f32 	%f1404, %f1323, %f6157;
	add.f32 	%f1405, %f1403, %f1375;
	add.f32 	%f1406, %f1404, %f1377;
	add.s64 	%rd321, %rd304, 16;
	ld.shared.u32 	%r2157, [%rd305+1452];
	and.b32  	%r2158, %r2157, %r2289;
	xor.b32  	%r2159, %r2157, %r2289;
	shr.u32 	%r2160, %r2159, 16;
	and.b32  	%r2161, %r2158, %r2160;
	setp.ne.s32 	%p1008, %r2161, 0;
	@%p1008 bra 	$L__BB0_808;

	mul.f32 	%f6158, %f1255, %f1321;
	mul.lo.s64 	%rd1293, %rd321, 88;
	add.s64 	%rd1296, %rd586, %rd1293;
	add.s64 	%rd322, %rd1296, 80;
	mul.f32 	%f1407, %f1328, %f6158;
	mul.f32 	%f1408, %f1329, %f6158;
	add.f32 	%f6159, %f1327, %f1406;
	mul.f32 	%f1409, %f6159, %f6158;
	add.f32 	%f6160, %f1326, %f1405;
	mul.f32 	%f1410, %f6160, %f6158;
	mul.f32 	%f1411, %f4, %f6158;

$L__BB0_806:
	// begin inline asm
	cvta.to.shared.u64 %rd1297, %rd322;atom.acquire.shared.exch.b32 %r2162, [%rd1297], %r1;
	// end inline asm
	setp.ne.s32 	%p1009, %r2162, -1;
	@%p1009 bra 	$L__BB0_806;

	ld.shared.f32 	%f6161, [%rd305+1408];
	add.f32 	%f6162, %f1411, %f6161;
	st.shared.f32 	[%rd305+1408], %f6162;
	ld.shared.v2.f32 	{%f6163, %f6164}, [%rd305+1412];
	add.f32 	%f6167, %f1410, %f6163;
	st.shared.f32 	[%rd305+1412], %f6167;
	add.f32 	%f6168, %f1409, %f6164;
	st.shared.f32 	[%rd305+1416], %f6168;
	ld.shared.v2.f32 	{%f6169, %f6170}, [%rd305+1428];
	add.f32 	%f6173, %f1408, %f6170;
	add.f32 	%f6174, %f1407, %f6169;
	st.shared.v2.f32 	[%rd305+1428], {%f6174, %f6173};
	mov.u32 	%r2165, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1299, %rd322;atom.release.shared.exch.b32 %r2164, [%rd1299], %r2165;
	// end inline asm

$L__BB0_808:
	setp.eq.s64 	%p1010, %rd595, -64;
	@%p1010 bra 	$L__BB0_835;

	mul.lo.s64 	%rd1303, %rd304, 88;
	add.s64 	%rd1306, %rd586, %rd1303;
	setp.eq.s64 	%p1011, %rd1306, 0;
	@%p1011 bra 	$L__BB0_835;

	add.f32 	%f1412, %f1403, %f1385;
	add.f32 	%f1413, %f1404, %f1387;
	ld.shared.u32 	%r2166, [%rd305+44];
	and.b32  	%r2167, %r2166, %r2289;
	xor.b32  	%r2168, %r2166, %r2289;
	shr.u32 	%r2169, %r2168, 16;
	and.b32  	%r2170, %r2167, %r2169;
	setp.ne.s32 	%p1012, %r2170, 0;
	@%p1012 bra 	$L__BB0_814;

	mul.f32 	%f6175, %f1255, %f1295;
	add.s64 	%rd323, %rd1306, 80;
	mul.f32 	%f1414, %f1328, %f6175;
	mul.f32 	%f1415, %f1329, %f6175;
	add.f32 	%f6176, %f1327, %f1413;
	mul.f32 	%f1416, %f6176, %f6175;
	add.f32 	%f6177, %f1326, %f1412;
	mul.f32 	%f1417, %f6177, %f6175;
	mul.f32 	%f1418, %f4, %f6175;

$L__BB0_812:
	// begin inline asm
	cvta.to.shared.u64 %rd1311, %rd323;atom.acquire.shared.exch.b32 %r2171, [%rd1311], %r1;
	// end inline asm
	setp.ne.s32 	%p1013, %r2171, -1;
	@%p1013 bra 	$L__BB0_812;

	ld.shared.f32 	%f6178, [%rd305];
	add.f32 	%f6179, %f1418, %f6178;
	st.shared.f32 	[%rd305], %f6179;
	ld.shared.v2.f32 	{%f6180, %f6181}, [%rd305+4];
	add.f32 	%f6184, %f1417, %f6180;
	st.shared.f32 	[%rd305+4], %f6184;
	add.f32 	%f6185, %f1416, %f6181;
	st.shared.f32 	[%rd305+8], %f6185;
	ld.shared.v2.f32 	{%f6186, %f6187}, [%rd305+20];
	add.f32 	%f6190, %f1415, %f6187;
	add.f32 	%f6191, %f1414, %f6186;
	st.shared.v2.f32 	[%rd305+20], {%f6191, %f6190};
	mov.u32 	%r2174, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1313, %rd323;atom.release.shared.exch.b32 %r2173, [%rd1313], %r2174;
	// end inline asm

$L__BB0_814:
	setp.eq.s64 	%p1014, %rd595, -80;
	@%p1014 bra 	$L__BB0_835;

	add.f32 	%f1419, %f1403, %f1394;
	add.f32 	%f1420, %f1404, %f1396;
	ld.shared.u32 	%r2175, [%rd305+748];
	and.b32  	%r2176, %r2175, %r2289;
	xor.b32  	%r2177, %r2175, %r2289;
	shr.u32 	%r2178, %r2177, 16;
	and.b32  	%r2179, %r2176, %r2178;
	setp.ne.s32 	%p1015, %r2179, 0;
	@%p1015 bra 	$L__BB0_819;

	mul.f32 	%f6192, %f1255, %f1308;
	add.s64 	%rd324, %rd1306, 784;
	mul.f32 	%f1421, %f1328, %f6192;
	mul.f32 	%f1422, %f1329, %f6192;
	add.f32 	%f6193, %f1327, %f1420;
	mul.f32 	%f1423, %f6193, %f6192;
	add.f32 	%f6194, %f1326, %f1419;
	mul.f32 	%f1424, %f6194, %f6192;
	mul.f32 	%f1425, %f4, %f6192;

$L__BB0_817:
	// begin inline asm
	cvta.to.shared.u64 %rd1321, %rd324;atom.acquire.shared.exch.b32 %r2180, [%rd1321], %r1;
	// end inline asm
	setp.ne.s32 	%p1016, %r2180, -1;
	@%p1016 bra 	$L__BB0_817;

	ld.shared.f32 	%f6195, [%rd305+704];
	add.f32 	%f6196, %f1425, %f6195;
	st.shared.f32 	[%rd305+704], %f6196;
	ld.shared.v2.f32 	{%f6197, %f6198}, [%rd305+708];
	add.f32 	%f6201, %f1424, %f6197;
	st.shared.f32 	[%rd305+708], %f6201;
	add.f32 	%f6202, %f1423, %f6198;
	st.shared.f32 	[%rd305+712], %f6202;
	ld.shared.v2.f32 	{%f6203, %f6204}, [%rd305+724];
	add.f32 	%f6207, %f1422, %f6204;
	add.f32 	%f6208, %f1421, %f6203;
	st.shared.v2.f32 	[%rd305+724], {%f6208, %f6207};
	mov.u32 	%r2183, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1323, %rd324;atom.release.shared.exch.b32 %r2182, [%rd1323], %r2183;
	// end inline asm

$L__BB0_819:
	setp.eq.s64 	%p1017, %rd595, -96;
	@%p1017 bra 	$L__BB0_835;

	add.f32 	%f6209, %f1457, %f1240;
	mul.f32 	%f1426, %f1322, %f6209;
	mul.f32 	%f1427, %f1323, %f6209;
	add.f32 	%f1428, %f1426, %f1375;
	add.f32 	%f1429, %f1427, %f1377;
	ld.shared.u32 	%r2184, [%rd305+1540];
	and.b32  	%r2185, %r2184, %r2289;
	xor.b32  	%r2186, %r2184, %r2289;
	shr.u32 	%r2187, %r2186, 16;
	and.b32  	%r2188, %r2185, %r2187;
	setp.ne.s32 	%p1018, %r2188, 0;
	@%p1018 bra 	$L__BB0_824;

	mul.f32 	%f6210, %f1268, %f1321;
	add.s64 	%rd325, %rd1306, 1576;
	mul.f32 	%f1430, %f1328, %f6210;
	mul.f32 	%f1431, %f1329, %f6210;
	add.f32 	%f6211, %f1327, %f1429;
	mul.f32 	%f1432, %f6211, %f6210;
	add.f32 	%f6212, %f1326, %f1428;
	mul.f32 	%f1433, %f6212, %f6210;
	mul.f32 	%f1434, %f4, %f6210;

$L__BB0_822:
	// begin inline asm
	cvta.to.shared.u64 %rd1331, %rd325;atom.acquire.shared.exch.b32 %r2189, [%rd1331], %r1;
	// end inline asm
	setp.ne.s32 	%p1019, %r2189, -1;
	@%p1019 bra 	$L__BB0_822;

	ld.shared.f32 	%f6213, [%rd305+1496];
	add.f32 	%f6214, %f1434, %f6213;
	st.shared.f32 	[%rd305+1496], %f6214;
	ld.shared.v2.f32 	{%f6215, %f6216}, [%rd305+1500];
	add.f32 	%f6219, %f1433, %f6215;
	st.shared.f32 	[%rd305+1500], %f6219;
	add.f32 	%f6220, %f1432, %f6216;
	st.shared.f32 	[%rd305+1504], %f6220;
	ld.shared.v2.f32 	{%f6221, %f6222}, [%rd305+1516];
	add.f32 	%f6225, %f1431, %f6222;
	add.f32 	%f6226, %f1430, %f6221;
	st.shared.v2.f32 	[%rd305+1516], {%f6226, %f6225};
	mov.u32 	%r2192, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1333, %rd325;atom.release.shared.exch.b32 %r2191, [%rd1333], %r2192;
	// end inline asm

$L__BB0_824:
	setp.eq.s64 	%p1020, %rd595, -112;
	@%p1020 bra 	$L__BB0_835;

	add.f32 	%f1435, %f1426, %f1385;
	add.f32 	%f1436, %f1427, %f1387;
	ld.shared.u32 	%r2193, [%rd305+132];
	and.b32  	%r2194, %r2193, %r2289;
	xor.b32  	%r2195, %r2193, %r2289;
	shr.u32 	%r2196, %r2195, 16;
	and.b32  	%r2197, %r2194, %r2196;
	setp.ne.s32 	%p1021, %r2197, 0;
	@%p1021 bra 	$L__BB0_829;

	mul.f32 	%f6227, %f1268, %f1295;
	add.s64 	%rd326, %rd1306, 168;
	mul.f32 	%f1437, %f1328, %f6227;
	mul.f32 	%f1438, %f1329, %f6227;
	add.f32 	%f6228, %f1327, %f1436;
	mul.f32 	%f1439, %f6228, %f6227;
	add.f32 	%f6229, %f1326, %f1435;
	mul.f32 	%f1440, %f6229, %f6227;
	mul.f32 	%f1441, %f4, %f6227;

$L__BB0_827:
	// begin inline asm
	cvta.to.shared.u64 %rd1341, %rd326;atom.acquire.shared.exch.b32 %r2198, [%rd1341], %r1;
	// end inline asm
	setp.ne.s32 	%p1022, %r2198, -1;
	@%p1022 bra 	$L__BB0_827;

	ld.shared.f32 	%f6230, [%rd305+88];
	add.f32 	%f6231, %f1441, %f6230;
	st.shared.f32 	[%rd305+88], %f6231;
	ld.shared.v2.f32 	{%f6232, %f6233}, [%rd305+92];
	add.f32 	%f6236, %f1440, %f6232;
	st.shared.f32 	[%rd305+92], %f6236;
	add.f32 	%f6237, %f1439, %f6233;
	st.shared.f32 	[%rd305+96], %f6237;
	ld.shared.v2.f32 	{%f6238, %f6239}, [%rd305+108];
	add.f32 	%f6242, %f1438, %f6239;
	add.f32 	%f6243, %f1437, %f6238;
	st.shared.v2.f32 	[%rd305+108], {%f6243, %f6242};
	mov.u32 	%r2201, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1343, %rd326;atom.release.shared.exch.b32 %r2200, [%rd1343], %r2201;
	// end inline asm

$L__BB0_829:
	setp.eq.s64 	%p1023, %rd595, -128;
	@%p1023 bra 	$L__BB0_835;

	add.s64 	%rd327, %rd304, 9;
	mul.f32 	%f6244, %f1268, %f1308;
	mul.f32 	%f1442, %f4, %f6244;
	add.f32 	%f6245, %f1426, %f1394;
	add.f32 	%f6246, %f1326, %f6245;
	add.f32 	%f6247, %f1427, %f1396;
	add.f32 	%f6248, %f1327, %f6247;
	mul.f32 	%f1443, %f6246, %f6244;
	mul.f32 	%f1444, %f6248, %f6244;
	mul.f32 	%f1445, %f1329, %f6244;
	mul.f32 	%f1446, %f1328, %f6244;
	ld.shared.u32 	%r2202, [%rd305+836];
	and.b32  	%r2203, %r2202, %r2289;
	xor.b32  	%r2204, %r2202, %r2289;
	shr.u32 	%r2205, %r2204, 16;
	and.b32  	%r2206, %r2203, %r2205;
	setp.ne.s32 	%p1024, %r2206, 0;
	@%p1024 bra 	$L__BB0_835;

	mul.lo.s64 	%rd1347, %rd327, 88;
	add.s64 	%rd1350, %rd586, %rd1347;
	add.s64 	%rd328, %rd1350, 80;

$L__BB0_832:
	// begin inline asm
	cvta.to.shared.u64 %rd1351, %rd328;atom.acquire.shared.exch.b32 %r2207, [%rd1351], %r1;
	// end inline asm
	setp.ne.s32 	%p1025, %r2207, -1;
	@%p1025 bra 	$L__BB0_832;

	ld.shared.f32 	%f6249, [%rd305+792];
	add.f32 	%f6250, %f1442, %f6249;
	st.shared.f32 	[%rd305+792], %f6250;
	ld.shared.v2.f32 	{%f6251, %f6252}, [%rd305+796];
	add.f32 	%f6255, %f1443, %f6251;
	st.shared.f32 	[%rd305+796], %f6255;
	add.f32 	%f6256, %f1444, %f6252;
	st.shared.f32 	[%rd305+800], %f6256;
	ld.shared.v2.f32 	{%f6257, %f6258}, [%rd305+812];
	add.f32 	%f6261, %f1445, %f6258;
	add.f32 	%f6262, %f1446, %f6257;
	st.shared.v2.f32 	[%rd305+812], {%f6262, %f6261};
	mov.u32 	%r2210, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1353, %rd328;atom.release.shared.exch.b32 %r2209, [%rd1353], %r2210;
	// end inline asm
	bra.uni 	$L__BB0_835;

$L__BB0_759:
	@%p201 bra 	$L__BB0_835;

	fma.rn.f32 	%f1330, %f1457, 0f40000000, %f1240;
	fma.rn.f32 	%f5937, %f1457, 0f40000000, %f1241;
	mul.f32 	%f1331, %f1322, %f1330;
	mul.f32 	%f1332, %f1324, %f5937;
	add.f32 	%f5938, %f1331, %f1332;
	mul.f32 	%f1333, %f1325, %f5937;
	add.f32 	%f5939, %f1326, %f5938;
	mul.f32 	%f1334, %f1281, %f1321;
	mul.f32 	%f1335, %f5939, %f1334;
	mul.f32 	%f1336, %f1329, %f1334;
	mul.lo.s64 	%rd1185, %rd304, 88;
	add.s64 	%rd1188, %rd586, %rd1185;
	add.s64 	%rd306, %rd1188, 1664;

$L__BB0_761:
	// begin inline asm
	cvta.to.shared.u64 %rd1189, %rd306;atom.acquire.shared.exch.b32 %r2094, [%rd1189], %r1;
	// end inline asm
	setp.ne.s32 	%p980, %r2094, -1;
	@%p980 bra 	$L__BB0_761;

	mul.f32 	%f1337, %f1323, %f1330;
	add.f32 	%f5940, %f1337, %f1333;
	add.f32 	%f5941, %f1327, %f5940;
	ld.shared.f32 	%f5942, [%rd305+1584];
	fma.rn.f32 	%f5943, %f4, %f1334, %f5942;
	st.shared.f32 	[%rd305+1584], %f5943;
	ld.shared.v2.f32 	{%f5944, %f5945}, [%rd305+1588];
	add.f32 	%f5948, %f1335, %f5944;
	st.shared.f32 	[%rd305+1588], %f5948;
	fma.rn.f32 	%f5949, %f5941, %f1334, %f5945;
	st.shared.f32 	[%rd305+1592], %f5949;
	ld.shared.v2.f32 	{%f5950, %f5951}, [%rd305+1604];
	fma.rn.f32 	%f5954, %f1328, %f1334, %f5950;
	add.f32 	%f5955, %f1336, %f5951;
	st.shared.v2.f32 	[%rd305+1604], {%f5954, %f5955};
	mov.u32 	%r2097, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1191, %rd306;atom.release.shared.exch.b32 %r2096, [%rd1191], %r2097;
	// end inline asm
	setp.eq.s64 	%p981, %rd595, -16;
	@%p981 bra 	$L__BB0_835;

	mul.f32 	%f1338, %f1457, 0f00000000;
	add.f32 	%f5956, %f1338, %f1241;
	mul.f32 	%f1339, %f1324, %f5956;
	add.f32 	%f5957, %f1331, %f1339;
	mul.f32 	%f1340, %f1325, %f5956;
	add.f32 	%f5958, %f1326, %f5957;
	mul.f32 	%f1341, %f1281, %f1295;
	mul.f32 	%f1342, %f5958, %f1341;
	mul.f32 	%f1343, %f1329, %f1341;
	add.s64 	%rd307, %rd1188, 256;

$L__BB0_764:
	// begin inline asm
	cvta.to.shared.u64 %rd1199, %rd307;atom.acquire.shared.exch.b32 %r2098, [%rd1199], %r1;
	// end inline asm
	setp.ne.s32 	%p982, %r2098, -1;
	@%p982 bra 	$L__BB0_764;

	add.f32 	%f5959, %f1337, %f1340;
	add.f32 	%f5960, %f1327, %f5959;
	ld.shared.f32 	%f5961, [%rd305+176];
	fma.rn.f32 	%f5962, %f4, %f1341, %f5961;
	st.shared.f32 	[%rd305+176], %f5962;
	ld.shared.v2.f32 	{%f5963, %f5964}, [%rd305+180];
	add.f32 	%f5967, %f1342, %f5963;
	st.shared.f32 	[%rd305+180], %f5967;
	fma.rn.f32 	%f5968, %f5960, %f1341, %f5964;
	st.shared.f32 	[%rd305+184], %f5968;
	ld.shared.v2.f32 	{%f5969, %f5970}, [%rd305+196];
	fma.rn.f32 	%f5973, %f1328, %f1341, %f5969;
	add.f32 	%f5974, %f1343, %f5970;
	st.shared.v2.f32 	[%rd305+196], {%f5973, %f5974};
	// begin inline asm
	cvta.to.shared.u64 %rd1201, %rd307;atom.release.shared.exch.b32 %r2100, [%rd1201], %r2097;
	// end inline asm
	setp.eq.s64 	%p983, %rd595, -32;
	@%p983 bra 	$L__BB0_835;

	add.f32 	%f5975, %f1457, %f1241;
	mul.f32 	%f1344, %f1324, %f5975;
	add.f32 	%f5976, %f1331, %f1344;
	mul.f32 	%f1345, %f1325, %f5975;
	add.f32 	%f5977, %f1326, %f5976;
	mul.f32 	%f1346, %f1281, %f1308;
	mul.f32 	%f1347, %f5977, %f1346;
	mul.f32 	%f1348, %f1329, %f1346;
	add.s64 	%rd308, %rd1188, 960;

$L__BB0_767:
	// begin inline asm
	cvta.to.shared.u64 %rd1209, %rd308;atom.acquire.shared.exch.b32 %r2102, [%rd1209], %r1;
	// end inline asm
	setp.ne.s32 	%p984, %r2102, -1;
	@%p984 bra 	$L__BB0_767;

	add.f32 	%f5978, %f1337, %f1345;
	add.f32 	%f5979, %f1327, %f5978;
	ld.shared.f32 	%f5980, [%rd305+880];
	fma.rn.f32 	%f5981, %f4, %f1346, %f5980;
	st.shared.f32 	[%rd305+880], %f5981;
	ld.shared.v2.f32 	{%f5982, %f5983}, [%rd305+884];
	add.f32 	%f5986, %f1347, %f5982;
	st.shared.f32 	[%rd305+884], %f5986;
	fma.rn.f32 	%f5987, %f5979, %f1346, %f5983;
	st.shared.f32 	[%rd305+888], %f5987;
	ld.shared.v2.f32 	{%f5988, %f5989}, [%rd305+900];
	fma.rn.f32 	%f5992, %f1328, %f1346, %f5988;
	add.f32 	%f5993, %f1348, %f5989;
	st.shared.v2.f32 	[%rd305+900], {%f5992, %f5993};
	// begin inline asm
	cvta.to.shared.u64 %rd1211, %rd308;atom.release.shared.exch.b32 %r2104, [%rd1211], %r2097;
	// end inline asm
	setp.eq.s64 	%p985, %rd595, -48;
	@%p985 bra 	$L__BB0_835;

	add.f32 	%f1349, %f1338, %f1240;
	mul.f32 	%f1350, %f1322, %f1349;
	add.f32 	%f5994, %f1350, %f1332;
	add.f32 	%f5995, %f1326, %f5994;
	mul.f32 	%f1351, %f1255, %f1321;
	mul.f32 	%f1352, %f5995, %f1351;
	mul.f32 	%f1353, %f1329, %f1351;
	add.s64 	%rd309, %rd1188, 1488;

$L__BB0_770:
	// begin inline asm
	cvta.to.shared.u64 %rd1219, %rd309;atom.acquire.shared.exch.b32 %r2106, [%rd1219], %r1;
	// end inline asm
	setp.ne.s32 	%p986, %r2106, -1;
	@%p986 bra 	$L__BB0_770;

	mul.f32 	%f1354, %f1323, %f1349;
	add.f32 	%f5996, %f1354, %f1333;
	add.f32 	%f5997, %f1327, %f5996;
	ld.shared.f32 	%f5998, [%rd305+1408];
	fma.rn.f32 	%f5999, %f4, %f1351, %f5998;
	st.shared.f32 	[%rd305+1408], %f5999;
	ld.shared.v2.f32 	{%f6000, %f6001}, [%rd305+1412];
	add.f32 	%f6004, %f1352, %f6000;
	st.shared.f32 	[%rd305+1412], %f6004;
	fma.rn.f32 	%f6005, %f5997, %f1351, %f6001;
	st.shared.f32 	[%rd305+1416], %f6005;
	ld.shared.v2.f32 	{%f6006, %f6007}, [%rd305+1428];
	fma.rn.f32 	%f6010, %f1328, %f1351, %f6006;
	add.f32 	%f6011, %f1353, %f6007;
	st.shared.v2.f32 	[%rd305+1428], {%f6010, %f6011};
	// begin inline asm
	cvta.to.shared.u64 %rd1221, %rd309;atom.release.shared.exch.b32 %r2108, [%rd1221], %r2097;
	// end inline asm
	setp.eq.s64 	%p987, %rd595, -64;
	@%p987 bra 	$L__BB0_835;

	mul.f32 	%f1355, %f1255, %f1295;
	setp.eq.s64 	%p988, %rd1188, 0;
	@%p988 bra 	$L__BB0_835;

	add.f32 	%f6012, %f1350, %f1339;
	add.f32 	%f6013, %f1326, %f6012;
	mul.f32 	%f1356, %f6013, %f1355;
	mul.f32 	%f1357, %f1329, %f1355;
	add.s64 	%rd310, %rd1188, 80;

$L__BB0_774:
	// begin inline asm
	cvta.to.shared.u64 %rd1233, %rd310;atom.acquire.shared.exch.b32 %r2110, [%rd1233], %r1;
	// end inline asm
	setp.ne.s32 	%p989, %r2110, -1;
	@%p989 bra 	$L__BB0_774;

	add.f32 	%f6014, %f1354, %f1340;
	add.f32 	%f6015, %f1327, %f6014;
	ld.shared.f32 	%f6016, [%rd305];
	fma.rn.f32 	%f6017, %f4, %f1355, %f6016;
	st.shared.f32 	[%rd305], %f6017;
	ld.shared.v2.f32 	{%f6018, %f6019}, [%rd305+4];
	add.f32 	%f6022, %f1356, %f6018;
	st.shared.f32 	[%rd305+4], %f6022;
	fma.rn.f32 	%f6023, %f6015, %f1355, %f6019;
	st.shared.f32 	[%rd305+8], %f6023;
	ld.shared.v2.f32 	{%f6024, %f6025}, [%rd305+20];
	fma.rn.f32 	%f6028, %f1328, %f1355, %f6024;
	add.f32 	%f6029, %f1357, %f6025;
	st.shared.v2.f32 	[%rd305+20], {%f6028, %f6029};
	// begin inline asm
	cvta.to.shared.u64 %rd1235, %rd310;atom.release.shared.exch.b32 %r2112, [%rd1235], %r2097;
	// end inline asm
	setp.eq.s64 	%p990, %rd595, -80;
	@%p990 bra 	$L__BB0_835;

	add.f32 	%f6030, %f1350, %f1344;
	add.f32 	%f6031, %f1326, %f6030;
	mul.f32 	%f1358, %f1255, %f1308;
	mul.f32 	%f1359, %f6031, %f1358;
	mul.f32 	%f1360, %f1329, %f1358;
	add.s64 	%rd311, %rd310, 704;

$L__BB0_777:
	// begin inline asm
	cvta.to.shared.u64 %rd1239, %rd311;atom.acquire.shared.exch.b32 %r2114, [%rd1239], %r1;
	// end inline asm
	setp.ne.s32 	%p991, %r2114, -1;
	@%p991 bra 	$L__BB0_777;

	add.f32 	%f6032, %f1354, %f1345;
	add.f32 	%f6033, %f1327, %f6032;
	ld.shared.f32 	%f6034, [%rd305+704];
	fma.rn.f32 	%f6035, %f4, %f1358, %f6034;
	st.shared.f32 	[%rd305+704], %f6035;
	ld.shared.v2.f32 	{%f6036, %f6037}, [%rd305+708];
	add.f32 	%f6040, %f1359, %f6036;
	st.shared.f32 	[%rd305+708], %f6040;
	fma.rn.f32 	%f6041, %f6033, %f1358, %f6037;
	st.shared.f32 	[%rd305+712], %f6041;
	ld.shared.v2.f32 	{%f6042, %f6043}, [%rd305+724];
	fma.rn.f32 	%f6046, %f1328, %f1358, %f6042;
	add.f32 	%f6047, %f1360, %f6043;
	st.shared.v2.f32 	[%rd305+724], {%f6046, %f6047};
	// begin inline asm
	cvta.to.shared.u64 %rd1241, %rd311;atom.release.shared.exch.b32 %r2116, [%rd1241], %r2097;
	// end inline asm
	setp.eq.s64 	%p992, %rd595, -96;
	@%p992 bra 	$L__BB0_835;

	add.f32 	%f1361, %f1457, %f1240;
	mul.f32 	%f1362, %f1322, %f1361;
	add.f32 	%f6048, %f1362, %f1332;
	add.f32 	%f6049, %f1326, %f6048;
	mul.f32 	%f1363, %f1268, %f1321;
	mul.f32 	%f1364, %f6049, %f1363;
	mul.f32 	%f1365, %f1329, %f1363;
	add.s64 	%rd312, %rd310, 1496;

$L__BB0_780:
	// begin inline asm
	cvta.to.shared.u64 %rd1245, %rd312;atom.acquire.shared.exch.b32 %r2118, [%rd1245], %r1;
	// end inline asm
	setp.ne.s32 	%p993, %r2118, -1;
	@%p993 bra 	$L__BB0_780;

	mul.f32 	%f1366, %f1323, %f1361;
	add.f32 	%f6050, %f1366, %f1333;
	add.f32 	%f6051, %f1327, %f6050;
	ld.shared.f32 	%f6052, [%rd305+1496];
	fma.rn.f32 	%f6053, %f4, %f1363, %f6052;
	st.shared.f32 	[%rd305+1496], %f6053;
	ld.shared.v2.f32 	{%f6054, %f6055}, [%rd305+1500];
	add.f32 	%f6058, %f1364, %f6054;
	st.shared.f32 	[%rd305+1500], %f6058;
	fma.rn.f32 	%f6059, %f6051, %f1363, %f6055;
	st.shared.f32 	[%rd305+1504], %f6059;
	ld.shared.v2.f32 	{%f6060, %f6061}, [%rd305+1516];
	fma.rn.f32 	%f6064, %f1328, %f1363, %f6060;
	add.f32 	%f6065, %f1365, %f6061;
	st.shared.v2.f32 	[%rd305+1516], {%f6064, %f6065};
	// begin inline asm
	cvta.to.shared.u64 %rd1247, %rd312;atom.release.shared.exch.b32 %r2120, [%rd1247], %r2097;
	// end inline asm
	setp.eq.s64 	%p994, %rd595, -112;
	@%p994 bra 	$L__BB0_835;

	add.f32 	%f6066, %f1362, %f1339;
	add.f32 	%f6067, %f1326, %f6066;
	mul.f32 	%f1367, %f1268, %f1295;
	mul.f32 	%f1368, %f6067, %f1367;
	mul.f32 	%f1369, %f1329, %f1367;
	add.s64 	%rd313, %rd310, 88;

$L__BB0_783:
	// begin inline asm
	cvta.to.shared.u64 %rd1251, %rd313;atom.acquire.shared.exch.b32 %r2122, [%rd1251], %r1;
	// end inline asm
	setp.ne.s32 	%p995, %r2122, -1;
	@%p995 bra 	$L__BB0_783;

	add.f32 	%f6068, %f1366, %f1340;
	add.f32 	%f6069, %f1327, %f6068;
	ld.shared.f32 	%f6070, [%rd305+88];
	fma.rn.f32 	%f6071, %f4, %f1367, %f6070;
	st.shared.f32 	[%rd305+88], %f6071;
	ld.shared.v2.f32 	{%f6072, %f6073}, [%rd305+92];
	add.f32 	%f6076, %f1368, %f6072;
	st.shared.f32 	[%rd305+92], %f6076;
	fma.rn.f32 	%f6077, %f6069, %f1367, %f6073;
	st.shared.f32 	[%rd305+96], %f6077;
	ld.shared.v2.f32 	{%f6078, %f6079}, [%rd305+108];
	fma.rn.f32 	%f6082, %f1328, %f1367, %f6078;
	add.f32 	%f6083, %f1369, %f6079;
	st.shared.v2.f32 	[%rd305+108], {%f6082, %f6083};
	// begin inline asm
	cvta.to.shared.u64 %rd1253, %rd313;atom.release.shared.exch.b32 %r2124, [%rd1253], %r2097;
	// end inline asm
	setp.eq.s64 	%p996, %rd595, -128;
	@%p996 bra 	$L__BB0_835;

	add.f32 	%f6084, %f1362, %f1344;
	add.f32 	%f6085, %f1326, %f6084;
	mul.f32 	%f1370, %f1268, %f1308;
	mul.f32 	%f1371, %f6085, %f1370;
	mul.f32 	%f1372, %f1329, %f1370;
	add.s64 	%rd314, %rd310, 792;

$L__BB0_786:
	// begin inline asm
	cvta.to.shared.u64 %rd1257, %rd314;atom.acquire.shared.exch.b32 %r2126, [%rd1257], %r1;
	// end inline asm
	setp.ne.s32 	%p997, %r2126, -1;
	@%p997 bra 	$L__BB0_786;

	add.f32 	%f6086, %f1366, %f1345;
	add.f32 	%f6087, %f1327, %f6086;
	ld.shared.f32 	%f6088, [%rd305+792];
	fma.rn.f32 	%f6089, %f4, %f1370, %f6088;
	st.shared.f32 	[%rd305+792], %f6089;
	ld.shared.v2.f32 	{%f6090, %f6091}, [%rd305+796];
	add.f32 	%f6094, %f1371, %f6090;
	st.shared.f32 	[%rd305+796], %f6094;
	fma.rn.f32 	%f6095, %f6087, %f1370, %f6091;
	st.shared.f32 	[%rd305+800], %f6095;
	ld.shared.v2.f32 	{%f6096, %f6097}, [%rd305+812];
	fma.rn.f32 	%f6100, %f1328, %f1370, %f6096;
	add.f32 	%f6101, %f1372, %f6097;
	st.shared.v2.f32 	[%rd305+812], {%f6100, %f6101};
	// begin inline asm
	cvta.to.shared.u64 %rd1259, %rd314;atom.release.shared.exch.b32 %r2128, [%rd1259], %r2097;
	// end inline asm
	bra.uni 	$L__BB0_835;

$L__BB0_397:
	setp.neu.f32 	%p509, %f645, 0f7F800000;
	@%p509 bra 	$L__BB0_400;

	selp.f32 	%f6464, 0fFF800000, 0f7F800000, %p9;

$L__BB0_400:
	selp.f32 	%f3437, 0f3F800000, %f6464, %p483;
	div.rn.f32 	%f3438, %f3437, %f642;
	mul.f32 	%f3439, %f686, %f3438;
	div.rn.f32 	%f3440, %f659, %f670;
	div.rn.f32 	%f3441, %f660, %f670;
	fma.rn.f32 	%f3442, %f3440, %f3439, %f658;
	fma.rn.f32 	%f3443, %f3441, %f3439, %f658;
	sqrt.rn.f32 	%f3444, %f3442;
	sqrt.rn.f32 	%f3445, %f3443;
	mov.b64 	{%r1293, %r1294}, %rd185;
	mov.b64 	{%r1295, %r1296}, %rd184;
	mov.b32 	%f3446, %r1295;
	mul.f32 	%f3447, %f3446, %f3444;
	mov.b32 	%f3448, %r1296;
	mul.f32 	%f3449, %f3448, %f3444;
	mov.b32 	%f3450, %r1293;
	mul.f32 	%f3451, %f3450, %f3445;
	mov.b32 	%f3452, %r1294;
	mul.f32 	%f3453, %f3452, %f3445;
	mov.b64 	{%r1297, %r1298}, %rd187;
	mov.b64 	{%r1299, %r1300}, %rd186;
	mov.b32 	%f3454, %r1299;
	mov.b32 	%f3455, %r1300;
	mul.f32 	%f3456, %f3455, %f3451;
	mul.f32 	%f3457, %f3455, %f3453;
	mov.b32 	%f3458, %r1297;
	mov.b32 	%f3459, %r1298;
	mul.f32 	%f3460, %f3459, %f3451;
	mul.f32 	%f3461, %f3459, %f3453;
	fma.rn.f32 	%f3462, %f3454, %f3449, %f3457;
	mov.b32 	%r1301, %f3462;
	fma.rn.f32 	%f3463, %f3454, %f3447, %f3456;
	mov.b32 	%r1302, %f3463;
	fma.rn.f32 	%f3464, %f3458, %f3449, %f3461;
	mov.b32 	%r1303, %f3464;
	fma.rn.f32 	%f3465, %f3458, %f3447, %f3460;
	mov.b32 	%r1304, %f3465;
	mov.b64 	%rd1614, {%r1304, %r1303};
	mov.b64 	%rd1613, {%r1302, %r1301};

$L__BB0_435:
	mov.b64 	{%r1365, %r1366}, %rd1614;
	mov.b64 	{%r1367, %r1368}, %rd1613;
	mov.b32 	%f6595, %r1368;
	mov.b32 	%f6594, %r1365;
	st.local.v2.u64 	[%rd574], {%rd1613, %rd1614};
	st.f32 	[%rd173], %f6475;
	bra.uni 	$L__BB0_491;

$L__BB0_106:
	trap;

$L__BB0_108:
	trap;

$L__BB0_860:
	trap;

$L__BB0_859:
	trap;

$L__BB0_341:
	trap;

$L__BB0_861:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .align 8 .b8 grid_update_param_2[40],
	.param .align 4 .b8 grid_update_param_3[8],
	.param .u8 grid_update_param_4
)
{
	.local .align 16 .b8 	__local_depot1[736];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<352>;
	.reg .b16 	%rs<131>;
	.reg .f32 	%f<737>;
	.reg .b32 	%r<675>;
	.reg .b64 	%rd<1564>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f189, [grid_update_param_0];
	ld.param.v2.u32 	{%r182, %r183}, [grid_update_param_2+8];
	ld.param.u8 	%r184, [grid_update_param_4];
	ld.param.u8 	%r185, [grid_update_param_4+1];
	prmt.b32 	%r186, %r185, %r184, 30212;
	and.b32  	%r187, %r186, 1;
	setp.eq.b32 	%p13, %r187, 1;
	ld.param.f32 	%f192, [grid_update_param_3+4];
	ld.param.f32 	%f191, [grid_update_param_3];
	ld.param.u64 	%rd63, [grid_update_param_2];
	ld.param.u64 	%rd620, [grid_update_param_1+64];
	ld.param.u64 	%rd615, [grid_update_param_1+16];
	ld.param.u64 	%rd614, [grid_update_param_1+8];
	ld.param.f32 	%f190, [grid_update_param_1];
	add.u64 	%rd1, %SPL, 16;
	add.u64 	%rd2, %SPL, 16;
	add.u64 	%rd3, %SPL, 208;
	add.u64 	%rd6, %SPL, 0;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 0;
	add.u64 	%rd10, %SPL, 0;
	add.u64 	%rd11, %SPL, 0;
	add.u64 	%rd12, %SPL, 16;
	add.u64 	%rd13, %SPL, 160;
	add.u64 	%rd14, %SPL, 176;
	add.u64 	%rd15, %SPL, 208;
	add.u64 	%rd16, %SPL, 728;
	cvta.to.global.u64 	%rd1371, %rd63;
	mov.u32 	%r188, %tid.y;
	mov.u32 	%r189, %tid.x;
	mov.u32 	%r190, %ctaid.x;
	cvt.u64.u32 	%rd19, %r190;
	mul.wide.u32 	%rd641, %r190, 16;
	cvt.u64.u32 	%rd20, %r189;
	add.s64 	%rd642, %rd20, %rd641;
	cvt.u64.u32 	%rd21, %r188;
	mul.wide.u32 	%rd643, %r188, 4;
	add.s64 	%rd22, %rd642, %rd643;
	setp.le.u64 	%p14, %rd620, %rd22;
	@%p14 bra 	$L__BB1_261;

	cvta.to.global.u64 	%rd644, %rd615;
	mul.lo.s64 	%rd645, %rd19, 24;
	add.s64 	%rd646, %rd644, %rd645;
	ld.global.u64 	%rd23, [%rd646];
	mul.lo.s64 	%rd647, %rd22, 72;
	cvta.to.global.u64 	%rd648, %rd614;
	add.s64 	%rd24, %rd648, %rd647;
	@%p13 bra 	$L__BB1_260;
	bra.uni 	$L__BB1_2;

$L__BB1_260:
	ld.global.f32 	%f640, [%rd24];
	mul.f32 	%f641, %f191, %f640;
	mul.f32 	%f642, %f192, %f640;
	ld.global.u32 	%rd1268, [%rd24+4];
	ld.global.u32 	%rd1269, [%rd24+8];
	bfi.b64 	%rd1270, %rd1269, %rd1268, 32, 32;
	cvt.u32.u64 	%r549, %rd1270;
	shr.u64 	%rd1271, %rd1270, 32;
	cvt.u32.u64 	%r550, %rd1271;
	mov.b32 	%f643, %r549;
	fma.rn.f32 	%f644, %f641, %f189, %f643;
	mov.b32 	%f645, %r550;
	fma.rn.f32 	%f646, %f642, %f189, %f645;
	setp.eq.f32 	%p339, %f640, 0f00000000;
	rcp.rn.f32 	%f647, %f640;
	selp.f32 	%f648, 0f00000000, %f647, %p339;
	mul.f32 	%f649, %f648, %f644;
	mul.f32 	%f650, %f648, %f646;
	st.global.f32 	[%rd24+4], %f649;
	st.global.f32 	[%rd24+8], %f650;
	ld.global.f32 	%f651, [%rd24+16];
	setp.eq.f32 	%p340, %f651, 0f00000000;
	rcp.rn.f32 	%f652, %f651;
	selp.f32 	%f653, 0f00000000, %f652, %p340;
	ld.global.f32 	%f654, [%rd24+12];
	mul.f32 	%f655, %f654, %f653;
	st.global.f32 	[%rd24+12], %f655;
	bra.uni 	$L__BB1_261;

$L__BB1_2:
	shl.b64 	%rd649, %rd23, 2;
	and.b64  	%rd650, %rd649, 17179869180;
	add.s64 	%rd651, %rd20, %rd650;
	add.s64 	%rd652, %rd651, -8589934592;
	cvt.rn.f32.s64 	%f193, %rd652;
	mul.f32 	%f4, %f190, %f193;
	shr.u64 	%rd653, %rd23, 30;
	and.b64  	%rd654, %rd653, 17179869180;
	add.s64 	%rd655, %rd21, %rd654;
	add.s64 	%rd656, %rd655, -8589934592;
	cvt.rn.f32.s64 	%f194, %rd656;
	mul.f32 	%f5, %f190, %f194;
	ld.global.f32 	%f195, [%rd24];
	mul.f32 	%f196, %f191, %f195;
	mul.f32 	%f197, %f192, %f195;
	ld.global.u32 	%rd657, [%rd24+4];
	ld.global.u32 	%rd658, [%rd24+8];
	bfi.b64 	%rd659, %rd658, %rd657, 32, 32;
	cvt.u32.u64 	%r191, %rd659;
	shr.u64 	%rd660, %rd659, 32;
	cvt.u32.u64 	%r192, %rd660;
	mov.b32 	%f198, %r191;
	fma.rn.f32 	%f199, %f196, %f189, %f198;
	mov.b32 	%f200, %r192;
	fma.rn.f32 	%f201, %f197, %f189, %f200;
	setp.eq.f32 	%p15, %f195, 0f00000000;
	rcp.rn.f32 	%f202, %f195;
	selp.f32 	%f203, 0f00000000, %f202, %p15;
	mul.f32 	%f6, %f203, %f199;
	mul.f32 	%f7, %f203, %f201;
	ld.global.u64 	%rd1560, [%rd24+24];
	setp.ne.s64 	%p16, %rd1560, 0;
	@%p16 bra 	$L__BB1_243;

	cvt.u64.u32 	%rd60, %r182;
	add.f32 	%f8, %f190, %f190;
	add.s64 	%rd28, %rd6, 8;
	add.s64 	%rd29, %rd7, 8;
	add.s64 	%rd30, %rd8, 8;
	add.s64 	%rd31, %rd9, 8;
	add.s64 	%rd32, %rd10, 8;
	add.s64 	%rd33, %rd11, 8;
	add.s64 	%rd34, %rd16, 8;
	mov.u64 	%rd1374, 0;
	add.s64 	%rd36, %rd3, 4;
	add.s64 	%rd39, %rd3, 44;
	add.s64 	%rd41, %rd1, 8;
	mov.u16 	%rs30, 2;
	mov.pred 	%p313, 0;
	mov.pred 	%p312, -1;
	mov.u16 	%rs1, %rs30;
	bra.uni 	$L__BB1_4;

$L__BB1_240:
	add.s64 	%rd1374, %rd59, 1;
	add.s64 	%rd1371, %rd56, 280;
	and.b16  	%rs1, %rs28, 1;
	mov.b32 	%r537, %f178;
	cvt.u64.u32 	%rd1241, %r537;
	mov.b32 	%r538, %f177;
	cvt.u64.u32 	%rd1242, %r538;
	bfi.b64 	%rd51, %rd1241, %rd1242, 32, 32;
	mov.u64 	%rd50, %rd59;

$L__BB1_4:
	and.b16  	%rs31, %rs1, 255;
	setp.eq.s16 	%p17, %rs31, 2;
	selp.f32 	%f10, 0f7F7FFFFF, %f717, %p17;

$L__BB1_6:
	mov.u64 	%rd59, %rd1374;
	mov.u64 	%rd56, %rd1371;
	setp.eq.s64 	%p18, %rd60, 0;
	@%p18 bra 	$L__BB1_241;

	add.s64 	%rd60, %rd60, -1;
	setp.eq.s64 	%p19, %rd63, 0;
	@%p19 bra 	$L__BB1_241;

	add.s64 	%rd1374, %rd59, 1;
	add.s64 	%rd1371, %rd56, 280;
	add.s64 	%rd63, %rd63, 280;
	ld.global.u32 	%r193, [%rd56+272];
	setp.eq.s32 	%p20, %r193, 4;
	@%p20 bra 	$L__BB1_6;

	ld.global.u16 	%rs33, [%rd56];
	setp.gt.s16 	%p21, %rs33, 1;
	@%p21 bra 	$L__BB1_12;

	setp.eq.s16 	%p24, %rs33, 0;
	@%p24 bra 	$L__BB1_220;

	setp.eq.s16 	%p25, %rs33, 1;
	mov.u16 	%rs130, %rs30;
	@%p25 bra 	$L__BB1_182;
	bra.uni 	$L__BB1_238;

$L__BB1_182:
	ld.global.f32 	%f118, [%rd56+256];
	sub.f32 	%f495, %f4, %f118;
	ld.global.f32 	%f119, [%rd56+260];
	sub.f32 	%f496, %f5, %f119;
	ld.global.f32 	%f497, [%rd56+252];
	ld.global.f32 	%f120, [%rd56+248];
	mul.f32 	%f498, %f496, %f497;
	fma.rn.f32 	%f121, %f495, %f120, %f498;
	mul.f32 	%f499, %f495, %f497;
	mul.f32 	%f500, %f496, %f120;
	sub.f32 	%f122, %f500, %f499;
	mov.b32 	%r142, %f121;
	mov.b32 	%r143, %f122;
	ld.global.u64 	%rd552, [%rd56+56];
	ld.global.u64 	%rd551, [%rd56+48];
	sub.f32 	%f501, %f121, %f8;
	sub.f32 	%f502, %f122, %f8;
	mov.b32 	%r465, %f501;
	mov.b32 	%r466, %f502;
	cvt.u64.u32 	%rd1167, %r466;
	cvt.u64.u32 	%rd1168, %r465;
	add.f32 	%f503, %f8, %f121;
	add.f32 	%f504, %f8, %f122;
	mov.b32 	%r467, %f503;
	mov.b32 	%r468, %f504;
	cvt.u64.u32 	%rd1169, %r468;
	cvt.u64.u32 	%rd1170, %r467;
	bfi.b64 	%rd1171, %rd1167, %rd1168, 32, 32;
	mov.b64 	{%r469, %r470}, %rd1171;
	bfi.b64 	%rd1172, %rd1169, %rd1170, 32, 32;
	mov.b64 	{%r471, %r472}, %rd1172;
	mov.u16 	%rs130, 2;
	st.local.u8 	[%rd15+8], %rs130;
	mov.b32 	%f126, %r472;
	mov.b32 	%f124, %r470;
	mov.b32 	%f125, %r471;
	mov.b32 	%f123, %r469;
	ld.global.v2.f32 	{%f505, %f506}, [%rd56+40];
	div.rn.f32 	%f129, %f123, %f505;
	div.rn.f32 	%f130, %f125, %f505;
	ld.global.u64 	%rd554, [%rd56+16];
	cvt.rn.f32.u64 	%f507, %rd554;
	add.f32 	%f508, %f507, 0fBF800000;
	rcp.rn.f32 	%f131, %f508;
	setp.lt.f32 	%p243, %f130, 0fBF000000;
	setp.gt.f32 	%p244, %f129, 0f3F000000;
	or.pred  	%p245, %p244, %p243;
	@%p245 bra 	$L__BB1_214;

	add.f32 	%f509, %f129, 0f3F000000;
	div.rn.f32 	%f510, %f509, %f131;
	cvt.rmi.f32.f32 	%f511, %f510;
	add.s64 	%rd1173, %rd554, -2;
	cvt.rn.f32.u64 	%f512, %rd1173;
	setp.gt.f32 	%p246, %f511, 0f00000000;
	setp.lt.f32 	%p247, %f511, %f512;
	selp.f32 	%f513, %f511, %f512, %p247;
	selp.f32 	%f514, %f513, 0f00000000, %p246;
	setp.gt.f32 	%p248, %f514, 0f5F7FFFFF;
	max.f32 	%f515, %f514, 0f00000000;
	cvt.rzi.u64.f32 	%rd1174, %f515;
	selp.b64 	%rd560, -1, %rd1174, %p248;
	add.f32 	%f516, %f130, 0f3F000000;
	div.rn.f32 	%f517, %f516, %f131;
	cvt.rpi.f32.f32 	%f518, %f517;
	add.s64 	%rd1175, %rd554, -1;
	cvt.rn.f32.u64 	%f519, %rd1175;
	setp.gt.f32 	%p249, %f518, 0f00000000;
	setp.lt.f32 	%p250, %f518, %f519;
	selp.f32 	%f520, %f518, %f519, %p250;
	selp.f32 	%f521, %f520, 0f00000000, %p249;
	setp.gt.f32 	%p251, %f521, 0f5F7FFFFF;
	max.f32 	%f522, %f521, 0f00000000;
	cvt.rzi.u64.f32 	%rd1176, %f522;
	selp.b64 	%rd556, -1, %rd1176, %p251;
	setp.ge.u64 	%p252, %rd560, %rd556;
	@%p252 bra 	$L__BB1_214;

	div.rn.f32 	%f132, %f124, %f506;
	div.rn.f32 	%f133, %f126, %f506;
	ld.global.u64 	%rd557, [%rd56+32];
	ld.global.u64 	%rd558, [%rd56+24];
	ld.global.u64 	%rd559, [%rd56+8];
	ld.local.v4.u32 	{%r669, %r670, %r671, %r478}, [%rd15];
	mov.f32 	%f733, 0f7F7FFFFF;

$L__BB1_185:
	setp.gt.u64 	%p253, %rd557, %rd560;
	@%p253 bra 	$L__BB1_187;
	bra.uni 	$L__BB1_186;

$L__BB1_187:
	add.s64 	%rd1177, %rd558, %rd560;
	ld.u8 	%rs102, [%rd1177];
	setp.eq.s16 	%p254, %rs102, 0;
	@%p254 bra 	$L__BB1_212;

	cvt.rn.f32.u64 	%f524, %rd560;
	fma.rn.f32 	%f137, %f131, %f524, 0fBF000000;
	setp.gt.u64 	%p255, %rd554, %rd560;
	@%p255 bra 	$L__BB1_190;
	bra.uni 	$L__BB1_189;

$L__BB1_190:
	shl.b64 	%rd1178, %rd560, 2;
	add.s64 	%rd561, %rd559, %rd1178;
	ld.f32 	%f138, [%rd561];
	add.s64 	%rd1179, %rd560, 1;
	setp.gt.u64 	%p256, %rd554, %rd1179;
	@%p256 bra 	$L__BB1_192;
	bra.uni 	$L__BB1_191;

$L__BB1_192:
	ld.f32 	%f139, [%rd561+4];
	setp.gt.f32 	%p257, %f139, %f133;
	setp.gt.f32 	%p258, %f138, %f133;
	and.pred  	%p259, %p258, %p257;
	@%p259 bra 	$L__BB1_212;

	setp.lt.f32 	%p260, %f138, %f132;
	setp.lt.f32 	%p261, %f139, %f132;
	and.pred  	%p262, %p260, %p261;
	@%p262 bra 	$L__BB1_212;

	cvt.rn.f32.u64 	%f711, %rd560;
	fma.rn.f32 	%f710, %f131, %f711, 0fBF000000;
	mul.f32 	%f525, %f505, %f710;
	mov.b32 	%r479, %f525;
	mul.f32 	%f142, %f506, %f138;
	mov.b32 	%r480, %f142;
	cvt.u64.u32 	%rd1180, %r480;
	cvt.u64.u32 	%rd1181, %r479;
	add.f32 	%f526, %f131, %f710;
	mul.f32 	%f140, %f505, %f526;
	mov.b32 	%r667, %f140;
	mul.f32 	%f527, %f506, %f139;
	mov.b32 	%r481, %f527;
	cvt.u64.u32 	%rd1182, %r481;
	cvt.u64.u32 	%rd1183, %r667;
	bfi.b64 	%rd1184, %rd1182, %rd1183, 32, 32;
	bfi.b64 	%rd1185, %rd1180, %rd1181, 32, 32;
	cvt.u32.u64 	%r151, %rd1185;
	mov.b32 	%f141, %r151;
	sub.f32 	%f143, %f140, %f141;
	sub.f32 	%f144, %f527, %f142;
	sub.f32 	%f528, %f121, %f141;
	sub.f32 	%f529, %f122, %f142;
	mul.f32 	%f530, %f144, %f529;
	fma.rn.f32 	%f145, %f143, %f528, %f530;
	mul.f32 	%f531, %f144, %f144;
	fma.rn.f32 	%f532, %f143, %f143, %f531;
	add.f32 	%f146, %f532, 0f00000000;
	setp.gtu.f32 	%p263, %f145, 0f00000000;
	mov.b64 	{%r482, %r668}, %rd1185;
	mov.b64 	{%r483, %r153}, %rd1184;
	@%p263 bra 	$L__BB1_196;
	bra.uni 	$L__BB1_195;

$L__BB1_196:
	setp.ltu.f32 	%p264, %f145, %f146;
	@%p264 bra 	$L__BB1_198;
	bra.uni 	$L__BB1_197;

$L__BB1_198:
	setp.eq.f32 	%p265, %f146, 0f00000000;
	@%p265 bra 	$L__BB1_211;

	cvt.u32.u64 	%r602, %rd1185;
	mov.b32 	%f716, %r602;
	div.rn.f32 	%f533, %f145, %f146;
	fma.rn.f32 	%f731, %f143, %f533, %f716;
	mov.b32 	%r667, %f731;
	fma.rn.f32 	%f732, %f144, %f533, %f142;
	mov.b32 	%r668, %f732;
	bra.uni 	$L__BB1_200;

$L__BB1_195:
	cvt.u32.u64 	%r667, %rd1185;
	mov.b32 	%f731, %r667;
	mov.b32 	%f732, %r668;
	bra.uni 	$L__BB1_200;

$L__BB1_197:
	cvt.rn.f32.u64 	%f715, %rd560;
	add.f32 	%f714, %f131, %f710;
	mul.f32 	%f731, %f505, %f714;
	mov.b32 	%f732, %r153;
	mov.u32 	%r668, %r153;

$L__BB1_200:
	setp.eq.f32 	%p266, %f121, %f731;
	@%p266 bra 	$L__BB1_204;
	bra.uni 	$L__BB1_201;

$L__BB1_204:
	setp.eq.f32 	%p276, %f732, %f122;
	mov.pred 	%p349, %p312;
	@%p276 bra 	$L__BB1_208;

	and.b32  	%r601, %r143, 2147483647;
	mov.b32 	%f712, %r601;
	setp.eq.f32 	%p278, %f712, 0f7F800000;
	and.b32  	%r485, %r668, 2147483647;
	mov.b32 	%f540, %r485;
	setp.eq.f32 	%p279, %f540, 0f7F800000;
	or.pred  	%p280, %p278, %p279;
	mov.pred 	%p349, %p313;
	@%p280 bra 	$L__BB1_208;

	sub.f32 	%f541, %f732, %f122;
	abs.f32 	%f154, %f541;
	setp.le.f32 	%p282, %f154, 0f34000000;
	mov.pred 	%p349, %p312;
	@%p282 bra 	$L__BB1_208;

	abs.f32 	%f542, %f732;
	abs.f32 	%f543, %f122;
	setp.gt.f32 	%p283, %f543, %f542;
	selp.f32 	%f544, %f543, %f542, %p283;
	mul.f32 	%f545, %f544, 0f34000000;
	setp.le.f32 	%p349, %f154, %f545;
	bra.uni 	$L__BB1_208;

$L__BB1_201:
	and.b32  	%r600, %r142, 2147483647;
	mov.b32 	%f709, %r600;
	setp.eq.f32 	%p268, %f709, 0f7F800000;
	and.b32  	%r484, %r667, 2147483647;
	mov.b32 	%f534, %r484;
	setp.eq.f32 	%p269, %f534, 0f7F800000;
	or.pred  	%p270, %p268, %p269;
	mov.pred 	%p349, %p313;
	@%p270 bra 	$L__BB1_208;

	sub.f32 	%f535, %f731, %f121;
	abs.f32 	%f153, %f535;
	setp.le.f32 	%p271, %f153, 0f34000000;
	@%p271 bra 	$L__BB1_204;

	abs.f32 	%f536, %f731;
	abs.f32 	%f537, %f121;
	setp.gt.f32 	%p273, %f537, %f536;
	selp.f32 	%f538, %f537, %f536, %p273;
	mul.f32 	%f539, %f538, 0f34000000;
	setp.gtu.f32 	%p274, %f153, %f539;
	mov.pred 	%p349, %p313;
	@%p274 bra 	$L__BB1_208;
	bra.uni 	$L__BB1_204;

$L__BB1_208:
	cvt.u64.u32 	%rd1186, %r668;
	cvt.u64.u32 	%rd1187, %r667;
	bfi.b64 	%rd562, %rd1186, %rd1187, 32, 32;
	mov.b64 	{%r486, %r487}, %rd562;
	selp.u64 	%rd563, 1, 0, %p349;
	mov.b32 	%f546, %r486;
	sub.f32 	%f547, %f546, %f121;
	mov.b32 	%f548, %r487;
	sub.f32 	%f549, %f548, %f122;
	mul.f32 	%f550, %f549, %f549;
	fma.rn.f32 	%f551, %f547, %f547, %f550;
	add.f32 	%f155, %f551, 0f00000000;
	setp.geu.f32 	%p284, %f155, %f733;
	@%p284 bra 	$L__BB1_212;

	sqrt.rn.f32 	%f552, %f155;
	setp.gtu.f32 	%p285, %f552, %f8;
	mov.f32 	%f733, %f155;
	@%p285 bra 	$L__BB1_212;

	mov.b64 	{%r671, %r488}, %rd563;
	mov.u32 	%r669, %r486;
	mov.u32 	%r670, %r487;
	mov.f32 	%f733, %f155;

$L__BB1_212:
	add.s64 	%rd560, %rd560, 1;
	setp.lt.u64 	%p286, %rd560, %rd556;
	@%p286 bra 	$L__BB1_185;

	st.local.u32 	[%rd15+8], %r671;
	mov.b64 	%rd1188, {%r669, %r670};
	st.local.u64 	[%rd15], %rd1188;

$L__BB1_214:
	cvt.u64.u32 	%rd1190, %r142;
	cvt.u64.u32 	%rd1191, %r143;
	bfi.b64 	%rd565, %rd1191, %rd1190, 32, 32;
	ld.local.v4.u32 	{%r490, %r491, %r492, %r493}, [%rd15];
	mov.b64 	%rd567, {%r492, %r493};
	mov.b64 	%rd566, {%r490, %r491};
	mov.u64 	%rd1559, 0;
	mov.b32 	{%rs104, %rs105}, %r492;
	and.b16  	%rs106, %rs104, 255;
	setp.eq.s16 	%p287, %rs106, 2;
	cvt.u64.u16 	%rd1192, %rs104;
	and.b64  	%rd1193, %rd1192, 255;
	selp.b64 	%rd1194, 2, %rd1193, %p287;
	and.b64  	%rd1195, %rd567, 4294967040;
	or.b64  	%rd1196, %rd1195, %rd1194;
	mov.b64 	{%r498, %r499}, %rd1196;
	mov.b32 	{%rs129, %rs107}, %r498;
	and.b16  	%rs108, %rs129, 255;
	setp.eq.s16 	%p288, %rs108, 2;
	mov.u32 	%r672, 0;
	@%p288 bra 	$L__BB1_238;

	ld.global.u8 	%rs109, [%rd56+64];
	setp.eq.s16 	%p289, %rs109, 0;
	shr.u64 	%rd1197, %rd566, 32;
	cvt.u32.u64 	%r500, %rd1197;
	mov.b32 	%f157, %r500;
	@%p289 bra 	$L__BB1_219;

	mov.b64 	{%r501, %r502}, %rd565;
	mov.b32 	%f159, %r502;
	mov.b32 	%f158, %r501;
	mov.b64 	{%r503, %r504}, %rd551;
	mov.b64 	{%r505, %r506}, %rd552;
	ld.global.u8 	%rs22, [%rd56+65];
	mov.b32 	%f553, %r505;
	setp.gt.f32 	%p291, %f158, %f553;
	mov.b32 	%f554, %r503;
	setp.lt.f32 	%p292, %f158, %f554;
	or.pred  	%p293, %p292, %p291;
	mov.pred 	%p350, %p313;
	@%p293 bra 	$L__BB1_218;

	setp.geu.f32 	%p294, %f159, 0fFF7FFFFF;
	setp.leu.f32 	%p295, %f159, 0f7F7FFFFF;
	and.pred  	%p350, %p295, %p294;

$L__BB1_218:
	setp.ge.f32 	%p296, %f122, %f157;
	setp.le.f32 	%p297, %f122, %f157;
	setp.eq.s16 	%p298, %rs22, 0;
	selp.u32 	%r507, -1, 0, %p296;
	selp.u32 	%r508, -1, 0, %p297;
	selp.b32 	%r509, %r508, %r507, %p298;
	and.b32  	%r510, %r509, 1;
	setp.eq.b32 	%p299, %r510, 1;
	and.pred  	%p300, %p299, %p350;
	selp.u16 	%rs129, 1, 0, %p300;

$L__BB1_219:
	cvt.u32.u64 	%r511, %rd566;
	mov.b32 	%f555, %r511;
	mul.f32 	%f556, %f120, %f555;
	ld.global.f32 	%f557, [%rd56+252];
	mul.f32 	%f558, %f557, %f157;
	sub.f32 	%f559, %f556, %f558;
	mul.f32 	%f560, %f557, %f555;
	fma.rn.f32 	%f561, %f120, %f157, %f560;
	add.f32 	%f562, %f118, %f559;
	mov.b32 	%r512, %f562;
	add.f32 	%f563, %f119, %f561;
	mov.b32 	%r513, %f563;
	cvt.u64.u32 	%rd1198, %r513;
	cvt.u64.u32 	%rd1199, %r512;
	bfi.b64 	%rd1559, %rd1198, %rd1199, 32, 32;
	cvt.u64.u16 	%rd1200, %rs129;
	and.b64  	%rd1201, %rd1200, 255;
	mov.b64 	{%r514, %r515}, %rd1201;
	mov.b32 	{%rs130, %rs111}, %r514;
	bra.uni 	$L__BB1_238;

$L__BB1_12:
	setp.eq.s16 	%p22, %rs33, 2;
	@%p22 bra 	$L__BB1_71;

	setp.ne.s16 	%p23, %rs33, 3;
	mov.u16 	%rs130, %rs30;
	@%p23 bra 	$L__BB1_238;

	ld.global.u8 	%rs2, [%rd56+24];
	ld.global.f32 	%f11, [%rd56+256];
	sub.f32 	%f205, %f4, %f11;
	ld.global.f32 	%f12, [%rd56+260];
	sub.f32 	%f206, %f5, %f12;
	ld.global.f32 	%f207, [%rd56+252];
	ld.global.f32 	%f13, [%rd56+248];
	mul.f32 	%f208, %f206, %f207;
	fma.rn.f32 	%f14, %f205, %f13, %f208;
	mul.f32 	%f209, %f205, %f207;
	mul.f32 	%f210, %f206, %f13;
	sub.f32 	%f15, %f210, %f209;
	mov.u32 	%r23, 2;
	st.local.u32 	[%rd3+20], %r23;
	ld.global.u64 	%rd66, [%rd56+16];
	setp.eq.s64 	%p26, %rd66, 0;
	@%p26 bra 	$L__BB1_68;

	ld.global.u64 	%rd67, [%rd56+8];
	mov.u64 	%rd1380, 1;
	bra.uni 	$L__BB1_16;

$L__BB1_24:
	sub.f32 	%f222, %f719, %f14;
	abs.f32 	%f32, %f222;
	setp.le.f32 	%p36, %f32, 0f34000000;
	@%p36 bra 	$L__BB1_26;

	abs.f32 	%f223, %f719;
	abs.f32 	%f224, %f14;
	setp.gt.f32 	%p38, %f224, %f223;
	selp.f32 	%f225, %f224, %f223, %p38;
	mul.f32 	%f226, %f225, 0f34000000;
	setp.gtu.f32 	%p39, %f32, %f226;
	@%p39 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_26;

$L__BB1_16:
	shl.b64 	%rd669, %rd1380, 3;
	add.s64 	%rd670, %rd67, %rd669;
	setp.eq.s64 	%p27, %rd1380, %rd66;
	selp.b64 	%rd671, 0, %rd1380, %p27;
	shl.b64 	%rd672, %rd671, 3;
	add.s64 	%rd673, %rd67, %rd672;
	ld.u32 	%rd674, [%rd670+-8];
	ld.u32 	%rd675, [%rd670+-4];
	bfi.b64 	%rd70, %rd675, %rd674, 32, 32;
	ld.u32 	%rd676, [%rd673];
	ld.u32 	%rd677, [%rd673+4];
	bfi.b64 	%rd71, %rd677, %rd676, 32, 32;
	cvt.u32.u64 	%r6, %rd70;
	mov.b32 	%f19, %r6;
	shr.u64 	%rd678, %rd70, 32;
	cvt.u32.u64 	%r215, %rd678;
	mov.b32 	%f20, %r215;
	cvt.u32.u64 	%r7, %rd71;
	shr.u64 	%rd679, %rd71, 32;
	cvt.u32.u64 	%r216, %rd679;
	mov.b32 	%f21, %r7;
	sub.f32 	%f22, %f21, %f19;
	mov.b32 	%f212, %r216;
	sub.f32 	%f23, %f212, %f20;
	sub.f32 	%f213, %f14, %f19;
	sub.f32 	%f214, %f15, %f20;
	mul.f32 	%f215, %f23, %f214;
	fma.rn.f32 	%f24, %f22, %f213, %f215;
	mul.f32 	%f216, %f23, %f23;
	fma.rn.f32 	%f217, %f22, %f22, %f216;
	add.f32 	%f25, %f217, 0f00000000;
	setp.gtu.f32 	%p28, %f24, 0f00000000;
	mov.b64 	{%r217, %r605}, %rd70;
	mov.b64 	{%r218, %r9}, %rd71;
	@%p28 bra 	$L__BB1_18;
	bra.uni 	$L__BB1_17;

$L__BB1_18:
	setp.ltu.f32 	%p29, %f24, %f25;
	@%p29 bra 	$L__BB1_20;
	bra.uni 	$L__BB1_19;

$L__BB1_20:
	setp.eq.f32 	%p30, %f25, 0f00000000;
	@%p30 bra 	$L__BB1_67;

	mov.b32 	%f695, %r215;
	shr.u64 	%rd1363, %rd71, 32;
	cvt.u32.u64 	%r596, %rd1363;
	shr.u64 	%rd1362, %rd70, 32;
	cvt.u32.u64 	%r595, %rd1362;
	mov.b32 	%f694, %r595;
	mov.b32 	%f693, %r596;
	sub.f32 	%f692, %f693, %f694;
	mov.b32 	%f691, %r6;
	cvt.u32.u64 	%r594, %rd71;
	cvt.u32.u64 	%r593, %rd70;
	mov.b32 	%f690, %r593;
	mov.b32 	%f689, %r594;
	sub.f32 	%f688, %f689, %f690;
	div.rn.f32 	%f218, %f24, %f25;
	mov.f32 	%f219, 0f3F800000;
	sub.f32 	%f220, %f219, %f218;
	mov.b32 	%r607, %f220;
	mov.b32 	%r608, %f218;
	fma.rn.f32 	%f719, %f688, %f218, %f690;
	mov.b32 	%r604, %f719;
	fma.rn.f32 	%f720, %f692, %f218, %f694;
	mov.b32 	%r605, %f720;
	mov.u32 	%r606, 1;
	bra.uni 	$L__BB1_22;

$L__BB1_17:
	cvt.u32.u64 	%r604, %rd70;
	mov.b32 	%f719, %r604;
	mov.b32 	%f720, %r605;
	mov.u32 	%r606, 0;
	mov.u32 	%r607, %r606;
	bra.uni 	$L__BB1_22;

$L__BB1_19:
	cvt.u32.u64 	%r592, %rd71;
	cvt.u32.u64 	%r604, %rd71;
	mov.b32 	%f719, %r604;
	mov.b32 	%f720, %r9;
	mov.u32 	%r607, 1;
	mov.u32 	%r606, 0;
	mov.u32 	%r605, %r9;

$L__BB1_22:
	setp.eq.f32 	%p31, %f14, %f719;
	@%p31 bra 	$L__BB1_26;
	bra.uni 	$L__BB1_23;

$L__BB1_26:
	setp.eq.f32 	%p41, %f720, %f15;
	mov.pred 	%p40, -1;
	mov.pred 	%p346, %p40;
	@%p41 bra 	$L__BB1_30;

	mov.b32 	%r590, %f15;
	and.b32  	%r589, %r590, 2147483647;
	mov.b32 	%f686, %r589;
	setp.eq.f32 	%p43, %f686, 0f7F800000;
	and.b32  	%r227, %r605, 2147483647;
	mov.b32 	%f227, %r227;
	setp.eq.f32 	%p44, %f227, 0f7F800000;
	or.pred  	%p45, %p43, %p44;
	mov.pred 	%p346, 0;
	@%p45 bra 	$L__BB1_30;

	sub.f32 	%f228, %f720, %f15;
	abs.f32 	%f33, %f228;
	setp.le.f32 	%p47, %f33, 0f34000000;
	mov.pred 	%p346, %p40;
	@%p47 bra 	$L__BB1_30;

	abs.f32 	%f229, %f720;
	abs.f32 	%f230, %f15;
	setp.gt.f32 	%p48, %f230, %f229;
	selp.f32 	%f231, %f230, %f229, %p48;
	mul.f32 	%f232, %f231, 0f34000000;
	setp.le.f32 	%p346, %f33, %f232;
	bra.uni 	$L__BB1_30;

$L__BB1_23:
	mov.b32 	%r588, %f14;
	and.b32  	%r587, %r588, 2147483647;
	mov.b32 	%f685, %r587;
	setp.eq.f32 	%p33, %f685, 0f7F800000;
	and.b32  	%r226, %r604, 2147483647;
	mov.b32 	%f221, %r226;
	setp.eq.f32 	%p34, %f221, 0f7F800000;
	or.pred  	%p35, %p33, %p34;
	mov.pred 	%p346, 0;
	@%p35 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_24;

$L__BB1_30:
	cvt.u64.u32 	%rd680, %r605;
	cvt.u64.u32 	%rd681, %r604;
	bfi.b64 	%rd72, %rd680, %rd681, 32, 32;
	mov.b64 	{%r228, %r229}, %rd72;
	selp.u64 	%rd73, 1, 0, %p346;
	mov.b32 	%f35, %r229;
	mov.b32 	%f34, %r228;
	sub.f32 	%f233, %f34, %f14;
	sub.f32 	%f234, %f35, %f15;
	mul.f32 	%f235, %f234, %f234;
	fma.rn.f32 	%f236, %f233, %f233, %f235;
	add.f32 	%f237, %f236, 0f00000000;
	sqrt.rn.f32 	%f37, %f237;
	setp.geu.f32 	%p49, %f37, %f721;
	setp.ne.s32 	%p50, %r23, 2;
	and.pred  	%p51, %p50, %p49;
	@%p51 bra 	$L__BB1_32;

	shr.u64 	%rd1361, %rd71, 32;
	shr.u64 	%rd1360, %rd70, 32;
	add.s64 	%rd1381, %rd1380, -1;
	st.local.u64 	[%rd3], %rd1381;
	st.local.v2.f32 	[%rd3+8], {%f34, %f35};
	mov.b64 	{%r232, %r233}, %rd73;
	st.local.v2.u32 	[%rd3+16], {%r232, %r606};
	st.local.v2.u32 	[%rd3+24], {%r607, %r608};
	st.local.f32 	[%rd3+32], %f37;
	st.local.u32 	[%rd3+36], %rd70;
	st.local.u32 	[%rd3+44], %rd71;
	st.local.u32 	[%rd3+40], %rd1360;
	st.local.u32 	[%rd3+48], %rd1361;
	mov.f32 	%f721, %f37;
	mov.u32 	%r23, %r606;

$L__BB1_32:
	add.s64 	%rd76, %rd1380, 1;
	setp.lt.u64 	%p52, %rd1380, %rd66;
	mov.u64 	%rd1380, %rd76;
	@%p52 bra 	$L__BB1_16;

	ld.local.u32 	%rd688, [%rd3+36];
	ld.local.u32 	%rd689, [%rd3+40];
	bfi.b64 	%rd690, %rd689, %rd688, 32, 32;
	mov.u64 	%rd687, 0;
	cvt.u32.u64 	%r234, %rd690;
	mov.b32 	%f238, %r234;
	shr.u64 	%rd691, %rd690, 32;
	cvt.u32.u64 	%r235, %rd691;
	mov.b32 	%f239, %r235;
	ld.local.u32 	%rd692, [%rd3+44];
	ld.local.u32 	%rd693, [%rd3+48];
	bfi.b64 	%rd694, %rd693, %rd692, 32, 32;
	cvt.u32.u64 	%r236, %rd694;
	shr.u64 	%rd695, %rd694, 32;
	cvt.u32.u64 	%r237, %rd695;
	mov.b32 	%f240, %r236;
	sub.f32 	%f39, %f240, %f238;
	mov.b32 	%f241, %r237;
	sub.f32 	%f40, %f241, %f239;
	mul.f32 	%f242, %f40, %f40;
	fma.rn.f32 	%f243, %f39, %f39, %f242;
	add.f32 	%f41, %f243, 0f00000000;
	setp.leu.f32 	%p53, %f41, 0f28800000;
	mov.u64 	%rd1382, %rd687;
	mov.u64 	%rd1383, %rd687;
	mov.u64 	%rd1384, %rd687;
	@%p53 bra 	$L__BB1_35;

	neg.f32 	%f244, %f39;
	sqrt.rn.f32 	%f245, %f41;
	div.rn.f32 	%f246, %f40, %f245;
	div.rn.f32 	%f247, %f244, %f245;
	mov.b32 	%r238, %f247;
	mov.b32 	%r239, %f246;
	mov.u64 	%rd1384, 1;
	mov.b64 	%rd698, {%r239, %r238};
	shr.u64 	%rd1383, %rd698, 32;
	shl.b64 	%rd1382, %rd698, 32;

$L__BB1_35:
	or.b64  	%rd83, %rd1384, %rd1382;
	or.b64  	%rd84, %rd687, %rd1383;
	and.b64  	%rd699, %rd687, 4294967295;
	xor.b64  	%rd700, %rd1384, 1;
	or.b64  	%rd701, %rd700, %rd699;
	setp.ne.s64 	%p54, %rd701, 0;
	@%p54 bra 	$L__BB1_66;

	mov.b64 	{%r240, %r241}, %rd84;
	mov.b64 	{%r242, %r243}, %rd83;
	mov.b32 	%f42, %r243;
	mov.b32 	%f43, %r240;
	setp.eq.s32 	%p55, %r23, 1;
	@%p55 bra 	$L__BB1_64;
	bra.uni 	$L__BB1_37;

$L__BB1_64:
	ld.local.u64 	%rd778, [%rd3+8];
	cvt.u32.u64 	%r264, %rd778;
	mov.b32 	%f275, %r264;
	shr.u64 	%rd779, %rd778, 32;
	cvt.u32.u64 	%r265, %rd779;
	mov.b32 	%f276, %r265;
	sub.f32 	%f277, %f4, %f275;
	sub.f32 	%f278, %f5, %f276;
	mul.f32 	%f279, %f43, %f278;
	fma.rn.f32 	%f280, %f42, %f277, %f279;
	setp.le.f32 	%p347, %f280, 0f00000000;
	bra.uni 	$L__BB1_65;

$L__BB1_220:
	add.s64 	%rd1547, %rd2, 8;
	add.u64 	%rd1550, %SP, 16;
	ld.global.f32 	%f160, [%rd56+256];
	sub.f32 	%f564, %f4, %f160;
	ld.global.f32 	%f161, [%rd56+260];
	sub.f32 	%f565, %f5, %f161;
	ld.global.f32 	%f162, [%rd56+252];
	ld.global.f32 	%f163, [%rd56+248];
	mul.f32 	%f566, %f565, %f162;
	fma.rn.f32 	%f164, %f564, %f163, %f566;
	mul.f32 	%f567, %f564, %f162;
	mul.f32 	%f568, %f565, %f163;
	sub.f32 	%f165, %f568, %f567;
	ld.global.u32 	%rd1203, [%rd56+8];
	ld.global.u32 	%rd1204, [%rd56+12];
	bfi.b64 	%rd1205, %rd1204, %rd1203, 32, 32;
	cvt.u32.u64 	%r516, %rd1205;
	mov.b32 	%f569, %r516;
	shr.u64 	%rd1206, %rd1205, 32;
	cvt.u32.u64 	%r517, %rd1206;
	mov.b32 	%f570, %r517;
	neg.f32 	%f571, %f569;
	neg.f32 	%f572, %f570;
	sub.f32 	%f166, %f571, %f164;
	sub.f32 	%f167, %f572, %f165;
	sub.f32 	%f168, %f164, %f569;
	sub.f32 	%f169, %f165, %f570;
	setp.ge.f32 	%p301, %f166, 0f00000000;
	selp.f32 	%f573, %f166, 0f00000000, %p301;
	setp.ge.f32 	%p302, %f167, 0f00000000;
	selp.f32 	%f574, %f167, 0f00000000, %p302;
	setp.ge.f32 	%p303, %f168, 0f00000000;
	selp.f32 	%f575, %f168, 0f00000000, %p303;
	setp.ge.f32 	%p304, %f169, 0f00000000;
	selp.f32 	%f576, %f169, 0f00000000, %p304;
	sub.f32 	%f170, %f573, %f575;
	mov.b32 	%r518, %f170;
	sub.f32 	%f171, %f574, %f576;
	mov.b32 	%r519, %f171;
	cvt.u64.u32 	%rd1207, %r519;
	cvt.u64.u32 	%rd1208, %r518;
	bfi.b64 	%rd1209, %rd1207, %rd1208, 32, 32;
	st.local.u64 	[%rd2], %rd1209;
	mov.u64 	%rd1554, 2;
	mov.u64 	%rd1548, %rd2;
	mov.u64 	%rd1549, %rd2;
	mov.u64 	%rd1551, %rd2;
	mov.u64 	%rd1552, %rd2;
	mov.u64 	%rd1553, %rd1550;

$L__BB1_221:
	setp.eq.s64 	%p305, %rd1554, 0;
	@%p305 bra 	$L__BB1_224;

	add.s64 	%rd1554, %rd1554, -1;
	add.s64 	%rd1210, %rd1551, 8;
	setp.eq.s64 	%p306, %rd1551, %rd1547;
	selp.b64 	%rd1547, %rd1210, %rd1547, %p306;
	add.s64 	%rd1211, %rd1548, 8;
	selp.b64 	%rd1548, %rd1211, %rd1548, %p306;
	add.s64 	%rd1212, %rd1549, 8;
	selp.b64 	%rd1549, %rd1212, %rd1549, %p306;
	add.s64 	%rd1213, %rd1550, 8;
	selp.b64 	%rd1550, %rd1213, %rd1550, %p306;
	selp.b64 	%rd1214, %rd1211, %rd1551, %p306;
	selp.b64 	%rd1215, %rd1212, %rd1552, %p306;
	selp.b64 	%rd1216, %rd1213, %rd1553, %p306;
	setp.eq.s64 	%p307, %rd1554, 0;
	add.s64 	%rd1217, %rd1214, 4;
	add.s64 	%rd1218, %rd1215, 4;
	add.s64 	%rd1219, %rd1216, 4;
	selp.b64 	%rd1551, %rd1214, %rd1217, %p307;
	selp.b64 	%rd1552, %rd1215, %rd1218, %p307;
	selp.b64 	%rd1553, %rd1216, %rd1219, %p307;
	ld.local.f32 	%f577, [%rd1215];
	setp.eq.f32 	%p308, %f577, 0f00000000;
	@%p308 bra 	$L__BB1_221;

	add.f32 	%f578, %f164, %f170;
	mov.b32 	%r520, %f578;
	add.f32 	%f579, %f165, %f171;
	mov.b32 	%r521, %f579;
	cvt.u64.u32 	%rd1222, %r521;
	cvt.u64.u32 	%rd1223, %r520;
	bfi.b64 	%rd1557, %rd1222, %rd1223, 32, 32;
	mov.u64 	%rd1558, 0;
	bra.uni 	$L__BB1_237;

$L__BB1_71:
	ld.global.f32 	%f291, [%rd56+256];
	mov.u64 	%rd1538, 0;
	sub.f32 	%f292, %f4, %f291;
	ld.global.f32 	%f293, [%rd56+260];
	sub.f32 	%f294, %f5, %f293;
	ld.global.f32 	%f295, [%rd56+252];
	ld.global.f32 	%f296, [%rd56+248];
	mul.f32 	%f297, %f294, %f295;
	fma.rn.f32 	%f51, %f292, %f296, %f297;
	mul.f32 	%f298, %f292, %f295;
	mul.f32 	%f299, %f294, %f296;
	sub.f32 	%f52, %f299, %f298;
	mov.b32 	%r279, %f51;
	mov.b32 	%r280, %f52;
	cvt.u64.u32 	%rd798, %r280;
	cvt.u64.u32 	%rd799, %r279;
	bfi.b64 	%rd800, %rd798, %rd799, 32, 32;
	st.local.u64 	[%rd16], %rd800;
	ld.global.u64 	%rd187, [%rd56+32];
	setp.eq.s64 	%p76, %rd187, 0;
	mov.u64 	%rd1539, 2;
	mov.u64 	%rd1540, %rd1538;
	@%p76 bra 	$L__BB1_177;

	mov.u32 	%r287, 0;
	st.local.u32 	[%rd15], %r287;
	mov.u32 	%r288, -16777217;
	st.local.u32 	[%rd15+4], %r288;
	mov.u32 	%r43, 1;
	st.local.u32 	[%rd15+512], %r43;
	ld.global.u64 	%rd189, [%rd56+24];
	ld.global.u64 	%rd190, [%rd56+80];
	ld.global.u64 	%rd191, [%rd56+72];
	mov.u32 	%r41, 2139095039;
	mov.u32 	%r40, 4;
	bra.uni 	$L__BB1_74;

$L__BB1_224:
	setp.lt.f32 	%p309, %f166, %f168;
	mov.f32 	%f734, 0fFF7FFFFF;
	@%p309 bra 	$L__BB1_227;
	bra.uni 	$L__BB1_225;

$L__BB1_227:
	setp.leu.f32 	%p314, %f168, 0fFF7FFFFF;
	mov.pred 	%p351, %p313;
	@%p314 bra 	$L__BB1_229;

	mov.f32 	%f734, %f168;
	mov.pred 	%p351, %p313;
	bra.uni 	$L__BB1_229;

$L__BB1_225:
	setp.leu.f32 	%p311, %f166, 0fFF7FFFFF;
	mov.pred 	%p351, %p313;
	@%p311 bra 	$L__BB1_229;

	mov.f32 	%f734, %f166;
	mov.pred 	%p351, %p312;

$L__BB1_229:
	setp.lt.f32 	%p316, %f167, %f169;
	@%p316 bra 	$L__BB1_232;
	bra.uni 	$L__BB1_230;

$L__BB1_232:
	setp.gt.f32 	%p318, %f169, %f734;
	@%p318 bra 	$L__BB1_235;
	bra.uni 	$L__BB1_233;

$L__BB1_235:
	mov.u64 	%rd1226, 0;
	st.local.u64 	[%rd3], %rd1226;
	neg.f32 	%f736, %f169;
	mov.u64 	%rd1556, %rd36;
	bra.uni 	$L__BB1_236;

$L__BB1_230:
	setp.leu.f32 	%p317, %f167, %f734;
	@%p317 bra 	$L__BB1_233;

	mov.u64 	%rd1224, 0;
	st.local.u64 	[%rd3], %rd1224;
	mov.u64 	%rd1556, %rd36;
	mov.f32 	%f734, %f167;
	bra.uni 	$L__BB1_234;

$L__BB1_233:
	mov.u64 	%rd1225, 0;
	st.local.u64 	[%rd3], %rd1225;
	neg.f32 	%f736, %f734;
	not.pred 	%p319, %p351;
	mov.u64 	%rd1556, %rd3;
	@%p319 bra 	$L__BB1_236;

$L__BB1_234:
	mov.f32 	%f736, %f734;

$L__BB1_236:
	st.local.f32 	[%rd1556], %f736;
	ld.local.u64 	%rd1229, [%rd3];
	cvt.u32.u64 	%r522, %rd1229;
	mov.b32 	%f582, %r522;
	shr.u64 	%rd1230, %rd1229, 32;
	cvt.u32.u64 	%r523, %rd1230;
	mov.b32 	%f583, %r523;
	add.f32 	%f584, %f164, %f582;
	add.f32 	%f585, %f165, %f583;
	mov.b32 	%r524, %f584;
	mov.b32 	%r525, %f585;
	cvt.u64.u32 	%rd1231, %r525;
	cvt.u64.u32 	%rd1232, %r524;
	bfi.b64 	%rd1557, %rd1231, %rd1232, 32, 32;
	mov.u64 	%rd1558, 1;

$L__BB1_237:
	cvt.u32.u64 	%r526, %rd1557;
	mov.b32 	%f586, %r526;
	shr.u64 	%rd1233, %rd1557, 32;
	cvt.u32.u64 	%r527, %rd1233;
	mov.b32 	%f587, %r527;
	mul.f32 	%f588, %f163, %f586;
	mul.f32 	%f589, %f162, %f587;
	sub.f32 	%f590, %f588, %f589;
	mul.f32 	%f591, %f163, %f587;
	fma.rn.f32 	%f592, %f162, %f586, %f591;
	add.f32 	%f593, %f160, %f590;
	mov.b32 	%r528, %f593;
	add.f32 	%f594, %f161, %f592;
	mov.b32 	%r529, %f594;
	cvt.u64.u32 	%rd1234, %r529;
	cvt.u64.u32 	%rd1235, %r528;
	bfi.b64 	%rd1559, %rd1234, %rd1235, 32, 32;
	mov.b64 	{%r530, %r531}, %rd1558;
	mov.b32 	{%rs130, %rs112}, %r530;
	cvt.u32.u64 	%r532, %rd1558;
	shr.u32 	%r672, %r532, 8;
	bra.uni 	$L__BB1_238;

$L__BB1_37:
	ld.local.u32 	%r244, [%rd3+24];
	setp.eq.s32 	%p56, %r244, 0;
	@%p56 bra 	$L__BB1_50;

	setp.ne.s32 	%p57, %r244, 1;
	@%p57 bra 	$L__BB1_63;

	add.s64 	%rd85, %rd1381, 1;
	or.b64  	%rd702, %rd85, %rd66;
	and.b64  	%rd703, %rd702, -4294967296;
	setp.eq.s64 	%p58, %rd703, 0;
	@%p58 bra 	$L__BB1_41;

	rem.u64 	%rd1385, %rd85, %rd66;
	bra.uni 	$L__BB1_42;

$L__BB1_50:
	setp.eq.s64 	%p65, %rd1381, 0;
	selp.b64 	%rd132, %rd66, %rd1381, %p65;
	add.s64 	%rd742, %rd132, -1;
	setp.gt.u64 	%p66, %rd66, %rd742;
	@%p66 bra 	$L__BB1_52;
	bra.uni 	$L__BB1_51;

$L__BB1_52:
	shl.b64 	%rd743, %rd132, 3;
	add.s64 	%rd744, %rd67, %rd743;
	ld.u32 	%rd745, [%rd744+-8];
	ld.u32 	%rd746, [%rd744+-4];
	bfi.b64 	%rd133, %rd746, %rd745, 32, 32;
	or.b64  	%rd747, %rd132, %rd66;
	and.b64  	%rd748, %rd747, -4294967296;
	setp.eq.s64 	%p67, %rd748, 0;
	@%p67 bra 	$L__BB1_54;

	rem.u64 	%rd1402, %rd132, %rd66;
	bra.uni 	$L__BB1_55;

$L__BB1_168:
	ld.u32 	%r436, [%rd199+76];
	cvt.u64.u32 	%rd1110, %r436;
	setp.le.u64 	%p233, %rd190, %rd1110;
	mul.wide.u32 	%rd1111, %r436, 12;
	add.s64 	%rd1112, %rd191, %rd1111;
	setp.eq.s64 	%p234, %rd1112, 0;
	or.pred  	%p235, %p233, %p234;
	selp.b32 	%r38, %r38, %r628, %p235;
	selp.b32 	%r37, %r37, %r627, %p235;
	selp.b32 	%r36, %r36, %r626, %p235;
	selp.b32 	%r40, %r40, %r641, %p235;
	selp.b32 	%r41, %r41, %r90, %p235;

$L__BB1_74:
	mov.u32 	%r42, %r43;
	setp.eq.s32 	%p77, %r42, 0;
	@%p77 bra 	$L__BB1_175;

	mov.b32 	%f660, %r41;
	cvt.u64.u32 	%rd802, %r42;
	add.s64 	%rd803, %rd802, -1;
	cvt.u32.u64 	%r43, %rd803;
	st.local.u32 	[%rd15+512], %r43;
	mul.wide.u32 	%rd804, %r42, 8;
	add.s64 	%rd805, %rd15, %rd804;
	ld.local.u32 	%rd197, [%rd805+-4];
	ld.local.u32 	%rd806, [%rd805+-8];
	shl.b64 	%rd807, %rd806, 32;
	or.b64  	%rd196, %rd807, 1;
	mov.b64 	{%r292, %r293}, %rd197;
	mov.b32 	%f300, %r292;
	neg.f32 	%f301, %f300;
	setp.le.f32 	%p78, %f660, %f301;
	@%p78 bra 	$L__BB1_74;

	mov.b64 	{%r294, %r295}, %rd196;
	cvt.u64.u32 	%rd198, %r295;
	setp.gt.u64 	%p79, %rd187, %rd198;
	@%p79 bra 	$L__BB1_78;
	bra.uni 	$L__BB1_77;

$L__BB1_78:
	mul.lo.s64 	%rd808, %rd198, 96;
	add.s64 	%rd199, %rd189, %rd808;
	ld.u8 	%rs42, [%rd199+88];
	and.b16  	%rs43, %rs42, 1;
	setp.eq.b16 	%p81, %rs43, 1;
	mov.pred 	%p348, 0;
	xor.pred  	%p82, %p81, %p348;
	not.pred 	%p83, %p82;
	@%p83 bra 	$L__BB1_80;

	ld.v4.u32 	{%r296, %r297, %r298, %r299}, [%rd199+64];
	cvt.u64.u32 	%rd809, %r296;
	setp.gt.u64 	%p85, %rd190, %rd809;
	mul.wide.u32 	%rd810, %r296, 12;
	add.s64 	%rd811, %rd191, %rd810;
	selp.b64 	%rd812, %rd811, 0, %p85;
	setp.eq.s64 	%p86, %rd812, 0;
	add.s64 	%rd813, %rd812, 8;
	selp.b64 	%rd1423, 0, %rd813, %p86;
	cvt.u64.u32 	%rd814, %r297;
	setp.gt.u64 	%p87, %rd190, %rd814;
	mul.wide.u32 	%rd815, %r297, 12;
	add.s64 	%rd816, %rd191, %rd815;
	selp.b64 	%rd817, %rd816, 0, %p87;
	setp.eq.s64 	%p88, %rd817, 0;
	add.s64 	%rd818, %rd817, 8;
	selp.b64 	%rd1422, 0, %rd818, %p88;
	ld.u32 	%r303, [%rd199+72];
	cvt.u64.u32 	%rd819, %r303;
	setp.gt.u64 	%p89, %rd190, %rd819;
	mul.wide.u32 	%rd820, %r303, 12;
	add.s64 	%rd821, %rd191, %rd820;
	selp.b64 	%rd822, %rd821, 0, %p89;
	setp.eq.s64 	%p90, %rd822, 0;
	add.s64 	%rd823, %rd822, 8;
	selp.b64 	%rd1421, 0, %rd823, %p90;
	cvt.u64.u32 	%rd824, %r299;
	setp.gt.u64 	%p91, %rd190, %rd824;
	mul.wide.u32 	%rd825, %r299, 12;
	add.s64 	%rd826, %rd191, %rd825;
	selp.b64 	%rd827, %rd826, 0, %p91;
	setp.eq.s64 	%p92, %rd827, 0;
	add.s64 	%rd828, %rd827, 8;
	selp.b64 	%rd1420, 0, %rd828, %p92;
	mov.pred 	%p348, -1;

$L__BB1_80:
	mov.b32 	%f661, %r41;
	ld.v4.f32 	{%f302, %f303, %f304, %f305}, [%rd199];
	sub.f32 	%f310, %f302, %f51;
	sub.f32 	%f311, %f303, %f51;
	sub.f32 	%f312, %f304, %f51;
	sub.f32 	%f313, %f305, %f51;
	ld.v4.f32 	{%f314, %f315, %f316, %f317}, [%rd199+16];
	sub.f32 	%f322, %f314, %f52;
	sub.f32 	%f323, %f315, %f52;
	sub.f32 	%f324, %f316, %f52;
	sub.f32 	%f325, %f317, %f52;
	ld.v4.f32 	{%f326, %f327, %f328, %f329}, [%rd199+32];
	sub.f32 	%f334, %f51, %f326;
	sub.f32 	%f335, %f51, %f327;
	sub.f32 	%f336, %f51, %f328;
	sub.f32 	%f337, %f51, %f329;
	ld.v4.f32 	{%f338, %f339, %f340, %f341}, [%rd199+48];
	sub.f32 	%f346, %f52, %f338;
	sub.f32 	%f347, %f52, %f339;
	sub.f32 	%f348, %f52, %f340;
	sub.f32 	%f349, %f52, %f341;
	setp.ge.f32 	%p93, %f310, %f334;
	selp.f32 	%f350, %f310, %f334, %p93;
	setp.ge.f32 	%p94, %f311, %f335;
	selp.f32 	%f351, %f311, %f335, %p94;
	setp.ge.f32 	%p95, %f312, %f336;
	selp.f32 	%f352, %f312, %f336, %p95;
	setp.ge.f32 	%p96, %f313, %f337;
	selp.f32 	%f353, %f313, %f337, %p96;
	setp.ge.f32 	%p97, %f322, %f346;
	selp.f32 	%f354, %f322, %f346, %p97;
	setp.ge.f32 	%p98, %f323, %f347;
	selp.f32 	%f355, %f323, %f347, %p98;
	setp.ge.f32 	%p99, %f324, %f348;
	selp.f32 	%f356, %f324, %f348, %p99;
	setp.ge.f32 	%p100, %f325, %f349;
	selp.f32 	%f357, %f325, %f349, %p100;
	setp.ge.f32 	%p101, %f350, 0f00000000;
	selp.f32 	%f358, %f350, 0f00000000, %p101;
	setp.ge.f32 	%p102, %f351, 0f00000000;
	selp.f32 	%f359, %f351, 0f00000000, %p102;
	setp.ge.f32 	%p103, %f352, 0f00000000;
	selp.f32 	%f360, %f352, 0f00000000, %p103;
	setp.ge.f32 	%p104, %f353, 0f00000000;
	selp.f32 	%f361, %f353, 0f00000000, %p104;
	mov.b32 	%r304, %f358;
	mov.b32 	%r305, %f359;
	mov.b32 	%r306, %f360;
	mov.b32 	%r307, %f361;
	cvt.u64.u32 	%rd829, %r307;
	cvt.u64.u32 	%rd830, %r305;
	cvt.u64.u32 	%rd831, %r304;
	cvt.u64.u32 	%rd832, %r306;
	bfi.b64 	%rd833, %rd829, %rd832, 32, 32;
	bfi.b64 	%rd834, %rd830, %rd831, 32, 32;
	setp.ge.f32 	%p105, %f354, 0f00000000;
	selp.f32 	%f362, %f354, 0f00000000, %p105;
	setp.ge.f32 	%p106, %f355, 0f00000000;
	selp.f32 	%f363, %f355, 0f00000000, %p106;
	setp.ge.f32 	%p107, %f356, 0f00000000;
	selp.f32 	%f364, %f356, 0f00000000, %p107;
	setp.ge.f32 	%p108, %f357, 0f00000000;
	selp.f32 	%f365, %f357, 0f00000000, %p108;
	mov.b32 	%r308, %f362;
	mov.b32 	%r309, %f363;
	mov.b32 	%r310, %f364;
	mov.b32 	%r311, %f365;
	cvt.u64.u32 	%rd835, %r311;
	cvt.u64.u32 	%rd836, %r309;
	cvt.u64.u32 	%rd837, %r308;
	cvt.u64.u32 	%rd838, %r310;
	bfi.b64 	%rd839, %rd835, %rd838, 32, 32;
	bfi.b64 	%rd840, %rd836, %rd837, 32, 32;
	mov.b64 	{%r312, %r313}, %rd834;
	mov.b64 	{%r314, %r315}, %rd833;
	cvt.u64.u32 	%rd841, %r315;
	cvt.u64.u32 	%rd842, %r313;
	cvt.u64.u32 	%rd843, %r314;
	bfi.b64 	%rd844, %rd841, %rd843, 32, 32;
	mov.b64 	{%r316, %r317}, %rd844;
	bfi.b64 	%rd845, %rd842, %rd831, 32, 32;
	mov.b64 	{%r318, %r319}, %rd845;
	mov.b32 	%f366, %r318;
	mov.b32 	%f367, %r319;
	mov.b32 	%f368, %r316;
	mov.b32 	%f369, %r317;
	mov.b32 	%f370, %r312;
	mov.b32 	%f371, %r313;
	mov.b32 	%f372, %r314;
	mov.b32 	%f373, %r315;
	mov.b64 	{%r320, %r321}, %rd840;
	mov.b64 	{%r322, %r323}, %rd839;
	cvt.u64.u32 	%rd846, %r323;
	cvt.u64.u32 	%rd847, %r321;
	cvt.u64.u32 	%rd848, %r322;
	bfi.b64 	%rd849, %rd846, %rd848, 32, 32;
	mov.b64 	{%r324, %r325}, %rd849;
	bfi.b64 	%rd850, %rd847, %rd837, 32, 32;
	mov.b64 	{%r326, %r327}, %rd850;
	mov.b32 	%f374, %r326;
	mov.b32 	%f375, %r327;
	mov.b32 	%f376, %r324;
	mov.b32 	%f377, %r325;
	mov.b32 	%f378, %r320;
	mov.b32 	%f379, %r321;
	mov.b32 	%f380, %r322;
	mov.b32 	%f381, %r323;
	mul.f32 	%f382, %f378, %f374;
	mul.f32 	%f383, %f379, %f375;
	mul.f32 	%f384, %f380, %f376;
	mul.f32 	%f385, %f381, %f377;
	fma.rn.f32 	%f386, %f370, %f366, %f382;
	fma.rn.f32 	%f387, %f371, %f367, %f383;
	fma.rn.f32 	%f388, %f372, %f368, %f384;
	fma.rn.f32 	%f389, %f373, %f369, %f385;
	add.f32 	%f390, %f386, 0f00000000;
	add.f32 	%f391, %f387, 0f00000000;
	add.f32 	%f392, %f388, 0f00000000;
	add.f32 	%f393, %f389, 0f00000000;
	sqrt.rn.f32 	%f394, %f390;
	sqrt.rn.f32 	%f395, %f391;
	sqrt.rn.f32 	%f396, %f392;
	sqrt.rn.f32 	%f397, %f393;
	mov.b32 	%r328, %f394;
	mov.b32 	%r329, %f395;
	mov.b32 	%r330, %f396;
	mov.b32 	%r331, %f397;
	cvt.u64.u32 	%rd851, %r331;
	cvt.u64.u32 	%rd852, %r329;
	cvt.u64.u32 	%rd853, %r328;
	cvt.u64.u32 	%rd854, %r330;
	bfi.b64 	%rd1529, %rd851, %rd854, 32, 32;
	mov.b64 	{%r332, %r333}, %rd1529;
	bfi.b64 	%rd1528, %rd852, %rd853, 32, 32;
	mov.b64 	{%r334, %r335}, %rd1528;
	mov.b32 	%f398, %r334;
	mov.b32 	%f399, %r335;
	mov.b32 	%f400, %r332;
	mov.b32 	%f401, %r333;
	setp.lt.f32 	%p109, %f398, %f661;
	setp.lt.f32 	%p110, %f399, %f661;
	setp.lt.f32 	%p111, %f400, %f661;
	setp.lt.f32 	%p112, %f401, %f661;
	selp.u32 	%r336, 1, 0, %p109;
	selp.u32 	%r337, -1, 0, %p110;
	bfi.b32 	%r338, %r337, %r336, 8, 1;
	selp.u32 	%r339, -1, 0, %p111;
	bfi.b32 	%r340, %r339, %r338, 16, 1;
	selp.u32 	%r341, -1, 0, %p112;
	bfi.b32 	%r342, %r341, %r340, 24, 1;
	cvt.u64.u32 	%rd855, %r342;
	mov.b64 	{%r343, %r344}, %rd855;
	mov.b32 	{%rs44, %rs45}, %r343;
	and.b16  	%rs46, %rs44, 1;
	shr.u16 	%rs47, %rs44, 7;
	and.b16  	%rs48, %rs47, 2;
	or.b16  	%rs49, %rs48, %rs46;
	shl.b16 	%rs50, %rs45, 2;
	and.b16  	%rs51, %rs50, 4;
	or.b16  	%rs52, %rs49, %rs51;
	shr.u16 	%rs53, %rs45, 5;
	and.b16  	%rs54, %rs53, 8;
	or.b16  	%rs55, %rs52, %rs54;
	cvt.u64.u16 	%rd210, %rs55;
	@%p348 bra 	$L__BB1_82;
	bra.uni 	$L__BB1_81;

$L__BB1_82:
	mov.u64 	%rd215, 1;
	st.local.v2.u64 	[%rd14], {%rd1423, %rd1422};
	st.local.v2.u64 	[%rd14+16], {%rd1421, %rd1420};
	mov.f32 	%f402, 0f00000000;
	st.local.v4.f32 	[%rd13], {%f402, %f402, %f402, %f402};
	mov.u32 	%r355, 4;
	st.local.u32 	[%rd12+16], %r355;
	st.local.u32 	[%rd12+52], %r355;
	st.local.u32 	[%rd12+88], %r355;
	st.local.u32 	[%rd12+124], %r355;

$L__BB1_83:
	mov.u64 	%rd1339, 1;
	add.s64 	%rd857, %rd215, -1;
	cvt.u32.u64 	%r356, %rd857;
	shl.b64 	%rd859, %rd1339, %r356;
	and.b64  	%rd860, %rd859, %rd210;
	setp.eq.s64 	%p113, %rd860, 0;
	@%p113 bra 	$L__BB1_136;

	shl.b64 	%rd861, %rd215, 3;
	add.s64 	%rd862, %rd14, %rd861;
	ld.local.u64 	%rd216, [%rd862+-8];
	setp.eq.s64 	%p114, %rd216, 0;
	@%p114 bra 	$L__BB1_136;

	ld.u32 	%r44, [%rd216];
	cvt.u64.u32 	%rd217, %r44;
	ld.global.u64 	%rd863, [%rd56+112];
	setp.gt.u64 	%p115, %rd863, %rd217;
	@%p115 bra 	$L__BB1_87;
	bra.uni 	$L__BB1_86;

$L__BB1_87:
	ld.global.u64 	%rd864, [%rd56+104];
	mul.lo.s64 	%rd865, %rd217, 12;
	add.s64 	%rd218, %rd864, %rd865;
	ld.u32 	%rd219, [%rd218+8];
	ld.u32 	%rd220, [%rd218];
	ld.global.u64 	%rd221, [%rd56+96];
	setp.gt.u64 	%p116, %rd221, %rd220;
	@%p116 bra 	$L__BB1_89;
	bra.uni 	$L__BB1_88;

$L__BB1_89:
	ld.global.u64 	%rd222, [%rd56+88];
	shl.b64 	%rd866, %rd220, 3;
	add.s64 	%rd867, %rd222, %rd866;
	ld.u32 	%rd868, [%rd867];
	ld.u32 	%rd869, [%rd867+4];
	bfi.b64 	%rd223, %rd869, %rd868, 32, 32;
	ld.u32 	%rd224, [%rd218+4];
	setp.gt.u64 	%p117, %rd221, %rd224;
	@%p117 bra 	$L__BB1_91;
	bra.uni 	$L__BB1_90;

$L__BB1_91:
	setp.gt.u64 	%p118, %rd221, %rd219;
	@%p118 bra 	$L__BB1_93;
	bra.uni 	$L__BB1_92;

$L__BB1_93:
	shl.b64 	%rd870, %rd224, 3;
	add.s64 	%rd871, %rd222, %rd870;
	shl.b64 	%rd872, %rd219, 3;
	add.s64 	%rd873, %rd222, %rd872;
	cvt.u32.u64 	%r357, %rd223;
	mov.b32 	%f54, %r357;
	shr.u64 	%rd874, %rd223, 32;
	cvt.u32.u64 	%r358, %rd874;
	mov.b32 	%f55, %r358;
	ld.u32 	%rd875, [%rd871];
	ld.u32 	%rd876, [%rd871+4];
	bfi.b64 	%rd225, %rd876, %rd875, 32, 32;
	cvt.u32.u64 	%r359, %rd225;
	shr.u64 	%rd877, %rd225, 32;
	cvt.u32.u64 	%r360, %rd877;
	mov.b32 	%f56, %r359;
	sub.f32 	%f57, %f56, %f54;
	mov.b32 	%f725, %r360;
	sub.f32 	%f59, %f725, %f55;
	ld.u32 	%rd878, [%rd873];
	ld.u32 	%rd879, [%rd873+4];
	bfi.b64 	%rd226, %rd879, %rd878, 32, 32;
	cvt.u32.u64 	%r361, %rd226;
	shr.u64 	%rd880, %rd226, 32;
	cvt.u32.u64 	%r362, %rd880;
	mov.b32 	%f60, %r361;
	sub.f32 	%f61, %f60, %f54;
	mov.b32 	%f62, %r362;
	sub.f32 	%f63, %f62, %f55;
	sub.f32 	%f64, %f51, %f54;
	sub.f32 	%f65, %f52, %f55;
	mul.f32 	%f403, %f59, %f65;
	fma.rn.f32 	%f66, %f57, %f64, %f403;
	mul.f32 	%f404, %f63, %f65;
	fma.rn.f32 	%f67, %f61, %f64, %f404;
	setp.le.f32 	%p119, %f66, 0f00000000;
	setp.le.f32 	%p120, %f67, 0f00000000;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB1_131;
	bra.uni 	$L__BB1_94;

$L__BB1_131:
	add.u64 	%rd1518, %SPL, 0;
	add.u64 	%rd1514, %SP, 728;
	add.u64 	%rd1520, %SP, 0;
	st.local.u64 	[%rd1518], %rd223;
	mov.u64 	%rd1525, 2;
	mov.u64 	%rd1511, %rd34;
	mov.u64 	%rd1512, %rd16;
	mov.u64 	%rd1513, %rd16;
	mov.u64 	%rd1515, %rd16;
	mov.u64 	%rd1516, %rd16;
	mov.u64 	%rd1517, %rd1514;
	mov.u64 	%rd1519, %rd1518;
	mov.u64 	%rd1521, %rd1518;
	mov.u64 	%rd1522, %rd1518;
	mov.u64 	%rd1523, %rd1520;
	mov.u64 	%rd1524, %rd28;

$L__BB1_132:
	setp.eq.s64 	%p174, %rd1525, 0;
	mov.u64 	%rd1526, 1;
	@%p174 bra 	$L__BB1_134;

	add.s64 	%rd1525, %rd1525, -1;
	add.s64 	%rd1025, %rd1512, 8;
	setp.eq.s64 	%p175, %rd1515, %rd1511;
	selp.b64 	%rd1026, %rd1025, %rd1515, %p175;
	add.s64 	%rd1027, %rd1513, 8;
	selp.b64 	%rd1028, %rd1027, %rd1516, %p175;
	add.s64 	%rd1029, %rd1514, 8;
	selp.b64 	%rd1030, %rd1029, %rd1517, %p175;
	mov.u64 	%rd1526, 0;
	setp.eq.s64 	%p176, %rd1525, 0;
	add.s64 	%rd1031, %rd1026, 4;
	add.s64 	%rd1032, %rd1028, 4;
	add.s64 	%rd1033, %rd1030, 4;
	selp.b64 	%rd452, %rd1026, %rd1031, %p176;
	selp.b64 	%rd1516, %rd1028, %rd1032, %p176;
	selp.b64 	%rd1517, %rd1030, %rd1033, %p176;
	selp.b64 	%rd1512, %rd1025, %rd1512, %p175;
	selp.b64 	%rd1513, %rd1027, %rd1513, %p175;
	selp.b64 	%rd1514, %rd1029, %rd1514, %p175;
	add.s64 	%rd1034, %rd1515, 8;
	selp.b64 	%rd1511, %rd1034, %rd1511, %p175;
	add.s64 	%rd1035, %rd1521, 8;
	setp.eq.s64 	%p177, %rd1518, %rd1524;
	selp.b64 	%rd1036, %rd1035, %rd1518, %p177;
	add.s64 	%rd1037, %rd1522, 8;
	selp.b64 	%rd1038, %rd1037, %rd1519, %p177;
	add.s64 	%rd1039, %rd1523, 8;
	selp.b64 	%rd1040, %rd1039, %rd1520, %p177;
	selp.b64 	%rd1521, %rd1035, %rd1521, %p177;
	selp.b64 	%rd1522, %rd1037, %rd1522, %p177;
	selp.b64 	%rd1523, %rd1039, %rd1523, %p177;
	add.s64 	%rd1041, %rd1518, 8;
	selp.b64 	%rd1524, %rd1041, %rd1524, %p177;
	add.s64 	%rd1042, %rd1036, 4;
	add.s64 	%rd1043, %rd1038, 4;
	add.s64 	%rd1044, %rd1040, 4;
	selp.b64 	%rd1518, %rd1036, %rd1042, %p176;
	selp.b64 	%rd1519, %rd1038, %rd1043, %p176;
	selp.b64 	%rd1520, %rd1040, %rd1044, %p176;
	ld.local.f32 	%f470, [%rd1038];
	ld.local.f32 	%f471, [%rd1028];
	setp.eq.f32 	%p178, %f471, %f470;
	mov.u64 	%rd1515, %rd452;
	@%p178 bra 	$L__BB1_132;

$L__BB1_134:
	cvt.u32.u64 	%r556, %rd223;
	mov.u64 	%rd1282, 0;
	or.b64  	%rd1046, %rd1282, %rd223;
	mov.b64 	{%r404, %r405}, %rd1046;
	mov.b64 	{%r406, %r407}, %rd1526;
	cvt.u32.u64 	%r409, %rd1282;
	or.b32  	%r623, %r409, %r556;
	mov.u32 	%r624, 0;
	mov.b32 	%f729, %r405;
	mov.b32 	{%rs128, %rs74}, %r406;
	mov.u32 	%r625, %r624;
	bra.uni 	$L__BB1_135;

$L__BB1_94:
	cvt.u32.u64 	%r576, %rd225;
	mov.b32 	%f671, %r576;
	sub.f32 	%f68, %f51, %f671;
	sub.f32 	%f69, %f52, %f725;
	mul.f32 	%f405, %f59, %f69;
	fma.rn.f32 	%f70, %f57, %f68, %f405;
	mul.f32 	%f406, %f63, %f69;
	fma.rn.f32 	%f71, %f61, %f68, %f406;
	setp.ge.f32 	%p122, %f70, 0f00000000;
	setp.le.f32 	%p123, %f71, %f70;
	and.pred  	%p124, %p123, %p122;
	@%p124 bra 	$L__BB1_127;
	bra.uni 	$L__BB1_95;

$L__BB1_127:
	add.u64 	%rd1502, %SPL, 0;
	add.u64 	%rd1498, %SP, 728;
	add.u64 	%rd1504, %SP, 0;
	st.local.u64 	[%rd1502], %rd225;
	mov.u64 	%rd1509, 2;
	mov.u64 	%rd1495, %rd34;
	mov.u64 	%rd1496, %rd16;
	mov.u64 	%rd1497, %rd16;
	mov.u64 	%rd1499, %rd16;
	mov.u64 	%rd1500, %rd16;
	mov.u64 	%rd1501, %rd1498;
	mov.u64 	%rd1503, %rd1502;
	mov.u64 	%rd1505, %rd1502;
	mov.u64 	%rd1506, %rd1502;
	mov.u64 	%rd1507, %rd1504;
	mov.u64 	%rd1508, %rd29;

$L__BB1_128:
	setp.eq.s64 	%p169, %rd1509, 0;
	mov.u64 	%rd1510, 1;
	@%p169 bra 	$L__BB1_130;

	add.s64 	%rd1509, %rd1509, -1;
	add.s64 	%rd998, %rd1496, 8;
	setp.eq.s64 	%p170, %rd1499, %rd1495;
	selp.b64 	%rd999, %rd998, %rd1499, %p170;
	add.s64 	%rd1000, %rd1497, 8;
	selp.b64 	%rd1001, %rd1000, %rd1500, %p170;
	add.s64 	%rd1002, %rd1498, 8;
	selp.b64 	%rd1003, %rd1002, %rd1501, %p170;
	mov.u64 	%rd1510, 0;
	setp.eq.s64 	%p171, %rd1509, 0;
	add.s64 	%rd1004, %rd999, 4;
	add.s64 	%rd1005, %rd1001, 4;
	add.s64 	%rd1006, %rd1003, 4;
	selp.b64 	%rd414, %rd999, %rd1004, %p171;
	selp.b64 	%rd1500, %rd1001, %rd1005, %p171;
	selp.b64 	%rd1501, %rd1003, %rd1006, %p171;
	selp.b64 	%rd1496, %rd998, %rd1496, %p170;
	selp.b64 	%rd1497, %rd1000, %rd1497, %p170;
	selp.b64 	%rd1498, %rd1002, %rd1498, %p170;
	add.s64 	%rd1007, %rd1499, 8;
	selp.b64 	%rd1495, %rd1007, %rd1495, %p170;
	add.s64 	%rd1008, %rd1505, 8;
	setp.eq.s64 	%p172, %rd1502, %rd1508;
	selp.b64 	%rd1009, %rd1008, %rd1502, %p172;
	add.s64 	%rd1010, %rd1506, 8;
	selp.b64 	%rd1011, %rd1010, %rd1503, %p172;
	add.s64 	%rd1012, %rd1507, 8;
	selp.b64 	%rd1013, %rd1012, %rd1504, %p172;
	selp.b64 	%rd1505, %rd1008, %rd1505, %p172;
	selp.b64 	%rd1506, %rd1010, %rd1506, %p172;
	selp.b64 	%rd1507, %rd1012, %rd1507, %p172;
	add.s64 	%rd1014, %rd1502, 8;
	selp.b64 	%rd1508, %rd1014, %rd1508, %p172;
	add.s64 	%rd1015, %rd1009, 4;
	add.s64 	%rd1016, %rd1011, 4;
	add.s64 	%rd1017, %rd1013, 4;
	selp.b64 	%rd1502, %rd1009, %rd1015, %p171;
	selp.b64 	%rd1503, %rd1011, %rd1016, %p171;
	selp.b64 	%rd1504, %rd1013, %rd1017, %p171;
	ld.local.f32 	%f468, [%rd1011];
	ld.local.f32 	%f469, [%rd1001];
	setp.eq.f32 	%p173, %f469, %f468;
	mov.u64 	%rd1499, %rd414;
	@%p173 bra 	$L__BB1_128;

$L__BB1_130:
	cvt.u32.u64 	%r555, %rd225;
	mov.u64 	%rd1281, 0;
	or.b64  	%rd1019, %rd1281, %rd225;
	mov.b64 	{%r396, %r397}, %rd1019;
	mov.b64 	{%r398, %r399}, %rd1510;
	cvt.u32.u64 	%r401, %rd1281;
	or.b32  	%r623, %r401, %r555;
	mov.u32 	%r624, 0;
	mov.b32 	%f729, %r397;
	mov.u32 	%r625, 1;
	mov.b32 	{%rs128, %rs70}, %r398;
	bra.uni 	$L__BB1_135;

$L__BB1_95:
	shr.u64 	%rd1350, %rd226, 32;
	cvt.u32.u64 	%r557, %rd1350;
	mov.b32 	%f665, %r557;
	cvt.u32.u64 	%r551, %rd226;
	mov.b32 	%f657, %r551;
	sub.f32 	%f72, %f51, %f657;
	sub.f32 	%f73, %f52, %f665;
	mul.f32 	%f407, %f59, %f73;
	fma.rn.f32 	%f74, %f57, %f72, %f407;
	mul.f32 	%f408, %f63, %f73;
	fma.rn.f32 	%f75, %f61, %f72, %f408;
	setp.ge.f32 	%p125, %f75, 0f00000000;
	setp.le.f32 	%p126, %f74, %f75;
	and.pred  	%p127, %p126, %p125;
	@%p127 bra 	$L__BB1_123;
	bra.uni 	$L__BB1_96;

$L__BB1_123:
	add.u64 	%rd1486, %SPL, 0;
	add.u64 	%rd1482, %SP, 728;
	add.u64 	%rd1488, %SP, 0;
	st.local.u64 	[%rd1486], %rd226;
	mov.u64 	%rd1493, 2;
	mov.u64 	%rd1479, %rd34;
	mov.u64 	%rd1480, %rd16;
	mov.u64 	%rd1481, %rd16;
	mov.u64 	%rd1483, %rd16;
	mov.u64 	%rd1484, %rd16;
	mov.u64 	%rd1485, %rd1482;
	mov.u64 	%rd1487, %rd1486;
	mov.u64 	%rd1489, %rd1486;
	mov.u64 	%rd1490, %rd1486;
	mov.u64 	%rd1491, %rd1488;
	mov.u64 	%rd1492, %rd30;

$L__BB1_124:
	setp.eq.s64 	%p164, %rd1493, 0;
	mov.u64 	%rd1494, 1;
	@%p164 bra 	$L__BB1_126;

	add.s64 	%rd1493, %rd1493, -1;
	add.s64 	%rd971, %rd1480, 8;
	setp.eq.s64 	%p165, %rd1483, %rd1479;
	selp.b64 	%rd972, %rd971, %rd1483, %p165;
	add.s64 	%rd973, %rd1481, 8;
	selp.b64 	%rd974, %rd973, %rd1484, %p165;
	add.s64 	%rd975, %rd1482, 8;
	selp.b64 	%rd976, %rd975, %rd1485, %p165;
	mov.u64 	%rd1494, 0;
	setp.eq.s64 	%p166, %rd1493, 0;
	add.s64 	%rd977, %rd972, 4;
	add.s64 	%rd978, %rd974, 4;
	add.s64 	%rd979, %rd976, 4;
	selp.b64 	%rd376, %rd972, %rd977, %p166;
	selp.b64 	%rd1484, %rd974, %rd978, %p166;
	selp.b64 	%rd1485, %rd976, %rd979, %p166;
	selp.b64 	%rd1480, %rd971, %rd1480, %p165;
	selp.b64 	%rd1481, %rd973, %rd1481, %p165;
	selp.b64 	%rd1482, %rd975, %rd1482, %p165;
	add.s64 	%rd980, %rd1483, 8;
	selp.b64 	%rd1479, %rd980, %rd1479, %p165;
	add.s64 	%rd981, %rd1489, 8;
	setp.eq.s64 	%p167, %rd1486, %rd1492;
	selp.b64 	%rd982, %rd981, %rd1486, %p167;
	add.s64 	%rd983, %rd1490, 8;
	selp.b64 	%rd984, %rd983, %rd1487, %p167;
	add.s64 	%rd985, %rd1491, 8;
	selp.b64 	%rd986, %rd985, %rd1488, %p167;
	selp.b64 	%rd1489, %rd981, %rd1489, %p167;
	selp.b64 	%rd1490, %rd983, %rd1490, %p167;
	selp.b64 	%rd1491, %rd985, %rd1491, %p167;
	add.s64 	%rd987, %rd1486, 8;
	selp.b64 	%rd1492, %rd987, %rd1492, %p167;
	add.s64 	%rd988, %rd982, 4;
	add.s64 	%rd989, %rd984, 4;
	add.s64 	%rd990, %rd986, 4;
	selp.b64 	%rd1486, %rd982, %rd988, %p166;
	selp.b64 	%rd1487, %rd984, %rd989, %p166;
	selp.b64 	%rd1488, %rd986, %rd990, %p166;
	ld.local.f32 	%f466, [%rd984];
	ld.local.f32 	%f467, [%rd974];
	setp.eq.f32 	%p168, %f467, %f466;
	mov.u64 	%rd1483, %rd376;
	@%p168 bra 	$L__BB1_124;

$L__BB1_126:
	cvt.u32.u64 	%r554, %rd226;
	mov.u64 	%rd1280, 0;
	or.b64  	%rd992, %rd1280, %rd226;
	mov.b64 	{%r388, %r389}, %rd992;
	mov.b64 	{%r390, %r391}, %rd1494;
	cvt.u32.u64 	%r393, %rd1280;
	or.b32  	%r623, %r393, %r554;
	mov.u32 	%r624, 0;
	mov.b32 	%f729, %r389;
	mov.b32 	{%rs128, %rs66}, %r390;
	mov.u32 	%r625, 2;
	bra.uni 	$L__BB1_135;

$L__BB1_96:
	cvt.u32.u64 	%r597, %rd223;
	mov.b32 	%f697, %r597;
	sub.f32 	%f696, %f51, %f697;
	shr.u64 	%rd1352, %rd223, 32;
	cvt.u32.u64 	%r560, %rd1352;
	mov.b32 	%f669, %r560;
	sub.f32 	%f668, %f52, %f669;
	shr.u64 	%rd1351, %rd226, 32;
	cvt.u32.u64 	%r559, %rd1351;
	mov.b32 	%f667, %r559;
	cvt.u32.u64 	%r558, %rd225;
	mov.b32 	%f666, %r558;
	cvt.u32.u64 	%r552, %rd226;
	mov.b32 	%f658, %r552;
	sub.f32 	%f76, %f658, %f666;
	sub.f32 	%f77, %f667, %f725;
	mul.f32 	%f409, %f59, %f61;
	mul.f32 	%f410, %f57, %f63;
	sub.f32 	%f78, %f410, %f409;
	mul.f32 	%f411, %f59, %f696;
	mul.f32 	%f412, %f57, %f668;
	sub.f32 	%f413, %f412, %f411;
	mul.f32 	%f414, %f78, %f413;
	setp.lt.f32 	%p128, %f414, 0f00000000;
	setp.ge.f32 	%p129, %f66, 0f00000000;
	and.pred  	%p130, %p129, %p128;
	setp.le.f32 	%p131, %f70, 0f00000000;
	and.pred  	%p132, %p131, %p130;
	mov.u16 	%rs127, 0;
	@%p132 bra 	$L__BB1_99;

	cvt.u32.u64 	%r585, %rd226;
	mov.b32 	%f683, %r585;
	sub.f32 	%f682, %f51, %f683;
	shr.u64 	%rd1359, %rd226, 32;
	cvt.u32.u64 	%r584, %rd1359;
	mov.b32 	%f681, %r584;
	sub.f32 	%f680, %f52, %f681;
	mul.f32 	%f415, %f61, %f680;
	mul.f32 	%f416, %f682, %f63;
	sub.f32 	%f417, %f415, %f416;
	mul.f32 	%f418, %f78, %f417;
	setp.gt.f32 	%p133, %f418, 0f80000000;
	setp.ge.f32 	%p134, %f67, 0f00000000;
	and.pred  	%p135, %p134, %p133;
	setp.le.f32 	%p136, %f75, 0f00000000;
	and.pred  	%p137, %p136, %p135;
	mov.u16 	%rs127, 1;
	@%p137 bra 	$L__BB1_99;

	mul.f32 	%f419, %f76, %f69;
	mul.f32 	%f420, %f68, %f77;
	sub.f32 	%f421, %f419, %f420;
	mul.f32 	%f422, %f78, %f421;
	setp.lt.f32 	%p138, %f422, 0f00000000;
	sub.f32 	%f423, %f71, %f70;
	setp.ge.f32 	%p139, %f423, 0f00000000;
	and.pred  	%p140, %p139, %p138;
	sub.f32 	%f424, %f74, %f75;
	setp.ge.f32 	%p141, %f424, 0f00000000;
	and.pred  	%p142, %p141, %p140;
	selp.b16 	%rs127, 2, 3, %p142;

$L__BB1_99:
	mul.f32 	%f425, %f59, %f59;
	fma.rn.f32 	%f426, %f57, %f57, %f425;
	add.f32 	%f79, %f426, 0f00000000;
	mul.f32 	%f427, %f63, %f63;
	fma.rn.f32 	%f428, %f61, %f61, %f427;
	add.f32 	%f80, %f428, 0f00000000;
	mul.f32 	%f429, %f77, %f77;
	fma.rn.f32 	%f430, %f76, %f76, %f429;
	add.f32 	%f81, %f430, 0f00000000;
	setp.eq.s16 	%p143, %rs127, 1;
	@%p143 bra 	$L__BB1_114;

	setp.eq.s16 	%p144, %rs127, 2;
	@%p144 bra 	$L__BB1_110;

	setp.ne.s16 	%p145, %rs127, 3;
	@%p145 bra 	$L__BB1_118;

	cvt.u32.u64 	%r598, %rd223;
	mov.b32 	%f699, %r598;
	sub.f32 	%f698, %f51, %f699;
	shr.u64 	%rd1358, %rd223, 32;
	cvt.u32.u64 	%r577, %rd1358;
	mov.b32 	%f673, %r577;
	sub.f32 	%f672, %f52, %f673;
	sub.f32 	%f431, %f66, %f70;
	div.rn.f32 	%f82, %f66, %f431;
	sub.f32 	%f432, %f67, %f75;
	div.rn.f32 	%f83, %f67, %f432;
	sub.f32 	%f433, %f71, %f70;
	add.f32 	%f434, %f74, %f433;
	sub.f32 	%f435, %f434, %f75;
	div.rn.f32 	%f727, %f433, %f435;
	mul.f32 	%f436, %f672, %f672;
	fma.rn.f32 	%f437, %f698, %f698, %f436;
	add.f32 	%f438, %f437, 0f00000000;
	mul.f32 	%f439, %f79, %f82;
	mul.f32 	%f440, %f82, %f439;
	sub.f32 	%f85, %f438, %f440;
	mul.f32 	%f441, %f80, %f727;
	mul.f32 	%f442, %f727, %f441;
	sub.f32 	%f86, %f438, %f442;
	mul.f32 	%f443, %f69, %f69;
	fma.rn.f32 	%f444, %f68, %f68, %f443;
	add.f32 	%f445, %f444, 0f00000000;
	mul.f32 	%f446, %f81, %f83;
	mul.f32 	%f447, %f83, %f446;
	sub.f32 	%f87, %f445, %f447;
	setp.lt.f32 	%p146, %f85, %f86;
	@%p146 bra 	$L__BB1_106;
	bra.uni 	$L__BB1_103;

$L__BB1_106:
	setp.lt.f32 	%p148, %f85, %f87;
	@%p148 bra 	$L__BB1_108;
	bra.uni 	$L__BB1_107;

$L__BB1_108:
	cvt.u32.u64 	%r581, %rd223;
	mov.b32 	%f677, %r581;
	mul.f32 	%f726, %f59, %f82;
	fma.rn.f32 	%f724, %f57, %f82, %f677;
	mov.u32 	%r625, 0;
	mov.f32 	%f725, %f55;
	mov.f32 	%f727, %f82;
	bra.uni 	$L__BB1_109;

$L__BB1_114:
	cvt.u32.u64 	%r583, %rd223;
	mov.b32 	%f679, %r583;
	add.u64 	%rd1452, %SPL, 0;
	add.u64 	%rd1448, %SP, 728;
	add.u64 	%rd1454, %SP, 0;
	div.rn.f32 	%f728, %f67, %f80;
	fma.rn.f32 	%f456, %f61, %f728, %f679;
	mov.b32 	%r373, %f456;
	fma.rn.f32 	%f457, %f63, %f728, %f55;
	mov.b32 	%r374, %f457;
	cvt.u64.u32 	%rd911, %r374;
	cvt.u64.u32 	%rd912, %r373;
	bfi.b64 	%rd275, %rd911, %rd912, 32, 32;
	st.local.u64 	[%rd1452], %rd275;
	mov.u64 	%rd1459, 2;
	mov.u64 	%rd1445, %rd34;
	mov.u64 	%rd1446, %rd16;
	mov.u64 	%rd1447, %rd16;
	mov.u64 	%rd1449, %rd16;
	mov.u64 	%rd1450, %rd16;
	mov.u64 	%rd1451, %rd1448;
	mov.u64 	%rd1453, %rd1452;
	mov.u64 	%rd1455, %rd1452;
	mov.u64 	%rd1456, %rd1452;
	mov.u64 	%rd1457, %rd1454;
	mov.u64 	%rd1458, %rd32;

$L__BB1_115:
	setp.eq.s64 	%p154, %rd1459, 0;
	mov.u64 	%rd1478, 1;
	@%p154 bra 	$L__BB1_117;

	add.s64 	%rd1459, %rd1459, -1;
	add.s64 	%rd917, %rd1446, 8;
	setp.eq.s64 	%p155, %rd1449, %rd1445;
	selp.b64 	%rd918, %rd917, %rd1449, %p155;
	add.s64 	%rd919, %rd1447, 8;
	selp.b64 	%rd920, %rd919, %rd1450, %p155;
	add.s64 	%rd921, %rd1448, 8;
	selp.b64 	%rd922, %rd921, %rd1451, %p155;
	mov.u64 	%rd1478, 0;
	setp.eq.s64 	%p156, %rd1459, 0;
	add.s64 	%rd923, %rd918, 4;
	add.s64 	%rd924, %rd920, 4;
	add.s64 	%rd925, %rd922, 4;
	selp.b64 	%rd292, %rd918, %rd923, %p156;
	selp.b64 	%rd1450, %rd920, %rd924, %p156;
	selp.b64 	%rd1451, %rd922, %rd925, %p156;
	selp.b64 	%rd1446, %rd917, %rd1446, %p155;
	selp.b64 	%rd1447, %rd919, %rd1447, %p155;
	selp.b64 	%rd1448, %rd921, %rd1448, %p155;
	add.s64 	%rd926, %rd1449, 8;
	selp.b64 	%rd1445, %rd926, %rd1445, %p155;
	add.s64 	%rd927, %rd1455, 8;
	setp.eq.s64 	%p157, %rd1452, %rd1458;
	selp.b64 	%rd928, %rd927, %rd1452, %p157;
	add.s64 	%rd929, %rd1456, 8;
	selp.b64 	%rd930, %rd929, %rd1453, %p157;
	add.s64 	%rd931, %rd1457, 8;
	selp.b64 	%rd932, %rd931, %rd1454, %p157;
	selp.b64 	%rd1455, %rd927, %rd1455, %p157;
	selp.b64 	%rd1456, %rd929, %rd1456, %p157;
	selp.b64 	%rd1457, %rd931, %rd1457, %p157;
	add.s64 	%rd933, %rd1452, 8;
	selp.b64 	%rd1458, %rd933, %rd1458, %p157;
	add.s64 	%rd934, %rd928, 4;
	add.s64 	%rd935, %rd930, 4;
	add.s64 	%rd936, %rd932, 4;
	selp.b64 	%rd1452, %rd928, %rd934, %p156;
	selp.b64 	%rd1453, %rd930, %rd935, %p156;
	selp.b64 	%rd1454, %rd932, %rd936, %p156;
	ld.local.f32 	%f458, [%rd930];
	ld.local.f32 	%f459, [%rd920];
	setp.eq.f32 	%p158, %f459, %f458;
	mov.u64 	%rd1449, %rd292;
	@%p158 bra 	$L__BB1_115;

$L__BB1_117:
	mov.u64 	%rd1278, 0;
	or.b64  	%rd1477, %rd1278, %rd275;
	mov.u32 	%r625, 2;
	bra.uni 	$L__BB1_122;

$L__BB1_110:
	cvt.u32.u64 	%r582, %rd225;
	mov.b32 	%f678, %r582;
	add.u64 	%rd1436, %SPL, 0;
	add.u64 	%rd1432, %SP, 728;
	add.u64 	%rd1438, %SP, 0;
	mul.f32 	%f450, %f77, %f69;
	fma.rn.f32 	%f451, %f76, %f68, %f450;
	div.rn.f32 	%f728, %f451, %f81;
	fma.rn.f32 	%f452, %f76, %f728, %f678;
	mov.b32 	%r370, %f452;
	fma.rn.f32 	%f453, %f77, %f728, %f725;
	mov.b32 	%r371, %f453;
	cvt.u64.u32 	%rd884, %r371;
	cvt.u64.u32 	%rd885, %r370;
	bfi.b64 	%rd234, %rd884, %rd885, 32, 32;
	st.local.u64 	[%rd1436], %rd234;
	mov.u64 	%rd1443, 2;
	mov.u64 	%rd1429, %rd34;
	mov.u64 	%rd1430, %rd16;
	mov.u64 	%rd1431, %rd16;
	mov.u64 	%rd1433, %rd16;
	mov.u64 	%rd1434, %rd16;
	mov.u64 	%rd1435, %rd1432;
	mov.u64 	%rd1437, %rd1436;
	mov.u64 	%rd1439, %rd1436;
	mov.u64 	%rd1440, %rd1436;
	mov.u64 	%rd1441, %rd1438;
	mov.u64 	%rd1442, %rd33;

$L__BB1_111:
	setp.eq.s64 	%p149, %rd1443, 0;
	mov.u64 	%rd1478, 1;
	@%p149 bra 	$L__BB1_113;

	add.s64 	%rd1443, %rd1443, -1;
	add.s64 	%rd890, %rd1430, 8;
	setp.eq.s64 	%p150, %rd1433, %rd1429;
	selp.b64 	%rd891, %rd890, %rd1433, %p150;
	add.s64 	%rd892, %rd1431, 8;
	selp.b64 	%rd893, %rd892, %rd1434, %p150;
	add.s64 	%rd894, %rd1432, 8;
	selp.b64 	%rd895, %rd894, %rd1435, %p150;
	mov.u64 	%rd1478, 0;
	setp.eq.s64 	%p151, %rd1443, 0;
	add.s64 	%rd896, %rd891, 4;
	add.s64 	%rd897, %rd893, 4;
	add.s64 	%rd898, %rd895, 4;
	selp.b64 	%rd251, %rd891, %rd896, %p151;
	selp.b64 	%rd1434, %rd893, %rd897, %p151;
	selp.b64 	%rd1435, %rd895, %rd898, %p151;
	selp.b64 	%rd1430, %rd890, %rd1430, %p150;
	selp.b64 	%rd1431, %rd892, %rd1431, %p150;
	selp.b64 	%rd1432, %rd894, %rd1432, %p150;
	add.s64 	%rd899, %rd1433, 8;
	selp.b64 	%rd1429, %rd899, %rd1429, %p150;
	add.s64 	%rd900, %rd1439, 8;
	setp.eq.s64 	%p152, %rd1436, %rd1442;
	selp.b64 	%rd901, %rd900, %rd1436, %p152;
	add.s64 	%rd902, %rd1440, 8;
	selp.b64 	%rd903, %rd902, %rd1437, %p152;
	add.s64 	%rd904, %rd1441, 8;
	selp.b64 	%rd905, %rd904, %rd1438, %p152;
	selp.b64 	%rd1439, %rd900, %rd1439, %p152;
	selp.b64 	%rd1440, %rd902, %rd1440, %p152;
	selp.b64 	%rd1441, %rd904, %rd1441, %p152;
	add.s64 	%rd906, %rd1436, 8;
	selp.b64 	%rd1442, %rd906, %rd1442, %p152;
	add.s64 	%rd907, %rd901, 4;
	add.s64 	%rd908, %rd903, 4;
	add.s64 	%rd909, %rd905, 4;
	selp.b64 	%rd1436, %rd901, %rd907, %p151;
	selp.b64 	%rd1437, %rd903, %rd908, %p151;
	selp.b64 	%rd1438, %rd905, %rd909, %p151;
	ld.local.f32 	%f454, [%rd903];
	ld.local.f32 	%f455, [%rd893];
	setp.eq.f32 	%p153, %f455, %f454;
	mov.u64 	%rd1433, %rd251;
	@%p153 bra 	$L__BB1_111;

$L__BB1_113:
	mov.u64 	%rd1277, 0;
	or.b64  	%rd1477, %rd1277, %rd234;
	mov.u32 	%r625, 1;
	bra.uni 	$L__BB1_122;

$L__BB1_118:
	cvt.u32.u64 	%r561, %rd223;
	mov.b32 	%f670, %r561;
	add.u64 	%rd1312, %SP, 0;
	add.u64 	%rd1464, %SP, 728;
	add.u64 	%rd1470, %SP, 0;
	cvta.to.local.u64 	%rd1468, %rd1470;
	div.rn.f32 	%f728, %f66, %f79;
	fma.rn.f32 	%f460, %f57, %f728, %f670;
	mov.b32 	%r376, %f460;
	fma.rn.f32 	%f461, %f59, %f728, %f55;
	mov.b32 	%r377, %f461;
	cvt.u64.u32 	%rd938, %r377;
	cvt.u64.u32 	%rd939, %r376;
	bfi.b64 	%rd316, %rd938, %rd939, 32, 32;
	st.local.u64 	[%rd1468], %rd316;
	mov.u64 	%rd1475, 2;
	mov.u64 	%rd1461, %rd34;
	mov.u64 	%rd1462, %rd16;
	mov.u64 	%rd1463, %rd16;
	mov.u64 	%rd1465, %rd16;
	mov.u64 	%rd1466, %rd16;
	mov.u64 	%rd1467, %rd1464;
	mov.u64 	%rd1469, %rd1468;
	mov.u64 	%rd1471, %rd1468;
	mov.u64 	%rd1472, %rd1468;
	mov.u64 	%rd1473, %rd1470;
	mov.u64 	%rd1474, %rd31;

$L__BB1_119:
	setp.eq.s64 	%p159, %rd1475, 0;
	mov.u64 	%rd1478, 1;
	@%p159 bra 	$L__BB1_121;

	add.s64 	%rd1475, %rd1475, -1;
	add.s64 	%rd944, %rd1462, 8;
	setp.eq.s64 	%p160, %rd1465, %rd1461;
	selp.b64 	%rd945, %rd944, %rd1465, %p160;
	add.s64 	%rd946, %rd1463, 8;
	selp.b64 	%rd947, %rd946, %rd1466, %p160;
	add.s64 	%rd948, %rd1464, 8;
	selp.b64 	%rd949, %rd948, %rd1467, %p160;
	mov.u64 	%rd1478, 0;
	setp.eq.s64 	%p161, %rd1475, 0;
	add.s64 	%rd950, %rd945, 4;
	add.s64 	%rd951, %rd947, 4;
	add.s64 	%rd952, %rd949, 4;
	selp.b64 	%rd333, %rd945, %rd950, %p161;
	selp.b64 	%rd1466, %rd947, %rd951, %p161;
	selp.b64 	%rd1467, %rd949, %rd952, %p161;
	selp.b64 	%rd1462, %rd944, %rd1462, %p160;
	selp.b64 	%rd1463, %rd946, %rd1463, %p160;
	selp.b64 	%rd1464, %rd948, %rd1464, %p160;
	add.s64 	%rd953, %rd1465, 8;
	selp.b64 	%rd1461, %rd953, %rd1461, %p160;
	add.s64 	%rd954, %rd1471, 8;
	setp.eq.s64 	%p162, %rd1468, %rd1474;
	selp.b64 	%rd955, %rd954, %rd1468, %p162;
	add.s64 	%rd956, %rd1472, 8;
	selp.b64 	%rd957, %rd956, %rd1469, %p162;
	add.s64 	%rd958, %rd1473, 8;
	selp.b64 	%rd959, %rd958, %rd1470, %p162;
	selp.b64 	%rd1471, %rd954, %rd1471, %p162;
	selp.b64 	%rd1472, %rd956, %rd1472, %p162;
	selp.b64 	%rd1473, %rd958, %rd1473, %p162;
	add.s64 	%rd960, %rd1468, 8;
	selp.b64 	%rd1474, %rd960, %rd1474, %p162;
	add.s64 	%rd961, %rd955, 4;
	add.s64 	%rd962, %rd957, 4;
	add.s64 	%rd963, %rd959, 4;
	selp.b64 	%rd1468, %rd955, %rd961, %p161;
	selp.b64 	%rd1469, %rd957, %rd962, %p161;
	selp.b64 	%rd1470, %rd959, %rd963, %p161;
	ld.local.f32 	%f462, [%rd957];
	ld.local.f32 	%f463, [%rd947];
	setp.eq.f32 	%p163, %f463, %f462;
	mov.u64 	%rd1465, %rd333;
	@%p163 bra 	$L__BB1_119;

$L__BB1_121:
	mov.u32 	%r625, 0;
	mov.u64 	%rd1279, 0;
	or.b64  	%rd1477, %rd1279, %rd316;

$L__BB1_122:
	mov.f32 	%f464, 0f3F800000;
	sub.f32 	%f465, %f464, %f728;
	mov.b32 	%r380, %f465;
	mov.b32 	%r381, %f728;
	cvt.u64.u32 	%rd964, %r381;
	cvt.u64.u32 	%rd965, %r380;
	bfi.b64 	%rd1527, %rd964, %rd965, 32, 32;
	mov.b64 	{%r382, %r383}, %rd1478;
	mov.b64 	{%r384, %r385}, %rd1477;
	cvt.u32.u64 	%r623, %rd1477;
	mov.b32 	%f729, %r385;
	mov.u32 	%r624, 1;
	mov.b32 	{%rs128, %rs62}, %r382;
	bra.uni 	$L__BB1_135;

$L__BB1_103:
	setp.lt.f32 	%p147, %f86, %f87;
	@%p147 bra 	$L__BB1_105;
	bra.uni 	$L__BB1_104;

$L__BB1_105:
	cvt.u32.u64 	%r579, %rd223;
	mov.b32 	%f675, %r579;
	mul.f32 	%f726, %f63, %f83;
	fma.rn.f32 	%f724, %f61, %f83, %f675;
	mov.u32 	%r625, 2;
	mov.f32 	%f725, %f55;
	mov.f32 	%f727, %f83;
	bra.uni 	$L__BB1_109;

$L__BB1_107:
	cvt.u32.u64 	%r580, %rd225;
	mov.b32 	%f676, %r580;
	mul.f32 	%f726, %f77, %f727;
	fma.rn.f32 	%f724, %f76, %f727, %f676;
	mov.u32 	%r625, 1;
	bra.uni 	$L__BB1_109;

$L__BB1_104:
	cvt.u32.u64 	%r578, %rd225;
	mov.b32 	%f674, %r578;
	mul.f32 	%f726, %f77, %f727;
	fma.rn.f32 	%f724, %f76, %f727, %f674;
	mov.u32 	%r625, 1;

$L__BB1_109:
	add.f32 	%f729, %f725, %f726;
	mov.f32 	%f448, 0f3F800000;
	sub.f32 	%f449, %f448, %f727;
	mov.b32 	%r368, %f449;
	mov.b32 	%r369, %f727;
	cvt.u64.u32 	%rd881, %r369;
	cvt.u64.u32 	%rd882, %r368;
	bfi.b64 	%rd1527, %rd881, %rd882, 32, 32;
	mov.b32 	%r623, %f724;
	mov.u32 	%r624, 1;
	mov.u16 	%rs128, 1;

$L__BB1_135:
	mov.b32 	%f472, %r623;
	sub.f32 	%f473, %f472, %f51;
	sub.f32 	%f474, %f729, %f52;
	mul.f32 	%f475, %f474, %f474;
	fma.rn.f32 	%f476, %f473, %f473, %f475;
	add.f32 	%f477, %f476, 0f00000000;
	sqrt.rn.f32 	%f478, %f477;
	shl.b64 	%rd1047, %rd215, 2;
	add.s64 	%rd1048, %rd13, %rd1047;
	st.local.f32 	[%rd1048+-4], %f478;
	mul.lo.s64 	%rd1049, %rd215, 36;
	add.s64 	%rd1050, %rd12, %rd1049;
	st.local.u32 	[%rd1050+-36], %r623;
	st.local.f32 	[%rd1050+-32], %f729;
	mov.u16 	%rs75, 0;
	st.local.v4.u8 	[%rd1050+-28], {%rs128, %rs75, %rs75, %rs75};
	st.local.u32 	[%rd1050+-24], %r44;
	st.local.u32 	[%rd1050+-20], %r624;
	st.local.u32 	[%rd1050+-16], %r625;
	shr.u64 	%rd1051, %rd1527, 32;
	st.local.u32 	[%rd1050+-8], %rd1051;
	st.local.u32 	[%rd1050+-12], %rd1527;

$L__BB1_136:
	setp.lt.u64 	%p179, %rd215, 4;
	add.s64 	%rd215, %rd215, 1;
	@%p179 bra 	$L__BB1_83;

	ld.local.v2.u64 	{%rd1528, %rd1529}, [%rd13];
	ld.local.v4.u32 	{%r635, %r636, %r637, %r413}, [%rd12];
	ld.local.u32 	%r638, [%rd12+16];
	ld.local.u32 	%rd1054, [%rd12+36];
	ld.local.u32 	%rd1055, [%rd12+40];
	bfi.b64 	%rd1056, %rd1055, %rd1054, 32, 32;
	mov.b64 	{%r632, %r633}, %rd1056;
	ld.local.u32 	%r634, [%rd12+44];
	ld.local.u32 	%r639, [%rd12+52];
	ld.local.u32 	%r631, [%rd12+80];
	ld.local.u64 	%rd1057, [%rd12+72];
	mov.b64 	{%r629, %r630}, %rd1057;
	ld.local.u32 	%r640, [%rd12+88];
	ld.local.u32 	%rd1058, [%rd12+108];
	ld.local.u32 	%rd1059, [%rd12+112];
	bfi.b64 	%rd1060, %rd1059, %rd1058, 32, 32;
	mov.b64 	{%r626, %r627}, %rd1060;
	ld.local.u32 	%r628, [%rd12+116];
	ld.local.u32 	%r641, [%rd12+124];
	bra.uni 	$L__BB1_138;

$L__BB1_81:
	mov.u32 	%r638, 4;
	mov.u32 	%r639, %r638;
	mov.u32 	%r640, %r638;
	mov.u32 	%r641, %r638;

$L__BB1_138:
	and.b64  	%rd1061, %rd210, 1;
	setp.eq.b64 	%p180, %rd1061, 1;
	mov.pred 	%p181, 0;
	xor.pred  	%p182, %p180, %p181;
	not.pred 	%p183, %p182;
	mov.b64 	{%r87, %r88}, %rd1528;
	mov.b64 	{%r89, %r90}, %rd1529;
	@%p183 bra 	$L__BB1_147;
	bra.uni 	$L__BB1_139;

$L__BB1_147:
	and.b64  	%rd1077, %rd210, 2;
	setp.eq.s64 	%p197, %rd1077, 0;
	@%p197 bra 	$L__BB1_156;
	bra.uni 	$L__BB1_148;

$L__BB1_156:
	and.b64  	%rd1093, %rd210, 4;
	setp.eq.s64 	%p211, %rd1093, 0;
	@%p211 bra 	$L__BB1_165;
	bra.uni 	$L__BB1_157;

$L__BB1_165:
	and.b64  	%rd1109, %rd210, 8;
	setp.eq.s64 	%p225, %rd1109, 0;
	@%p225 bra 	$L__BB1_74;

	mov.pred 	%p345, 0;
	ld.u8 	%rs82, [%rd199+88];
	and.b16  	%rs83, %rs82, 1;
	setp.eq.b16 	%p226, %rs83, 1;
	xor.pred  	%p228, %p226, %p345;
	not.pred 	%p229, %p228;
	@%p229 bra 	$L__BB1_169;
	bra.uni 	$L__BB1_167;

$L__BB1_169:
	ld.u32 	%r138, [%rd199+76];
	cvt.u64.u32 	%rd1113, %r138;
	setp.le.u64 	%p236, %rd187, %rd1113;
	@%p236 bra 	$L__BB1_74;

	mov.b32 	%f707, %r90;
	neg.f32 	%f117, %f707;
	setp.lt.u32 	%p237, %r43, 64;
	@%p237 bra 	$L__BB1_172;
	bra.uni 	$L__BB1_171;

$L__BB1_172:
	mul.wide.u32 	%rd1123, %r43, 8;
	add.s64 	%rd1124, %rd15, %rd1123;
	mov.u64 	%rd1536, 0;
	st.local.u32 	[%rd1124], %r138;
	st.local.f32 	[%rd1124+4], %f117;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd15+512], %r43;
	mov.u64 	%rd1537, %rd1536;
	bra.uni 	$L__BB1_173;

$L__BB1_139:
	mov.pred 	%p342, 0;
	ld.u8 	%rs76, [%rd199+88];
	and.b16  	%rs77, %rs76, 1;
	setp.eq.b16 	%p184, %rs77, 1;
	xor.pred  	%p186, %p184, %p342;
	not.pred 	%p187, %p186;
	@%p187 bra 	$L__BB1_142;
	bra.uni 	$L__BB1_140;

$L__BB1_142:
	ld.u32 	%r96, [%rd199+64];
	cvt.u64.u32 	%rd1065, %r96;
	setp.le.u64 	%p194, %rd187, %rd1065;
	@%p194 bra 	$L__BB1_147;

	mov.b32 	%f701, %r87;
	neg.f32 	%f114, %f701;
	setp.lt.u32 	%p195, %r43, 64;
	@%p195 bra 	$L__BB1_145;
	bra.uni 	$L__BB1_144;

$L__BB1_145:
	add.s32 	%r416, %r42, -1;
	mul.wide.u32 	%rd1075, %r416, 8;
	add.s64 	%rd1076, %rd15, %rd1075;
	mov.u64 	%rd1530, 0;
	st.local.u32 	[%rd1076], %r96;
	st.local.f32 	[%rd1076+4], %f114;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd15+512], %r43;
	mov.u64 	%rd1531, %rd1530;
	bra.uni 	$L__BB1_146;

$L__BB1_148:
	mov.pred 	%p343, 0;
	ld.u8 	%rs78, [%rd199+88];
	and.b16  	%rs79, %rs78, 1;
	setp.eq.b16 	%p198, %rs79, 1;
	xor.pred  	%p200, %p198, %p343;
	not.pred 	%p201, %p200;
	@%p201 bra 	$L__BB1_151;
	bra.uni 	$L__BB1_149;

$L__BB1_151:
	ld.u32 	%r110, [%rd199+68];
	cvt.u64.u32 	%rd1081, %r110;
	setp.le.u64 	%p208, %rd187, %rd1081;
	@%p208 bra 	$L__BB1_156;

	mov.b32 	%f703, %r88;
	neg.f32 	%f115, %f703;
	setp.lt.u32 	%p209, %r43, 64;
	@%p209 bra 	$L__BB1_154;
	bra.uni 	$L__BB1_153;

$L__BB1_154:
	mul.wide.u32 	%rd1091, %r43, 8;
	add.s64 	%rd1092, %rd15, %rd1091;
	mov.u64 	%rd1532, 0;
	st.local.u32 	[%rd1092], %r110;
	st.local.f32 	[%rd1092+4], %f115;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd15+512], %r43;
	mov.u64 	%rd1533, %rd1532;
	bra.uni 	$L__BB1_155;

$L__BB1_157:
	mov.pred 	%p344, 0;
	ld.u8 	%rs80, [%rd199+88];
	and.b16  	%rs81, %rs80, 1;
	setp.eq.b16 	%p212, %rs81, 1;
	xor.pred  	%p214, %p212, %p344;
	not.pred 	%p215, %p214;
	@%p215 bra 	$L__BB1_160;
	bra.uni 	$L__BB1_158;

$L__BB1_160:
	ld.u32 	%r124, [%rd199+72];
	cvt.u64.u32 	%rd1097, %r124;
	setp.le.u64 	%p222, %rd187, %rd1097;
	@%p222 bra 	$L__BB1_165;

	mov.b32 	%f705, %r89;
	neg.f32 	%f116, %f705;
	setp.lt.u32 	%p223, %r43, 64;
	@%p223 bra 	$L__BB1_163;
	bra.uni 	$L__BB1_162;

$L__BB1_163:
	mul.wide.u32 	%rd1107, %r43, 8;
	add.s64 	%rd1108, %rd15, %rd1107;
	mov.u64 	%rd1534, 0;
	st.local.u32 	[%rd1108], %r124;
	st.local.f32 	[%rd1108+4], %f116;
	add.s32 	%r43, %r43, 1;
	st.local.u32 	[%rd15+512], %r43;
	mov.u64 	%rd1535, %rd1534;
	bra.uni 	$L__BB1_164;

$L__BB1_140:
	mov.b32 	%f700, %r87;
	mov.b32 	%f659, %r41;
	setp.leu.f32 	%p188, %f659, %f700;
	setp.eq.s32 	%p189, %r638, 4;
	or.pred  	%p190, %p189, %p188;
	@%p190 bra 	$L__BB1_147;

	ld.u32 	%r414, [%rd199+64];
	cvt.u64.u32 	%rd1062, %r414;
	setp.le.u64 	%p191, %rd190, %rd1062;
	mul.wide.u32 	%rd1063, %r414, 12;
	add.s64 	%rd1064, %rd191, %rd1063;
	setp.eq.s64 	%p192, %rd1064, 0;
	or.pred  	%p193, %p191, %p192;
	selp.b32 	%r38, %r38, %r637, %p193;
	selp.b32 	%r37, %r37, %r636, %p193;
	selp.b32 	%r36, %r36, %r635, %p193;
	selp.b32 	%r40, %r40, %r638, %p193;
	selp.b32 	%r41, %r41, %r87, %p193;
	bra.uni 	$L__BB1_147;

$L__BB1_167:
	mov.b32 	%f706, %r90;
	mov.b32 	%f481, %r41;
	setp.leu.f32 	%p230, %f481, %f706;
	setp.eq.s32 	%p231, %r641, 4;
	or.pred  	%p232, %p231, %p230;
	@%p232 bra 	$L__BB1_74;
	bra.uni 	$L__BB1_168;

$L__BB1_149:
	mov.b32 	%f702, %r88;
	mov.b32 	%f479, %r41;
	setp.leu.f32 	%p202, %f479, %f702;
	setp.eq.s32 	%p203, %r639, 4;
	or.pred  	%p204, %p203, %p202;
	@%p204 bra 	$L__BB1_156;

	ld.u32 	%r422, [%rd199+68];
	cvt.u64.u32 	%rd1078, %r422;
	setp.le.u64 	%p205, %rd190, %rd1078;
	mul.wide.u32 	%rd1079, %r422, 12;
	add.s64 	%rd1080, %rd191, %rd1079;
	setp.eq.s64 	%p206, %rd1080, 0;
	or.pred  	%p207, %p205, %p206;
	selp.b32 	%r38, %r38, %r634, %p207;
	selp.b32 	%r37, %r37, %r633, %p207;
	selp.b32 	%r36, %r36, %r632, %p207;
	selp.b32 	%r40, %r40, %r639, %p207;
	selp.b32 	%r41, %r41, %r88, %p207;
	bra.uni 	$L__BB1_156;

$L__BB1_158:
	mov.b32 	%f704, %r89;
	mov.b32 	%f480, %r41;
	setp.leu.f32 	%p216, %f480, %f704;
	setp.eq.s32 	%p217, %r640, 4;
	or.pred  	%p218, %p217, %p216;
	@%p218 bra 	$L__BB1_165;

	ld.u32 	%r429, [%rd199+72];
	cvt.u64.u32 	%rd1094, %r429;
	setp.le.u64 	%p219, %rd190, %rd1094;
	mul.wide.u32 	%rd1095, %r429, 12;
	add.s64 	%rd1096, %rd191, %rd1095;
	setp.eq.s64 	%p220, %rd1096, 0;
	or.pred  	%p221, %p219, %p220;
	selp.b32 	%r38, %r38, %r631, %p221;
	selp.b32 	%r37, %r37, %r630, %p221;
	selp.b32 	%r36, %r36, %r629, %p221;
	selp.b32 	%r40, %r40, %r640, %p221;
	selp.b32 	%r41, %r41, %r89, %p221;
	bra.uni 	$L__BB1_165;

$L__BB1_171:
	mov.u64 	%rd1537, 1;
	shl.b64 	%rd1536, %rd1113, 32;

$L__BB1_173:
	mov.u64 	%rd1292, 0;
	cvt.u32.u64 	%r438, %rd1292;
	cvt.u32.u64 	%r439, %rd1536;
	or.b32  	%r440, %r439, %r438;
	cvt.u32.u64 	%r441, %rd1537;
	or.b32  	%r442, %r440, %r441;
	setp.eq.s32 	%p238, %r442, 0;
	@%p238 bra 	$L__BB1_74;
	bra.uni 	$L__BB1_174;

$L__BB1_144:
	cvt.u64.u32 	%rd1364, %r96;
	mov.u64 	%rd1531, 1;
	shl.b64 	%rd1530, %rd1364, 32;

$L__BB1_146:
	mov.u64 	%rd1283, 0;
	cvt.u32.u64 	%r417, %rd1283;
	cvt.u32.u64 	%r418, %rd1530;
	or.b32  	%r419, %r418, %r417;
	cvt.u32.u64 	%r420, %rd1531;
	or.b32  	%r421, %r419, %r420;
	setp.ne.s32 	%p196, %r421, 0;
	@%p196 bra 	$L__BB1_174;
	bra.uni 	$L__BB1_147;

$L__BB1_153:
	mov.u64 	%rd1533, 1;
	shl.b64 	%rd1532, %rd1081, 32;

$L__BB1_155:
	mov.u64 	%rd1286, 0;
	cvt.u32.u64 	%r424, %rd1286;
	cvt.u32.u64 	%r425, %rd1532;
	or.b32  	%r426, %r425, %r424;
	cvt.u32.u64 	%r427, %rd1533;
	or.b32  	%r428, %r426, %r427;
	setp.ne.s32 	%p210, %r428, 0;
	@%p210 bra 	$L__BB1_174;
	bra.uni 	$L__BB1_156;

$L__BB1_162:
	mov.u64 	%rd1535, 1;
	shl.b64 	%rd1534, %rd1097, 32;

$L__BB1_164:
	mov.u64 	%rd1289, 0;
	cvt.u32.u64 	%r431, %rd1289;
	cvt.u32.u64 	%r432, %rd1534;
	or.b32  	%r433, %r432, %r431;
	cvt.u32.u64 	%r434, %rd1535;
	or.b32  	%r435, %r433, %r434;
	setp.ne.s32 	%p224, %r435, 0;
	@%p224 bra 	$L__BB1_174;
	bra.uni 	$L__BB1_165;

$L__BB1_175:
	mov.u64 	%rd1538, 0;
	mov.u64 	%rd1539, 2;
	setp.eq.s32 	%p239, %r40, 4;
	mov.u64 	%rd1540, %rd1538;
	@%p239 bra 	$L__BB1_177;

	mov.b64 	%rd1540, {%r36, %r37};
	mov.b32 	{%rs84, %rs85}, %r38;
	mov.b64 	%rd1131, {%r38, %r443};
	and.b64  	%rd1538, %rd1131, 4294967040;
	cvt.u64.u16 	%rd1132, %rs84;
	and.b64  	%rd1539, %rd1132, 255;

$L__BB1_177:
	mov.u64 	%rd1542, 0;
	mov.u64 	%rd1541, 2;
	or.b64  	%rd1139, %rd1539, %rd1538;
	or.b64  	%rd1140, %rd1139, %rd1542;
	mov.b64 	{%r444, %r445}, %rd1140;
	mov.b32 	{%rs18, %rs86}, %r444;
	and.b16  	%rs87, %rs18, 255;
	setp.eq.s16 	%p240, %rs87, 2;
	@%p240 bra 	$L__BB1_179;

	cvt.u32.u64 	%r446, %rd1540;
	mov.b32 	%f482, %r446;
	shr.u64 	%rd1141, %rd1540, 32;
	cvt.u32.u64 	%r447, %rd1141;
	mov.b32 	%f483, %r447;
	ld.global.f32 	%f484, [%rd56+248];
	mul.f32 	%f485, %f484, %f482;
	ld.global.f32 	%f486, [%rd56+252];
	mul.f32 	%f487, %f486, %f483;
	sub.f32 	%f488, %f485, %f487;
	mul.f32 	%f489, %f486, %f482;
	fma.rn.f32 	%f490, %f484, %f483, %f489;
	ld.global.f32 	%f491, [%rd56+256];
	add.f32 	%f492, %f491, %f488;
	mov.b32 	%r448, %f492;
	ld.global.f32 	%f493, [%rd56+260];
	add.f32 	%f494, %f493, %f490;
	mov.b32 	%r449, %f494;
	cvt.u64.u32 	%rd1142, %r449;
	cvt.u64.u32 	%rd1143, %r448;
	cvt.u64.u16 	%rd1144, %rs18;
	bfi.b64 	%rd1542, %rd1142, %rd1143, 32, 32;
	and.b64  	%rd1145, %rd1144, 255;
	mov.b64 	{%r450, %r451}, %rd1145;
	mov.b32 	{%rs88, %rs89}, %r450;
	cvt.u64.u16 	%rd1541, %rs88;

$L__BB1_179:
	mov.u64 	%rd1559, 0;
	mov.u64 	%rd1543, 2;
	or.b64  	%rd1152, %rd1559, %rd1541;
	or.b64  	%rd539, %rd1152, %rd1559;
	mov.b64 	{%r452, %r453}, %rd539;
	mov.b32 	{%rs19, %rs90}, %r452;
	and.b16  	%rs91, %rs19, 255;
	setp.eq.s16 	%p241, %rs91, 2;
	mov.u64 	%rd1545, %rd1559;
	@%p241 bra 	$L__BB1_181;

	mov.u64 	%rd1356, 0;
	and.b64  	%rd1154, %rd539, 4294967040;
	cvt.u64.u16 	%rd1155, %rs19;
	and.b64  	%rd1156, %rd1155, 255;
	or.b64  	%rd1157, %rd1156, %rd1356;
	or.b64  	%rd1158, %rd1157, %rd1154;
	mov.b64 	{%r454, %r455}, %rd1158;
	mov.b32 	{%rs92, %rs93}, %r454;
	not.b16 	%rs94, %rs92;
	ld.global.u8 	%rs95, [%rd56+240];
	setp.eq.s16 	%p242, %rs95, 0;
	and.b16  	%rs96, %rs94, 1;
	selp.b16 	%rs97, %rs92, %rs96, %p242;
	and.b64  	%rd1159, %rd1158, 4294967040;
	cvt.u64.u16 	%rd1160, %rs97;
	and.b64  	%rd1161, %rd1160, 255;
	or.b64  	%rd1162, %rd1159, %rd1356;
	or.b64  	%rd1163, %rd1162, %rd1161;
	mov.b64 	{%r456, %r457}, %rd1163;
	mov.b32 	{%rs98, %rs99}, %r456;
	and.b64  	%rd1545, %rd1163, 4294967040;
	cvt.u64.u16 	%rd1164, %rs98;
	and.b64  	%rd1543, %rd1164, 255;
	mov.u64 	%rd1559, %rd1542;

$L__BB1_181:
	mov.u64 	%rd1357, 0;
	or.b64  	%rd1165, %rd1357, %rd1543;
	or.b64  	%rd1166, %rd1165, %rd1545;
	mov.b64 	{%r458, %r459}, %rd1166;
	mov.b32 	{%rs130, %rs100}, %r458;
	cvt.u32.u64 	%r460, %rd1543;
	cvt.u32.u64 	%r461, %rd1357;
	or.b32  	%r462, %r461, %r460;
	cvt.u32.u64 	%r463, %rd1545;
	or.b32  	%r464, %r462, %r463;
	shr.u32 	%r672, %r464, 8;
	bra.uni 	$L__BB1_238;

$L__BB1_41:
	cvt.u32.u64 	%r245, %rd66;
	cvt.u32.u64 	%r246, %rd85;
	rem.u32 	%r247, %r246, %r245;
	cvt.u64.u32 	%rd1385, %r247;

$L__BB1_42:
	shl.b64 	%rd704, %rd1385, 3;
	add.s64 	%rd89, %rd67, %rd704;
	ld.u32 	%rd705, [%rd89];
	ld.u32 	%rd706, [%rd89+4];
	bfi.b64 	%rd90, %rd706, %rd705, 32, 32;
	add.s64 	%rd91, %rd1385, 1;
	or.b64  	%rd707, %rd91, %rd66;
	and.b64  	%rd708, %rd707, -4294967296;
	setp.eq.s64 	%p59, %rd708, 0;
	@%p59 bra 	$L__BB1_44;

	rem.u64 	%rd1386, %rd91, %rd66;
	bra.uni 	$L__BB1_45;

$L__BB1_54:
	cvt.u32.u64 	%r255, %rd66;
	cvt.u32.u64 	%r256, %rd132;
	rem.u32 	%r257, %r256, %r255;
	cvt.u64.u32 	%rd1402, %r257;

$L__BB1_55:
	add.s64 	%rd1416, %rd2, 16;
	add.u64 	%rd1334, %SP, 16;
	or.b64  	%rd1412, %rd1334, 8;
	add.s64 	%rd1410, %rd2, 8;
	add.u64 	%rd1331, %SP, 208;
	add.s64 	%rd1406, %rd1331, 36;
	add.s64 	%rd1404, %rd3, 36;
	shl.b64 	%rd750, %rd1402, 3;
	add.s64 	%rd751, %rd67, %rd750;
	ld.u32 	%rd752, [%rd751];
	ld.u32 	%rd753, [%rd751+4];
	bfi.b64 	%rd143, %rd753, %rd752, 32, 32;
	st.local.v2.u64 	[%rd2], {%rd133, %rd143};
	mov.u64 	%rd1417, 2;
	mov.u64 	%rd1403, %rd39;
	mov.u64 	%rd1405, %rd1404;
	mov.u64 	%rd1407, %rd1404;
	mov.u64 	%rd1408, %rd1404;
	mov.u64 	%rd1409, %rd1406;
	mov.u64 	%rd1411, %rd1410;
	mov.u64 	%rd1413, %rd1410;
	mov.u64 	%rd1414, %rd1410;
	mov.u64 	%rd1415, %rd1412;

$L__BB1_56:
	setp.eq.s64 	%p68, %rd1417, 0;
	@%p68 bra 	$L__BB1_59;

	add.s64 	%rd1417, %rd1417, -1;
	add.s64 	%rd754, %rd1404, 8;
	setp.eq.s64 	%p69, %rd1407, %rd1403;
	selp.b64 	%rd755, %rd754, %rd1407, %p69;
	add.s64 	%rd756, %rd1405, 8;
	selp.b64 	%rd757, %rd756, %rd1408, %p69;
	add.s64 	%rd758, %rd1406, 8;
	selp.b64 	%rd759, %rd758, %rd1409, %p69;
	setp.eq.s64 	%p70, %rd1417, 0;
	add.s64 	%rd760, %rd755, 4;
	add.s64 	%rd761, %rd757, 4;
	add.s64 	%rd762, %rd759, 4;
	selp.b64 	%rd160, %rd755, %rd760, %p70;
	selp.b64 	%rd1408, %rd757, %rd761, %p70;
	selp.b64 	%rd1409, %rd759, %rd762, %p70;
	selp.b64 	%rd1404, %rd754, %rd1404, %p69;
	selp.b64 	%rd1405, %rd756, %rd1405, %p69;
	selp.b64 	%rd1406, %rd758, %rd1406, %p69;
	add.s64 	%rd763, %rd1407, 8;
	selp.b64 	%rd1403, %rd763, %rd1403, %p69;
	add.s64 	%rd764, %rd1413, 8;
	setp.eq.s64 	%p71, %rd1410, %rd1416;
	selp.b64 	%rd765, %rd764, %rd1410, %p71;
	add.s64 	%rd766, %rd1414, 8;
	selp.b64 	%rd767, %rd766, %rd1411, %p71;
	add.s64 	%rd768, %rd1415, 8;
	selp.b64 	%rd769, %rd768, %rd1412, %p71;
	selp.b64 	%rd1413, %rd764, %rd1413, %p71;
	selp.b64 	%rd1414, %rd766, %rd1414, %p71;
	selp.b64 	%rd1415, %rd768, %rd1415, %p71;
	add.s64 	%rd770, %rd1410, 8;
	selp.b64 	%rd1416, %rd770, %rd1416, %p71;
	add.s64 	%rd771, %rd765, 4;
	add.s64 	%rd772, %rd767, 4;
	add.s64 	%rd773, %rd769, 4;
	selp.b64 	%rd1410, %rd765, %rd771, %p70;
	selp.b64 	%rd1411, %rd767, %rd772, %p70;
	selp.b64 	%rd1412, %rd769, %rd773, %p70;
	ld.local.f32 	%f254, [%rd767];
	ld.local.f32 	%f255, [%rd757];
	setp.eq.f32 	%p72, %f255, %f254;
	mov.u64 	%rd1407, %rd160;
	@%p72 bra 	$L__BB1_56;
	bra.uni 	$L__BB1_58;

$L__BB1_59:
	cvt.u32.u64 	%r258, %rd133;
	mov.b32 	%f256, %r258;
	shr.u64 	%rd774, %rd133, 32;
	cvt.u32.u64 	%r259, %rd774;
	mov.b32 	%f257, %r259;
	shr.u64 	%rd775, %rd143, 32;
	cvt.u32.u64 	%r260, %rd775;
	cvt.u32.u64 	%r261, %rd143;
	mov.b32 	%f258, %r261;
	sub.f32 	%f259, %f258, %f256;
	mov.b32 	%f260, %r260;
	sub.f32 	%f261, %f260, %f257;
	neg.f32 	%f722, %f259;
	neg.f32 	%f723, %f261;
	bra.uni 	$L__BB1_60;

$L__BB1_44:
	cvt.u32.u64 	%r248, %rd66;
	cvt.u32.u64 	%r249, %rd91;
	rem.u32 	%r250, %r249, %r248;
	cvt.u64.u32 	%rd1386, %r250;

$L__BB1_45:
	add.u64 	%rd1328, %SP, 208;
	add.s64 	%rd1390, %rd1328, 44;
	add.s64 	%rd1387, %rd3, 52;
	add.u64 	%rd1325, %SP, 16;
	add.u64 	%rd1396, %SP, 16;
	cvta.to.local.u64 	%rd1394, %rd1396;
	shl.b64 	%rd710, %rd1386, 3;
	add.s64 	%rd101, %rd67, %rd710;
	ld.u32 	%rd711, [%rd101];
	ld.u32 	%rd712, [%rd101+4];
	bfi.b64 	%rd713, %rd712, %rd711, 32, 32;
	st.local.v2.u64 	[%rd1394], {%rd90, %rd713};
	mov.u64 	%rd1401, 2;
	mov.u64 	%rd1388, %rd39;
	mov.u64 	%rd1389, %rd39;
	mov.u64 	%rd1391, %rd39;
	mov.u64 	%rd1392, %rd39;
	mov.u64 	%rd1393, %rd1390;
	mov.u64 	%rd1395, %rd1394;
	mov.u64 	%rd1397, %rd1394;
	mov.u64 	%rd1398, %rd1394;
	mov.u64 	%rd1399, %rd1396;
	mov.u64 	%rd1400, %rd41;

$L__BB1_46:
	setp.eq.s64 	%p60, %rd1401, 0;
	@%p60 bra 	$L__BB1_49;

	add.s64 	%rd1401, %rd1401, -1;
	add.s64 	%rd714, %rd1388, 8;
	setp.eq.s64 	%p61, %rd1391, %rd1387;
	selp.b64 	%rd715, %rd714, %rd1391, %p61;
	add.s64 	%rd716, %rd1389, 8;
	selp.b64 	%rd717, %rd716, %rd1392, %p61;
	add.s64 	%rd718, %rd1390, 8;
	selp.b64 	%rd719, %rd718, %rd1393, %p61;
	setp.eq.s64 	%p62, %rd1401, 0;
	add.s64 	%rd720, %rd715, 4;
	add.s64 	%rd721, %rd717, 4;
	add.s64 	%rd722, %rd719, 4;
	selp.b64 	%rd118, %rd715, %rd720, %p62;
	selp.b64 	%rd1392, %rd717, %rd721, %p62;
	selp.b64 	%rd1393, %rd719, %rd722, %p62;
	selp.b64 	%rd1388, %rd714, %rd1388, %p61;
	selp.b64 	%rd1389, %rd716, %rd1389, %p61;
	selp.b64 	%rd1390, %rd718, %rd1390, %p61;
	add.s64 	%rd723, %rd1391, 8;
	selp.b64 	%rd1387, %rd723, %rd1387, %p61;
	add.s64 	%rd724, %rd1397, 8;
	setp.eq.s64 	%p63, %rd1394, %rd1400;
	selp.b64 	%rd725, %rd724, %rd1394, %p63;
	add.s64 	%rd726, %rd1398, 8;
	selp.b64 	%rd727, %rd726, %rd1395, %p63;
	add.s64 	%rd728, %rd1399, 8;
	selp.b64 	%rd729, %rd728, %rd1396, %p63;
	selp.b64 	%rd1397, %rd724, %rd1397, %p63;
	selp.b64 	%rd1398, %rd726, %rd1398, %p63;
	selp.b64 	%rd1399, %rd728, %rd1399, %p63;
	add.s64 	%rd730, %rd1394, 8;
	selp.b64 	%rd1400, %rd730, %rd1400, %p63;
	add.s64 	%rd731, %rd725, 4;
	add.s64 	%rd732, %rd727, 4;
	add.s64 	%rd733, %rd729, 4;
	selp.b64 	%rd1394, %rd725, %rd731, %p62;
	selp.b64 	%rd1395, %rd727, %rd732, %p62;
	selp.b64 	%rd1396, %rd729, %rd733, %p62;
	ld.local.f32 	%f248, [%rd727];
	ld.local.f32 	%f249, [%rd717];
	setp.eq.f32 	%p64, %f249, %f248;
	mov.u64 	%rd1391, %rd118;
	@%p64 bra 	$L__BB1_46;
	bra.uni 	$L__BB1_48;

$L__BB1_49:
	ld.u32 	%rd734, [%rd89];
	ld.u32 	%rd735, [%rd89+4];
	bfi.b64 	%rd736, %rd735, %rd734, 32, 32;
	cvt.u32.u64 	%r251, %rd736;
	mov.b32 	%f250, %r251;
	shr.u64 	%rd737, %rd736, 32;
	cvt.u32.u64 	%r252, %rd737;
	mov.b32 	%f251, %r252;
	ld.u32 	%rd738, [%rd101];
	ld.u32 	%rd739, [%rd101+4];
	bfi.b64 	%rd740, %rd739, %rd738, 32, 32;
	cvt.u32.u64 	%r253, %rd740;
	shr.u64 	%rd741, %rd740, 32;
	cvt.u32.u64 	%r254, %rd741;
	mov.b32 	%f252, %r253;
	sub.f32 	%f722, %f252, %f250;
	mov.b32 	%f253, %r254;
	sub.f32 	%f723, %f253, %f251;

$L__BB1_60:
	mul.f32 	%f262, %f43, %f723;
	fma.rn.f32 	%f50, %f42, %f722, %f262;
	mul.f32 	%f263, %f723, %f723;
	fma.rn.f32 	%f264, %f722, %f722, %f263;
	add.f32 	%f265, %f264, 0f00000000;
	sqrt.rn.f32 	%f266, %f265;
	mul.f32 	%f267, %f266, 0f3A83126F;
	abs.f32 	%f268, %f50;
	setp.gt.f32 	%p73, %f268, %f267;
	@%p73 bra 	$L__BB1_62;
	bra.uni 	$L__BB1_61;

$L__BB1_62:
	setp.ge.f32 	%p347, %f50, 0f00000000;
	bra.uni 	$L__BB1_65;

$L__BB1_61:
	ld.local.u64 	%rd776, [%rd3+8];
	cvt.u32.u64 	%r262, %rd776;
	mov.b32 	%f269, %r262;
	shr.u64 	%rd777, %rd776, 32;
	cvt.u32.u64 	%r263, %rd777;
	mov.b32 	%f270, %r263;
	sub.f32 	%f271, %f4, %f269;
	sub.f32 	%f272, %f5, %f270;
	mul.f32 	%f273, %f43, %f272;
	fma.rn.f32 	%f274, %f42, %f271, %f273;
	setp.le.f32 	%p347, %f274, 0f00000000;

$L__BB1_65:
	selp.u16 	%rs34, 1, 0, %p347;
	st.local.u8 	[%rd3+16], %rs34;

$L__BB1_66:
	ld.local.v2.u32 	{%r610, %r611}, [%rd3+8];
	ld.local.u32 	%r612, [%rd3+16];

$L__BB1_68:
	setp.eq.s32 	%p74, %r23, 2;
	mov.u64 	%rd785, 0;
	mov.u64 	%rd1418, 2;
	mov.u64 	%rd1559, %rd785;
	@%p74 bra 	$L__BB1_70;

	setp.ne.s16 	%p75, %rs2, 0;
	cvt.u16.u32 	%rs36, %r612;
	selp.u16 	%rs37, 1, 0, %p75;
	xor.b16  	%rs38, %rs36, %rs37;
	mov.b32 	%f281, %r610;
	mov.b32 	%f282, %r611;
	mul.f32 	%f283, %f13, %f281;
	ld.global.f32 	%f284, [%rd56+252];
	mul.f32 	%f285, %f284, %f282;
	sub.f32 	%f286, %f283, %f285;
	mul.f32 	%f287, %f284, %f281;
	fma.rn.f32 	%f288, %f13, %f282, %f287;
	add.f32 	%f289, %f11, %f286;
	mov.b32 	%r268, %f289;
	add.f32 	%f290, %f12, %f288;
	mov.b32 	%r269, %f290;
	cvt.u64.u32 	%rd786, %r269;
	cvt.u64.u32 	%rd787, %r268;
	cvt.u64.u16 	%rd788, %rs38;
	bfi.b64 	%rd1559, %rd786, %rd787, 32, 32;
	and.b64  	%rd789, %rd788, 255;
	mov.b64 	{%r270, %r271}, %rd789;
	mov.b32 	{%rs39, %rs40}, %r270;
	cvt.u64.u16 	%rd1418, %rs39;

$L__BB1_70:
	or.b64  	%rd790, %rd1418, %rd785;
	or.b64  	%rd791, %rd790, %rd785;
	mov.b64 	{%r272, %r273}, %rd791;
	mov.b32 	{%rs130, %rs41}, %r272;
	cvt.u32.u64 	%r274, %rd785;
	cvt.u32.u64 	%r275, %rd1418;
	or.b32  	%r276, %r275, %r274;
	or.b32  	%r278, %r276, %r274;
	shr.u32 	%r672, %r278, 8;

$L__BB1_238:
	add.s64 	%rd1374, %rd59, 1;
	add.s64 	%rd1371, %rd56, 280;
	cvt.u64.u32 	%rd1236, %r672;
	cvt.u64.u16 	%rd1237, %rs130;
	and.b64  	%rd1238, %rd1237, 255;
	bfi.b64 	%rd1239, %rd1236, %rd1238, 8, 56;
	mov.b64 	{%r533, %r534}, %rd1239;
	mov.b32 	{%rs28, %rs113}, %r533;
	and.b16  	%rs114, %rs28, 255;
	setp.eq.s16 	%p320, %rs114, 2;
	@%p320 bra 	$L__BB1_6;

	add.s64 	%rd1374, %rd59, 1;
	add.s64 	%rd1371, %rd56, 280;
	cvt.u32.u64 	%r535, %rd1559;
	mov.b32 	%f595, %r535;
	shr.u64 	%rd1240, %rd1559, 32;
	cvt.u32.u64 	%r536, %rd1240;
	mov.b32 	%f596, %r536;
	sub.f32 	%f177, %f4, %f595;
	sub.f32 	%f178, %f5, %f596;
	mul.f32 	%f597, %f178, %f178;
	fma.rn.f32 	%f598, %f177, %f177, %f597;
	add.f32 	%f599, %f598, 0f00000000;
	sqrt.rn.f32 	%f717, %f599;
	setp.geu.f32 	%p321, %f717, %f10;
	@%p321 bra 	$L__BB1_6;
	bra.uni 	$L__BB1_240;

$L__BB1_241:
	and.b16  	%rs125, %rs1, 255;
	setp.eq.s16 	%p341, %rs125, 2;
	@%p341 bra 	$L__BB1_258;
	bra.uni 	$L__BB1_242;

$L__BB1_258:
	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	mov.u64 	%rd1267, 3;
	st.global.u64 	[%rd24+24], %rd1267;
	bra.uni 	$L__BB1_259;

$L__BB1_242:
	and.b16  	%rs116, %rs1, 1;
	setp.eq.b16 	%p323, %rs116, 1;
	selp.b64 	%rd1560, 1, 2, %p323;
	st.global.u64 	[%rd24+24], %rd1560;
	st.global.u64 	[%rd24+32], %rd50;
	st.global.u64 	[%rd24+40], %rd51;

$L__BB1_243:
	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	cvt.u16.u64 	%rs117, %rd1560;
	shl.b16 	%rs118, %rs117, 14;
	add.s16 	%rs119, %rs118, -16384;
	shr.s16 	%rs120, %rs119, 14;
	setp.lt.s16 	%p324, %rs120, 0;
	@%p324 bra 	$L__BB1_259;

	ld.param.u64 	%rd1338, [grid_update_param_2];
	cvta.to.global.u64 	%rd1337, %rd1338;
	ld.global.u32 	%rd1243, [%rd24+32];
	mul.lo.s64 	%rd1244, %rd1243, 280;
	add.s64 	%rd1245, %rd1337, %rd1244;
	add.s64 	%rd601, %rd1245, 272;
	ld.global.u16 	%rs121, [%rd1245+272];
	setp.eq.s16 	%p325, %rs121, 0;
	@%p325 bra 	$L__BB1_257;

	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	setp.eq.s16 	%p326, %rs121, 4;
	@%p326 bra 	$L__BB1_259;

	setp.eq.s16 	%p327, %rs121, 1;
	@%p327 bra 	$L__BB1_256;

	ld.global.u64 	%rd1252, [%rd24+40];
	mov.u64 	%rd1251, 0;
	cvt.u32.u64 	%r539, %rd1252;
	mov.b32 	%f180, %r539;
	shr.u64 	%rd1253, %rd1252, 32;
	cvt.u32.u64 	%r540, %rd1253;
	mov.b32 	%f181, %r540;
	mul.f32 	%f600, %f181, %f181;
	fma.rn.f32 	%f601, %f180, %f180, %f600;
	add.f32 	%f182, %f601, 0f00000000;
	setp.leu.f32 	%p328, %f182, 0f2EDBE6FE;
	mov.u64 	%rd1561, %rd1251;
	mov.u64 	%rd1562, %rd1251;
	mov.u64 	%rd1563, %rd1251;
	@%p328 bra 	$L__BB1_249;

	sqrt.rn.f32 	%f602, %f182;
	mov.b32 	%r541, %f602;
	div.rn.f32 	%f603, %f180, %f602;
	div.rn.f32 	%f604, %f181, %f602;
	mov.b32 	%r542, %f603;
	mov.b32 	%r543, %f604;
	cvt.u64.u32 	%rd1256, %r543;
	cvt.u64.u32 	%rd1257, %r542;
	cvt.u64.u32 	%rd1562, %r541;
	mov.u64 	%rd1563, 1;
	bfi.b64 	%rd1561, %rd1256, %rd1257, 32, 32;

$L__BB1_249:
	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	or.b64  	%rd1258, %rd1251, %rd1561;
	or.b64  	%rd1259, %rd1562, %rd1251;
	shr.u64 	%rd1260, %rd1258, 32;
	shl.b64 	%rd1261, %rd1259, 32;
	or.b64  	%rd1262, %rd1261, %rd1260;
	or.b64  	%rd613, %rd1262, %rd1251;
	xor.b64  	%rd1264, %rd1563, 1;
	or.b64  	%rd1265, %rd1264, %rd1251;
	setp.ne.s64 	%p329, %rd1265, 0;
	@%p329 bra 	$L__BB1_259;

	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	setp.eq.s64 	%p330, %rd1560, 1;
	cvt.u32.u64 	%r544, %rd1561;
	mov.b32 	%f605, %r544;
	shr.u64 	%rd1266, %rd1561, 32;
	cvt.u32.u64 	%r545, %rd1266;
	mov.b32 	%f606, %r545;
	neg.f32 	%f607, %f605;
	neg.f32 	%f608, %f606;
	mov.b32 	%r546, %f607;
	selp.b32 	%r167, %r546, %r544, %p330;
	selp.f32 	%f609, %f607, %f605, %p330;
	selp.f32 	%f183, %f608, %f606, %p330;
	mul.f32 	%f610, %f7, %f183;
	fma.rn.f32 	%f184, %f6, %f609, %f610;
	setp.geu.f32 	%p331, %f184, 0f00000000;
	@%p331 bra 	$L__BB1_259;

	ld.param.f32 	%f662, [grid_update_param_1];
	mov.b64 	{%r547, %r548}, %rd613;
	mov.b32 	%f611, %r548;
	sub.f32 	%f185, %f611, %f662;
	setp.le.f32 	%p333, %f185, 0f00000000;
	or.pred  	%p334, %p330, %p333;
	@%p334 bra 	$L__BB1_254;
	bra.uni 	$L__BB1_252;

$L__BB1_254:
	mov.b32 	%f621, %r167;
	mul.f32 	%f622, %f184, %f621;
	sub.f32 	%f186, %f6, %f622;
	mov.b32 	%r674, %f186;
	mul.f32 	%f623, %f183, %f184;
	sub.f32 	%f187, %f7, %f623;
	mov.b32 	%r673, %f187;
	mul.f32 	%f624, %f187, %f187;
	fma.rn.f32 	%f625, %f186, %f186, %f624;
	add.f32 	%f626, %f625, 0f00000000;
	sqrt.rn.f32 	%f188, %f626;
	setp.leu.f32 	%p336, %f188, 0f2EDBE6FF;
	@%p336 bra 	$L__BB1_259;

	ld.global.f32 	%f627, [%rd601+-8];
	fma.rn.f32 	%f628, %f184, %f627, %f188;
	mov.f32 	%f629, 0f00000000;
	max.f32 	%f630, %f628, %f629;
	div.rn.f32 	%f631, %f186, %f188;
	mul.f32 	%f632, %f631, %f630;
	mov.b32 	%r674, %f632;
	div.rn.f32 	%f633, %f187, %f188;
	mul.f32 	%f634, %f633, %f630;
	mov.b32 	%r673, %f634;
	bra.uni 	$L__BB1_259;

$L__BB1_257:
	mov.b32 	%r573, %f6;
	mov.b32 	%r572, %f7;
	setp.eq.s64 	%p337, %rd1560, 1;
	selp.b32 	%r673, 0, %r572, %p337;
	selp.b32 	%r674, 0, %r573, %p337;

$L__BB1_259:
	st.global.u32 	[%rd24+4], %r674;
	st.global.u32 	[%rd24+8], %r673;
	ld.global.f32 	%f635, [%rd24+16];
	setp.eq.f32 	%p338, %f635, 0f00000000;
	rcp.rn.f32 	%f636, %f635;
	selp.f32 	%f637, 0f00000000, %f636, %p338;
	ld.global.f32 	%f638, [%rd24+12];
	mul.f32 	%f639, %f638, %f637;
	st.global.f32 	[%rd24+12], %f639;

$L__BB1_261:
	ret;

$L__BB1_252:
	mov.b32 	%r674, %f6;
	mov.b32 	%r673, %f7;
	ld.param.f32 	%f663, [grid_update_param_0];
	mul.f32 	%f612, %f184, %f663;
	neg.f32 	%f613, %f612;
	setp.geu.f32 	%p335, %f185, %f613;
	@%p335 bra 	$L__BB1_259;

	ld.param.f32 	%f664, [grid_update_param_0];
	div.rn.f32 	%f614, %f185, %f664;
	add.f32 	%f615, %f184, %f614;
	mov.b32 	%f616, %r167;
	mul.f32 	%f617, %f615, %f616;
	mul.f32 	%f618, %f183, %f615;
	sub.f32 	%f619, %f6, %f617;
	mov.b32 	%r674, %f619;
	sub.f32 	%f620, %f7, %f618;
	mov.b32 	%r673, %f620;
	bra.uni 	$L__BB1_259;

$L__BB1_256:
	trap;

$L__BB1_186:
	trap;

$L__BB1_189:
	trap;

$L__BB1_191:
	trap;

$L__BB1_211:
	trap;

$L__BB1_67:
	trap;

$L__BB1_63:
	trap;

$L__BB1_51:
	trap;

$L__BB1_77:
	trap;

$L__BB1_86:
	trap;

$L__BB1_88:
	trap;

$L__BB1_90:
	trap;

$L__BB1_92:
	trap;

$L__BB1_174:
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	call.uni 
	_ZN4core6result13unwrap_failed17h9fc261006b6f35c0E, 
	(
	);
	} // callseq 0

$L__BB1_58:
	trap;

$L__BB1_48:
	trap;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	mul.lo.s64 	%rd13, %rd1, 72;
	mov.u64 	%rd14, 0;
	cvta.to.global.u64 	%rd15, %rd2;
	add.s64 	%rd16, %rd15, %rd13;
	st.global.u32 	[%rd16+8], %rd14;
	st.global.u64 	[%rd16], %rd14;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd16+12], %r6;
	st.global.u64 	[%rd16+16], %rd14;
	st.global.u64 	[%rd16+24], %rd14;
	st.global.u64 	[%rd16+40], %rd14;
	mov.u32 	%r7, 2139095039;
	st.global.v2.u32 	[%rd16+48], {%r7, %r6};
	mov.u32 	%r8, -1;
	st.global.v2.u32 	[%rd16+56], {%r6, %r8};
	st.global.u32 	[%rd16+64], %r6;

$L__BB5_2:
	ret;

}
	// .globl	copy_grid_projection_data
.visible .entry copy_grid_projection_data(
	.param .align 8 .b8 copy_grid_projection_data_param_0[72],
	.param .align 8 .b8 copy_grid_projection_data_param_1[72]
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd31, [copy_grid_projection_data_param_1+64];
	ld.param.u64 	%rd26, [copy_grid_projection_data_param_1+16];
	ld.param.u64 	%rd25, [copy_grid_projection_data_param_1+8];
	ld.param.u64 	%rd24, [copy_grid_projection_data_param_0+64];
	ld.param.u32 	%r2, [copy_grid_projection_data_param_0+40];
	ld.param.u64 	%rd21, [copy_grid_projection_data_param_0+32];
	ld.param.u64 	%rd18, [copy_grid_projection_data_param_0+8];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd32, %rd26;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd33, %r5, 24;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u64 	%rd2, [%rd34];
	shr.u64 	%rd35, %rd2, 16;
	xor.b64  	%rd36, %rd35, %rd2;
	mul.lo.s64 	%rd37, %rd36, 2246822507;
	shr.u64 	%rd38, %rd37, 13;
	xor.b64  	%rd39, %rd38, %rd37;
	mul.lo.s64 	%rd40, %rd39, 3266489909;
	shr.u64 	%rd41, %rd40, 16;
	xor.b64  	%rd42, %rd41, %rd40;
	cvt.u64.u32 	%rd43, %r2;
	add.s64 	%rd3, %rd43, -1;
	and.b64  	%rd67, %rd42, %rd3;
	shl.b64 	%rd44, %rd67, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u64 	%rd5, [%rd45];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB6_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB6_10;

$L__BB6_3:
	add.s64 	%rd46, %rd67, 1;
	and.b64  	%rd67, %rd46, %rd3;
	shl.b64 	%rd47, %rd67, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd8, [%rd48];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB6_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_3;

$L__BB6_5:
	shl.b64 	%rd51, %rd67, 4;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r5, 16;
	mov.u32 	%r7, %tid.y;
	mov.u32 	%r8, %tid.x;
	mov.u64 	%rd69, 0;
	cvt.u64.u32 	%rd54, %r8;
	mul.wide.u32 	%rd55, %r7, 4;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd10, %rd56, %rd53;
	ld.global.u32 	%r9, [%rd52+8];
	mul.wide.u32 	%rd57, %r9, 16;
	add.s64 	%rd58, %rd57, %rd56;
	setp.le.u64 	%p5, %rd24, %rd58;
	cvta.to.global.u64 	%rd59, %rd18;
	mul.lo.s64 	%rd60, %rd58, 72;
	add.s64 	%rd11, %rd59, %rd60;
	add.s64 	%rd12, %rd18, %rd60;
	mov.u64 	%rd70, %rd69;
	@%p5 bra 	$L__BB6_7;

	mov.u64 	%rd69, %rd11;
	mov.u64 	%rd70, %rd12;

$L__BB6_7:
	setp.le.u64 	%p6, %rd31, %rd10;
	@%p6 bra 	$L__BB6_10;

	setp.eq.s64 	%p7, %rd70, 0;
	@%p7 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd61, %rd25;
	ld.global.u32 	%r10, [%rd69];
	mul.lo.s64 	%rd62, %rd10, 72;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63+20], %r10;
	ld.global.u64 	%rd64, [%rd69+24];
	ld.global.u64 	%rd65, [%rd69+32];
	st.global.u64 	[%rd63+24], %rd64;
	st.global.u64 	[%rd63+32], %rd65;
	ld.global.u64 	%rd66, [%rd69+40];
	st.global.u64 	[%rd63+40], %rd66;

$L__BB6_10:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot7[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB7_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB7_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r38, 1;

$L__BB7_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, %r38;

$L__BB7_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB7_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB7_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_8;

$L__BB7_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB7_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_11;

$L__BB7_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB7_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB8_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB8_8;

$L__BB8_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB8_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_4;

$L__BB8_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB8_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB8_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB9_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB9_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB9_8;

$L__BB9_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB9_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB9_8;
	bra.uni 	$L__BB9_5;

$L__BB9_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB9_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB9_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB9_14;

$L__BB9_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB9_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_11;

$L__BB9_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB9_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB9_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB9_20;

$L__BB9_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB9_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB9_20;
	bra.uni 	$L__BB9_17;

$L__BB9_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB9_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<258>;
	.reg .b32 	%r<223>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd10, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd11, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd3, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd12, %rd5;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd13, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd14, %rd13, 4294967295;
	cvt.u64.u32 	%rd15, %r5;
	bfi.b64 	%rd16, %rd15, %rd14, 32, 32;
	cvt.u64.u32 	%rd17, %r4;
	mov.b64 	{%r14, %r15}, %rd16;
	mov.b64 	{%r16, %r17}, %rd17;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd12];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd18, %rd4;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd2, %rd20, 16;
	ld.global.u32 	%r26, [%rd20+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB10_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd21, %rd11;atom.global.dec.u32 %r28, [%rd21], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd23, %rd10;
	mul.wide.u32 	%rd24, %r30, 1160;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u64 	%rd26, [%rd2+-16];
	st.global.u64 	[%rd25], %rd26;
	mul.lo.s64 	%rd27, %rd1, 1152;
	cvta.to.global.u64 	%rd28, %rd3;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.v2.f32 	{%f2, %f3}, [%rd29];
	ld.global.v2.f32 	{%f6, %f7}, [%rd29+8];
	ld.global.v2.f32 	{%f10, %f11}, [%rd29+16];
	ld.global.u64 	%rd30, [%rd29+24];
	ld.global.u64 	%rd31, [%rd29+32];
	ld.global.v2.f32 	{%f14, %f15}, [%rd29+40];
	ld.global.v2.u32 	{%r31, %r32}, [%rd29+48];
	ld.global.v2.u32 	{%r35, %r36}, [%rd29+56];
	ld.global.v2.u32 	{%r39, %r40}, [%rd29+64];
	st.global.v2.f32 	[%rd25+8], {%f2, %f3};
	st.global.v2.f32 	[%rd25+16], {%f6, %f7};
	st.global.v2.f32 	[%rd25+24], {%f10, %f11};
	st.global.u64 	[%rd25+32], %rd30;
	st.global.u64 	[%rd25+40], %rd31;
	st.global.v2.f32 	[%rd25+48], {%f14, %f15};
	st.global.v2.u32 	[%rd25+56], {%r31, %r32};
	st.global.v2.u32 	[%rd25+64], {%r35, %r36};
	st.global.v2.u32 	[%rd25+72], {%r39, %r40};
	ld.global.v2.f32 	{%f18, %f19}, [%rd29+72];
	ld.global.v2.f32 	{%f22, %f23}, [%rd29+80];
	ld.global.v2.f32 	{%f26, %f27}, [%rd29+88];
	ld.global.u64 	%rd32, [%rd29+96];
	ld.global.u64 	%rd33, [%rd29+104];
	ld.global.v2.f32 	{%f30, %f31}, [%rd29+112];
	ld.global.v2.u32 	{%r43, %r44}, [%rd29+120];
	ld.global.v2.u32 	{%r47, %r48}, [%rd29+128];
	ld.global.v2.u32 	{%r51, %r52}, [%rd29+136];
	st.global.v2.f32 	[%rd25+80], {%f18, %f19};
	st.global.v2.f32 	[%rd25+88], {%f22, %f23};
	st.global.v2.f32 	[%rd25+96], {%f26, %f27};
	st.global.u64 	[%rd25+104], %rd32;
	st.global.u64 	[%rd25+112], %rd33;
	st.global.v2.f32 	[%rd25+120], {%f30, %f31};
	st.global.v2.u32 	[%rd25+128], {%r43, %r44};
	st.global.v2.u32 	[%rd25+136], {%r47, %r48};
	st.global.v2.u32 	[%rd25+144], {%r51, %r52};
	ld.global.v2.f32 	{%f34, %f35}, [%rd29+144];
	ld.global.v2.f32 	{%f38, %f39}, [%rd29+152];
	ld.global.v2.f32 	{%f42, %f43}, [%rd29+160];
	ld.global.u64 	%rd34, [%rd29+168];
	ld.global.u64 	%rd35, [%rd29+176];
	ld.global.v2.f32 	{%f46, %f47}, [%rd29+184];
	ld.global.v2.u32 	{%r55, %r56}, [%rd29+192];
	ld.global.v2.u32 	{%r59, %r60}, [%rd29+200];
	ld.global.v2.u32 	{%r63, %r64}, [%rd29+208];
	st.global.v2.f32 	[%rd25+152], {%f34, %f35};
	st.global.v2.f32 	[%rd25+160], {%f38, %f39};
	st.global.v2.f32 	[%rd25+168], {%f42, %f43};
	st.global.u64 	[%rd25+176], %rd34;
	st.global.u64 	[%rd25+184], %rd35;
	st.global.v2.f32 	[%rd25+192], {%f46, %f47};
	st.global.v2.u32 	[%rd25+200], {%r55, %r56};
	st.global.v2.u32 	[%rd25+208], {%r59, %r60};
	st.global.v2.u32 	[%rd25+216], {%r63, %r64};
	ld.global.v2.f32 	{%f50, %f51}, [%rd29+216];
	ld.global.v2.f32 	{%f54, %f55}, [%rd29+224];
	ld.global.v2.f32 	{%f58, %f59}, [%rd29+232];
	ld.global.u64 	%rd36, [%rd29+240];
	ld.global.u64 	%rd37, [%rd29+248];
	ld.global.v2.f32 	{%f62, %f63}, [%rd29+256];
	ld.global.v2.u32 	{%r67, %r68}, [%rd29+264];
	ld.global.v2.u32 	{%r71, %r72}, [%rd29+272];
	ld.global.v2.u32 	{%r75, %r76}, [%rd29+280];
	st.global.v2.f32 	[%rd25+224], {%f50, %f51};
	st.global.v2.f32 	[%rd25+232], {%f54, %f55};
	st.global.v2.f32 	[%rd25+240], {%f58, %f59};
	st.global.u64 	[%rd25+248], %rd36;
	st.global.u64 	[%rd25+256], %rd37;
	st.global.v2.f32 	[%rd25+264], {%f62, %f63};
	st.global.v2.u32 	[%rd25+272], {%r67, %r68};
	st.global.v2.u32 	[%rd25+280], {%r71, %r72};
	st.global.u32 	[%rd25+288], %r75;
	st.global.u32 	[%rd25+292], %r76;
	ld.global.v2.f32 	{%f66, %f67}, [%rd29+288];
	ld.global.v2.f32 	{%f70, %f71}, [%rd29+296];
	ld.global.v2.f32 	{%f74, %f75}, [%rd29+304];
	ld.global.u64 	%rd38, [%rd29+312];
	ld.global.u64 	%rd39, [%rd29+320];
	ld.global.v2.f32 	{%f78, %f79}, [%rd29+328];
	ld.global.v2.u32 	{%r79, %r80}, [%rd29+336];
	ld.global.v2.u32 	{%r83, %r84}, [%rd29+344];
	ld.global.v2.u32 	{%r87, %r88}, [%rd29+352];
	st.global.v2.f32 	[%rd25+296], {%f66, %f67};
	st.global.v2.f32 	[%rd25+304], {%f70, %f71};
	st.global.v2.f32 	[%rd25+312], {%f74, %f75};
	st.global.u64 	[%rd25+320], %rd38;
	st.global.u64 	[%rd25+328], %rd39;
	st.global.v2.f32 	[%rd25+336], {%f78, %f79};
	st.global.v2.u32 	[%rd25+344], {%r79, %r80};
	st.global.v2.u32 	[%rd25+352], {%r83, %r84};
	st.global.v2.u32 	[%rd25+360], {%r87, %r88};
	ld.global.v2.f32 	{%f82, %f83}, [%rd29+360];
	ld.global.v2.f32 	{%f86, %f87}, [%rd29+368];
	ld.global.v2.f32 	{%f90, %f91}, [%rd29+376];
	ld.global.u64 	%rd40, [%rd29+384];
	ld.global.u64 	%rd41, [%rd29+392];
	ld.global.v2.f32 	{%f94, %f95}, [%rd29+400];
	ld.global.v2.u32 	{%r91, %r92}, [%rd29+408];
	ld.global.v2.u32 	{%r95, %r96}, [%rd29+416];
	ld.global.v2.u32 	{%r99, %r100}, [%rd29+424];
	st.global.v2.f32 	[%rd25+368], {%f82, %f83};
	st.global.v2.f32 	[%rd25+376], {%f86, %f87};
	st.global.v2.f32 	[%rd25+384], {%f90, %f91};
	st.global.u64 	[%rd25+392], %rd40;
	st.global.u64 	[%rd25+400], %rd41;
	st.global.v2.f32 	[%rd25+408], {%f94, %f95};
	st.global.v2.u32 	[%rd25+416], {%r91, %r92};
	st.global.v2.u32 	[%rd25+424], {%r95, %r96};
	st.global.v2.u32 	[%rd25+432], {%r99, %r100};
	ld.global.v2.f32 	{%f98, %f99}, [%rd29+432];
	ld.global.v2.f32 	{%f102, %f103}, [%rd29+440];
	ld.global.v2.f32 	{%f106, %f107}, [%rd29+448];
	ld.global.u64 	%rd42, [%rd29+456];
	ld.global.u64 	%rd43, [%rd29+464];
	ld.global.v2.f32 	{%f110, %f111}, [%rd29+472];
	ld.global.v2.u32 	{%r103, %r104}, [%rd29+480];
	ld.global.v2.u32 	{%r107, %r108}, [%rd29+488];
	ld.global.v2.u32 	{%r111, %r112}, [%rd29+496];
	st.global.v2.f32 	[%rd25+440], {%f98, %f99};
	st.global.v2.f32 	[%rd25+448], {%f102, %f103};
	st.global.v2.f32 	[%rd25+456], {%f106, %f107};
	st.global.u64 	[%rd25+464], %rd42;
	st.global.u64 	[%rd25+472], %rd43;
	st.global.v2.f32 	[%rd25+480], {%f110, %f111};
	st.global.v2.u32 	[%rd25+488], {%r103, %r104};
	st.global.v2.u32 	[%rd25+496], {%r107, %r108};
	st.global.v2.u32 	[%rd25+504], {%r111, %r112};
	ld.global.v2.f32 	{%f114, %f115}, [%rd29+504];
	ld.global.v2.f32 	{%f118, %f119}, [%rd29+512];
	ld.global.v2.f32 	{%f122, %f123}, [%rd29+520];
	ld.global.u64 	%rd44, [%rd29+528];
	ld.global.u64 	%rd45, [%rd29+536];
	ld.global.v2.f32 	{%f126, %f127}, [%rd29+544];
	ld.global.v2.u32 	{%r115, %r116}, [%rd29+552];
	ld.global.v2.u32 	{%r119, %r120}, [%rd29+560];
	ld.global.v2.u32 	{%r123, %r124}, [%rd29+568];
	st.global.v2.f32 	[%rd25+512], {%f114, %f115};
	st.global.v2.f32 	[%rd25+520], {%f118, %f119};
	st.global.v2.f32 	[%rd25+528], {%f122, %f123};
	st.global.u64 	[%rd25+536], %rd44;
	st.global.u64 	[%rd25+544], %rd45;
	st.global.v2.f32 	[%rd25+552], {%f126, %f127};
	st.global.v2.u32 	[%rd25+560], {%r115, %r116};
	st.global.v2.u32 	[%rd25+568], {%r119, %r120};
	st.global.u32 	[%rd25+576], %r123;
	st.global.u32 	[%rd25+580], %r124;
	ld.global.v2.f32 	{%f130, %f131}, [%rd29+576];
	ld.global.v2.f32 	{%f134, %f135}, [%rd29+584];
	ld.global.v2.f32 	{%f138, %f139}, [%rd29+592];
	ld.global.u64 	%rd46, [%rd29+600];
	ld.global.u64 	%rd47, [%rd29+608];
	ld.global.v2.f32 	{%f142, %f143}, [%rd29+616];
	ld.global.v2.u32 	{%r127, %r128}, [%rd29+624];
	ld.global.v2.u32 	{%r131, %r132}, [%rd29+632];
	ld.global.v2.u32 	{%r135, %r136}, [%rd29+640];
	st.global.v2.f32 	[%rd25+584], {%f130, %f131};
	st.global.v2.f32 	[%rd25+592], {%f134, %f135};
	st.global.v2.f32 	[%rd25+600], {%f138, %f139};
	st.global.u64 	[%rd25+608], %rd46;
	st.global.u64 	[%rd25+616], %rd47;
	st.global.v2.f32 	[%rd25+624], {%f142, %f143};
	st.global.v2.u32 	[%rd25+632], {%r127, %r128};
	st.global.v2.u32 	[%rd25+640], {%r131, %r132};
	st.global.v2.u32 	[%rd25+648], {%r135, %r136};
	ld.global.v2.f32 	{%f146, %f147}, [%rd29+648];
	ld.global.v2.f32 	{%f150, %f151}, [%rd29+656];
	ld.global.v2.f32 	{%f154, %f155}, [%rd29+664];
	ld.global.u64 	%rd48, [%rd29+672];
	ld.global.u64 	%rd49, [%rd29+680];
	ld.global.v2.f32 	{%f158, %f159}, [%rd29+688];
	ld.global.v2.u32 	{%r139, %r140}, [%rd29+696];
	ld.global.v2.u32 	{%r143, %r144}, [%rd29+704];
	ld.global.v2.u32 	{%r147, %r148}, [%rd29+712];
	st.global.v2.f32 	[%rd25+656], {%f146, %f147};
	st.global.v2.f32 	[%rd25+664], {%f150, %f151};
	st.global.v2.f32 	[%rd25+672], {%f154, %f155};
	st.global.u64 	[%rd25+680], %rd48;
	st.global.u64 	[%rd25+688], %rd49;
	st.global.v2.f32 	[%rd25+696], {%f158, %f159};
	st.global.v2.u32 	[%rd25+704], {%r139, %r140};
	st.global.v2.u32 	[%rd25+712], {%r143, %r144};
	st.global.v2.u32 	[%rd25+720], {%r147, %r148};
	ld.global.v2.f32 	{%f162, %f163}, [%rd29+720];
	ld.global.v2.f32 	{%f166, %f167}, [%rd29+728];
	ld.global.v2.f32 	{%f170, %f171}, [%rd29+736];
	ld.global.u64 	%rd50, [%rd29+744];
	ld.global.u64 	%rd51, [%rd29+752];
	ld.global.v2.f32 	{%f174, %f175}, [%rd29+760];
	ld.global.v2.u32 	{%r151, %r152}, [%rd29+768];
	ld.global.v2.u32 	{%r155, %r156}, [%rd29+776];
	ld.global.v2.u32 	{%r159, %r160}, [%rd29+784];
	st.global.v2.f32 	[%rd25+728], {%f162, %f163};
	st.global.v2.f32 	[%rd25+736], {%f166, %f167};
	st.global.v2.f32 	[%rd25+744], {%f170, %f171};
	st.global.u64 	[%rd25+752], %rd50;
	st.global.u64 	[%rd25+760], %rd51;
	st.global.v2.f32 	[%rd25+768], {%f174, %f175};
	st.global.v2.u32 	[%rd25+776], {%r151, %r152};
	st.global.v2.u32 	[%rd25+784], {%r155, %r156};
	st.global.v2.u32 	[%rd25+792], {%r159, %r160};
	ld.global.v2.f32 	{%f178, %f179}, [%rd29+792];
	ld.global.v2.f32 	{%f182, %f183}, [%rd29+800];
	ld.global.v2.f32 	{%f186, %f187}, [%rd29+808];
	ld.global.u64 	%rd52, [%rd29+816];
	ld.global.u64 	%rd53, [%rd29+824];
	ld.global.v2.f32 	{%f190, %f191}, [%rd29+832];
	ld.global.v2.u32 	{%r163, %r164}, [%rd29+840];
	ld.global.v2.u32 	{%r167, %r168}, [%rd29+848];
	ld.global.v2.u32 	{%r171, %r172}, [%rd29+856];
	st.global.v2.f32 	[%rd25+800], {%f178, %f179};
	st.global.v2.f32 	[%rd25+808], {%f182, %f183};
	st.global.v2.f32 	[%rd25+816], {%f186, %f187};
	st.global.u64 	[%rd25+824], %rd52;
	st.global.u64 	[%rd25+832], %rd53;
	st.global.v2.f32 	[%rd25+840], {%f190, %f191};
	st.global.v2.u32 	[%rd25+848], {%r163, %r164};
	st.global.v2.u32 	[%rd25+856], {%r167, %r168};
	st.global.u32 	[%rd25+864], %r171;
	st.global.u32 	[%rd25+868], %r172;
	ld.global.v2.f32 	{%f194, %f195}, [%rd29+864];
	ld.global.v2.f32 	{%f198, %f199}, [%rd29+872];
	ld.global.v2.f32 	{%f202, %f203}, [%rd29+880];
	ld.global.u64 	%rd54, [%rd29+888];
	ld.global.u64 	%rd55, [%rd29+896];
	ld.global.v2.f32 	{%f206, %f207}, [%rd29+904];
	ld.global.v2.u32 	{%r175, %r176}, [%rd29+912];
	ld.global.v2.u32 	{%r179, %r180}, [%rd29+920];
	ld.global.v2.u32 	{%r183, %r184}, [%rd29+928];
	st.global.v2.f32 	[%rd25+872], {%f194, %f195};
	st.global.v2.f32 	[%rd25+880], {%f198, %f199};
	st.global.v2.f32 	[%rd25+888], {%f202, %f203};
	st.global.u64 	[%rd25+896], %rd54;
	st.global.u64 	[%rd25+904], %rd55;
	st.global.v2.f32 	[%rd25+912], {%f206, %f207};
	st.global.v2.u32 	[%rd25+920], {%r175, %r176};
	st.global.v2.u32 	[%rd25+928], {%r179, %r180};
	st.global.v2.u32 	[%rd25+936], {%r183, %r184};
	ld.global.v2.f32 	{%f210, %f211}, [%rd29+936];
	ld.global.v2.f32 	{%f214, %f215}, [%rd29+944];
	ld.global.v2.f32 	{%f218, %f219}, [%rd29+952];
	ld.global.u64 	%rd56, [%rd29+960];
	ld.global.u64 	%rd57, [%rd29+968];
	ld.global.v2.f32 	{%f222, %f223}, [%rd29+976];
	ld.global.v2.u32 	{%r187, %r188}, [%rd29+984];
	ld.global.v2.u32 	{%r191, %r192}, [%rd29+992];
	ld.global.v2.u32 	{%r195, %r196}, [%rd29+1000];
	st.global.v2.f32 	[%rd25+944], {%f210, %f211};
	st.global.v2.f32 	[%rd25+952], {%f214, %f215};
	st.global.v2.f32 	[%rd25+960], {%f218, %f219};
	st.global.u64 	[%rd25+968], %rd56;
	st.global.u64 	[%rd25+976], %rd57;
	st.global.v2.f32 	[%rd25+984], {%f222, %f223};
	st.global.v2.u32 	[%rd25+992], {%r187, %r188};
	st.global.v2.u32 	[%rd25+1000], {%r191, %r192};
	st.global.v2.u32 	[%rd25+1008], {%r195, %r196};
	ld.global.v2.f32 	{%f226, %f227}, [%rd29+1008];
	ld.global.v2.f32 	{%f230, %f231}, [%rd29+1016];
	ld.global.v2.f32 	{%f234, %f235}, [%rd29+1024];
	ld.global.u64 	%rd58, [%rd29+1032];
	ld.global.u64 	%rd59, [%rd29+1040];
	ld.global.v2.f32 	{%f238, %f239}, [%rd29+1048];
	ld.global.v2.u32 	{%r199, %r200}, [%rd29+1056];
	ld.global.v2.u32 	{%r203, %r204}, [%rd29+1064];
	ld.global.v2.u32 	{%r207, %r208}, [%rd29+1072];
	st.global.v2.f32 	[%rd25+1016], {%f226, %f227};
	st.global.v2.f32 	[%rd25+1024], {%f230, %f231};
	st.global.v2.f32 	[%rd25+1032], {%f234, %f235};
	st.global.u64 	[%rd25+1040], %rd58;
	st.global.u64 	[%rd25+1048], %rd59;
	st.global.v2.f32 	[%rd25+1056], {%f238, %f239};
	st.global.v2.u32 	[%rd25+1064], {%r199, %r200};
	st.global.v2.u32 	[%rd25+1072], {%r203, %r204};
	st.global.v2.u32 	[%rd25+1080], {%r207, %r208};
	ld.global.v2.f32 	{%f242, %f243}, [%rd29+1080];
	ld.global.v2.f32 	{%f246, %f247}, [%rd29+1088];
	ld.global.v2.f32 	{%f250, %f251}, [%rd29+1096];
	ld.global.u64 	%rd60, [%rd29+1104];
	ld.global.u64 	%rd61, [%rd29+1112];
	ld.global.v2.f32 	{%f254, %f255}, [%rd29+1120];
	ld.global.v2.u32 	{%r211, %r212}, [%rd29+1128];
	ld.global.v2.u32 	{%r215, %r216}, [%rd29+1136];
	ld.global.v2.u32 	{%r219, %r220}, [%rd29+1144];
	st.global.v2.f32 	[%rd25+1088], {%f242, %f243};
	st.global.v2.f32 	[%rd25+1096], {%f246, %f247};
	st.global.v2.f32 	[%rd25+1104], {%f250, %f251};
	st.global.u64 	[%rd25+1112], %rd60;
	st.global.u64 	[%rd25+1120], %rd61;
	st.global.v2.f32 	[%rd25+1128], {%f254, %f255};
	st.global.v2.u32 	[%rd25+1136], {%r211, %r212};
	st.global.v2.u32 	[%rd25+1144], {%r215, %r216};
	st.global.u32 	[%rd25+1152], %r219;
	st.global.u32 	[%rd25+1156], %r220;

$L__BB10_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 1160;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB11_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB11_10;

$L__BB11_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB11_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB11_10;
	bra.uni 	$L__BB11_3;

$L__BB11_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB11_7;
	bra.uni 	$L__BB11_6;

$L__BB11_7:
	mul.lo.s64 	%rd42, %rd11, 72;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB11_9;
	bra.uni 	$L__BB11_8;

$L__BB11_9:
	mul.lo.s64 	%rd56, %rd10, 72;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB11_10:
	ret;

$L__BB11_6:
	trap;

$L__BB11_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB12_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB12_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB12_8;

$L__BB12_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB12_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB12_8;
	bra.uni 	$L__BB12_4;

$L__BB12_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB12_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB12_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB13_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB14_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB15_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB15_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB15_7;

$L__BB15_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB15_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_4;

$L__BB15_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB15_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB16_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB16_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB16_3:
	ret;

$L__BB16_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB17_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB17_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB17_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB17_3;

$L__BB17_4:
	ret;

$L__BB17_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<233>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<38>;


	ld.param.f32 	%f33, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f34, [estimate_timestep_length_param_7];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p2, %r1, %r25;
	@%p2 bra 	$L__BB18_27;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p3, %rs1, 0;
	@%p3 bra 	$L__BB18_27;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p4, %r2, 3;
	@%p4 bra 	$L__BB18_25;
	bra.uni 	$L__BB18_3;

$L__BB18_25:
	mov.f32 	%f200, 0f7F7FFFFF;
	min.f32 	%f232, %f33, %f200;
	bra.uni 	$L__BB18_26;

$L__BB18_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p5, %rs2, 1;
	@%p5 bra 	$L__BB18_22;

	setp.eq.s16 	%p6, %rs2, 2;
	@%p6 bra 	$L__BB18_7;

	setp.ne.s16 	%p7, %rs2, 3;
	@%p7 bra 	$L__BB18_23;

	ld.global.f32 	%f36, [%rd7];
	ld.global.f32 	%f37, [%rd7+4];
	mul.f32 	%f38, %f37, %f37;
	fma.rn.f32 	%f39, %f36, %f36, %f38;
	add.f32 	%f230, %f39, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	bra.uni 	$L__BB18_24;

$L__BB18_22:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f153, [%rd29+8];
	ld.global.f32 	%f154, [%rd8+4];
	ld.global.f32 	%f155, [%rd8];
	div.rn.f32 	%f156, %f155, %f154;
	ld.global.f32 	%f157, [%rd4+16];
	add.f32 	%f158, %f157, %f157;
	div.rn.f32 	%f159, %f158, 0f40400000;
	ld.global.f32 	%f160, [%rd4+12];
	add.f32 	%f161, %f160, %f159;
	mul.f32 	%f162, %f161, %f34;
	mul.f32 	%f163, %f157, %f34;
	fma.rn.f32 	%f164, %f163, 0f3FAAAAAB, %f162;
	div.rn.f32 	%f165, %f164, %f156;
	sqrt.rn.f32 	%f166, %f165;
	ld.global.f32 	%f167, [%rd7];
	ld.global.f32 	%f168, [%rd7+4];
	mul.f32 	%f169, %f168, %f168;
	fma.rn.f32 	%f170, %f167, %f167, %f169;
	add.f32 	%f230, %f170, 0f00000000;
	sqrt.rn.f32 	%f171, %f230;
	max.f32 	%f172, %f171, %f166;
	ld.global.f32 	%f173, [%rd4+8];
	mul.f32 	%f174, %f153, %f173;
	div.rn.f32 	%f231, %f174, %f172;
	bra.uni 	$L__BB18_24;

$L__BB18_7:
	ld.global.f32 	%f43, [%rd8+4];
	ld.global.f32 	%f44, [%rd8];
	div.rn.f32 	%f2, %f44, %f43;
	ld.global.f32 	%f3, [%rd8+12];
	div.rn.f32 	%f45, %f2, %f3;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f45, %f2;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p8, %f8, 0f00800000;
	mul.f32 	%f50, %f8, 0f4B800000;
	selp.f32 	%f51, %f50, %f8, %p8;
	selp.f32 	%f52, 0fC3170000, 0fC2FE0000, %p8;
	mov.b32 	%r26, %f51;
	and.b32  	%r27, %r26, 8388607;
	or.b32  	%r28, %r27, 1065353216;
	mov.b32 	%f53, %r28;
	shr.u32 	%r29, %r26, 23;
	cvt.rn.f32.u32 	%f54, %r29;
	add.f32 	%f55, %f52, %f54;
	setp.gt.f32 	%p9, %f53, 0f3FB504F3;
	mul.f32 	%f56, %f53, 0f3F000000;
	add.f32 	%f57, %f55, 0f3F800000;
	selp.f32 	%f58, %f57, %f55, %p9;
	selp.f32 	%f59, %f56, %f53, %p9;
	add.f32 	%f60, %f59, 0fBF800000;
	add.f32 	%f41, %f59, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f40,%f41;
	// end inline asm
	add.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f40, %f61;
	mul.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4CAF63;
	mov.f32 	%f65, 0f3B18F0FE;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAABD;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mul.rn.f32 	%f69, %f68, %f63;
	mul.rn.f32 	%f70, %f69, %f62;
	sub.f32 	%f71, %f60, %f62;
	add.f32 	%f72, %f71, %f71;
	neg.f32 	%f73, %f62;
	fma.rn.f32 	%f74, %f73, %f60, %f72;
	mul.rn.f32 	%f75, %f40, %f74;
	add.f32 	%f76, %f70, %f62;
	sub.f32 	%f77, %f62, %f76;
	add.f32 	%f78, %f70, %f77;
	add.f32 	%f79, %f75, %f78;
	add.f32 	%f80, %f76, %f79;
	sub.f32 	%f81, %f76, %f80;
	add.f32 	%f82, %f79, %f81;
	mov.f32 	%f83, 0f3F317200;
	mul.rn.f32 	%f84, %f58, %f83;
	mov.f32 	%f85, 0f35BFBE8E;
	mul.rn.f32 	%f86, %f58, %f85;
	add.f32 	%f87, %f84, %f80;
	sub.f32 	%f88, %f84, %f87;
	add.f32 	%f89, %f80, %f88;
	add.f32 	%f90, %f82, %f89;
	add.f32 	%f91, %f86, %f90;
	add.f32 	%f92, %f87, %f91;
	sub.f32 	%f93, %f87, %f92;
	add.f32 	%f94, %f91, %f93;
	abs.f32 	%f9, %f6;
	setp.gt.f32 	%p10, %f9, 0f77F684DF;
	mul.f32 	%f95, %f6, 0f39000000;
	selp.f32 	%f96, %f95, %f6, %p10;
	mul.rn.f32 	%f97, %f96, %f92;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f92, %f98;
	fma.rn.f32 	%f100, %f96, %f94, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f92, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	%r30, %f103;
	setp.eq.s32 	%p11, %r30, 1118925336;
	add.s32 	%r31, %r30, -1;
	mov.b32 	%f107, %r31;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32 	%f10, %f108, %f106, %p11;
	selp.f32 	%f109, %f107, %f103, %p11;
	mov.f32 	%f110, 0f3FB8AA3B;
	mul.rn.f32 	%f111, %f109, %f110;
	cvt.rzi.f32.f32 	%f112, %f111;
	abs.f32 	%f113, %f112;
	setp.gt.f32 	%p12, %f113, 0f42FC0000;
	mov.b32 	%r32, %f112;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1123811328;
	mov.b32 	%f114, %r34;
	selp.f32 	%f115, %f114, %f112, %p12;
	mov.f32 	%f116, 0fBF317218;
	fma.rn.f32 	%f117, %f115, %f116, %f109;
	mov.f32 	%f118, 0f3102E308;
	fma.rn.f32 	%f119, %f115, %f118, %f117;
	mul.f32 	%f120, %f119, 0f3FB8AA3B;
	add.f32 	%f121, %f115, 0f4B40007F;
	mov.b32 	%r35, %f121;
	shl.b32 	%r36, %r35, 23;
	mov.b32 	%f122, %r36;
	ex2.approx.ftz.f32 	%f123, %f120;
	mul.f32 	%f11, %f123, %f122;
	setp.eq.f32 	%p13, %f11, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p13 bra 	$L__BB18_9;

	fma.rn.f32 	%f227, %f11, %f10, %f11;

$L__BB18_9:
	cvt.rn.f32.s32 	%f226, %r3;
	mul.f32 	%f225, %f226, 0f3F000000;
	cvt.rzi.f32.f32 	%f224, %f225;
	add.f32 	%f223, %f224, %f224;
	sub.f32 	%f222, %f226, %f223;
	abs.f32 	%f221, %f222;
	setp.lt.f32 	%p14, %f5, 0f00000000;
	setp.eq.f32 	%p15, %f221, 0f3F800000;
	and.pred  	%p1, %p14, %p15;
	setp.eq.f32 	%p16, %f5, 0f00000000;
	@%p16 bra 	$L__BB18_13;
	bra.uni 	$L__BB18_10;

$L__BB18_13:
	add.f32 	%f127, %f5, %f5;
	mov.b32 	%r39, %f127;
	selp.b32 	%r40, %r39, 0, %p15;
	or.b32  	%r41, %r40, 2139095040;
	setp.lt.s32 	%p20, %r3, 0;
	selp.b32 	%r42, %r41, %r40, %p20;
	mov.b32 	%f229, %r42;
	bra.uni 	$L__BB18_14;

$L__BB18_23:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f175, [%rd32+8];
	ld.global.f32 	%f176, [%rd8+4];
	ld.global.f32 	%f177, [%rd8];
	div.rn.f32 	%f178, %f177, %f176;
	ld.global.f32 	%f179, [%rd4+20];
	add.f32 	%f180, %f179, %f179;
	div.rn.f32 	%f181, %f180, 0f40400000;
	ld.global.f32 	%f182, [%rd4+16];
	add.f32 	%f183, %f182, %f181;
	mul.f32 	%f184, %f175, %f183;
	mul.f32 	%f185, %f175, %f179;
	fma.rn.f32 	%f186, %f185, 0f3FAAAAAB, %f184;
	div.rn.f32 	%f187, %f186, %f178;
	sqrt.rn.f32 	%f188, %f187;
	ld.global.f32 	%f189, [%rd7];
	ld.global.f32 	%f190, [%rd7+4];
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	add.f32 	%f230, %f192, 0f00000000;
	sqrt.rn.f32 	%f193, %f230;
	max.f32 	%f194, %f193, %f188;
	ld.global.f32 	%f195, [%rd4+12];
	mul.f32 	%f196, %f195, %f34;
	div.rn.f32 	%f231, %f196, %f194;
	bra.uni 	$L__BB18_24;

$L__BB18_10:
	mov.b32 	%r37, %f227;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	%f124, %r38;
	selp.f32 	%f229, %f124, %f227, %p1;
	setp.geu.f32 	%p17, %f5, 0f00000000;
	@%p17 bra 	$L__BB18_14;

	cvt.rn.f32.s32 	%f220, %r3;
	cvt.rzi.f32.f32 	%f125, %f220;
	setp.eq.f32 	%p18, %f125, %f220;
	@%p18 bra 	$L__BB18_14;

	mov.f32 	%f229, 0f7FFFFFFF;

$L__BB18_14:
	cvt.rn.f32.s32 	%f206, %r3;
	abs.f32 	%f205, %f206;
	abs.f32 	%f204, %f5;
	add.f32 	%f128, %f204, %f205;
	mov.b32 	%r43, %f128;
	setp.lt.s32 	%p21, %r43, 2139095040;
	@%p21 bra 	$L__BB18_21;

	cvt.rn.f32.s32 	%f214, %r3;
	abs.f32 	%f213, %f214;
	abs.f32 	%f212, %f5;
	setp.gtu.f32 	%p22, %f212, 0f7F800000;
	setp.gtu.f32 	%p23, %f213, 0f7F800000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB18_20;
	bra.uni 	$L__BB18_16;

$L__BB18_20:
	cvt.rn.f32.s32 	%f219, %r3;
	add.f32 	%f229, %f5, %f219;
	bra.uni 	$L__BB18_21;

$L__BB18_16:
	cvt.rn.f32.s32 	%f216, %r3;
	abs.f32 	%f215, %f216;
	setp.eq.f32 	%p25, %f215, 0f7F800000;
	@%p25 bra 	$L__BB18_19;
	bra.uni 	$L__BB18_17;

$L__BB18_19:
	abs.f32 	%f218, %f5;
	setp.gt.f32 	%p28, %f218, 0f3F800000;
	selp.b32 	%r47, 2139095040, 0, %p28;
	xor.b32  	%r48, %r47, 2139095040;
	setp.lt.s32 	%p29, %r3, 0;
	selp.b32 	%r49, %r48, %r47, %p29;
	mov.b32 	%f129, %r49;
	setp.eq.f32 	%p30, %f5, 0fBF800000;
	selp.f32 	%f229, 0f3F800000, %f129, %p30;
	bra.uni 	$L__BB18_21;

$L__BB18_17:
	abs.f32 	%f217, %f5;
	setp.neu.f32 	%p26, %f217, 0f7F800000;
	@%p26 bra 	$L__BB18_21;

	setp.gt.s32 	%p27, %r3, -1;
	selp.b32 	%r44, 2139095040, 0, %p27;
	or.b32  	%r45, %r44, -2147483648;
	selp.b32 	%r46, %r45, %r44, %p1;
	mov.b32 	%f229, %r46;

$L__BB18_21:
	ld.param.f32 	%f207, [estimate_timestep_length_param_7];
	setp.eq.s32 	%p31, %r3, 0;
	setp.eq.f32 	%p32, %f5, 0f3F800000;
	mov.f32 	%f130, 0f3F800000;
	or.pred  	%p33, %p32, %p31;
	add.f32 	%f131, %f229, 0fBF800000;
	selp.f32 	%f132, 0f00000000, %f131, %p33;
	mul.f32 	%f133, %f4, %f132;
	ld.global.f32 	%f134, [%rd4+20];
	neg.f32 	%f135, %f134;
	max.f32 	%f136, %f133, %f135;
	add.f32 	%f137, %f3, 0fBF800000;
	mul.f32 	%f138, %f137, %f2;
	mul.f32 	%f139, %f136, 0fC0C00000;
	fma.rn.f32 	%f140, %f136, 0fC0C00000, %f139;
	div.rn.f32 	%f141, %f138, %f140;
	sqrt.rn.f32 	%f142, %f141;
	div.rn.f32 	%f143, %f207, %f3;
	mul.f32 	%f144, %f143, %f142;
	ld.global.f32 	%f145, [%rd7];
	ld.global.f32 	%f146, [%rd7+4];
	mul.f32 	%f147, %f146, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	add.f32 	%f230, %f148, 0f00000000;
	max.f32 	%f149, %f230, %f130;
	div.rn.f32 	%f150, %f149, 0f3DCCCCCD;
	sqrt.rn.f32 	%f151, %f150;
	div.rn.f32 	%f152, %f207, %f151;
	min.f32 	%f231, %f144, %f152;

$L__BB18_24:
	ld.param.f32 	%f209, [estimate_timestep_length_param_1];
	ld.param.f32 	%f208, [estimate_timestep_length_param_7];
	sqrt.rn.f32 	%f197, %f230;
	div.rn.f32 	%f198, %f208, %f197;
	min.f32 	%f199, %f209, %f231;
	min.f32 	%f232, %f199, %f198;

$L__BB18_26:
	ld.param.u64 	%rd37, [estimate_timestep_length_param_8];
	ld.param.f32 	%f211, [estimate_timestep_length_param_0];
	ld.param.f32 	%f210, [estimate_timestep_length_param_1];
	setp.gt.f32 	%p34, %f210, %f211;
	setp.lt.f32 	%p35, %f232, %f211;
	and.pred  	%p36, %p34, %p35;
	selp.f32 	%f201, %f211, %f232, %p36;
	mul.f32 	%f202, %f201, 0f5368D4A5;
	setp.gt.f32 	%p37, %f202, 0f5F7FFFFF;
	max.f32 	%f203, %f202, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f203;
	selp.b64 	%rd35, -1, %rd36, %p37;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd37;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB18_27:
	ret;

}
	// .globl	update_cdf
.visible .entry update_cdf(
	.param .align 8 .b8 update_cdf_param_0[72],
	.param .align 8 .b8 update_cdf_param_1[40]
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<84>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<148>;


	ld.param.u64 	%rd40, [update_cdf_param_1+16];
	ld.param.u64 	%rd39, [update_cdf_param_1];
	ld.param.u32 	%r3, [update_cdf_param_0+40];
	ld.param.u64 	%rd35, [update_cdf_param_0+32];
	ld.param.f32 	%f17, [update_cdf_param_0];
	cvta.to.global.u64 	%rd1, %rd35;
	cvta.to.global.u64 	%rd43, %rd39;
	cvta.to.global.u64 	%rd44, %rd40;
	mov.u32 	%r8, %tid.y;
	mov.u32 	%r9, %tid.x;
	mov.u32 	%r10, %ctaid.x;
	mul.wide.u32 	%rd45, %r10, 20;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.u32 	%r1, [%rd46+8];
	mul.wide.u32 	%rd47, %r1, 280;
	add.s64 	%rd48, %rd43, %rd47;
	ld.global.u32 	%rd49, [%rd46];
	ld.global.u32 	%rd50, [%rd46+4];
	bfi.b64 	%rd51, %rd50, %rd49, 32, 32;
	cvt.u32.u64 	%r11, %rd51;
	mov.b32 	%f18, %r11;
	shr.u64 	%rd52, %rd51, 32;
	cvt.u32.u64 	%r12, %rd52;
	mov.b32 	%f19, %r12;
	ld.global.u64 	%rd53, [%rd48+256];
	ld.global.u64 	%rd54, [%rd48+248];
	mov.b64 	{%r13, %r14}, %rd54;
	mov.b32 	%f2, %r13;
	mov.b32 	%f20, %r14;
	mul.f32 	%f21, %f2, %f18;
	mul.f32 	%f22, %f20, %f19;
	sub.f32 	%f23, %f21, %f22;
	mul.f32 	%f24, %f2, %f19;
	fma.rn.f32 	%f25, %f20, %f18, %f24;
	cvt.u32.u64 	%r15, %rd53;
	mov.b32 	%f26, %r15;
	shr.u64 	%rd55, %rd53, 32;
	cvt.u32.u64 	%r16, %rd55;
	mov.b32 	%f27, %r16;
	add.f32 	%f3, %f23, %f26;
	add.f32 	%f4, %f25, %f27;
	div.rn.f32 	%f28, %f3, %f17;
	mov.b32 	%r17, %f28;
	and.b32  	%r18, %r17, -2147483648;
	or.b32  	%r19, %r18, 1056964608;
	mov.b32 	%f29, %r19;
	add.rz.f32 	%f30, %f28, %f29;
	cvt.rzi.f32.f32 	%f31, %f30;
	setp.gt.f32 	%p2, %f31, 0f5EFFFFFF;
	max.f32 	%f32, %f31, 0fDF000000;
	cvt.rzi.s64.f32 	%rd56, %f32;
	setp.num.f32 	%p3, %f31, %f31;
	add.s64 	%rd57, %rd56, -1;
	selp.b64 	%rd58, 9223372036854775806, %rd57, %p2;
	selp.b64 	%rd59, %rd58, -1, %p3;
	div.rn.f32 	%f33, %f4, %f17;
	mov.b32 	%r20, %f33;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r21, 1056964608;
	mov.b32 	%f34, %r22;
	add.rz.f32 	%f35, %f33, %f34;
	cvt.rzi.f32.f32 	%f36, %f35;
	setp.gt.f32 	%p4, %f36, 0f5EFFFFFF;
	max.f32 	%f37, %f36, 0fDF000000;
	cvt.rzi.s64.f32 	%rd60, %f37;
	setp.num.f32 	%p5, %f36, %f36;
	add.s64 	%rd61, %rd60, -1;
	selp.b64 	%rd62, 9223372036854775806, %rd61, %p4;
	selp.b64 	%rd63, %rd62, -1, %p5;
	cvt.u64.u32 	%rd64, %r9;
	cvt.u64.u32 	%rd65, %r8;
	add.s64 	%rd66, %rd59, %rd64;
	add.s64 	%rd67, %rd63, %rd65;
	cvt.rn.f32.s64 	%f5, %rd66;
	cvt.rn.f32.s64 	%f6, %rd67;
	mul.f32 	%f38, %f5, 0f3E800000;
	cvt.rmi.f32.f32 	%f39, %f38;
	setp.gt.f32 	%p6, %f39, 0f5EFFFFFF;
	max.f32 	%f40, %f39, 0fDF000000;
	cvt.rzi.s64.f32 	%rd68, %f40;
	selp.b64 	%rd69, 9223372036854775807, %rd68, %p6;
	setp.num.f32 	%p7, %f39, %f39;
	selp.b64 	%rd70, %rd69, 0, %p7;
	mul.f32 	%f41, %f6, 0f3E800000;
	cvt.rmi.f32.f32 	%f42, %f41;
	setp.gt.f32 	%p8, %f42, 0f5EFFFFFF;
	max.f32 	%f43, %f42, 0fDF000000;
	cvt.rzi.s64.f32 	%rd71, %f43;
	selp.b64 	%rd72, 9223372036854775807, %rd71, %p8;
	setp.num.f32 	%p9, %f42, %f42;
	selp.b64 	%rd73, %rd72, 0, %p9;
	shl.b64 	%rd74, %rd70, 2;
	shl.b64 	%rd75, %rd73, 2;
	sub.s64 	%rd4, %rd66, %rd74;
	sub.s64 	%rd5, %rd67, %rd75;
	add.s64 	%rd76, %rd70, 2147483648;
	and.b64  	%rd77, %rd76, 4294967295;
	bfi.b64 	%rd78, %rd73, %rd77, 32, 32;
	xor.b64  	%rd6, %rd78, -9223372036854775808;
	shr.u64 	%rd79, %rd6, 16;
	xor.b64  	%rd80, %rd79, %rd6;
	mul.lo.s64 	%rd81, %rd80, 2246822507;
	shr.u64 	%rd82, %rd81, 13;
	xor.b64  	%rd83, %rd82, %rd81;
	mul.lo.s64 	%rd84, %rd83, 3266489909;
	shr.u64 	%rd85, %rd84, 16;
	xor.b64  	%rd86, %rd85, %rd84;
	cvt.u64.u32 	%rd87, %r3;
	add.s64 	%rd7, %rd87, -1;
	and.b64  	%rd143, %rd86, %rd7;
	shl.b64 	%rd88, %rd143, 4;
	add.s64 	%rd9, %rd1, %rd88;
	ld.global.u64 	%rd10, [%rd9];
	setp.eq.s64 	%p10, %rd10, %rd6;
	@%p10 bra 	$L__BB19_6;
	bra.uni 	$L__BB19_1;

$L__BB19_6:
	ld.global.u32 	%r24, [%rd9+8];
	mul.wide.u32 	%rd94, %r24, 16;
	shl.b64 	%rd95, %rd5, 2;
	add.s64 	%rd96, %rd95, %rd4;
	add.s64 	%rd144, %rd96, %rd94;
	bra.uni 	$L__BB19_7;

$L__BB19_1:
	setp.eq.s64 	%p11, %rd10, -1;
	@%p11 bra 	$L__BB19_17;

	mov.pred 	%p12, 0;
	mov.pred 	%p14, -1;

$L__BB19_3:
	add.s64 	%rd89, %rd143, 1;
	and.b64  	%rd143, %rd89, %rd7;
	shl.b64 	%rd90, %rd143, 4;
	add.s64 	%rd13, %rd1, %rd90;
	ld.global.u64 	%rd14, [%rd13];
	setp.eq.s64 	%p13, %rd14, %rd6;
	mov.pred 	%p25, %p12;
	@%p13 bra 	$L__BB19_5;

	setp.ne.s64 	%p15, %rd14, -1;
	mov.pred 	%p25, %p14;
	@%p15 bra 	$L__BB19_3;

$L__BB19_5:
	ld.global.u32 	%r23, [%rd13+8];
	mul.wide.u32 	%rd91, %r23, 16;
	shl.b64 	%rd92, %rd5, 2;
	add.s64 	%rd93, %rd92, %rd4;
	add.s64 	%rd144, %rd93, %rd91;
	@%p25 bra 	$L__BB19_17;

$L__BB19_7:
	ld.param.u64 	%rd129, [update_cdf_param_0+64];
	ld.param.f32 	%f83, [update_cdf_param_0];
	mul.f32 	%f7, %f83, %f5;
	mul.f32 	%f8, %f83, %f6;
	setp.le.u64 	%p16, %rd129, %rd144;
	@%p16 bra 	$L__BB19_17;

	ld.param.u64 	%rd142, [update_cdf_param_1+16];
	mov.u32 	%r58, %ctaid.x;
	mul.wide.u32 	%rd141, %r58, 20;
	cvta.to.global.u64 	%rd140, %rd142;
	add.s64 	%rd139, %rd140, %rd141;
	add.s64 	%rd138, %rd139, 8;
	ld.param.u64 	%rd136, [update_cdf_param_1];
	mul.wide.u32 	%rd135, %r1, 280;
	cvta.to.global.u64 	%rd134, %rd136;
	add.s64 	%rd133, %rd134, %rd135;
	add.s64 	%rd132, %rd133, 248;
	ld.param.u64 	%rd131, [update_cdf_param_1+24];
	ld.param.u64 	%rd130, [update_cdf_param_1+32];
	mov.u64 	%rd100, 0;
	ld.global.u32 	%r25, [%rd138+4];
	cvta.to.global.u64 	%rd101, %rd130;
	mul.wide.u32 	%rd102, %r25, 4;
	add.s64 	%rd103, %rd101, %rd102;
	ld.global.u32 	%r26, [%rd103];
	cvta.to.global.u64 	%rd104, %rd131;
	mul.wide.u32 	%rd105, %r26, 8;
	add.s64 	%rd106, %rd104, %rd105;
	ld.global.u32 	%rd107, [%rd106];
	ld.global.u32 	%rd108, [%rd106+4];
	bfi.b64 	%rd109, %rd108, %rd107, 32, 32;
	cvt.u32.u64 	%r27, %rd109;
	mov.b32 	%f44, %r27;
	shr.u64 	%rd110, %rd109, 32;
	cvt.u32.u64 	%r28, %rd110;
	mov.b32 	%f45, %r28;
	mul.f32 	%f46, %f2, %f44;
	ld.global.f32 	%f47, [%rd132+4];
	mul.f32 	%f48, %f47, %f45;
	sub.f32 	%f49, %f46, %f48;
	mul.f32 	%f50, %f2, %f45;
	fma.rn.f32 	%f51, %f47, %f44, %f50;
	ld.global.f32 	%f52, [%rd132+8];
	add.f32 	%f9, %f52, %f49;
	ld.global.f32 	%f53, [%rd132+12];
	add.f32 	%f10, %f53, %f51;
	ld.global.u32 	%r29, [%rd103+4];
	mul.wide.u32 	%rd111, %r29, 8;
	add.s64 	%rd112, %rd104, %rd111;
	ld.global.u32 	%rd113, [%rd112];
	ld.global.u32 	%rd114, [%rd112+4];
	bfi.b64 	%rd115, %rd114, %rd113, 32, 32;
	cvt.u32.u64 	%r30, %rd115;
	mov.b32 	%f54, %r30;
	shr.u64 	%rd116, %rd115, 32;
	cvt.u32.u64 	%r31, %rd116;
	mov.b32 	%f55, %r31;
	mul.f32 	%f56, %f2, %f54;
	mul.f32 	%f57, %f47, %f55;
	sub.f32 	%f58, %f56, %f57;
	mul.f32 	%f59, %f2, %f55;
	fma.rn.f32 	%f60, %f47, %f54, %f59;
	add.f32 	%f61, %f52, %f58;
	add.f32 	%f62, %f53, %f60;
	sub.f32 	%f11, %f61, %f9;
	sub.f32 	%f12, %f62, %f10;
	mul.f32 	%f63, %f12, %f12;
	fma.rn.f32 	%f13, %f11, %f11, %f63;
	add.f32 	%f14, %f13, 0f00000000;
	setp.leu.f32 	%p17, %f14, 0f28800000;
	mov.u64 	%rd145, %rd100;
	mov.u64 	%rd146, %rd100;
	mov.u64 	%rd147, %rd100;
	@%p17 bra 	$L__BB19_10;

	neg.f32 	%f64, %f11;
	sqrt.rn.f32 	%f65, %f14;
	div.rn.f32 	%f66, %f12, %f65;
	div.rn.f32 	%f67, %f64, %f65;
	mov.b32 	%r32, %f67;
	mov.b32 	%r33, %f66;
	mov.u64 	%rd147, 1;
	mov.b64 	%rd119, {%r33, %r32};
	shr.u64 	%rd146, %rd119, 32;
	shl.b64 	%rd145, %rd119, 32;

$L__BB19_10:
	or.b64  	%rd27, %rd147, %rd145;
	or.b64  	%rd28, %rd100, %rd146;
	cvt.u32.u64 	%r34, %rd145;
	cvt.u32.u64 	%r35, %rd147;
	or.b32  	%r36, %r35, %r34;
	setp.eq.s32 	%p18, %r36, 0;
	@%p18 bra 	$L__BB19_18;

	mov.b64 	{%r37, %r38}, %rd28;
	mov.b64 	{%r39, %r40}, %rd27;
	mov.b32 	%f68, %r40;
	mov.b32 	%f69, %r37;
	sub.f32 	%f70, %f7, %f3;
	mul.f32 	%f71, %f70, %f68;
	sub.f32 	%f72, %f8, %f4;
	fma.rn.f32 	%f15, %f72, %f69, %f71;
	mul.f32 	%f73, %f68, %f15;
	mul.f32 	%f74, %f69, %f15;
	sub.f32 	%f75, %f7, %f73;
	sub.f32 	%f76, %f8, %f74;
	sub.f32 	%f77, %f75, %f9;
	sub.f32 	%f78, %f76, %f10;
	mul.f32 	%f79, %f78, %f78;
	fma.rn.f32 	%f80, %f77, %f77, %f79;
	div.rn.f32 	%f81, %f80, %f13;
	setp.ltu.f32 	%p19, %f81, 0f00000000;
	setp.gtu.f32 	%p20, %f81, 0f3F800000;
	or.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB19_17;

	ld.param.u64 	%rd137, [update_cdf_param_0+8];
	abs.f32 	%f16, %f15;
	mul.lo.s64 	%rd120, %rd144, 72;
	add.s64 	%rd121, %rd137, %rd120;
	add.s64 	%rd29, %rd121, 64;
	cvta.to.global.u64 	%rd30, %rd137;
	mov.u32 	%r42, 1;

$L__BB19_13:
	// begin inline asm
	cvta.to.global.u64 %rd122, %rd29;atom.acquire.global.exch.b32 %r41, [%rd122], %r42;
	// end inline asm
	setp.eq.s32 	%p22, %r41, 1;
	@%p22 bra 	$L__BB19_13;

	and.b32  	%r43, %r1, 31;
	shl.b32 	%r45, %r42, %r43;
	add.s64 	%rd125, %rd30, %rd120;
	add.s64 	%rd31, %rd125, 52;
	ld.global.u32 	%r46, [%rd125+52];
	or.b32  	%r47, %r46, %r45;
	setp.ge.f32 	%p23, %f15, 0f00000000;
	selp.u32 	%r48, 1, 0, %p23;
	add.s32 	%r49, %r1, 16;
	and.b32  	%r50, %r49, 31;
	mov.u32 	%r51, -2;
	shf.l.wrap.b32 	%r52, %r51, %r51, %r50;
	and.b32  	%r53, %r47, %r52;
	shl.b32 	%r54, %r48, %r50;
	or.b32  	%r55, %r53, %r54;
	st.global.u32 	[%rd125+52], %r55;
	ld.global.f32 	%f82, [%rd125+48];
	setp.geu.f32 	%p24, %f16, %f82;
	@%p24 bra 	$L__BB19_16;

	st.global.f32 	[%rd31+-4], %f16;
	st.global.u32 	[%rd31+8], %r1;

$L__BB19_16:
	mov.u32 	%r57, 0;
	// begin inline asm
	cvta.to.global.u64 %rd126, %rd29;atom.release.global.exch.b32 %r56, [%rd126], %r57;
	// end inline asm

$L__BB19_17:
	ret;

$L__BB19_18:
	trap;

}
.func _ZN4core6result13unwrap_failed17h9fc261006b6f35c0E()
.noreturn 
{



	trap;

}

