<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>pyv.stages API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>pyv.stages</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from pyv.module import *
from pyv.port import *
from pyv.reg import *
from pyv.mem import *
import pyv.isa as isa
from pyv.util import *
from pyv.defines import *

# class Stage:
#     def __init__(self):
#         pass

#     A_i = Port()
#     B_i = Port()
#     C_o = Port()

#     def process(self):
#         self.C_o.val = self.A_i.val + self.B_i.val
    
LOAD = 1
STORE = 2

class IFStage(Module):
    &#34;&#34;&#34;Instruction Fetch Stage.

    Inputs:
        npc_i: Next program counter (PC).

    Outputs:
        IFID_o: Interface to IDStage.
    &#34;&#34;&#34;

    def __init__(self, imem: Memory):
        # Next PC
        self.npc_i = Port(IN, self)
        self.IFID_o = PortX(OUT, self, &#39;inst&#39;, &#39;pc&#39;)

        # Program counter (PC)
        self.pc_reg = Reg(-4)

        # Instruction register (IR)
        self.ir_reg = Reg(0x00000013)

        # Instruction memory
        self.imem = imem

        # Connect next PC to input of PC reg
        self.pc_reg.next.connect(self.npc_i)

        # Outputs
        self.IFID_o[&#39;inst&#39;].connect(self.ir_reg.cur)
        self.IFID_o[&#39;pc&#39;].connect(self.pc_reg.cur)
    
    def process(self):
        # Read inputs
        npc = self.npc_i.read()

        # Read instruction
        self.ir_reg.next.write(self.imem.read(npc, 4))


class IDStage(Module):
    &#34;&#34;&#34;Instruction decode stage.

    Inputs:
        IFID_i: Interface from IFStage

    Outputs:
        IDEX_o: Interface to EXStage
    &#34;&#34;&#34;

    def __init__(self, regf):
        self.regfile = regf

        # Inputs
        self.IFID_i = PortX(IN, self, &#39;inst&#39;, &#39;pc&#39;)

        # Outputs
        self.IDEX_o = PortX(OUT, self, &#39;rs1&#39;, &#39;rs2&#39;, &#39;imm&#39;, &#39;pc&#39;, &#39;rd&#39;, &#39;we&#39;, &#39;wb_sel&#39;, &#39;opcode&#39;, &#39;funct3&#39;, &#39;funct7&#39;, &#39;mem&#39;)
        
    def process(self):
        # Read inputs
        inst, pc = self.IFID_i.read(&#39;inst&#39;, &#39;pc&#39;)
        
        # Determine opcode (inst[6:2])
        opcode = getBits(inst, 6, 2)

        # Determine register indeces
        rs1_idx = getBits(inst, 19, 15)
        rs2_idx = getBits(inst, 24, 20)
        rd_idx = getBits(inst, 11, 7)

        # Read regfile
        rs1 = self.regfile.read(rs1_idx)
        rs2 = self.regfile.read(rs2_idx)

        # funct3, funct7
        funct3 = getBits(inst, 14, 12)
        funct7 = getBits(inst, 31, 25)

        # TODO: Check for exception
        # exc = self.check_exception(opcode, funct3, funct7)

        # Decode immediate
        imm = self.decImm(opcode, inst)

        # Determine register file write enable
        we = opcode in isa.REG_OPS

        # Determine what to write-back into regfile
        wb_sel = self.wb_sel(opcode)

        # Determine none/load/store
        mem = self.mem_sel(opcode)

        # Outputs
        self.IDEX_o.write(&#39;rs1&#39;, rs1, &#39;rs2&#39;, rs2, &#39;imm&#39;, imm, &#39;pc&#39;, pc, &#39;rd&#39;, rd_idx, &#39;we&#39;, we, &#39;wb_sel&#39;, wb_sel, &#39;opcode&#39;, opcode, &#39;funct3&#39;, funct3, &#39;funct7&#39;, funct7, &#39;mem&#39;, mem)

    def mem_sel(self, opcode):
        &#34;&#34;&#34;Generates control signal for memory access.

        Args:
            opcode: Opcode of current instruction.

        Returns:
            A special value when the instruction is LOAD/STORE.
            0 otherwise.
        &#34;&#34;&#34;
        if opcode==isa.OPCODES[&#39;LOAD&#39;]:
            return LOAD
        elif opcode==isa.OPCODES[&#39;STORE&#39;]:
            return STORE
        else:
            return 0

    def wb_sel(self, opcode):
        &#34;&#34;&#34;Generates control signal for write-back.

        Args:
            opcode: Opcode of current instruction.

        Returns:
            * 1: JAL instruction
            * 2: LOAD instruction
            * 0: otherwise
        &#34;&#34;&#34;
        if opcode == isa.OPCODES[&#39;JAL&#39;]:
            return 1
        elif opcode == isa.OPCODES[&#39;LOAD&#39;]:
            return 2
        else:
            return 0

    def decImm(self, opcode, inst):
        &#34;&#34;&#34;Decodes the immediate from the instruction word.

        Args:
            opcode: Opcode of current instruction.
            inst: Current instruction word.

        Returns:
            The decoded immediate.
        &#34;&#34;&#34;

        # Save sign bit
        sign = getBit(inst, 31)

        sign_ext = 0

        imm = 0
        # Decode + sign-extend immediate
        if opcode in isa.INST_I:
            imm_11_0 = getBits(inst, 31, 20)
            imm = imm_11_0
            if sign:
                sign_ext = 0xfffff&lt;&lt;12
        
        elif opcode in isa.INST_S:
            imm_11_5 = getBits(inst, 31, 25)
            imm_4_0 = getBits(inst, 11, 7)
            imm = (imm_11_5&lt;&lt;5) | imm_4_0
            if sign:
                sign_ext = 0xfffff&lt;&lt;12
        
        elif opcode in isa.INST_B:
            imm_12 = getBit(inst, 31)
            imm_10_5 = getBits(inst, 30, 25)
            imm_4_1 = getBits(inst, 11, 8)
            imm_11 = getBits(inst, 7, 7)
            imm =  (imm_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_5&lt;&lt;5) | (imm_4_1&lt;&lt;1)
            if sign:
                sign_ext = 0x7ffff&lt;&lt;13
        
        elif opcode in isa.INST_U:
            imm_31_12 = getBits(inst, 31, 12)
            imm = imm_31_12&lt;&lt;12
        
        elif opcode in isa.INST_J:
            imm_20 = getBit(inst, 31)
            imm_10_1 = getBits(inst, 30, 21)
            imm_11 = getBits(inst, 20, 20)
            imm_19_12 = getBits(inst, 19, 12)
            imm = (imm_20&lt;&lt;20) | (imm_19_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_1&lt;&lt;1)
            if sign:
                sign_ext = 0x7ff&lt;&lt;21

        return (sign_ext | imm)

    # TODO
    def check_exception(self, opcode, f3, f7):
        &#34;&#34;&#34;[summary]

        Args:
            opcode ([type]): [description]
            f3 ([type]): [description]
            f7 ([type]): [description]

        Returns:
            [type]: [description]
        &#34;&#34;&#34;
        if opcode not in isa.OPCODES:
            # Illegal instruction
            pass
        
        if opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
            if f3==0b001 and f7!=0: # SLLI
                # Illegal instruction
                pass
            elif f3==0b101 and not(f7==0 or f7==0b0100000): # SRLI, SRAI
                # Illegal instruction
                pass
        
        if opcode==isa.OPCODES[&#39;OP&#39;]:
            if not (f7==0 or f7==0b0100000):
                # Illegal instruction
                pass
            elif f7==0b0100000 and not(f3==0b000 or f3==0b101):
                # Illegal instruction
                pass

        # TODO: Return some exception type
        return False

class EXStage(Module):
    &#34;&#34;&#34;Execute stage.

    Inputs:
        IDEX_i: Interface from IDStage.

    Outputs:
        EXMEM_o: Interface to MEMStage.
    &#34;&#34;&#34;
    def __init__(self):
        self.IDEX_i = PortX(IN, self,
                            &#39;rs1&#39;,
                            &#39;rs2&#39;,
                            &#39;imm&#39;,
                            &#39;pc&#39;,
                            &#39;rd&#39;,
                            &#39;we&#39;,
                            &#39;wb_sel&#39;,
                            &#39;opcode&#39;,
                            &#39;funct3&#39;,
                            &#39;funct7&#39;,
                            &#39;mem&#39;)
        
        self.EXMEM_o = PortX(OUT, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;wb_sel&#39;,
                             &#39;take_branch&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;rs2&#39;,
                             &#39;mem&#39;,
                             &#39;funct3&#39;)
        
        # Pass throughs
        self.EXMEM_o[&#39;rd&#39;].connect(self.IDEX_i[&#39;rd&#39;])
        self.EXMEM_o[&#39;we&#39;].connect(self.IDEX_i[&#39;we&#39;])
        self.EXMEM_o[&#39;wb_sel&#39;].connect(self.IDEX_i[&#39;wb_sel&#39;])
        self.EXMEM_o[&#39;rs2&#39;].connect(self.IDEX_i[&#39;rs2&#39;])
        self.EXMEM_o[&#39;mem&#39;].connect(self.IDEX_i[&#39;mem&#39;])
        self.EXMEM_o[&#39;funct3&#39;].connect(self.IDEX_i[&#39;funct3&#39;])

    def process(self):
        # Read inputs
        opcode, rs1, rs2, imm, pc, f3, f7 = self.IDEX_i.read(&#39;opcode&#39;, &#39;rs1&#39;, &#39;rs2&#39;, &#39;imm&#39;, &#39;pc&#39;, &#39;funct3&#39;, &#39;funct7&#39;)

        # Check for branch/jump
        take_branch = False
        if opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            take_branch = self.branch(f3, rs1, rs2)
        elif opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;JALR&#39;]:
            take_branch = True
        
        pc4 = pc+4

        # ALU
        alu_res = self.alu(opcode, rs1, rs2, imm, pc, f3, f7)

        # Outputs
        self.EXMEM_o.write(&#39;take_branch&#39;, take_branch, &#39;pc4&#39;, pc4, &#39;alu_res&#39;, alu_res)

    def alu(self, opcode, rs1, rs2, imm, pc, f3, f7):
        &#34;&#34;&#34;Implements arithmetic-logic unit (ALU)

        Args: TODO
            opcode ([type]): [description]
            rs1 ([type]): [description]
            rs2 ([type]): [description]
            imm ([type]): [description]
            pc ([type]): [description]
            f3 ([type]): [description]
            f7 ([type]): [description]

        Returns:
            ALU result.
        &#34;&#34;&#34;

        # Helpers
        def _slt(val1, val2):
            &#34;&#34;&#34; SLT[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Sign-extended immediate
            
            Returns:
                1 if val1 &lt; val2 (signed comparison)
                0 otherwise
            &#34;&#34;&#34;

            msb_r = getBit(val1, 31)
            msb_i = getBit(val2, 31)

            # Check if both operands are positive
            if (msb_r==0) and (msb_i==0):
                if val1 &lt; val2:
                    return 1
                else:
                    return 0
            # val1 negative; val2 positive
            elif (msb_r==1) and (msb_i==0):
                return 1
            # val1 positive, val2 negative
            elif (msb_r==0) and (msb_i==1):
                return 0
            # both negative
            else:
                if val2 &lt; val1:
                    return 1
                else:
                    return 0

        def _sltu(val1, val2):
            &#34;&#34;&#34; SLT[I]U instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Sign-extended immediate
            
            Returns:
                1 if val1 &lt; val2 (unsigned comparison)
                0 otherwise
            &#34;&#34;&#34;

            if val1 &lt; val2:
                return 1
            else:
                return 0

        def _sll(val1, val2):
            &#34;&#34;&#34; SLL[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Logical left shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            return (MASK_32 &amp; (val1&lt;&lt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

        def _srl(val1, val2):
            &#34;&#34;&#34; SRL[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Logical right shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            return (MASK_32 &amp; (val1&gt;&gt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

        def _sra(val1, val2):
            &#34;&#34;&#34; SRA[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Arithmetic right shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            msb_r = getBit(val1, 31)
            shamt = 0x1f &amp; val2
            rshift = (MASK_32 &amp; (val1&gt;&gt;shamt)) # Mask so that bits above bit 31 turn to zero (for Python)
            if msb_r==0:
                return rshift 
            else:
                # Fill upper bits with 1s
                return (MASK_32 &amp; (rshift | (0xffffffff&lt;&lt;(XLEN-shamt))))

        # ------------------
        # ALU start
        # ------------------

        # Select operands
        op1 = op2 = 0
        # op1
        if opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            op1 = pc
        else:
            op1 = rs1
        # op2
        if opcode!=isa.OPCODES[&#39;OP&#39;]:
            op2 = imm
        else:
            op2 = rs2

        # Perform ALU op
        alu_res = 0
        if opcode==isa.OPCODES[&#39;LUI&#39;]:
            alu_res = op2
        
        elif opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            alu_res = op1 + op2
        
        elif opcode==isa.OPCODES[&#39;JALR&#39;]:
            alu_res = 0xfffffffe &amp; (op1 + op2) # TODO: Why do we need mask here?

        elif opcode==isa.OPCODES[&#39;LOAD&#39;] or opcode==isa.OPCODES[&#39;STORE&#39;]: # TODO: Could be merged with the upper elif
            alu_res = op1 + op2
        
        elif opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
            if f3==0b000: # ADDI
                alu_res = op1 + op2
            elif f3==0b010: # SLTI
                alu_res = _slt(op1, op2)
            elif f3==0b011: # SLTIU
                alu_res = _sltu(op1, op2)
            elif f3==0b100: # XORI
                alu_res = op1 ^ op2
            elif f3==0b110: # ORI
                alu_res = op1 | op2
            elif f3==0b111: # ANDI
                alu_res = op1 &amp; op2
            elif f3==0b001: # SLLI
                if f7==0: # TODO: We could remove this check if IDStage catches f7!=0 case
                    alu_res = _sll(op1, op2)
            elif f3==0b101:
                if f7==0: # SRLI
                    alu_res = _srl(op1, op2)
                elif f7==0b0100000: # SRAI
                    alu_res = _sra(op1, op2)
        
        elif opcode==isa.OPCODES[&#39;OP&#39;]:
            if f7==0:
                if f3==0b000: # ADD
                    alu_res = op1 + op2
                elif f3==0b001: # SLL
                    alu_res = _sll(op1, op2)
                elif f3==0b010: # SLT
                    alu_res = _slt(op1, op2)
                elif f3==0b011: # SLTU
                    alu_res = _sltu(op1, op2)
                elif f3==0b100: # XOR
                    alu_res = op1 ^ op2
                elif f3==0b101: # SRL
                    alu_res = _srl(op1, op2)
                elif f3==0b110: # OR
                    alu_res = op1 | op2
                elif f3==0b111: # AND
                    alu_res = op1 &amp; op2

            elif f7==0b0100000:
                if f3==0b000: # SUB
                    alu_res = op1 - op2
                elif f3==0b101: # SRA
                    alu_res = _sra(op1, op2)
   
        return MASK_32 &amp; alu_res

    # TODO
    # opcode can be removed
    def branch(self, f3, rs1, rs2) -&gt; bool:
        &#34;&#34;&#34;Performs comparison of rs1 and rs2 using comp op given by f3.

        Returns:
            True if branch is taken.
        &#34;&#34;&#34;

        # Branch less-than (BLT) logic
        def _blt(rs1, rs2):
           if msb_32(rs1)==msb_32(rs2):
               return rs1&lt;rs2
           elif msb_32(rs1)==1:
               return True
           else:
               return False

        if f3==0:               # BEQ
            return rs1==rs2
        elif f3==1:             # BNE
            return rs1!=rs2
        elif f3==4:             # BLT
            return _blt(rs1, rs2)
        elif f3==5:             # BGE
            return not _blt(rs1, rs2)
        elif f3==6:             # BLTU
            return rs1&lt;rs2
        elif f3==7:             # BGEU
            return rs1&gt;=rs2

class MEMStage(Module):
    &#34;&#34;&#34;Memory stage.

    Inputs:
        EXMEM_i: Interface from EXStage.

    Outputs:
        MEMWB_o: Interface to WBStage.
    &#34;&#34;&#34;
    def __init__(self, dmem: Memory):
        self.EXMEM_i = PortX(IN, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;rs2&#39;,
                             &#39;mem&#39;,
                             &#39;wb_sel&#39;,
                             &#39;funct3&#39;)
        
        self.MEMWB_o = PortX(OUT, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;mem_rdata&#39;,
                             &#39;wb_sel&#39;)

        # Pass throughs
        self.MEMWB_o[&#39;rd&#39;].connect(self.EXMEM_i[&#39;rd&#39;])        
        self.MEMWB_o[&#39;we&#39;].connect(self.EXMEM_i[&#39;we&#39;])        
        self.MEMWB_o[&#39;wb_sel&#39;].connect(self.EXMEM_i[&#39;wb_sel&#39;])        
        self.MEMWB_o[&#39;pc4&#39;].connect(self.EXMEM_i[&#39;pc4&#39;])        
        self.MEMWB_o[&#39;alu_res&#39;].connect(self.EXMEM_i[&#39;alu_res&#39;])        

        # Main memory
        self.mem = dmem

    def process(self):
        # Read inputs
        addr, mem_wdata, op, f3 = self.EXMEM_i.read(&#39;alu_res&#39;, &#39;rs2&#39;, &#39;mem&#39;, &#39;funct3&#39;)

        load_val = 0
        if op == LOAD:                                          # Read memory
            if f3 == 0: # LB
                load_val = signext(self.mem.read(addr, 1), 8)
            elif f3 == 1: # LH
                load_val = signext(self.mem.read(addr, 2), 16)
            elif f3 == 2: # LW
                load_val = self.mem.read(addr, 4)
            elif f3 == 4: # LBU
                load_val = self.mem.read(addr, 1)
            elif f3 == 5: # LHU
                load_val = self.mem.read(addr, 2)
            else:
                raise Exception(&#39;ERROR (MEMStage, process): Illegal f3 {}&#39;.format(f3))

        elif op == STORE:                                       # Store memory
            if f3 == 0: # SB
                self.mem.write(addr, mem_wdata, 1)
            elif f3 == 1: # SH
                self.mem.write(addr, mem_wdata, 2)
            elif f3 == 2: # SW
                self.mem.write(addr, mem_wdata, 4)
            else:
                raise Exception(&#39;ERROR (MEMStage, process): Illegal f3 {}&#39;.format(f3))
        # else:
        #     raise Exception(&#39;ERROR (MEMStage, process): Invalid op {}&#39;.format(op))

        # Outputs
        self.MEMWB_o.write(&#39;mem_rdata&#39;, load_val)

class WBStage(Module):
    &#34;&#34;&#34;Write-back stage.

    Inputs:
        MEMWB_i: Interface from MEMStage.
    &#34;&#34;&#34;
    def __init__(self, regf: Regfile):
        self.regfile = regf

        self.MEMWB_i = PortX(IN, self, &#39;rd&#39;, &#39;we&#39;, &#39;alu_res&#39;, &#39;pc4&#39;, &#39;mem_rdata&#39;, &#39;wb_sel&#39;)

    def process(self):
        # Read inputs
        rd, we, alu_res, pc4, mem_rdata, wb_sel = self.MEMWB_i.read(&#39;rd&#39;, &#39;we&#39;, &#39;alu_res&#39;, &#39;pc4&#39;, &#39;mem_rdata&#39;, &#39;wb_sel&#39;)

        wb_val = 0
        if we:
            if wb_sel==0: # ALU op
                wb_val = alu_res
            elif wb_sel==1: # PC+4 (JAL)
                wb_val = pc4
            elif wb_sel==2: # Load
                wb_val = mem_rdata
            else:
                raise Exception(&#39;ERROR (WBStage, process): Invalid wb_sel {}&#39;.format(wb_sel))
            
            self.regfile.write(rd, wb_val)

class BranchUnit(Module):
    &#34;&#34;&#34;Branch unit.

    Inputs:
        pc_i: Program counter (PC)
        take_branch_i: Whether to take the branch or not
        target_i: Branch target address
    
    Outputs:
        npc_o: Next PC
    &#34;&#34;&#34;
    def __init__(self):
        self.pc_i = Port(IN, self)
        self.take_branch_i = Port(IN, self)
        self.target_i = Port(IN, self)
        self.npc_o = Port(OUT, self)
    
    def process(self):
        # Read inputs
        pc = self.pc_i.read()
        take_branch = self.take_branch_i.read()
        target = self.target_i.read()
        
        # Compute NPC
        npc = pc+4
        if take_branch:
            npc = target

        # Outputs
        self.npc_o.write(npc)</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="pyv.stages.BranchUnit"><code class="flex name class">
<span>class <span class="ident">BranchUnit</span></span>
</code></dt>
<dd>
<div class="desc"><p>Branch unit.</p>
<h2 id="inputs">Inputs</h2>
<p>pc_i: Program counter (PC)
take_branch_i: Whether to take the branch or not
target_i: Branch target address</p>
<h2 id="outputs">Outputs</h2>
<p>npc_o: Next PC</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class BranchUnit(Module):
    &#34;&#34;&#34;Branch unit.

    Inputs:
        pc_i: Program counter (PC)
        take_branch_i: Whether to take the branch or not
        target_i: Branch target address
    
    Outputs:
        npc_o: Next PC
    &#34;&#34;&#34;
    def __init__(self):
        self.pc_i = Port(IN, self)
        self.take_branch_i = Port(IN, self)
        self.target_i = Port(IN, self)
        self.npc_o = Port(OUT, self)
    
    def process(self):
        # Read inputs
        pc = self.pc_i.read()
        take_branch = self.take_branch_i.read()
        target = self.target_i.read()
        
        # Compute NPC
        npc = pc+4
        if take_branch:
            npc = target

        # Outputs
        self.npc_o.write(npc)</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.stages.EXStage"><code class="flex name class">
<span>class <span class="ident">EXStage</span></span>
</code></dt>
<dd>
<div class="desc"><p>Execute stage.</p>
<h2 id="inputs">Inputs</h2>
<p>IDEX_i: Interface from IDStage.</p>
<h2 id="outputs">Outputs</h2>
<p>EXMEM_o: Interface to MEMStage.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class EXStage(Module):
    &#34;&#34;&#34;Execute stage.

    Inputs:
        IDEX_i: Interface from IDStage.

    Outputs:
        EXMEM_o: Interface to MEMStage.
    &#34;&#34;&#34;
    def __init__(self):
        self.IDEX_i = PortX(IN, self,
                            &#39;rs1&#39;,
                            &#39;rs2&#39;,
                            &#39;imm&#39;,
                            &#39;pc&#39;,
                            &#39;rd&#39;,
                            &#39;we&#39;,
                            &#39;wb_sel&#39;,
                            &#39;opcode&#39;,
                            &#39;funct3&#39;,
                            &#39;funct7&#39;,
                            &#39;mem&#39;)
        
        self.EXMEM_o = PortX(OUT, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;wb_sel&#39;,
                             &#39;take_branch&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;rs2&#39;,
                             &#39;mem&#39;,
                             &#39;funct3&#39;)
        
        # Pass throughs
        self.EXMEM_o[&#39;rd&#39;].connect(self.IDEX_i[&#39;rd&#39;])
        self.EXMEM_o[&#39;we&#39;].connect(self.IDEX_i[&#39;we&#39;])
        self.EXMEM_o[&#39;wb_sel&#39;].connect(self.IDEX_i[&#39;wb_sel&#39;])
        self.EXMEM_o[&#39;rs2&#39;].connect(self.IDEX_i[&#39;rs2&#39;])
        self.EXMEM_o[&#39;mem&#39;].connect(self.IDEX_i[&#39;mem&#39;])
        self.EXMEM_o[&#39;funct3&#39;].connect(self.IDEX_i[&#39;funct3&#39;])

    def process(self):
        # Read inputs
        opcode, rs1, rs2, imm, pc, f3, f7 = self.IDEX_i.read(&#39;opcode&#39;, &#39;rs1&#39;, &#39;rs2&#39;, &#39;imm&#39;, &#39;pc&#39;, &#39;funct3&#39;, &#39;funct7&#39;)

        # Check for branch/jump
        take_branch = False
        if opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            take_branch = self.branch(f3, rs1, rs2)
        elif opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;JALR&#39;]:
            take_branch = True
        
        pc4 = pc+4

        # ALU
        alu_res = self.alu(opcode, rs1, rs2, imm, pc, f3, f7)

        # Outputs
        self.EXMEM_o.write(&#39;take_branch&#39;, take_branch, &#39;pc4&#39;, pc4, &#39;alu_res&#39;, alu_res)

    def alu(self, opcode, rs1, rs2, imm, pc, f3, f7):
        &#34;&#34;&#34;Implements arithmetic-logic unit (ALU)

        Args: TODO
            opcode ([type]): [description]
            rs1 ([type]): [description]
            rs2 ([type]): [description]
            imm ([type]): [description]
            pc ([type]): [description]
            f3 ([type]): [description]
            f7 ([type]): [description]

        Returns:
            ALU result.
        &#34;&#34;&#34;

        # Helpers
        def _slt(val1, val2):
            &#34;&#34;&#34; SLT[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Sign-extended immediate
            
            Returns:
                1 if val1 &lt; val2 (signed comparison)
                0 otherwise
            &#34;&#34;&#34;

            msb_r = getBit(val1, 31)
            msb_i = getBit(val2, 31)

            # Check if both operands are positive
            if (msb_r==0) and (msb_i==0):
                if val1 &lt; val2:
                    return 1
                else:
                    return 0
            # val1 negative; val2 positive
            elif (msb_r==1) and (msb_i==0):
                return 1
            # val1 positive, val2 negative
            elif (msb_r==0) and (msb_i==1):
                return 0
            # both negative
            else:
                if val2 &lt; val1:
                    return 1
                else:
                    return 0

        def _sltu(val1, val2):
            &#34;&#34;&#34; SLT[I]U instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Sign-extended immediate
            
            Returns:
                1 if val1 &lt; val2 (unsigned comparison)
                0 otherwise
            &#34;&#34;&#34;

            if val1 &lt; val2:
                return 1
            else:
                return 0

        def _sll(val1, val2):
            &#34;&#34;&#34; SLL[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Logical left shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            return (MASK_32 &amp; (val1&lt;&lt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

        def _srl(val1, val2):
            &#34;&#34;&#34; SRL[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Logical right shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            return (MASK_32 &amp; (val1&gt;&gt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

        def _sra(val1, val2):
            &#34;&#34;&#34; SRA[I] instruction

            Args:
                val1: Value of register rs1
                val2: rs2 / Immediate
            
            Returns:
                Arithmetic right shift of val1 by val2 (5 bits)
            &#34;&#34;&#34;

            msb_r = getBit(val1, 31)
            shamt = 0x1f &amp; val2
            rshift = (MASK_32 &amp; (val1&gt;&gt;shamt)) # Mask so that bits above bit 31 turn to zero (for Python)
            if msb_r==0:
                return rshift 
            else:
                # Fill upper bits with 1s
                return (MASK_32 &amp; (rshift | (0xffffffff&lt;&lt;(XLEN-shamt))))

        # ------------------
        # ALU start
        # ------------------

        # Select operands
        op1 = op2 = 0
        # op1
        if opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            op1 = pc
        else:
            op1 = rs1
        # op2
        if opcode!=isa.OPCODES[&#39;OP&#39;]:
            op2 = imm
        else:
            op2 = rs2

        # Perform ALU op
        alu_res = 0
        if opcode==isa.OPCODES[&#39;LUI&#39;]:
            alu_res = op2
        
        elif opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
            alu_res = op1 + op2
        
        elif opcode==isa.OPCODES[&#39;JALR&#39;]:
            alu_res = 0xfffffffe &amp; (op1 + op2) # TODO: Why do we need mask here?

        elif opcode==isa.OPCODES[&#39;LOAD&#39;] or opcode==isa.OPCODES[&#39;STORE&#39;]: # TODO: Could be merged with the upper elif
            alu_res = op1 + op2
        
        elif opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
            if f3==0b000: # ADDI
                alu_res = op1 + op2
            elif f3==0b010: # SLTI
                alu_res = _slt(op1, op2)
            elif f3==0b011: # SLTIU
                alu_res = _sltu(op1, op2)
            elif f3==0b100: # XORI
                alu_res = op1 ^ op2
            elif f3==0b110: # ORI
                alu_res = op1 | op2
            elif f3==0b111: # ANDI
                alu_res = op1 &amp; op2
            elif f3==0b001: # SLLI
                if f7==0: # TODO: We could remove this check if IDStage catches f7!=0 case
                    alu_res = _sll(op1, op2)
            elif f3==0b101:
                if f7==0: # SRLI
                    alu_res = _srl(op1, op2)
                elif f7==0b0100000: # SRAI
                    alu_res = _sra(op1, op2)
        
        elif opcode==isa.OPCODES[&#39;OP&#39;]:
            if f7==0:
                if f3==0b000: # ADD
                    alu_res = op1 + op2
                elif f3==0b001: # SLL
                    alu_res = _sll(op1, op2)
                elif f3==0b010: # SLT
                    alu_res = _slt(op1, op2)
                elif f3==0b011: # SLTU
                    alu_res = _sltu(op1, op2)
                elif f3==0b100: # XOR
                    alu_res = op1 ^ op2
                elif f3==0b101: # SRL
                    alu_res = _srl(op1, op2)
                elif f3==0b110: # OR
                    alu_res = op1 | op2
                elif f3==0b111: # AND
                    alu_res = op1 &amp; op2

            elif f7==0b0100000:
                if f3==0b000: # SUB
                    alu_res = op1 - op2
                elif f3==0b101: # SRA
                    alu_res = _sra(op1, op2)
   
        return MASK_32 &amp; alu_res

    # TODO
    # opcode can be removed
    def branch(self, f3, rs1, rs2) -&gt; bool:
        &#34;&#34;&#34;Performs comparison of rs1 and rs2 using comp op given by f3.

        Returns:
            True if branch is taken.
        &#34;&#34;&#34;

        # Branch less-than (BLT) logic
        def _blt(rs1, rs2):
           if msb_32(rs1)==msb_32(rs2):
               return rs1&lt;rs2
           elif msb_32(rs1)==1:
               return True
           else:
               return False

        if f3==0:               # BEQ
            return rs1==rs2
        elif f3==1:             # BNE
            return rs1!=rs2
        elif f3==4:             # BLT
            return _blt(rs1, rs2)
        elif f3==5:             # BGE
            return not _blt(rs1, rs2)
        elif f3==6:             # BLTU
            return rs1&lt;rs2
        elif f3==7:             # BGEU
            return rs1&gt;=rs2</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="pyv.stages.EXStage.alu"><code class="name flex">
<span>def <span class="ident">alu</span></span>(<span>self, opcode, rs1, rs2, imm, pc, f3, f7)</span>
</code></dt>
<dd>
<div class="desc"><p>Implements arithmetic-logic unit (ALU)</p>
<p>Args: TODO
opcode ([type]): [description]
rs1 ([type]): [description]
rs2 ([type]): [description]
imm ([type]): [description]
pc ([type]): [description]
f3 ([type]): [description]
f7 ([type]): [description]</p>
<h2 id="returns">Returns</h2>
<p>ALU result.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def alu(self, opcode, rs1, rs2, imm, pc, f3, f7):
    &#34;&#34;&#34;Implements arithmetic-logic unit (ALU)

    Args: TODO
        opcode ([type]): [description]
        rs1 ([type]): [description]
        rs2 ([type]): [description]
        imm ([type]): [description]
        pc ([type]): [description]
        f3 ([type]): [description]
        f7 ([type]): [description]

    Returns:
        ALU result.
    &#34;&#34;&#34;

    # Helpers
    def _slt(val1, val2):
        &#34;&#34;&#34; SLT[I] instruction

        Args:
            val1: Value of register rs1
            val2: rs2 / Sign-extended immediate
        
        Returns:
            1 if val1 &lt; val2 (signed comparison)
            0 otherwise
        &#34;&#34;&#34;

        msb_r = getBit(val1, 31)
        msb_i = getBit(val2, 31)

        # Check if both operands are positive
        if (msb_r==0) and (msb_i==0):
            if val1 &lt; val2:
                return 1
            else:
                return 0
        # val1 negative; val2 positive
        elif (msb_r==1) and (msb_i==0):
            return 1
        # val1 positive, val2 negative
        elif (msb_r==0) and (msb_i==1):
            return 0
        # both negative
        else:
            if val2 &lt; val1:
                return 1
            else:
                return 0

    def _sltu(val1, val2):
        &#34;&#34;&#34; SLT[I]U instruction

        Args:
            val1: Value of register rs1
            val2: rs2 / Sign-extended immediate
        
        Returns:
            1 if val1 &lt; val2 (unsigned comparison)
            0 otherwise
        &#34;&#34;&#34;

        if val1 &lt; val2:
            return 1
        else:
            return 0

    def _sll(val1, val2):
        &#34;&#34;&#34; SLL[I] instruction

        Args:
            val1: Value of register rs1
            val2: rs2 / Immediate
        
        Returns:
            Logical left shift of val1 by val2 (5 bits)
        &#34;&#34;&#34;

        return (MASK_32 &amp; (val1&lt;&lt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

    def _srl(val1, val2):
        &#34;&#34;&#34; SRL[I] instruction

        Args:
            val1: Value of register rs1
            val2: rs2 / Immediate
        
        Returns:
            Logical right shift of val1 by val2 (5 bits)
        &#34;&#34;&#34;

        return (MASK_32 &amp; (val1&gt;&gt;(0x1f&amp;val2))) # Mask so that bits above bit 31 turn to zero (for Python)

    def _sra(val1, val2):
        &#34;&#34;&#34; SRA[I] instruction

        Args:
            val1: Value of register rs1
            val2: rs2 / Immediate
        
        Returns:
            Arithmetic right shift of val1 by val2 (5 bits)
        &#34;&#34;&#34;

        msb_r = getBit(val1, 31)
        shamt = 0x1f &amp; val2
        rshift = (MASK_32 &amp; (val1&gt;&gt;shamt)) # Mask so that bits above bit 31 turn to zero (for Python)
        if msb_r==0:
            return rshift 
        else:
            # Fill upper bits with 1s
            return (MASK_32 &amp; (rshift | (0xffffffff&lt;&lt;(XLEN-shamt))))

    # ------------------
    # ALU start
    # ------------------

    # Select operands
    op1 = op2 = 0
    # op1
    if opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
        op1 = pc
    else:
        op1 = rs1
    # op2
    if opcode!=isa.OPCODES[&#39;OP&#39;]:
        op2 = imm
    else:
        op2 = rs2

    # Perform ALU op
    alu_res = 0
    if opcode==isa.OPCODES[&#39;LUI&#39;]:
        alu_res = op2
    
    elif opcode==isa.OPCODES[&#39;AUIPC&#39;] or opcode==isa.OPCODES[&#39;JAL&#39;] or opcode==isa.OPCODES[&#39;BRANCH&#39;]:
        alu_res = op1 + op2
    
    elif opcode==isa.OPCODES[&#39;JALR&#39;]:
        alu_res = 0xfffffffe &amp; (op1 + op2) # TODO: Why do we need mask here?

    elif opcode==isa.OPCODES[&#39;LOAD&#39;] or opcode==isa.OPCODES[&#39;STORE&#39;]: # TODO: Could be merged with the upper elif
        alu_res = op1 + op2
    
    elif opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
        if f3==0b000: # ADDI
            alu_res = op1 + op2
        elif f3==0b010: # SLTI
            alu_res = _slt(op1, op2)
        elif f3==0b011: # SLTIU
            alu_res = _sltu(op1, op2)
        elif f3==0b100: # XORI
            alu_res = op1 ^ op2
        elif f3==0b110: # ORI
            alu_res = op1 | op2
        elif f3==0b111: # ANDI
            alu_res = op1 &amp; op2
        elif f3==0b001: # SLLI
            if f7==0: # TODO: We could remove this check if IDStage catches f7!=0 case
                alu_res = _sll(op1, op2)
        elif f3==0b101:
            if f7==0: # SRLI
                alu_res = _srl(op1, op2)
            elif f7==0b0100000: # SRAI
                alu_res = _sra(op1, op2)
    
    elif opcode==isa.OPCODES[&#39;OP&#39;]:
        if f7==0:
            if f3==0b000: # ADD
                alu_res = op1 + op2
            elif f3==0b001: # SLL
                alu_res = _sll(op1, op2)
            elif f3==0b010: # SLT
                alu_res = _slt(op1, op2)
            elif f3==0b011: # SLTU
                alu_res = _sltu(op1, op2)
            elif f3==0b100: # XOR
                alu_res = op1 ^ op2
            elif f3==0b101: # SRL
                alu_res = _srl(op1, op2)
            elif f3==0b110: # OR
                alu_res = op1 | op2
            elif f3==0b111: # AND
                alu_res = op1 &amp; op2

        elif f7==0b0100000:
            if f3==0b000: # SUB
                alu_res = op1 - op2
            elif f3==0b101: # SRA
                alu_res = _sra(op1, op2)

    return MASK_32 &amp; alu_res</code></pre>
</details>
</dd>
<dt id="pyv.stages.EXStage.branch"><code class="name flex">
<span>def <span class="ident">branch</span></span>(<span>self, f3, rs1, rs2) ‑> bool</span>
</code></dt>
<dd>
<div class="desc"><p>Performs comparison of rs1 and rs2 using comp op given by f3.</p>
<h2 id="returns">Returns</h2>
<p>True if branch is taken.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def branch(self, f3, rs1, rs2) -&gt; bool:
    &#34;&#34;&#34;Performs comparison of rs1 and rs2 using comp op given by f3.

    Returns:
        True if branch is taken.
    &#34;&#34;&#34;

    # Branch less-than (BLT) logic
    def _blt(rs1, rs2):
       if msb_32(rs1)==msb_32(rs2):
           return rs1&lt;rs2
       elif msb_32(rs1)==1:
           return True
       else:
           return False

    if f3==0:               # BEQ
        return rs1==rs2
    elif f3==1:             # BNE
        return rs1!=rs2
    elif f3==4:             # BLT
        return _blt(rs1, rs2)
    elif f3==5:             # BGE
        return not _blt(rs1, rs2)
    elif f3==6:             # BLTU
        return rs1&lt;rs2
    elif f3==7:             # BGEU
        return rs1&gt;=rs2</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.stages.IDStage"><code class="flex name class">
<span>class <span class="ident">IDStage</span></span>
<span>(</span><span>regf)</span>
</code></dt>
<dd>
<div class="desc"><p>Instruction decode stage.</p>
<h2 id="inputs">Inputs</h2>
<p>IFID_i: Interface from IFStage</p>
<h2 id="outputs">Outputs</h2>
<p>IDEX_o: Interface to EXStage</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class IDStage(Module):
    &#34;&#34;&#34;Instruction decode stage.

    Inputs:
        IFID_i: Interface from IFStage

    Outputs:
        IDEX_o: Interface to EXStage
    &#34;&#34;&#34;

    def __init__(self, regf):
        self.regfile = regf

        # Inputs
        self.IFID_i = PortX(IN, self, &#39;inst&#39;, &#39;pc&#39;)

        # Outputs
        self.IDEX_o = PortX(OUT, self, &#39;rs1&#39;, &#39;rs2&#39;, &#39;imm&#39;, &#39;pc&#39;, &#39;rd&#39;, &#39;we&#39;, &#39;wb_sel&#39;, &#39;opcode&#39;, &#39;funct3&#39;, &#39;funct7&#39;, &#39;mem&#39;)
        
    def process(self):
        # Read inputs
        inst, pc = self.IFID_i.read(&#39;inst&#39;, &#39;pc&#39;)
        
        # Determine opcode (inst[6:2])
        opcode = getBits(inst, 6, 2)

        # Determine register indeces
        rs1_idx = getBits(inst, 19, 15)
        rs2_idx = getBits(inst, 24, 20)
        rd_idx = getBits(inst, 11, 7)

        # Read regfile
        rs1 = self.regfile.read(rs1_idx)
        rs2 = self.regfile.read(rs2_idx)

        # funct3, funct7
        funct3 = getBits(inst, 14, 12)
        funct7 = getBits(inst, 31, 25)

        # TODO: Check for exception
        # exc = self.check_exception(opcode, funct3, funct7)

        # Decode immediate
        imm = self.decImm(opcode, inst)

        # Determine register file write enable
        we = opcode in isa.REG_OPS

        # Determine what to write-back into regfile
        wb_sel = self.wb_sel(opcode)

        # Determine none/load/store
        mem = self.mem_sel(opcode)

        # Outputs
        self.IDEX_o.write(&#39;rs1&#39;, rs1, &#39;rs2&#39;, rs2, &#39;imm&#39;, imm, &#39;pc&#39;, pc, &#39;rd&#39;, rd_idx, &#39;we&#39;, we, &#39;wb_sel&#39;, wb_sel, &#39;opcode&#39;, opcode, &#39;funct3&#39;, funct3, &#39;funct7&#39;, funct7, &#39;mem&#39;, mem)

    def mem_sel(self, opcode):
        &#34;&#34;&#34;Generates control signal for memory access.

        Args:
            opcode: Opcode of current instruction.

        Returns:
            A special value when the instruction is LOAD/STORE.
            0 otherwise.
        &#34;&#34;&#34;
        if opcode==isa.OPCODES[&#39;LOAD&#39;]:
            return LOAD
        elif opcode==isa.OPCODES[&#39;STORE&#39;]:
            return STORE
        else:
            return 0

    def wb_sel(self, opcode):
        &#34;&#34;&#34;Generates control signal for write-back.

        Args:
            opcode: Opcode of current instruction.

        Returns:
            * 1: JAL instruction
            * 2: LOAD instruction
            * 0: otherwise
        &#34;&#34;&#34;
        if opcode == isa.OPCODES[&#39;JAL&#39;]:
            return 1
        elif opcode == isa.OPCODES[&#39;LOAD&#39;]:
            return 2
        else:
            return 0

    def decImm(self, opcode, inst):
        &#34;&#34;&#34;Decodes the immediate from the instruction word.

        Args:
            opcode: Opcode of current instruction.
            inst: Current instruction word.

        Returns:
            The decoded immediate.
        &#34;&#34;&#34;

        # Save sign bit
        sign = getBit(inst, 31)

        sign_ext = 0

        imm = 0
        # Decode + sign-extend immediate
        if opcode in isa.INST_I:
            imm_11_0 = getBits(inst, 31, 20)
            imm = imm_11_0
            if sign:
                sign_ext = 0xfffff&lt;&lt;12
        
        elif opcode in isa.INST_S:
            imm_11_5 = getBits(inst, 31, 25)
            imm_4_0 = getBits(inst, 11, 7)
            imm = (imm_11_5&lt;&lt;5) | imm_4_0
            if sign:
                sign_ext = 0xfffff&lt;&lt;12
        
        elif opcode in isa.INST_B:
            imm_12 = getBit(inst, 31)
            imm_10_5 = getBits(inst, 30, 25)
            imm_4_1 = getBits(inst, 11, 8)
            imm_11 = getBits(inst, 7, 7)
            imm =  (imm_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_5&lt;&lt;5) | (imm_4_1&lt;&lt;1)
            if sign:
                sign_ext = 0x7ffff&lt;&lt;13
        
        elif opcode in isa.INST_U:
            imm_31_12 = getBits(inst, 31, 12)
            imm = imm_31_12&lt;&lt;12
        
        elif opcode in isa.INST_J:
            imm_20 = getBit(inst, 31)
            imm_10_1 = getBits(inst, 30, 21)
            imm_11 = getBits(inst, 20, 20)
            imm_19_12 = getBits(inst, 19, 12)
            imm = (imm_20&lt;&lt;20) | (imm_19_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_1&lt;&lt;1)
            if sign:
                sign_ext = 0x7ff&lt;&lt;21

        return (sign_ext | imm)

    # TODO
    def check_exception(self, opcode, f3, f7):
        &#34;&#34;&#34;[summary]

        Args:
            opcode ([type]): [description]
            f3 ([type]): [description]
            f7 ([type]): [description]

        Returns:
            [type]: [description]
        &#34;&#34;&#34;
        if opcode not in isa.OPCODES:
            # Illegal instruction
            pass
        
        if opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
            if f3==0b001 and f7!=0: # SLLI
                # Illegal instruction
                pass
            elif f3==0b101 and not(f7==0 or f7==0b0100000): # SRLI, SRAI
                # Illegal instruction
                pass
        
        if opcode==isa.OPCODES[&#39;OP&#39;]:
            if not (f7==0 or f7==0b0100000):
                # Illegal instruction
                pass
            elif f7==0b0100000 and not(f3==0b000 or f3==0b101):
                # Illegal instruction
                pass

        # TODO: Return some exception type
        return False</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Methods</h3>
<dl>
<dt id="pyv.stages.IDStage.check_exception"><code class="name flex">
<span>def <span class="ident">check_exception</span></span>(<span>self, opcode, f3, f7)</span>
</code></dt>
<dd>
<div class="desc"><p>[summary]</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>opcode</code></strong> :&ensp;<code>[type]</code></dt>
<dd>[description]</dd>
<dt><strong><code>f3</code></strong> :&ensp;<code>[type]</code></dt>
<dd>[description]</dd>
<dt><strong><code>f7</code></strong> :&ensp;<code>[type]</code></dt>
<dd>[description]</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>[type]</code></dt>
<dd>[description]</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def check_exception(self, opcode, f3, f7):
    &#34;&#34;&#34;[summary]

    Args:
        opcode ([type]): [description]
        f3 ([type]): [description]
        f7 ([type]): [description]

    Returns:
        [type]: [description]
    &#34;&#34;&#34;
    if opcode not in isa.OPCODES:
        # Illegal instruction
        pass
    
    if opcode==isa.OPCODES[&#39;OP-IMM&#39;]:
        if f3==0b001 and f7!=0: # SLLI
            # Illegal instruction
            pass
        elif f3==0b101 and not(f7==0 or f7==0b0100000): # SRLI, SRAI
            # Illegal instruction
            pass
    
    if opcode==isa.OPCODES[&#39;OP&#39;]:
        if not (f7==0 or f7==0b0100000):
            # Illegal instruction
            pass
        elif f7==0b0100000 and not(f3==0b000 or f3==0b101):
            # Illegal instruction
            pass

    # TODO: Return some exception type
    return False</code></pre>
</details>
</dd>
<dt id="pyv.stages.IDStage.decImm"><code class="name flex">
<span>def <span class="ident">decImm</span></span>(<span>self, opcode, inst)</span>
</code></dt>
<dd>
<div class="desc"><p>Decodes the immediate from the instruction word.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>opcode</code></strong></dt>
<dd>Opcode of current instruction.</dd>
<dt><strong><code>inst</code></strong></dt>
<dd>Current instruction word.</dd>
</dl>
<h2 id="returns">Returns</h2>
<p>The decoded immediate.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def decImm(self, opcode, inst):
    &#34;&#34;&#34;Decodes the immediate from the instruction word.

    Args:
        opcode: Opcode of current instruction.
        inst: Current instruction word.

    Returns:
        The decoded immediate.
    &#34;&#34;&#34;

    # Save sign bit
    sign = getBit(inst, 31)

    sign_ext = 0

    imm = 0
    # Decode + sign-extend immediate
    if opcode in isa.INST_I:
        imm_11_0 = getBits(inst, 31, 20)
        imm = imm_11_0
        if sign:
            sign_ext = 0xfffff&lt;&lt;12
    
    elif opcode in isa.INST_S:
        imm_11_5 = getBits(inst, 31, 25)
        imm_4_0 = getBits(inst, 11, 7)
        imm = (imm_11_5&lt;&lt;5) | imm_4_0
        if sign:
            sign_ext = 0xfffff&lt;&lt;12
    
    elif opcode in isa.INST_B:
        imm_12 = getBit(inst, 31)
        imm_10_5 = getBits(inst, 30, 25)
        imm_4_1 = getBits(inst, 11, 8)
        imm_11 = getBits(inst, 7, 7)
        imm =  (imm_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_5&lt;&lt;5) | (imm_4_1&lt;&lt;1)
        if sign:
            sign_ext = 0x7ffff&lt;&lt;13
    
    elif opcode in isa.INST_U:
        imm_31_12 = getBits(inst, 31, 12)
        imm = imm_31_12&lt;&lt;12
    
    elif opcode in isa.INST_J:
        imm_20 = getBit(inst, 31)
        imm_10_1 = getBits(inst, 30, 21)
        imm_11 = getBits(inst, 20, 20)
        imm_19_12 = getBits(inst, 19, 12)
        imm = (imm_20&lt;&lt;20) | (imm_19_12&lt;&lt;12) | (imm_11&lt;&lt;11) | (imm_10_1&lt;&lt;1)
        if sign:
            sign_ext = 0x7ff&lt;&lt;21

    return (sign_ext | imm)</code></pre>
</details>
</dd>
<dt id="pyv.stages.IDStage.mem_sel"><code class="name flex">
<span>def <span class="ident">mem_sel</span></span>(<span>self, opcode)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates control signal for memory access.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>opcode</code></strong></dt>
<dd>Opcode of current instruction.</dd>
</dl>
<h2 id="returns">Returns</h2>
<p>A special value when the instruction is LOAD/STORE.
0 otherwise.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def mem_sel(self, opcode):
    &#34;&#34;&#34;Generates control signal for memory access.

    Args:
        opcode: Opcode of current instruction.

    Returns:
        A special value when the instruction is LOAD/STORE.
        0 otherwise.
    &#34;&#34;&#34;
    if opcode==isa.OPCODES[&#39;LOAD&#39;]:
        return LOAD
    elif opcode==isa.OPCODES[&#39;STORE&#39;]:
        return STORE
    else:
        return 0</code></pre>
</details>
</dd>
<dt id="pyv.stages.IDStage.wb_sel"><code class="name flex">
<span>def <span class="ident">wb_sel</span></span>(<span>self, opcode)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates control signal for write-back.</p>
<h2 id="args">Args</h2>
<dl>
<dt><strong><code>opcode</code></strong></dt>
<dd>Opcode of current instruction.</dd>
</dl>
<h2 id="returns">Returns</h2>
<ul>
<li>1: JAL instruction</li>
<li>2: LOAD instruction</li>
<li>0: otherwise</li>
</ul></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def wb_sel(self, opcode):
    &#34;&#34;&#34;Generates control signal for write-back.

    Args:
        opcode: Opcode of current instruction.

    Returns:
        * 1: JAL instruction
        * 2: LOAD instruction
        * 0: otherwise
    &#34;&#34;&#34;
    if opcode == isa.OPCODES[&#39;JAL&#39;]:
        return 1
    elif opcode == isa.OPCODES[&#39;LOAD&#39;]:
        return 2
    else:
        return 0</code></pre>
</details>
</dd>
</dl>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.stages.IFStage"><code class="flex name class">
<span>class <span class="ident">IFStage</span></span>
<span>(</span><span>imem: <a title="pyv.mem.Memory" href="mem.html#pyv.mem.Memory">Memory</a>)</span>
</code></dt>
<dd>
<div class="desc"><p>Instruction Fetch Stage.</p>
<h2 id="inputs">Inputs</h2>
<p>npc_i: Next program counter (PC).</p>
<h2 id="outputs">Outputs</h2>
<p>IFID_o: Interface to IDStage.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class IFStage(Module):
    &#34;&#34;&#34;Instruction Fetch Stage.

    Inputs:
        npc_i: Next program counter (PC).

    Outputs:
        IFID_o: Interface to IDStage.
    &#34;&#34;&#34;

    def __init__(self, imem: Memory):
        # Next PC
        self.npc_i = Port(IN, self)
        self.IFID_o = PortX(OUT, self, &#39;inst&#39;, &#39;pc&#39;)

        # Program counter (PC)
        self.pc_reg = Reg(-4)

        # Instruction register (IR)
        self.ir_reg = Reg(0x00000013)

        # Instruction memory
        self.imem = imem

        # Connect next PC to input of PC reg
        self.pc_reg.next.connect(self.npc_i)

        # Outputs
        self.IFID_o[&#39;inst&#39;].connect(self.ir_reg.cur)
        self.IFID_o[&#39;pc&#39;].connect(self.pc_reg.cur)
    
    def process(self):
        # Read inputs
        npc = self.npc_i.read()

        # Read instruction
        self.ir_reg.next.write(self.imem.read(npc, 4))</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.stages.MEMStage"><code class="flex name class">
<span>class <span class="ident">MEMStage</span></span>
<span>(</span><span>dmem: <a title="pyv.mem.Memory" href="mem.html#pyv.mem.Memory">Memory</a>)</span>
</code></dt>
<dd>
<div class="desc"><p>Memory stage.</p>
<h2 id="inputs">Inputs</h2>
<p>EXMEM_i: Interface from EXStage.</p>
<h2 id="outputs">Outputs</h2>
<p>MEMWB_o: Interface to WBStage.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class MEMStage(Module):
    &#34;&#34;&#34;Memory stage.

    Inputs:
        EXMEM_i: Interface from EXStage.

    Outputs:
        MEMWB_o: Interface to WBStage.
    &#34;&#34;&#34;
    def __init__(self, dmem: Memory):
        self.EXMEM_i = PortX(IN, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;rs2&#39;,
                             &#39;mem&#39;,
                             &#39;wb_sel&#39;,
                             &#39;funct3&#39;)
        
        self.MEMWB_o = PortX(OUT, self,
                             &#39;rd&#39;,
                             &#39;we&#39;,
                             &#39;alu_res&#39;,
                             &#39;pc4&#39;,
                             &#39;mem_rdata&#39;,
                             &#39;wb_sel&#39;)

        # Pass throughs
        self.MEMWB_o[&#39;rd&#39;].connect(self.EXMEM_i[&#39;rd&#39;])        
        self.MEMWB_o[&#39;we&#39;].connect(self.EXMEM_i[&#39;we&#39;])        
        self.MEMWB_o[&#39;wb_sel&#39;].connect(self.EXMEM_i[&#39;wb_sel&#39;])        
        self.MEMWB_o[&#39;pc4&#39;].connect(self.EXMEM_i[&#39;pc4&#39;])        
        self.MEMWB_o[&#39;alu_res&#39;].connect(self.EXMEM_i[&#39;alu_res&#39;])        

        # Main memory
        self.mem = dmem

    def process(self):
        # Read inputs
        addr, mem_wdata, op, f3 = self.EXMEM_i.read(&#39;alu_res&#39;, &#39;rs2&#39;, &#39;mem&#39;, &#39;funct3&#39;)

        load_val = 0
        if op == LOAD:                                          # Read memory
            if f3 == 0: # LB
                load_val = signext(self.mem.read(addr, 1), 8)
            elif f3 == 1: # LH
                load_val = signext(self.mem.read(addr, 2), 16)
            elif f3 == 2: # LW
                load_val = self.mem.read(addr, 4)
            elif f3 == 4: # LBU
                load_val = self.mem.read(addr, 1)
            elif f3 == 5: # LHU
                load_val = self.mem.read(addr, 2)
            else:
                raise Exception(&#39;ERROR (MEMStage, process): Illegal f3 {}&#39;.format(f3))

        elif op == STORE:                                       # Store memory
            if f3 == 0: # SB
                self.mem.write(addr, mem_wdata, 1)
            elif f3 == 1: # SH
                self.mem.write(addr, mem_wdata, 2)
            elif f3 == 2: # SW
                self.mem.write(addr, mem_wdata, 4)
            else:
                raise Exception(&#39;ERROR (MEMStage, process): Illegal f3 {}&#39;.format(f3))
        # else:
        #     raise Exception(&#39;ERROR (MEMStage, process): Invalid op {}&#39;.format(op))

        # Outputs
        self.MEMWB_o.write(&#39;mem_rdata&#39;, load_val)</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
<dt id="pyv.stages.WBStage"><code class="flex name class">
<span>class <span class="ident">WBStage</span></span>
<span>(</span><span>regf: <a title="pyv.reg.Regfile" href="reg.html#pyv.reg.Regfile">Regfile</a>)</span>
</code></dt>
<dd>
<div class="desc"><p>Write-back stage.</p>
<h2 id="inputs">Inputs</h2>
<p>MEMWB_i: Interface from MEMStage.</p></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class WBStage(Module):
    &#34;&#34;&#34;Write-back stage.

    Inputs:
        MEMWB_i: Interface from MEMStage.
    &#34;&#34;&#34;
    def __init__(self, regf: Regfile):
        self.regfile = regf

        self.MEMWB_i = PortX(IN, self, &#39;rd&#39;, &#39;we&#39;, &#39;alu_res&#39;, &#39;pc4&#39;, &#39;mem_rdata&#39;, &#39;wb_sel&#39;)

    def process(self):
        # Read inputs
        rd, we, alu_res, pc4, mem_rdata, wb_sel = self.MEMWB_i.read(&#39;rd&#39;, &#39;we&#39;, &#39;alu_res&#39;, &#39;pc4&#39;, &#39;mem_rdata&#39;, &#39;wb_sel&#39;)

        wb_val = 0
        if we:
            if wb_sel==0: # ALU op
                wb_val = alu_res
            elif wb_sel==1: # PC+4 (JAL)
                wb_val = pc4
            elif wb_sel==2: # Load
                wb_val = mem_rdata
            else:
                raise Exception(&#39;ERROR (WBStage, process): Invalid wb_sel {}&#39;.format(wb_sel))
            
            self.regfile.write(rd, wb_val)</code></pre>
</details>
<h3>Ancestors</h3>
<ul class="hlist">
<li><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></li>
</ul>
<h3>Inherited members</h3>
<ul class="hlist">
<li><code><b><a title="pyv.module.Module" href="module.html#pyv.module.Module">Module</a></b></code>:
<ul class="hlist">
<li><code><a title="pyv.module.Module.onPortChange" href="module.html#pyv.module.Module.onPortChange">onPortChange</a></code></li>
<li><code><a title="pyv.module.Module.process" href="module.html#pyv.module.Module.process">process</a></code></li>
</ul>
</li>
</ul>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="pyv" href="index.html">pyv</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="pyv.stages.BranchUnit" href="#pyv.stages.BranchUnit">BranchUnit</a></code></h4>
</li>
<li>
<h4><code><a title="pyv.stages.EXStage" href="#pyv.stages.EXStage">EXStage</a></code></h4>
<ul class="">
<li><code><a title="pyv.stages.EXStage.alu" href="#pyv.stages.EXStage.alu">alu</a></code></li>
<li><code><a title="pyv.stages.EXStage.branch" href="#pyv.stages.EXStage.branch">branch</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="pyv.stages.IDStage" href="#pyv.stages.IDStage">IDStage</a></code></h4>
<ul class="">
<li><code><a title="pyv.stages.IDStage.check_exception" href="#pyv.stages.IDStage.check_exception">check_exception</a></code></li>
<li><code><a title="pyv.stages.IDStage.decImm" href="#pyv.stages.IDStage.decImm">decImm</a></code></li>
<li><code><a title="pyv.stages.IDStage.mem_sel" href="#pyv.stages.IDStage.mem_sel">mem_sel</a></code></li>
<li><code><a title="pyv.stages.IDStage.wb_sel" href="#pyv.stages.IDStage.wb_sel">wb_sel</a></code></li>
</ul>
</li>
<li>
<h4><code><a title="pyv.stages.IFStage" href="#pyv.stages.IFStage">IFStage</a></code></h4>
</li>
<li>
<h4><code><a title="pyv.stages.MEMStage" href="#pyv.stages.MEMStage">MEMStage</a></code></h4>
</li>
<li>
<h4><code><a title="pyv.stages.WBStage" href="#pyv.stages.WBStage">WBStage</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>