// Seed: 741864461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  assign module_1.id_5 = 0;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_18 = id_15[1];
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri id_5
);
  assign id_3 = -1'd0;
  supply1 id_7 = 1;
  assign id_1 = id_7;
  assign id_1 = 1;
  logic [7:0][-1 'd0 &  !  1 : 1] id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic id_9;
  assign id_8[""] = id_9;
  logic [~  1 'b0 : -1] id_10;
  wire id_11;
  ;
  assign id_7 = 1;
endmodule
