
Crewmate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059f4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08005b7c  08005b7c  00015b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b94  08005b94  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005b94  08005b94  00015b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b9c  08005b9c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b9c  08005b9c  00015b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ba0  08005ba0  00015ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  20000010  08005bb4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08005bb4  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce05  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000259b  00000000  00000000  0002ce3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0002f3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  000300e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f1b0  00000000  00000000  00030ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010270  00000000  00000000  0004fe58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba2c4  00000000  00000000  000600c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011a38c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037e0  00000000  00000000  0011a3dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005b64 	.word	0x08005b64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08005b64 	.word	0x08005b64

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_frsub>:
 8000b14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b18:	e002      	b.n	8000b20 <__addsf3>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fsub>:
 8000b1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b20 <__addsf3>:
 8000b20:	0042      	lsls	r2, r0, #1
 8000b22:	bf1f      	itttt	ne
 8000b24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b28:	ea92 0f03 	teqne	r2, r3
 8000b2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b34:	d06a      	beq.n	8000c0c <__addsf3+0xec>
 8000b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3e:	bfc1      	itttt	gt
 8000b40:	18d2      	addgt	r2, r2, r3
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	4048      	eorgt	r0, r1
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	bfb8      	it	lt
 8000b4a:	425b      	neglt	r3, r3
 8000b4c:	2b19      	cmp	r3, #25
 8000b4e:	bf88      	it	hi
 8000b50:	4770      	bxhi	lr
 8000b52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4249      	negne	r1, r1
 8000b72:	ea92 0f03 	teq	r2, r3
 8000b76:	d03f      	beq.n	8000bf8 <__addsf3+0xd8>
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b80:	eb10 000c 	adds.w	r0, r0, ip
 8000b84:	f1c3 0320 	rsb	r3, r3, #32
 8000b88:	fa01 f103 	lsl.w	r1, r1, r3
 8000b8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b90:	d502      	bpl.n	8000b98 <__addsf3+0x78>
 8000b92:	4249      	negs	r1, r1
 8000b94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b9c:	d313      	bcc.n	8000bc6 <__addsf3+0xa6>
 8000b9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba2:	d306      	bcc.n	8000bb2 <__addsf3+0x92>
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000baa:	f102 0201 	add.w	r2, r2, #1
 8000bae:	2afe      	cmp	r2, #254	; 0xfe
 8000bb0:	d251      	bcs.n	8000c56 <__addsf3+0x136>
 8000bb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bba:	bf08      	it	eq
 8000bbc:	f020 0001 	biceq.w	r0, r0, #1
 8000bc0:	ea40 0003 	orr.w	r0, r0, r3
 8000bc4:	4770      	bx	lr
 8000bc6:	0049      	lsls	r1, r1, #1
 8000bc8:	eb40 0000 	adc.w	r0, r0, r0
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	bf28      	it	cs
 8000bd0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd4:	d2ed      	bcs.n	8000bb2 <__addsf3+0x92>
 8000bd6:	fab0 fc80 	clz	ip, r0
 8000bda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bde:	ebb2 020c 	subs.w	r2, r2, ip
 8000be2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be6:	bfaa      	itet	ge
 8000be8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bec:	4252      	neglt	r2, r2
 8000bee:	4318      	orrge	r0, r3
 8000bf0:	bfbc      	itt	lt
 8000bf2:	40d0      	lsrlt	r0, r2
 8000bf4:	4318      	orrlt	r0, r3
 8000bf6:	4770      	bx	lr
 8000bf8:	f092 0f00 	teq	r2, #0
 8000bfc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c00:	bf06      	itte	eq
 8000c02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c06:	3201      	addeq	r2, #1
 8000c08:	3b01      	subne	r3, #1
 8000c0a:	e7b5      	b.n	8000b78 <__addsf3+0x58>
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	bf18      	it	ne
 8000c16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1a:	d021      	beq.n	8000c60 <__addsf3+0x140>
 8000c1c:	ea92 0f03 	teq	r2, r3
 8000c20:	d004      	beq.n	8000c2c <__addsf3+0x10c>
 8000c22:	f092 0f00 	teq	r2, #0
 8000c26:	bf08      	it	eq
 8000c28:	4608      	moveq	r0, r1
 8000c2a:	4770      	bx	lr
 8000c2c:	ea90 0f01 	teq	r0, r1
 8000c30:	bf1c      	itt	ne
 8000c32:	2000      	movne	r0, #0
 8000c34:	4770      	bxne	lr
 8000c36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3a:	d104      	bne.n	8000c46 <__addsf3+0x126>
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4a:	bf3c      	itt	cc
 8000c4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bxcc	lr
 8000c52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5e:	4770      	bx	lr
 8000c60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c64:	bf16      	itet	ne
 8000c66:	4608      	movne	r0, r1
 8000c68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c6c:	4601      	movne	r1, r0
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	bf06      	itte	eq
 8000c72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c76:	ea90 0f01 	teqeq	r0, r1
 8000c7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_ui2f>:
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e004      	b.n	8000c90 <__aeabi_i2f+0x8>
 8000c86:	bf00      	nop

08000c88 <__aeabi_i2f>:
 8000c88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c8c:	bf48      	it	mi
 8000c8e:	4240      	negmi	r0, r0
 8000c90:	ea5f 0c00 	movs.w	ip, r0
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	f04f 0000 	mov.w	r0, #0
 8000ca2:	e01c      	b.n	8000cde <__aeabi_l2f+0x2a>

08000ca4 <__aeabi_ul2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e00a      	b.n	8000cc8 <__aeabi_l2f+0x14>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_l2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__aeabi_l2f+0x14>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	ea5f 0c01 	movs.w	ip, r1
 8000ccc:	bf02      	ittt	eq
 8000cce:	4684      	moveq	ip, r0
 8000cd0:	4601      	moveq	r1, r0
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cd8:	bf08      	it	eq
 8000cda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce2:	fabc f28c 	clz	r2, ip
 8000ce6:	3a08      	subs	r2, #8
 8000ce8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cec:	db10      	blt.n	8000d10 <__aeabi_l2f+0x5c>
 8000cee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf8:	f1c2 0220 	rsb	r2, r2, #32
 8000cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d00:	fa20 f202 	lsr.w	r2, r0, r2
 8000d04:	eb43 0002 	adc.w	r0, r3, r2
 8000d08:	bf08      	it	eq
 8000d0a:	f020 0001 	biceq.w	r0, r0, #1
 8000d0e:	4770      	bx	lr
 8000d10:	f102 0220 	add.w	r2, r2, #32
 8000d14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d20:	fa21 f202 	lsr.w	r2, r1, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fmul>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d06f      	beq.n	8000e28 <__aeabi_fmul+0xf8>
 8000d48:	441a      	add	r2, r3
 8000d4a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d4e:	0240      	lsls	r0, r0, #9
 8000d50:	bf18      	it	ne
 8000d52:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d56:	d01e      	beq.n	8000d96 <__aeabi_fmul+0x66>
 8000d58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d5c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d60:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d64:	fba0 3101 	umull	r3, r1, r0, r1
 8000d68:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d6c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d70:	bf3e      	ittt	cc
 8000d72:	0049      	lslcc	r1, r1, #1
 8000d74:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d78:	005b      	lslcc	r3, r3, #1
 8000d7a:	ea40 0001 	orr.w	r0, r0, r1
 8000d7e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d82:	2afd      	cmp	r2, #253	; 0xfd
 8000d84:	d81d      	bhi.n	8000dc2 <__aeabi_fmul+0x92>
 8000d86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9e:	bf08      	it	eq
 8000da0:	0249      	lsleq	r1, r1, #9
 8000da2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000daa:	3a7f      	subs	r2, #127	; 0x7f
 8000dac:	bfc2      	ittt	gt
 8000dae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db6:	4770      	bxgt	lr
 8000db8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	3a01      	subs	r2, #1
 8000dc2:	dc5d      	bgt.n	8000e80 <__aeabi_fmul+0x150>
 8000dc4:	f112 0f19 	cmn.w	r2, #25
 8000dc8:	bfdc      	itt	le
 8000dca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dce:	4770      	bxle	lr
 8000dd0:	f1c2 0200 	rsb	r2, r2, #0
 8000dd4:	0041      	lsls	r1, r0, #1
 8000dd6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dda:	f1c2 0220 	rsb	r2, r2, #32
 8000dde:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000de6:	f140 0000 	adc.w	r0, r0, #0
 8000dea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dee:	bf08      	it	eq
 8000df0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df4:	4770      	bx	lr
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0040      	lsleq	r0, r0, #1
 8000e02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e06:	3a01      	subeq	r2, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xce>
 8000e0a:	ea40 000c 	orr.w	r0, r0, ip
 8000e0e:	f093 0f00 	teq	r3, #0
 8000e12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0049      	lsleq	r1, r1, #1
 8000e1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1e:	3b01      	subeq	r3, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xe6>
 8000e22:	ea41 010c 	orr.w	r1, r1, ip
 8000e26:	e78f      	b.n	8000d48 <__aeabi_fmul+0x18>
 8000e28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	bf18      	it	ne
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d00a      	beq.n	8000e4e <__aeabi_fmul+0x11e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e42:	d1d8      	bne.n	8000df6 <__aeabi_fmul+0xc6>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e4c:	4770      	bx	lr
 8000e4e:	f090 0f00 	teq	r0, #0
 8000e52:	bf17      	itett	ne
 8000e54:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e58:	4608      	moveq	r0, r1
 8000e5a:	f091 0f00 	teqne	r1, #0
 8000e5e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e62:	d014      	beq.n	8000e8e <__aeabi_fmul+0x15e>
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	d101      	bne.n	8000e6e <__aeabi_fmul+0x13e>
 8000e6a:	0242      	lsls	r2, r0, #9
 8000e6c:	d10f      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e6e:	ea93 0f0c 	teq	r3, ip
 8000e72:	d103      	bne.n	8000e7c <__aeabi_fmul+0x14c>
 8000e74:	024b      	lsls	r3, r1, #9
 8000e76:	bf18      	it	ne
 8000e78:	4608      	movne	r0, r1
 8000e7a:	d108      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e8c:	4770      	bx	lr
 8000e8e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e92:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e96:	4770      	bx	lr

08000e98 <__aeabi_fdiv>:
 8000e98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea6:	ea92 0f0c 	teqne	r2, ip
 8000eaa:	ea93 0f0c 	teqne	r3, ip
 8000eae:	d069      	beq.n	8000f84 <__aeabi_fdiv+0xec>
 8000eb0:	eba2 0203 	sub.w	r2, r2, r3
 8000eb4:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb8:	0249      	lsls	r1, r1, #9
 8000eba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ebe:	d037      	beq.n	8000f30 <__aeabi_fdiv+0x98>
 8000ec0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ec8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ecc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed0:	428b      	cmp	r3, r1
 8000ed2:	bf38      	it	cc
 8000ed4:	005b      	lslcc	r3, r3, #1
 8000ed6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eda:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	bf24      	itt	cs
 8000ee2:	1a5b      	subcs	r3, r3, r1
 8000ee4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ee8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eec:	bf24      	itt	cs
 8000eee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ef6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efa:	bf24      	itt	cs
 8000efc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f04:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f08:	bf24      	itt	cs
 8000f0a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f0e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f12:	011b      	lsls	r3, r3, #4
 8000f14:	bf18      	it	ne
 8000f16:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1a:	d1e0      	bne.n	8000ede <__aeabi_fdiv+0x46>
 8000f1c:	2afd      	cmp	r2, #253	; 0xfd
 8000f1e:	f63f af50 	bhi.w	8000dc2 <__aeabi_fmul+0x92>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f28:	bf08      	it	eq
 8000f2a:	f020 0001 	biceq.w	r0, r0, #1
 8000f2e:	4770      	bx	lr
 8000f30:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f34:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f38:	327f      	adds	r2, #127	; 0x7f
 8000f3a:	bfc2      	ittt	gt
 8000f3c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f40:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f44:	4770      	bxgt	lr
 8000f46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	3a01      	subs	r2, #1
 8000f50:	e737      	b.n	8000dc2 <__aeabi_fmul+0x92>
 8000f52:	f092 0f00 	teq	r2, #0
 8000f56:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0040      	lsleq	r0, r0, #1
 8000f5e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f62:	3a01      	subeq	r2, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xc2>
 8000f66:	ea40 000c 	orr.w	r0, r0, ip
 8000f6a:	f093 0f00 	teq	r3, #0
 8000f6e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0049      	lsleq	r1, r1, #1
 8000f76:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7a:	3b01      	subeq	r3, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xda>
 8000f7e:	ea41 010c 	orr.w	r1, r1, ip
 8000f82:	e795      	b.n	8000eb0 <__aeabi_fdiv+0x18>
 8000f84:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d108      	bne.n	8000fa0 <__aeabi_fdiv+0x108>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	f47f af7d 	bne.w	8000e8e <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	f47f af70 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e776      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	d104      	bne.n	8000fb0 <__aeabi_fdiv+0x118>
 8000fa6:	024b      	lsls	r3, r1, #9
 8000fa8:	f43f af4c 	beq.w	8000e44 <__aeabi_fmul+0x114>
 8000fac:	4608      	mov	r0, r1
 8000fae:	e76e      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb4:	bf18      	it	ne
 8000fb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fba:	d1ca      	bne.n	8000f52 <__aeabi_fdiv+0xba>
 8000fbc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc0:	f47f af5c 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000fc4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fc8:	f47f af3c 	bne.w	8000e44 <__aeabi_fmul+0x114>
 8000fcc:	e75f      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fce:	bf00      	nop

08000fd0 <__gesf2>:
 8000fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd4:	e006      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fd6:	bf00      	nop

08000fd8 <__lesf2>:
 8000fd8:	f04f 0c01 	mov.w	ip, #1
 8000fdc:	e002      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fde:	bf00      	nop

08000fe0 <__cmpsf2>:
 8000fe0:	f04f 0c01 	mov.w	ip, #1
 8000fe4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fe8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff4:	bf18      	it	ne
 8000ff6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffa:	d011      	beq.n	8001020 <__cmpsf2+0x40>
 8000ffc:	b001      	add	sp, #4
 8000ffe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001002:	bf18      	it	ne
 8001004:	ea90 0f01 	teqne	r0, r1
 8001008:	bf58      	it	pl
 800100a:	ebb2 0003 	subspl.w	r0, r2, r3
 800100e:	bf88      	it	hi
 8001010:	17c8      	asrhi	r0, r1, #31
 8001012:	bf38      	it	cc
 8001014:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001018:	bf18      	it	ne
 800101a:	f040 0001 	orrne.w	r0, r0, #1
 800101e:	4770      	bx	lr
 8001020:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001024:	d102      	bne.n	800102c <__cmpsf2+0x4c>
 8001026:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102a:	d105      	bne.n	8001038 <__cmpsf2+0x58>
 800102c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001030:	d1e4      	bne.n	8000ffc <__cmpsf2+0x1c>
 8001032:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001036:	d0e1      	beq.n	8000ffc <__cmpsf2+0x1c>
 8001038:	f85d 0b04 	ldr.w	r0, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <__aeabi_cfrcmple>:
 8001040:	4684      	mov	ip, r0
 8001042:	4608      	mov	r0, r1
 8001044:	4661      	mov	r1, ip
 8001046:	e7ff      	b.n	8001048 <__aeabi_cfcmpeq>

08001048 <__aeabi_cfcmpeq>:
 8001048:	b50f      	push	{r0, r1, r2, r3, lr}
 800104a:	f7ff ffc9 	bl	8000fe0 <__cmpsf2>
 800104e:	2800      	cmp	r0, #0
 8001050:	bf48      	it	mi
 8001052:	f110 0f00 	cmnmi.w	r0, #0
 8001056:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001058 <__aeabi_fcmpeq>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff fff4 	bl	8001048 <__aeabi_cfcmpeq>
 8001060:	bf0c      	ite	eq
 8001062:	2001      	moveq	r0, #1
 8001064:	2000      	movne	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmplt>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffea 	bl	8001048 <__aeabi_cfcmpeq>
 8001074:	bf34      	ite	cc
 8001076:	2001      	movcc	r0, #1
 8001078:	2000      	movcs	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmple>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffe0 	bl	8001048 <__aeabi_cfcmpeq>
 8001088:	bf94      	ite	ls
 800108a:	2001      	movls	r0, #1
 800108c:	2000      	movhi	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpge>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffd2 	bl	8001040 <__aeabi_cfrcmple>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpgt>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffc8 	bl	8001040 <__aeabi_cfrcmple>
 80010b0:	bf34      	ite	cc
 80010b2:	2001      	movcc	r0, #1
 80010b4:	2000      	movcs	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_f2iz>:
 80010bc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c4:	d30f      	bcc.n	80010e6 <__aeabi_f2iz+0x2a>
 80010c6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d90d      	bls.n	80010ec <__aeabi_f2iz+0x30>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010dc:	fa23 f002 	lsr.w	r0, r3, r2
 80010e0:	bf18      	it	ne
 80010e2:	4240      	negne	r0, r0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0000 	mov.w	r0, #0
 80010ea:	4770      	bx	lr
 80010ec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f0:	d101      	bne.n	80010f6 <__aeabi_f2iz+0x3a>
 80010f2:	0242      	lsls	r2, r0, #9
 80010f4:	d105      	bne.n	8001102 <__aeabi_f2iz+0x46>
 80010f6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010fa:	bf08      	it	eq
 80010fc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001100:	4770      	bx	lr
 8001102:	f04f 0000 	mov.w	r0, #0
 8001106:	4770      	bx	lr

08001108 <__aeabi_f2uiz>:
 8001108:	0042      	lsls	r2, r0, #1
 800110a:	d20e      	bcs.n	800112a <__aeabi_f2uiz+0x22>
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001110:	d30b      	bcc.n	800112a <__aeabi_f2uiz+0x22>
 8001112:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d409      	bmi.n	8001130 <__aeabi_f2uiz+0x28>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001124:	fa23 f002 	lsr.w	r0, r3, r2
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2uiz+0x32>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d102      	bne.n	8001140 <__aeabi_f2uiz+0x38>
 800113a:	f04f 30ff 	mov.w	r0, #4294967295
 800113e:	4770      	bx	lr
 8001140:	f04f 0000 	mov.w	r0, #0
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <__aeabi_uldivmod>:
 8001148:	b953      	cbnz	r3, 8001160 <__aeabi_uldivmod+0x18>
 800114a:	b94a      	cbnz	r2, 8001160 <__aeabi_uldivmod+0x18>
 800114c:	2900      	cmp	r1, #0
 800114e:	bf08      	it	eq
 8001150:	2800      	cmpeq	r0, #0
 8001152:	bf1c      	itt	ne
 8001154:	f04f 31ff 	movne.w	r1, #4294967295
 8001158:	f04f 30ff 	movne.w	r0, #4294967295
 800115c:	f000 b976 	b.w	800144c <__aeabi_idiv0>
 8001160:	f1ad 0c08 	sub.w	ip, sp, #8
 8001164:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001168:	f000 f806 	bl	8001178 <__udivmoddi4>
 800116c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001174:	b004      	add	sp, #16
 8001176:	4770      	bx	lr

08001178 <__udivmoddi4>:
 8001178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800117c:	9e08      	ldr	r6, [sp, #32]
 800117e:	460d      	mov	r5, r1
 8001180:	4604      	mov	r4, r0
 8001182:	4688      	mov	r8, r1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d14d      	bne.n	8001224 <__udivmoddi4+0xac>
 8001188:	428a      	cmp	r2, r1
 800118a:	4694      	mov	ip, r2
 800118c:	d968      	bls.n	8001260 <__udivmoddi4+0xe8>
 800118e:	fab2 f282 	clz	r2, r2
 8001192:	b152      	cbz	r2, 80011aa <__udivmoddi4+0x32>
 8001194:	fa01 f302 	lsl.w	r3, r1, r2
 8001198:	f1c2 0120 	rsb	r1, r2, #32
 800119c:	fa20 f101 	lsr.w	r1, r0, r1
 80011a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80011a4:	ea41 0803 	orr.w	r8, r1, r3
 80011a8:	4094      	lsls	r4, r2
 80011aa:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80011ae:	fbb8 f7f1 	udiv	r7, r8, r1
 80011b2:	fa1f fe8c 	uxth.w	lr, ip
 80011b6:	fb01 8817 	mls	r8, r1, r7, r8
 80011ba:	fb07 f00e 	mul.w	r0, r7, lr
 80011be:	0c23      	lsrs	r3, r4, #16
 80011c0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80011c4:	4298      	cmp	r0, r3
 80011c6:	d90a      	bls.n	80011de <__udivmoddi4+0x66>
 80011c8:	eb1c 0303 	adds.w	r3, ip, r3
 80011cc:	f107 35ff 	add.w	r5, r7, #4294967295
 80011d0:	f080 811e 	bcs.w	8001410 <__udivmoddi4+0x298>
 80011d4:	4298      	cmp	r0, r3
 80011d6:	f240 811b 	bls.w	8001410 <__udivmoddi4+0x298>
 80011da:	3f02      	subs	r7, #2
 80011dc:	4463      	add	r3, ip
 80011de:	1a1b      	subs	r3, r3, r0
 80011e0:	fbb3 f0f1 	udiv	r0, r3, r1
 80011e4:	fb01 3310 	mls	r3, r1, r0, r3
 80011e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80011ec:	b2a4      	uxth	r4, r4
 80011ee:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80011f2:	45a6      	cmp	lr, r4
 80011f4:	d90a      	bls.n	800120c <__udivmoddi4+0x94>
 80011f6:	eb1c 0404 	adds.w	r4, ip, r4
 80011fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80011fe:	f080 8109 	bcs.w	8001414 <__udivmoddi4+0x29c>
 8001202:	45a6      	cmp	lr, r4
 8001204:	f240 8106 	bls.w	8001414 <__udivmoddi4+0x29c>
 8001208:	4464      	add	r4, ip
 800120a:	3802      	subs	r0, #2
 800120c:	2100      	movs	r1, #0
 800120e:	eba4 040e 	sub.w	r4, r4, lr
 8001212:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001216:	b11e      	cbz	r6, 8001220 <__udivmoddi4+0xa8>
 8001218:	2300      	movs	r3, #0
 800121a:	40d4      	lsrs	r4, r2
 800121c:	e9c6 4300 	strd	r4, r3, [r6]
 8001220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001224:	428b      	cmp	r3, r1
 8001226:	d908      	bls.n	800123a <__udivmoddi4+0xc2>
 8001228:	2e00      	cmp	r6, #0
 800122a:	f000 80ee 	beq.w	800140a <__udivmoddi4+0x292>
 800122e:	2100      	movs	r1, #0
 8001230:	e9c6 0500 	strd	r0, r5, [r6]
 8001234:	4608      	mov	r0, r1
 8001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800123a:	fab3 f183 	clz	r1, r3
 800123e:	2900      	cmp	r1, #0
 8001240:	d14a      	bne.n	80012d8 <__udivmoddi4+0x160>
 8001242:	42ab      	cmp	r3, r5
 8001244:	d302      	bcc.n	800124c <__udivmoddi4+0xd4>
 8001246:	4282      	cmp	r2, r0
 8001248:	f200 80fc 	bhi.w	8001444 <__udivmoddi4+0x2cc>
 800124c:	1a84      	subs	r4, r0, r2
 800124e:	eb65 0303 	sbc.w	r3, r5, r3
 8001252:	2001      	movs	r0, #1
 8001254:	4698      	mov	r8, r3
 8001256:	2e00      	cmp	r6, #0
 8001258:	d0e2      	beq.n	8001220 <__udivmoddi4+0xa8>
 800125a:	e9c6 4800 	strd	r4, r8, [r6]
 800125e:	e7df      	b.n	8001220 <__udivmoddi4+0xa8>
 8001260:	b902      	cbnz	r2, 8001264 <__udivmoddi4+0xec>
 8001262:	deff      	udf	#255	; 0xff
 8001264:	fab2 f282 	clz	r2, r2
 8001268:	2a00      	cmp	r2, #0
 800126a:	f040 8091 	bne.w	8001390 <__udivmoddi4+0x218>
 800126e:	eba1 000c 	sub.w	r0, r1, ip
 8001272:	2101      	movs	r1, #1
 8001274:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001278:	fa1f fe8c 	uxth.w	lr, ip
 800127c:	fbb0 f3f7 	udiv	r3, r0, r7
 8001280:	fb07 0013 	mls	r0, r7, r3, r0
 8001284:	0c25      	lsrs	r5, r4, #16
 8001286:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800128a:	fb0e f003 	mul.w	r0, lr, r3
 800128e:	42a8      	cmp	r0, r5
 8001290:	d908      	bls.n	80012a4 <__udivmoddi4+0x12c>
 8001292:	eb1c 0505 	adds.w	r5, ip, r5
 8001296:	f103 38ff 	add.w	r8, r3, #4294967295
 800129a:	d202      	bcs.n	80012a2 <__udivmoddi4+0x12a>
 800129c:	42a8      	cmp	r0, r5
 800129e:	f200 80ce 	bhi.w	800143e <__udivmoddi4+0x2c6>
 80012a2:	4643      	mov	r3, r8
 80012a4:	1a2d      	subs	r5, r5, r0
 80012a6:	fbb5 f0f7 	udiv	r0, r5, r7
 80012aa:	fb07 5510 	mls	r5, r7, r0, r5
 80012ae:	fb0e fe00 	mul.w	lr, lr, r0
 80012b2:	b2a4      	uxth	r4, r4
 80012b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012b8:	45a6      	cmp	lr, r4
 80012ba:	d908      	bls.n	80012ce <__udivmoddi4+0x156>
 80012bc:	eb1c 0404 	adds.w	r4, ip, r4
 80012c0:	f100 35ff 	add.w	r5, r0, #4294967295
 80012c4:	d202      	bcs.n	80012cc <__udivmoddi4+0x154>
 80012c6:	45a6      	cmp	lr, r4
 80012c8:	f200 80b6 	bhi.w	8001438 <__udivmoddi4+0x2c0>
 80012cc:	4628      	mov	r0, r5
 80012ce:	eba4 040e 	sub.w	r4, r4, lr
 80012d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80012d6:	e79e      	b.n	8001216 <__udivmoddi4+0x9e>
 80012d8:	f1c1 0720 	rsb	r7, r1, #32
 80012dc:	408b      	lsls	r3, r1
 80012de:	fa22 fc07 	lsr.w	ip, r2, r7
 80012e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80012e6:	fa25 fa07 	lsr.w	sl, r5, r7
 80012ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012ee:	fbba f8f9 	udiv	r8, sl, r9
 80012f2:	fa20 f307 	lsr.w	r3, r0, r7
 80012f6:	fb09 aa18 	mls	sl, r9, r8, sl
 80012fa:	408d      	lsls	r5, r1
 80012fc:	fa1f fe8c 	uxth.w	lr, ip
 8001300:	431d      	orrs	r5, r3
 8001302:	fa00 f301 	lsl.w	r3, r0, r1
 8001306:	fb08 f00e 	mul.w	r0, r8, lr
 800130a:	0c2c      	lsrs	r4, r5, #16
 800130c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001310:	42a0      	cmp	r0, r4
 8001312:	fa02 f201 	lsl.w	r2, r2, r1
 8001316:	d90b      	bls.n	8001330 <__udivmoddi4+0x1b8>
 8001318:	eb1c 0404 	adds.w	r4, ip, r4
 800131c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001320:	f080 8088 	bcs.w	8001434 <__udivmoddi4+0x2bc>
 8001324:	42a0      	cmp	r0, r4
 8001326:	f240 8085 	bls.w	8001434 <__udivmoddi4+0x2bc>
 800132a:	f1a8 0802 	sub.w	r8, r8, #2
 800132e:	4464      	add	r4, ip
 8001330:	1a24      	subs	r4, r4, r0
 8001332:	fbb4 f0f9 	udiv	r0, r4, r9
 8001336:	fb09 4410 	mls	r4, r9, r0, r4
 800133a:	fb00 fe0e 	mul.w	lr, r0, lr
 800133e:	b2ad      	uxth	r5, r5
 8001340:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001344:	45a6      	cmp	lr, r4
 8001346:	d908      	bls.n	800135a <__udivmoddi4+0x1e2>
 8001348:	eb1c 0404 	adds.w	r4, ip, r4
 800134c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001350:	d26c      	bcs.n	800142c <__udivmoddi4+0x2b4>
 8001352:	45a6      	cmp	lr, r4
 8001354:	d96a      	bls.n	800142c <__udivmoddi4+0x2b4>
 8001356:	3802      	subs	r0, #2
 8001358:	4464      	add	r4, ip
 800135a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800135e:	fba0 9502 	umull	r9, r5, r0, r2
 8001362:	eba4 040e 	sub.w	r4, r4, lr
 8001366:	42ac      	cmp	r4, r5
 8001368:	46c8      	mov	r8, r9
 800136a:	46ae      	mov	lr, r5
 800136c:	d356      	bcc.n	800141c <__udivmoddi4+0x2a4>
 800136e:	d053      	beq.n	8001418 <__udivmoddi4+0x2a0>
 8001370:	2e00      	cmp	r6, #0
 8001372:	d069      	beq.n	8001448 <__udivmoddi4+0x2d0>
 8001374:	ebb3 0208 	subs.w	r2, r3, r8
 8001378:	eb64 040e 	sbc.w	r4, r4, lr
 800137c:	fa22 f301 	lsr.w	r3, r2, r1
 8001380:	fa04 f707 	lsl.w	r7, r4, r7
 8001384:	431f      	orrs	r7, r3
 8001386:	40cc      	lsrs	r4, r1
 8001388:	e9c6 7400 	strd	r7, r4, [r6]
 800138c:	2100      	movs	r1, #0
 800138e:	e747      	b.n	8001220 <__udivmoddi4+0xa8>
 8001390:	fa0c fc02 	lsl.w	ip, ip, r2
 8001394:	f1c2 0120 	rsb	r1, r2, #32
 8001398:	fa25 f301 	lsr.w	r3, r5, r1
 800139c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80013a0:	fa20 f101 	lsr.w	r1, r0, r1
 80013a4:	4095      	lsls	r5, r2
 80013a6:	430d      	orrs	r5, r1
 80013a8:	fbb3 f1f7 	udiv	r1, r3, r7
 80013ac:	fb07 3311 	mls	r3, r7, r1, r3
 80013b0:	fa1f fe8c 	uxth.w	lr, ip
 80013b4:	0c28      	lsrs	r0, r5, #16
 80013b6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80013ba:	fb01 f30e 	mul.w	r3, r1, lr
 80013be:	4283      	cmp	r3, r0
 80013c0:	fa04 f402 	lsl.w	r4, r4, r2
 80013c4:	d908      	bls.n	80013d8 <__udivmoddi4+0x260>
 80013c6:	eb1c 0000 	adds.w	r0, ip, r0
 80013ca:	f101 38ff 	add.w	r8, r1, #4294967295
 80013ce:	d22f      	bcs.n	8001430 <__udivmoddi4+0x2b8>
 80013d0:	4283      	cmp	r3, r0
 80013d2:	d92d      	bls.n	8001430 <__udivmoddi4+0x2b8>
 80013d4:	3902      	subs	r1, #2
 80013d6:	4460      	add	r0, ip
 80013d8:	1ac0      	subs	r0, r0, r3
 80013da:	fbb0 f3f7 	udiv	r3, r0, r7
 80013de:	fb07 0013 	mls	r0, r7, r3, r0
 80013e2:	b2ad      	uxth	r5, r5
 80013e4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80013e8:	fb03 f00e 	mul.w	r0, r3, lr
 80013ec:	42a8      	cmp	r0, r5
 80013ee:	d908      	bls.n	8001402 <__udivmoddi4+0x28a>
 80013f0:	eb1c 0505 	adds.w	r5, ip, r5
 80013f4:	f103 38ff 	add.w	r8, r3, #4294967295
 80013f8:	d216      	bcs.n	8001428 <__udivmoddi4+0x2b0>
 80013fa:	42a8      	cmp	r0, r5
 80013fc:	d914      	bls.n	8001428 <__udivmoddi4+0x2b0>
 80013fe:	3b02      	subs	r3, #2
 8001400:	4465      	add	r5, ip
 8001402:	1a28      	subs	r0, r5, r0
 8001404:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001408:	e738      	b.n	800127c <__udivmoddi4+0x104>
 800140a:	4631      	mov	r1, r6
 800140c:	4630      	mov	r0, r6
 800140e:	e707      	b.n	8001220 <__udivmoddi4+0xa8>
 8001410:	462f      	mov	r7, r5
 8001412:	e6e4      	b.n	80011de <__udivmoddi4+0x66>
 8001414:	4618      	mov	r0, r3
 8001416:	e6f9      	b.n	800120c <__udivmoddi4+0x94>
 8001418:	454b      	cmp	r3, r9
 800141a:	d2a9      	bcs.n	8001370 <__udivmoddi4+0x1f8>
 800141c:	ebb9 0802 	subs.w	r8, r9, r2
 8001420:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001424:	3801      	subs	r0, #1
 8001426:	e7a3      	b.n	8001370 <__udivmoddi4+0x1f8>
 8001428:	4643      	mov	r3, r8
 800142a:	e7ea      	b.n	8001402 <__udivmoddi4+0x28a>
 800142c:	4628      	mov	r0, r5
 800142e:	e794      	b.n	800135a <__udivmoddi4+0x1e2>
 8001430:	4641      	mov	r1, r8
 8001432:	e7d1      	b.n	80013d8 <__udivmoddi4+0x260>
 8001434:	46d0      	mov	r8, sl
 8001436:	e77b      	b.n	8001330 <__udivmoddi4+0x1b8>
 8001438:	4464      	add	r4, ip
 800143a:	3802      	subs	r0, #2
 800143c:	e747      	b.n	80012ce <__udivmoddi4+0x156>
 800143e:	3b02      	subs	r3, #2
 8001440:	4465      	add	r5, ip
 8001442:	e72f      	b.n	80012a4 <__udivmoddi4+0x12c>
 8001444:	4608      	mov	r0, r1
 8001446:	e706      	b.n	8001256 <__udivmoddi4+0xde>
 8001448:	4631      	mov	r1, r6
 800144a:	e6e9      	b.n	8001220 <__udivmoddi4+0xa8>

0800144c <__aeabi_idiv0>:
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop

08001450 <frontCorrection>:

	resetPID();

}

void frontCorrection() {
 8001450:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0

	setState(REST);
 8001458:	2000      	movs	r0, #0
 800145a:	f000 fe35 	bl	80020c8 <setState>

	int16_t forward_left = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	80fb      	strh	r3, [r7, #6]
	int16_t forward_right = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	80bb      	strh	r3, [r7, #4]

	while(!PIDdone())
 8001466:	e042      	b.n	80014ee <frontCorrection+0x9e>
	{
		forward_left = readIR(IR_FORWARD_LEFT);
 8001468:	2000      	movs	r0, #0
 800146a:	f000 f8bb 	bl	80015e4 <readIR>
 800146e:	4603      	mov	r3, r0
 8001470:	80fb      	strh	r3, [r7, #6]
		forward_right = readIR(IR_FORWARD_RIGHT);
 8001472:	2003      	movs	r0, #3
 8001474:	f000 f8b6 	bl	80015e4 <readIR>
 8001478:	4603      	mov	r3, r0
 800147a:	80bb      	strh	r3, [r7, #4]

		setIRDistance(forward_left, forward_right);
 800147c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001480:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001484:	4611      	mov	r1, r2
 8001486:	4618      	mov	r0, r3
 8001488:	f000 fe60 	bl	800214c <setIRDistance>

		if (fabs(forward_left - goal_forward_left) < 100 && fabs(forward_right - goal_forward_right) < 100)
 800148c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001490:	4a1e      	ldr	r2, [pc, #120]	; (800150c <frontCorrection+0xbc>)
 8001492:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001496:	1a9b      	subs	r3, r3, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7fe ffe7 	bl	800046c <__aeabi_i2d>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4614      	mov	r4, r2
 80014a4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <frontCorrection+0xc0>)
 80014ae:	4620      	mov	r0, r4
 80014b0:	4629      	mov	r1, r5
 80014b2:	f7ff fab7 	bl	8000a24 <__aeabi_dcmplt>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d100      	bne.n	80014be <frontCorrection+0x6e>
 80014bc:	e017      	b.n	80014ee <frontCorrection+0x9e>
 80014be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014c2:	4a14      	ldr	r2, [pc, #80]	; (8001514 <frontCorrection+0xc4>)
 80014c4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014c8:	1a9b      	subs	r3, r3, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ffce 	bl	800046c <__aeabi_i2d>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4690      	mov	r8, r2
 80014d6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <frontCorrection+0xc0>)
 80014e0:	4640      	mov	r0, r8
 80014e2:	4649      	mov	r1, r9
 80014e4:	f7ff fa9e 	bl	8000a24 <__aeabi_dcmplt>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d105      	bne.n	80014fa <frontCorrection+0xaa>
	while(!PIDdone())
 80014ee:	f001 fb13 	bl	8002b18 <PIDdone>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0b7      	beq.n	8001468 <frontCorrection+0x18>
 80014f8:	e000      	b.n	80014fc <frontCorrection+0xac>
		{
			break;
 80014fa:	bf00      	nop
		}
	}

	resetPID();
 80014fc:	f000 fe7e 	bl	80021fc <resetPID>

}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800150a:	bf00      	nop
 800150c:	200002c0 	.word	0x200002c0
 8001510:	40590000 	.word	0x40590000
 8001514:	200002c2 	.word	0x200002c2

08001518 <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <Delay_Init+0x38>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d10e      	bne.n	8001546 <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <Delay_Init+0x38>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	4a08      	ldr	r2, [pc, #32]	; (8001550 <Delay_Init+0x38>)
 800152e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001532:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8001534:	4b07      	ldr	r3, [pc, #28]	; (8001554 <Delay_Init+0x3c>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <Delay_Init+0x3c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a05      	ldr	r2, [pc, #20]	; (8001554 <Delay_Init+0x3c>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6013      	str	r3, [r2, #0]
    }
}
 8001546:	bf00      	nop
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000edf0 	.word	0xe000edf0
 8001554:	e0001000 	.word	0xe0001000

08001558 <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <delayMicroseconds+0x30>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 16; // Our MCU runs at 16 MHz, so each microsecond lasts 16 clock ticks
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	011b      	lsls	r3, r3, #4
 800156a:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 800156c:	bf00      	nop
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <delayMicroseconds+0x30>)
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8f8      	bhi.n	800156e <delayMicroseconds+0x16>
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3714      	adds	r7, #20
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	e0001000 	.word	0xe0001000

0800158c <getRightEncoderCounts>:
 */

#include "main.h"
#include "encoders.h"

int16_t getRightEncoderCounts() {
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM3->CNT);
 8001590:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <getRightEncoderCounts+0x18>)
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	b29b      	uxth	r3, r3
 8001596:	425b      	negs	r3, r3
 8001598:	b29b      	uxth	r3, r3
 800159a:	b21b      	sxth	r3, r3
}
 800159c:	4618      	mov	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	40000400 	.word	0x40000400

080015a8 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
	return (-1*(int16_t) TIM8->CNT);
 80015ac:	4b04      	ldr	r3, [pc, #16]	; (80015c0 <getLeftEncoderCounts+0x18>)
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	425b      	negs	r3, r3
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	b21b      	sxth	r3, r3
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr
 80015c0:	40010400 	.word	0x40010400

080015c4 <resetEncoders>:

void resetEncoders() {
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
	TIM3->CNT = (int16_t) 0;
 80015c8:	4b04      	ldr	r3, [pc, #16]	; (80015dc <resetEncoders+0x18>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8->CNT = (int16_t) 0;
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <resetEncoders+0x1c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	40000400 	.word	0x40000400
 80015e0:	40010400 	.word	0x40010400

080015e4 <readIR>:
uint8_t complete = 0;

uint32_t usDelay = 100;

uint16_t readIR(IR ir)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
	uint16_t readValue;

	switch(ir)
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2b03      	cmp	r3, #3
 80015f2:	d869      	bhi.n	80016c8 <readIR+0xe4>
 80015f4:	a201      	add	r2, pc, #4	; (adr r2, 80015fc <readIR+0x18>)
 80015f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015fa:	bf00      	nop
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	0800163b 	.word	0x0800163b
 8001604:	08001669 	.word	0x08001669
 8001608:	08001697 	.word	0x08001697
	    {
	        case IR_FORWARD_LEFT:
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_SET);
 800160c:	2201      	movs	r2, #1
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	4830      	ldr	r0, [pc, #192]	; (80016d4 <readIR+0xf0>)
 8001612:	f003 f81e 	bl	8004652 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001616:	4b30      	ldr	r3, [pc, #192]	; (80016d8 <readIR+0xf4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff9c 	bl	8001558 <delayMicroseconds>
	        	readValue = analogRead(ir);
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4618      	mov	r0, r3
 8001624:	f000 f85c 	bl	80016e0 <analogRead>
 8001628:	4603      	mov	r3, r0
 800162a:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardLeftEmitter_GPIO_Port, ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	2180      	movs	r1, #128	; 0x80
 8001630:	4828      	ldr	r0, [pc, #160]	; (80016d4 <readIR+0xf0>)
 8001632:	f003 f80e 	bl	8004652 <HAL_GPIO_WritePin>
	        	return readValue;
 8001636:	89fb      	ldrh	r3, [r7, #14]
 8001638:	e047      	b.n	80016ca <readIR+0xe6>
	            break;
	        case IR_LEFT:
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2110      	movs	r1, #16
 800163e:	4825      	ldr	r0, [pc, #148]	; (80016d4 <readIR+0xf0>)
 8001640:	f003 f807 	bl	8004652 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001644:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <readIR+0xf4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff85 	bl	8001558 <delayMicroseconds>
	        	readValue = analogRead(ir);
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 f845 	bl	80016e0 <analogRead>
 8001656:	4603      	mov	r3, r0
 8001658:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(LeftEmitter_GPIO_Port, LeftEmitter_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2110      	movs	r1, #16
 800165e:	481d      	ldr	r0, [pc, #116]	; (80016d4 <readIR+0xf0>)
 8001660:	f002 fff7 	bl	8004652 <HAL_GPIO_WritePin>
	        	return readValue;
 8001664:	89fb      	ldrh	r3, [r7, #14]
 8001666:	e030      	b.n	80016ca <readIR+0xe6>
	            break;
	        case IR_RIGHT:
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	2104      	movs	r1, #4
 800166c:	4819      	ldr	r0, [pc, #100]	; (80016d4 <readIR+0xf0>)
 800166e:	f002 fff0 	bl	8004652 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 8001672:	4b19      	ldr	r3, [pc, #100]	; (80016d8 <readIR+0xf4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff ff6e 	bl	8001558 <delayMicroseconds>
	        	readValue = analogRead(ir);
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f82e 	bl	80016e0 <analogRead>
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(RightEmitter_GPIO_Port, RightEmitter_Pin, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	2104      	movs	r1, #4
 800168c:	4811      	ldr	r0, [pc, #68]	; (80016d4 <readIR+0xf0>)
 800168e:	f002 ffe0 	bl	8004652 <HAL_GPIO_WritePin>
	        	return readValue;
 8001692:	89fb      	ldrh	r3, [r7, #14]
 8001694:	e019      	b.n	80016ca <readIR+0xe6>
	            break;
	        case IR_FORWARD_RIGHT:
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 7100 	mov.w	r1, #512	; 0x200
 800169c:	480f      	ldr	r0, [pc, #60]	; (80016dc <readIR+0xf8>)
 800169e:	f002 ffd8 	bl	8004652 <HAL_GPIO_WritePin>
	        	delayMicroseconds(usDelay);
 80016a2:	4b0d      	ldr	r3, [pc, #52]	; (80016d8 <readIR+0xf4>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ff56 	bl	8001558 <delayMicroseconds>
	        	readValue = analogRead(ir);
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f816 	bl	80016e0 <analogRead>
 80016b4:	4603      	mov	r3, r0
 80016b6:	81fb      	strh	r3, [r7, #14]
	        	HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 80016b8:	2200      	movs	r2, #0
 80016ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <readIR+0xf8>)
 80016c0:	f002 ffc7 	bl	8004652 <HAL_GPIO_WritePin>
	        	return readValue;
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	e000      	b.n	80016ca <readIR+0xe6>
	            break;
	        default:
	            return 0;
 80016c8:	2300      	movs	r3, #0
	    }
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40020000 	.word	0x40020000
 80016d8:	20000000 	.word	0x20000000
 80016dc:	40020400 	.word	0x40020400

080016e0 <analogRead>:
{
	return readIR(IR_FORWARD_RIGHT);
}

uint16_t analogRead(IR ir)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	71fb      	strb	r3, [r7, #7]
    ADC_ChannelConfTypeDef sConfig = {0}; //this initializes the IR ADC [Analog to Digital Converter]
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
    ADC_HandleTypeDef *hadc1_ptr = Get_HADC1_Ptr(); //this is a pointer to your hal_adc
 80016f8:	f000 fbf8 	bl	8001eec <Get_HADC1_Ptr>
 80016fc:	61f8      	str	r0, [r7, #28]
    //this pointer will also be used to read the analog value, val = HAL_ADC_GetValue(hadc1_ptr);

    //this picks the IR direction to choose the right ADC.
    switch(ir)
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	2b03      	cmp	r3, #3
 8001702:	d817      	bhi.n	8001734 <analogRead+0x54>
 8001704:	a201      	add	r2, pc, #4	; (adr r2, 800170c <analogRead+0x2c>)
 8001706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800170a:	bf00      	nop
 800170c:	0800171d 	.word	0x0800171d
 8001710:	08001723 	.word	0x08001723
 8001714:	08001729 	.word	0x08001729
 8001718:	0800172f 	.word	0x0800172f
    {
        case IR_FORWARD_LEFT:
            sConfig.Channel = ADC_CHANNEL_6;
 800171c:	2306      	movs	r3, #6
 800171e:	60fb      	str	r3, [r7, #12]
            break;
 8001720:	e00a      	b.n	8001738 <analogRead+0x58>
        case IR_LEFT:
            sConfig.Channel = ADC_CHANNEL_5;
 8001722:	2305      	movs	r3, #5
 8001724:	60fb      	str	r3, [r7, #12]
            break;
 8001726:	e007      	b.n	8001738 <analogRead+0x58>
        case IR_RIGHT:
            sConfig.Channel = ADC_CHANNEL_11;
 8001728:	230b      	movs	r3, #11
 800172a:	60fb      	str	r3, [r7, #12]
            break;
 800172c:	e004      	b.n	8001738 <analogRead+0x58>
        case IR_FORWARD_RIGHT:
            sConfig.Channel = ADC_CHANNEL_10;
 800172e:	230a      	movs	r3, #10
 8001730:	60fb      	str	r3, [r7, #12]
            break;
 8001732:	e001      	b.n	8001738 <analogRead+0x58>
        default:
            return 0;
 8001734:	2300      	movs	r3, #0
 8001736:	e032      	b.n	800179e <analogRead+0xbe>
    }

    sConfig.Rank = 1;
 8001738:	2301      	movs	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]

    // make sure everything was set up correctly
    if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	4619      	mov	r1, r3
 8001746:	69f8      	ldr	r0, [r7, #28]
 8001748:	f001 fe3c 	bl	80033c4 <HAL_ADC_ConfigChannel>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <analogRead+0x76>
    {
        return 0;
 8001752:	2300      	movs	r3, #0
 8001754:	e023      	b.n	800179e <analogRead+0xbe>
    }

    complete = 0;
 8001756:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <analogRead+0xc8>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]

    // start filling up the ADC buffer
    HAL_ADC_Start_DMA(hadc1_ptr, (uint32_t*)adc_buf, NUM_SAMPLES);
 800175c:	2280      	movs	r2, #128	; 0x80
 800175e:	4913      	ldr	r1, [pc, #76]	; (80017ac <analogRead+0xcc>)
 8001760:	69f8      	ldr	r0, [r7, #28]
 8001762:	f001 fced 	bl	8003140 <HAL_ADC_Start_DMA>

    // wait for the buffer to become full
    while (complete == 0)
 8001766:	e000      	b.n	800176a <analogRead+0x8a>
    {
        continue;
 8001768:	bf00      	nop
    while (complete == 0)
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <analogRead+0xc8>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0fa      	beq.n	8001768 <analogRead+0x88>
    }

    uint32_t sum = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    // calculate the sum of the measurements in order to calculate the average
    uint16_t measurement = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	847b      	strh	r3, [r7, #34]	; 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 800177a:	e00a      	b.n	8001792 <analogRead+0xb2>
    {
        sum += adc_buf[measurement];
 800177c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800177e:	4a0b      	ldr	r2, [pc, #44]	; (80017ac <analogRead+0xcc>)
 8001780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001784:	461a      	mov	r2, r3
 8001786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001788:	4413      	add	r3, r2
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
        ++measurement;
 800178c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800178e:	3301      	adds	r3, #1
 8001790:	847b      	strh	r3, [r7, #34]	; 0x22
    while(measurement < NUM_SAMPLES) //this takes multiple measurements
 8001792:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001794:	2b7f      	cmp	r3, #127	; 0x7f
 8001796:	d9f1      	bls.n	800177c <analogRead+0x9c>
    }

    return sum/NUM_SAMPLES;
 8001798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179a:	09db      	lsrs	r3, r3, #7
 800179c:	b29b      	uxth	r3, r3
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3728      	adds	r7, #40	; 0x28
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	2000012c 	.word	0x2000012c
 80017ac:	2000002c 	.word	0x2000002c

080017b0 <HAL_ADC_ConvCpltCallback>:

/*
 This function is called when the ADC buffer is filled
 It stops the ADC and changes our "complete" variable to be "true"
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    // stop the ADC
    HAL_ADC_Stop_DMA(hadc);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f001 fd9f 	bl	80032fc <HAL_ADC_Stop_DMA>
    complete = 1;
 80017be:	4b03      	ldr	r3, [pc, #12]	; (80017cc <HAL_ADC_ConvCpltCallback+0x1c>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	701a      	strb	r2, [r3, #0]
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	2000012c 	.word	0x2000012c

080017d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017d4:	f001 fc02 	bl	8002fdc <HAL_Init>

  /* USER CODE BEGIN Init */

  Delay_Init();
 80017d8:	f7ff fe9e 	bl	8001518 <Delay_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017dc:	f000 f8a0 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e0:	f000 faa0 	bl	8001d24 <MX_GPIO_Init>
  MX_DMA_Init();
 80017e4:	f000 fa7e 	bl	8001ce4 <MX_DMA_Init>
  MX_ADC1_Init();
 80017e8:	f000 f8d6 	bl	8001998 <MX_ADC1_Init>
  MX_TIM1_Init();
 80017ec:	f000 f926 	bl	8001a3c <MX_TIM1_Init>
  MX_TIM3_Init();
 80017f0:	f000 f9cc 	bl	8001b8c <MX_TIM3_Init>
  MX_TIM8_Init();
 80017f4:	f000 fa1e 	bl	8001c34 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80017f8:	213c      	movs	r1, #60	; 0x3c
 80017fa:	483c      	ldr	r0, [pc, #240]	; (80018ec <main+0x11c>)
 80017fc:	f003 fd00 	bl	8005200 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001800:	213c      	movs	r1, #60	; 0x3c
 8001802:	483b      	ldr	r0, [pc, #236]	; (80018f0 <main+0x120>)
 8001804:	f003 fcfc 	bl	8005200 <HAL_TIM_Encoder_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001808:	2100      	movs	r1, #0
 800180a:	483a      	ldr	r0, [pc, #232]	; (80018f4 <main+0x124>)
 800180c:	f003 fb8a 	bl	8004f24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001810:	2104      	movs	r1, #4
 8001812:	4838      	ldr	r0, [pc, #224]	; (80018f4 <main+0x124>)
 8001814:	f003 fb86 	bl	8004f24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001818:	2108      	movs	r1, #8
 800181a:	4836      	ldr	r0, [pc, #216]	; (80018f4 <main+0x124>)
 800181c:	f003 fb82 	bl	8004f24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001820:	210c      	movs	r1, #12
 8001822:	4834      	ldr	r0, [pc, #208]	; (80018f4 <main+0x124>)
 8001824:	f003 fb7e 	bl	8004f24 <HAL_TIM_PWM_Start>

  HAL_Init();
 8001828:	f001 fbd8 	bl	8002fdc <HAL_Init>

  HAL_GPIO_WritePin(Y_LED_GPIO_Port, Y_LED_Pin, GPIO_PIN_SET);
 800182c:	2201      	movs	r2, #1
 800182e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001832:	4831      	ldr	r0, [pc, #196]	; (80018f8 <main+0x128>)
 8001834:	f002 ff0d 	bl	8004652 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  forwardLeftIRvalue = readIR(IR_FORWARD_LEFT);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fed3 	bl	80015e4 <readIR>
 800183e:	4603      	mov	r3, r0
 8001840:	b21a      	sxth	r2, r3
 8001842:	4b2e      	ldr	r3, [pc, #184]	; (80018fc <main+0x12c>)
 8001844:	801a      	strh	r2, [r3, #0]
	  leftIRvalue = readIR(IR_LEFT);
 8001846:	2001      	movs	r0, #1
 8001848:	f7ff fecc 	bl	80015e4 <readIR>
 800184c:	4603      	mov	r3, r0
 800184e:	b21a      	sxth	r2, r3
 8001850:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <main+0x130>)
 8001852:	801a      	strh	r2, [r3, #0]
	  rightIRvalue = readIR(IR_RIGHT);
 8001854:	2002      	movs	r0, #2
 8001856:	f7ff fec5 	bl	80015e4 <readIR>
 800185a:	4603      	mov	r3, r0
 800185c:	b21a      	sxth	r2, r3
 800185e:	4b29      	ldr	r3, [pc, #164]	; (8001904 <main+0x134>)
 8001860:	801a      	strh	r2, [r3, #0]
	  forwardRightIRvalue = readIR(IR_FORWARD_RIGHT);
 8001862:	2003      	movs	r0, #3
 8001864:	f7ff febe 	bl	80015e4 <readIR>
 8001868:	4603      	mov	r3, r0
 800186a:	b21a      	sxth	r2, r3
 800186c:	4b26      	ldr	r3, [pc, #152]	; (8001908 <main+0x138>)
 800186e:	801a      	strh	r2, [r3, #0]

	  left_counts = getLeftEncoderCounts();
 8001870:	f7ff fe9a 	bl	80015a8 <getLeftEncoderCounts>
 8001874:	4603      	mov	r3, r0
 8001876:	461a      	mov	r2, r3
 8001878:	4b24      	ldr	r3, [pc, #144]	; (800190c <main+0x13c>)
 800187a:	801a      	strh	r2, [r3, #0]
	  right_counts = getRightEncoderCounts();
 800187c:	f7ff fe86 	bl	800158c <getRightEncoderCounts>
 8001880:	4603      	mov	r3, r0
 8001882:	461a      	mov	r2, r3
 8001884:	4b22      	ldr	r3, [pc, #136]	; (8001910 <main+0x140>)
 8001886:	801a      	strh	r2, [r3, #0]

	  if (HAL_GPIO_ReadPin(LeftButton_GPIO_Port, LeftButton_Pin))
 8001888:	2101      	movs	r1, #1
 800188a:	4822      	ldr	r0, [pc, #136]	; (8001914 <main+0x144>)
 800188c:	f002 feca 	bl	8004624 <HAL_GPIO_ReadPin>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d01b      	beq.n	80018ce <main+0xfe>
	  {
		  setIRGoals(readIR(IR_FORWARD_LEFT), readIR(IR_FORWARD_RIGHT), readIR(IR_LEFT), readIR(IR_RIGHT));
 8001896:	2000      	movs	r0, #0
 8001898:	f7ff fea4 	bl	80015e4 <readIR>
 800189c:	4603      	mov	r3, r0
 800189e:	b21c      	sxth	r4, r3
 80018a0:	2003      	movs	r0, #3
 80018a2:	f7ff fe9f 	bl	80015e4 <readIR>
 80018a6:	4603      	mov	r3, r0
 80018a8:	b21d      	sxth	r5, r3
 80018aa:	2001      	movs	r0, #1
 80018ac:	f7ff fe9a 	bl	80015e4 <readIR>
 80018b0:	4603      	mov	r3, r0
 80018b2:	b21e      	sxth	r6, r3
 80018b4:	2002      	movs	r0, #2
 80018b6:	f7ff fe95 	bl	80015e4 <readIR>
 80018ba:	4603      	mov	r3, r0
 80018bc:	b21b      	sxth	r3, r3
 80018be:	4632      	mov	r2, r6
 80018c0:	4629      	mov	r1, r5
 80018c2:	4620      	mov	r0, r4
 80018c4:	f000 fc10 	bl	80020e8 <setIRGoals>
		  irOffset_Set = 1;
 80018c8:	4b13      	ldr	r3, [pc, #76]	; (8001918 <main+0x148>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	801a      	strh	r2, [r3, #0]
	  }

	  if (HAL_GPIO_ReadPin(RightButton_GPIO_Port, RightButton_Pin))
 80018ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018d2:	4809      	ldr	r0, [pc, #36]	; (80018f8 <main+0x128>)
 80018d4:	f002 fea6 	bl	8004624 <HAL_GPIO_ReadPin>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0ac      	beq.n	8001838 <main+0x68>
	  {
//		  setIRGoals(readIR(IR_FORWARD_LEFT), readIR(IR_FORWARD_RIGHT), readIR(IR_LEFT), readIR(IR_RIGHT));
		  frontCorrection();
 80018de:	f7ff fdb7 	bl	8001450 <frontCorrection>
		  start_pressed = 1;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <main+0x14c>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	801a      	strh	r2, [r3, #0]
	  forwardLeftIRvalue = readIR(IR_FORWARD_LEFT);
 80018e8:	e7a6      	b.n	8001838 <main+0x68>
 80018ea:	bf00      	nop
 80018ec:	20000220 	.word	0x20000220
 80018f0:	20000268 	.word	0x20000268
 80018f4:	200001d8 	.word	0x200001d8
 80018f8:	40020800 	.word	0x40020800
 80018fc:	200002b6 	.word	0x200002b6
 8001900:	200002b8 	.word	0x200002b8
 8001904:	200002ba 	.word	0x200002ba
 8001908:	200002bc 	.word	0x200002bc
 800190c:	200002b2 	.word	0x200002b2
 8001910:	200002b4 	.word	0x200002b4
 8001914:	40020400 	.word	0x40020400
 8001918:	200002be 	.word	0x200002be
 800191c:	200002b0 	.word	0x200002b0

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b092      	sub	sp, #72	; 0x48
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	f107 0318 	add.w	r3, r7, #24
 800192a:	2230      	movs	r2, #48	; 0x30
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f004 f910 	bl	8005b54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001942:	2302      	movs	r3, #2
 8001944:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001946:	2301      	movs	r3, #1
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800194a:	2310      	movs	r3, #16
 800194c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800194e:	2300      	movs	r3, #0
 8001950:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001952:	f107 0318 	add.w	r3, r7, #24
 8001956:	4618      	mov	r0, r3
 8001958:	f002 fe94 	bl	8004684 <HAL_RCC_OscConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001962:	f000 facd 	bl	8001f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001966:	230f      	movs	r3, #15
 8001968:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800196a:	2300      	movs	r3, #0
 800196c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f003 f8ce 	bl	8004b20 <HAL_RCC_ClockConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800198a:	f000 fab9 	bl	8001f00 <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3748      	adds	r7, #72	; 0x48
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800199e:	463b      	mov	r3, r7
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019ac:	4a21      	ldr	r2, [pc, #132]	; (8001a34 <MX_ADC1_Init+0x9c>)
 80019ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019b0:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019b6:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019bc:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019c8:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019d0:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019d8:	4a17      	ldr	r2, [pc, #92]	; (8001a38 <MX_ADC1_Init+0xa0>)
 80019da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019de:	2200      	movs	r2, #0
 80019e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019f6:	480e      	ldr	r0, [pc, #56]	; (8001a30 <MX_ADC1_Init+0x98>)
 80019f8:	f001 fb5e 	bl	80030b8 <HAL_ADC_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a02:	f000 fa7d 	bl	8001f00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001a06:	2305      	movs	r3, #5
 8001a08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a12:	463b      	mov	r3, r7
 8001a14:	4619      	mov	r1, r3
 8001a16:	4806      	ldr	r0, [pc, #24]	; (8001a30 <MX_ADC1_Init+0x98>)
 8001a18:	f001 fcd4 	bl	80033c4 <HAL_ADC_ConfigChannel>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a22:	f000 fa6d 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000130 	.word	0x20000130
 8001a34:	40012000 	.word	0x40012000
 8001a38:	0f000001 	.word	0x0f000001

08001a3c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b092      	sub	sp, #72	; 0x48
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a42:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
 8001a5c:	615a      	str	r2, [r3, #20]
 8001a5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2220      	movs	r2, #32
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f004 f874 	bl	8005b54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a6c:	4b45      	ldr	r3, [pc, #276]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a6e:	4a46      	ldr	r2, [pc, #280]	; (8001b88 <MX_TIM1_Init+0x14c>)
 8001a70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a72:	4b44      	ldr	r3, [pc, #272]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a78:	4b42      	ldr	r3, [pc, #264]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3199;
 8001a7e:	4b41      	ldr	r3, [pc, #260]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a80:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001a84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a86:	4b3f      	ldr	r3, [pc, #252]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a8c:	4b3d      	ldr	r3, [pc, #244]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a92:	4b3c      	ldr	r3, [pc, #240]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a98:	483a      	ldr	r0, [pc, #232]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001a9a:	f003 f9f3 	bl	8004e84 <HAL_TIM_PWM_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001aa4:	f000 fa2c 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aac:	2300      	movs	r3, #0
 8001aae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ab0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4833      	ldr	r0, [pc, #204]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001ab8:	f003 ff5c 	bl	8005974 <HAL_TIMEx_MasterConfigSynchronization>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001ac2:	f000 fa1d 	bl	8001f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ac6:	2360      	movs	r3, #96	; 0x60
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4826      	ldr	r0, [pc, #152]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001aec:	f003 fc16 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001af6:	f000 fa03 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afe:	2204      	movs	r2, #4
 8001b00:	4619      	mov	r1, r3
 8001b02:	4820      	ldr	r0, [pc, #128]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001b04:	f003 fc0a 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001b0e:	f000 f9f7 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b16:	2208      	movs	r2, #8
 8001b18:	4619      	mov	r1, r3
 8001b1a:	481a      	ldr	r0, [pc, #104]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001b1c:	f003 fbfe 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001b26:	f000 f9eb 	bl	8001f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2e:	220c      	movs	r2, #12
 8001b30:	4619      	mov	r1, r3
 8001b32:	4814      	ldr	r0, [pc, #80]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001b34:	f003 fbf2 	bl	800531c <HAL_TIM_PWM_ConfigChannel>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001b3e:	f000 f9df 	bl	8001f00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	4619      	mov	r1, r3
 8001b64:	4807      	ldr	r0, [pc, #28]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001b66:	f003 ff7f 	bl	8005a68 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001b70:	f000 f9c6 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b74:	4803      	ldr	r0, [pc, #12]	; (8001b84 <MX_TIM1_Init+0x148>)
 8001b76:	f001 f939 	bl	8002dec <HAL_TIM_MspPostInit>

}
 8001b7a:	bf00      	nop
 8001b7c:	3748      	adds	r7, #72	; 0x48
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200001d8 	.word	0x200001d8
 8001b88:	40010000 	.word	0x40010000

08001b8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	; 0x30
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	2224      	movs	r2, #36	; 0x24
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 ffda 	bl	8005b54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ba8:	4b20      	ldr	r3, [pc, #128]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001baa:	4a21      	ldr	r2, [pc, #132]	; (8001c30 <MX_TIM3_Init+0xa4>)
 8001bac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001bae:	4b1f      	ldr	r3, [pc, #124]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb4:	4b1d      	ldr	r3, [pc, #116]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bba:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc8:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001be2:	2300      	movs	r3, #0
 8001be4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001be6:	2301      	movs	r3, #1
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bea:	2300      	movs	r3, #0
 8001bec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001bf2:	f107 030c 	add.w	r3, r7, #12
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	480c      	ldr	r0, [pc, #48]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001bfa:	f003 fa5b 	bl	80050b4 <HAL_TIM_Encoder_Init>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c04:	f000 f97c 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	4619      	mov	r1, r3
 8001c14:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_TIM3_Init+0xa0>)
 8001c16:	f003 fead 	bl	8005974 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c20:	f000 f96e 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	3730      	adds	r7, #48	; 0x30
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000220 	.word	0x20000220
 8001c30:	40000400 	.word	0x40000400

08001c34 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08c      	sub	sp, #48	; 0x30
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c3a:	f107 030c 	add.w	r3, r7, #12
 8001c3e:	2224      	movs	r2, #36	; 0x24
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f003 ff86 	bl	8005b54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c50:	4b22      	ldr	r3, [pc, #136]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c52:	4a23      	ldr	r2, [pc, #140]	; (8001ce0 <MX_TIM8_Init+0xac>)
 8001c54:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001c56:	4b21      	ldr	r3, [pc, #132]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5c:	4b1f      	ldr	r3, [pc, #124]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c68:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6a:	4b1c      	ldr	r3, [pc, #112]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c70:	4b1a      	ldr	r3, [pc, #104]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c76:	4b19      	ldr	r3, [pc, #100]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c80:	2300      	movs	r3, #0
 8001c82:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c84:	2301      	movs	r3, #1
 8001c86:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c90:	2300      	movs	r3, #0
 8001c92:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c94:	2301      	movs	r3, #1
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	480d      	ldr	r0, [pc, #52]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001ca8:	f003 fa04 	bl	80050b4 <HAL_TIM_Encoder_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001cb2:	f000 f925 	bl	8001f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cbe:	1d3b      	adds	r3, r7, #4
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4806      	ldr	r0, [pc, #24]	; (8001cdc <MX_TIM8_Init+0xa8>)
 8001cc4:	f003 fe56 	bl	8005974 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8001cce:	f000 f917 	bl	8001f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	3730      	adds	r7, #48	; 0x30
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000268 	.word	0x20000268
 8001ce0:	40010400 	.word	0x40010400

08001ce4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <MX_DMA_Init+0x3c>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a0b      	ldr	r2, [pc, #44]	; (8001d20 <MX_DMA_Init+0x3c>)
 8001cf4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <MX_DMA_Init+0x3c>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2100      	movs	r1, #0
 8001d0a:	2038      	movs	r0, #56	; 0x38
 8001d0c:	f001 fed9 	bl	8003ac2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d10:	2038      	movs	r0, #56	; 0x38
 8001d12:	f001 fef2 	bl	8003afa <HAL_NVIC_EnableIRQ>

}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800

08001d24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	4b66      	ldr	r3, [pc, #408]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a65      	ldr	r2, [pc, #404]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b63      	ldr	r3, [pc, #396]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	4b5f      	ldr	r3, [pc, #380]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a5e      	ldr	r2, [pc, #376]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
 8001d66:	4b5c      	ldr	r3, [pc, #368]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	4b58      	ldr	r3, [pc, #352]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	4a57      	ldr	r2, [pc, #348]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d7c:	f043 0302 	orr.w	r3, r3, #2
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
 8001d82:	4b55      	ldr	r3, [pc, #340]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	4b51      	ldr	r3, [pc, #324]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a50      	ldr	r2, [pc, #320]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001d98:	f043 0308 	orr.w	r3, r3, #8
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b4e      	ldr	r3, [pc, #312]	; (8001ed8 <MX_GPIO_Init+0x1b4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	607b      	str	r3, [r7, #4]
 8001da8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, R_LED_Pin|Y_LED_Pin|G_LED_Pin, GPIO_PIN_RESET);
 8001daa:	2200      	movs	r2, #0
 8001dac:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001db0:	484a      	ldr	r0, [pc, #296]	; (8001edc <MX_GPIO_Init+0x1b8>)
 8001db2:	f002 fc4e 	bl	8004652 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin, GPIO_PIN_RESET);
 8001db6:	2200      	movs	r2, #0
 8001db8:	2194      	movs	r1, #148	; 0x94
 8001dba:	4849      	ldr	r0, [pc, #292]	; (8001ee0 <MX_GPIO_Init+0x1bc>)
 8001dbc:	f002 fc49 	bl	8004652 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ForwardRightEmitter_GPIO_Port, ForwardRightEmitter_Pin, GPIO_PIN_RESET);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dc6:	4847      	ldr	r0, [pc, #284]	; (8001ee4 <MX_GPIO_Init+0x1c0>)
 8001dc8:	f002 fc43 	bl	8004652 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : R_LED_Pin Y_LED_Pin G_LED_Pin */
  GPIO_InitStruct.Pin = R_LED_Pin|Y_LED_Pin|G_LED_Pin;
 8001dcc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	483d      	ldr	r0, [pc, #244]	; (8001edc <MX_GPIO_Init+0x1b8>)
 8001de6:	f002 fa7f 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RightEmitter_Pin LeftEmitter_Pin ForwardLeftEmitter_Pin */
  GPIO_InitStruct.Pin = RightEmitter_Pin|LeftEmitter_Pin|ForwardLeftEmitter_Pin;
 8001dea:	2394      	movs	r3, #148	; 0x94
 8001dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dee:	2301      	movs	r3, #1
 8001df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfa:	f107 0314 	add.w	r3, r7, #20
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4837      	ldr	r0, [pc, #220]	; (8001ee0 <MX_GPIO_Init+0x1bc>)
 8001e02:	f002 fa71 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8001e06:	2308      	movs	r3, #8
 8001e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e16:	2301      	movs	r3, #1
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	482f      	ldr	r0, [pc, #188]	; (8001ee0 <MX_GPIO_Init+0x1bc>)
 8001e22:	f002 fa61 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LeftButton_Pin Switch3_Pin */
  GPIO_InitStruct.Pin = LeftButton_Pin|Switch3_Pin;
 8001e26:	2309      	movs	r3, #9
 8001e28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e32:	f107 0314 	add.w	r3, r7, #20
 8001e36:	4619      	mov	r1, r3
 8001e38:	482a      	ldr	r0, [pc, #168]	; (8001ee4 <MX_GPIO_Init+0x1c0>)
 8001e3a:	f002 fa55 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e3e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e50:	2307      	movs	r3, #7
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4822      	ldr	r0, [pc, #136]	; (8001ee4 <MX_GPIO_Init+0x1c0>)
 8001e5c:	f002 fa44 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RightButton_Pin Switch1_Pin */
  GPIO_InitStruct.Pin = RightButton_Pin|Switch1_Pin;
 8001e60:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	4819      	ldr	r0, [pc, #100]	; (8001edc <MX_GPIO_Init+0x1b8>)
 8001e76:	f002 fa37 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch2_Pin */
  GPIO_InitStruct.Pin = Switch2_Pin;
 8001e7a:	2304      	movs	r3, #4
 8001e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Switch2_GPIO_Port, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4816      	ldr	r0, [pc, #88]	; (8001ee8 <MX_GPIO_Init+0x1c4>)
 8001e8e:	f002 fa2b 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C_SCL_Pin I2C_SDA_Pin */
  GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8001e92:	23c0      	movs	r3, #192	; 0xc0
 8001e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e96:	2312      	movs	r3, #18
 8001e98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4619      	mov	r1, r3
 8001eac:	480d      	ldr	r0, [pc, #52]	; (8001ee4 <MX_GPIO_Init+0x1c0>)
 8001eae:	f002 fa1b 	bl	80042e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ForwardRightEmitter_Pin */
  GPIO_InitStruct.Pin = ForwardRightEmitter_Pin;
 8001eb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ForwardRightEmitter_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4806      	ldr	r0, [pc, #24]	; (8001ee4 <MX_GPIO_Init+0x1c0>)
 8001ecc:	f002 fa0c 	bl	80042e8 <HAL_GPIO_Init>

}
 8001ed0:	bf00      	nop
 8001ed2:	3728      	adds	r7, #40	; 0x28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40020800 	.word	0x40020800
 8001ee0:	40020000 	.word	0x40020000
 8001ee4:	40020400 	.word	0x40020400
 8001ee8:	40020c00 	.word	0x40020c00

08001eec <Get_HADC1_Ptr>:

/* USER CODE BEGIN 4 */

ADC_HandleTypeDef* Get_HADC1_Ptr(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	return &hadc1;
 8001ef0:	4b02      	ldr	r3, [pc, #8]	; (8001efc <Get_HADC1_Ptr+0x10>)
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	20000130 	.word	0x20000130

08001f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f04:	b672      	cpsid	i
}
 8001f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f08:	e7fe      	b.n	8001f08 <Error_Handler+0x8>
 8001f0a:	0000      	movs	r0, r0
 8001f0c:	0000      	movs	r0, r0
	...

08001f10 <limitPWM>:
 * motors.c
 */

#include "motors.h"

float limitPWM(float pwm) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	if (pwm > PWM_MAX)
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7fe fab9 	bl	8000490 <__aeabi_f2d>
 8001f1e:	a30e      	add	r3, pc, #56	; (adr r3, 8001f58 <limitPWM+0x48>)
 8001f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f24:	f7fe fd9c 	bl	8000a60 <__aeabi_dcmpgt>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <limitPWM+0x22>
		return PWM_MAX;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <limitPWM+0x58>)
 8001f30:	e00d      	b.n	8001f4e <limitPWM+0x3e>
	else if (pwm < -PWM_MAX)
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7fe faac 	bl	8000490 <__aeabi_f2d>
 8001f38:	a309      	add	r3, pc, #36	; (adr r3, 8001f60 <limitPWM+0x50>)
 8001f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3e:	f7fe fd71 	bl	8000a24 <__aeabi_dcmplt>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <limitPWM+0x3c>
		return -PWM_MAX;
 8001f48:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <limitPWM+0x5c>)
 8001f4a:	e000      	b.n	8001f4e <limitPWM+0x3e>
	else
		return pwm;
 8001f4c:	687b      	ldr	r3, [r7, #4]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	9999999a 	.word	0x9999999a
 8001f5c:	3fe99999 	.word	0x3fe99999
 8001f60:	9999999a 	.word	0x9999999a
 8001f64:	bfe99999 	.word	0xbfe99999
 8001f68:	3f4ccccd 	.word	0x3f4ccccd
 8001f6c:	bf4ccccd 	.word	0xbf4ccccd

08001f70 <setMotorLPWM>:

void setMotorLPWM(float pwm) {
 8001f70:	b590      	push	{r4, r7, lr}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 8001f78:	f04f 0100 	mov.w	r1, #0
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7ff f889 	bl	8001094 <__aeabi_fcmpge>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d012      	beq.n	8001fae <setMotorLPWM+0x3e>
	{
		TIM1->CCR1 = 0;
 8001f88:	4b15      	ldr	r3, [pc, #84]	; (8001fe0 <setMotorLPWM+0x70>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff ffbe 	bl	8001f10 <limitPWM>
 8001f94:	4603      	mov	r3, r0
 8001f96:	4913      	ldr	r1, [pc, #76]	; (8001fe4 <setMotorLPWM+0x74>)
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe fec9 	bl	8000d30 <__aeabi_fmul>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	4c0f      	ldr	r4, [pc, #60]	; (8001fe0 <setMotorLPWM+0x70>)
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff f8b0 	bl	8001108 <__aeabi_f2uiz>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	63a3      	str	r3, [r4, #56]	; 0x38
	{
		TIM1->CCR2 = 0;
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}

}
 8001fac:	e013      	b.n	8001fd6 <setMotorLPWM+0x66>
		TIM1->CCR2 = 0;
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <setMotorLPWM+0x70>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR1 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ffab 	bl	8001f10 <limitPWM>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	4909      	ldr	r1, [pc, #36]	; (8001fe4 <setMotorLPWM+0x74>)
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7fe feb6 	bl	8000d30 <__aeabi_fmul>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001fca:	4c05      	ldr	r4, [pc, #20]	; (8001fe0 <setMotorLPWM+0x70>)
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff f89b 	bl	8001108 <__aeabi_f2uiz>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	6363      	str	r3, [r4, #52]	; 0x34
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd90      	pop	{r4, r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40010000 	.word	0x40010000
 8001fe4:	4547f000 	.word	0x4547f000

08001fe8 <setMotorRPWM>:

void setMotorRPWM(float pwm) {
 8001fe8:	b590      	push	{r4, r7, lr}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	if (pwm >= 0)
 8001ff0:	f04f 0100 	mov.w	r1, #0
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff f84d 	bl	8001094 <__aeabi_fcmpge>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d012      	beq.n	8002026 <setMotorRPWM+0x3e>
	{
		TIM1->CCR4 = 0;
 8002000:	4b15      	ldr	r3, [pc, #84]	; (8002058 <setMotorRPWM+0x70>)
 8002002:	2200      	movs	r2, #0
 8002004:	641a      	str	r2, [r3, #64]	; 0x40
		TIM1->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ff82 	bl	8001f10 <limitPWM>
 800200c:	4603      	mov	r3, r0
 800200e:	4913      	ldr	r1, [pc, #76]	; (800205c <setMotorRPWM+0x74>)
 8002010:	4618      	mov	r0, r3
 8002012:	f7fe fe8d 	bl	8000d30 <__aeabi_fmul>
 8002016:	4603      	mov	r3, r0
 8002018:	4c0f      	ldr	r4, [pc, #60]	; (8002058 <setMotorRPWM+0x70>)
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff f874 	bl	8001108 <__aeabi_f2uiz>
 8002020:	4603      	mov	r3, r0
 8002022:	63e3      	str	r3, [r4, #60]	; 0x3c
	else
	{
		TIM1->CCR3 = 0;
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 8002024:	e013      	b.n	800204e <setMotorRPWM+0x66>
		TIM1->CCR3 = 0;
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <setMotorRPWM+0x70>)
 8002028:	2200      	movs	r2, #0
 800202a:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4 = (uint32_t) - (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ff6f 	bl	8001f10 <limitPWM>
 8002032:	4603      	mov	r3, r0
 8002034:	4909      	ldr	r1, [pc, #36]	; (800205c <setMotorRPWM+0x74>)
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fe7a 	bl	8000d30 <__aeabi_fmul>
 800203c:	4603      	mov	r3, r0
 800203e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002042:	4c05      	ldr	r4, [pc, #20]	; (8002058 <setMotorRPWM+0x70>)
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff f85f 	bl	8001108 <__aeabi_f2uiz>
 800204a:	4603      	mov	r3, r0
 800204c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	bd90      	pop	{r4, r7, pc}
 8002056:	bf00      	nop
 8002058:	40010000 	.word	0x40010000
 800205c:	4547f000 	.word	0x4547f000

08002060 <resetMotors>:

void resetMotors() {
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
	setMotorLPWM(0);
 8002064:	f04f 0000 	mov.w	r0, #0
 8002068:	f7ff ff82 	bl	8001f70 <setMotorLPWM>
	setMotorRPWM(0);
 800206c:	f04f 0000 	mov.w	r0, #0
 8002070:	f7ff ffba 	bl	8001fe8 <setMotorRPWM>
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}

08002078 <setPIDGoalD>:
STATE state = REST;
float left_PWM_value = 0;
float right_PWM_value = 0;
int goal_reached_timer = 0;

void setPIDGoalD(int16_t distance) { goalDistance = distance; }
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	80fb      	strh	r3, [r7, #6]
 8002082:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe fdfe 	bl	8000c88 <__aeabi_i2f>
 800208c:	4603      	mov	r3, r0
 800208e:	4a03      	ldr	r2, [pc, #12]	; (800209c <setPIDGoalD+0x24>)
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200002c8 	.word	0x200002c8

080020a0 <setPIDGoalA>:
void setPIDGoalA(int16_t angle) { goalAngle = angle; }
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
 80020aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe fdea 	bl	8000c88 <__aeabi_i2f>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a03      	ldr	r2, [pc, #12]	; (80020c4 <setPIDGoalA+0x24>)
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200002cc 	.word	0x200002cc

080020c8 <setState>:
void setState(STATE curr_state) { state = curr_state; }
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
 80020d2:	4a04      	ldr	r2, [pc, #16]	; (80020e4 <setState+0x1c>)
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	7013      	strb	r3, [r2, #0]
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	2000031c 	.word	0x2000031c

080020e8 <setIRGoals>:
void setIRGoals(int16_t frontLeftGoal, int16_t frontRightGoal, int16_t leftGoal, int16_t rightGoal) {
 80020e8:	b490      	push	{r4, r7}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4604      	mov	r4, r0
 80020f0:	4608      	mov	r0, r1
 80020f2:	4611      	mov	r1, r2
 80020f4:	461a      	mov	r2, r3
 80020f6:	4623      	mov	r3, r4
 80020f8:	80fb      	strh	r3, [r7, #6]
 80020fa:	4603      	mov	r3, r0
 80020fc:	80bb      	strh	r3, [r7, #4]
 80020fe:	460b      	mov	r3, r1
 8002100:	807b      	strh	r3, [r7, #2]
 8002102:	4613      	mov	r3, r2
 8002104:	803b      	strh	r3, [r7, #0]

	IRAngleOffset = leftGoal - rightGoal;
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	883b      	ldrh	r3, [r7, #0]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	b29b      	uxth	r3, r3
 800210e:	b21a      	sxth	r2, r3
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <setIRGoals+0x50>)
 8002112:	801a      	strh	r2, [r3, #0]
	goal_forward_left = frontLeftGoal;
 8002114:	4a09      	ldr	r2, [pc, #36]	; (800213c <setIRGoals+0x54>)
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	8013      	strh	r3, [r2, #0]
	goal_forward_right = frontRightGoal;
 800211a:	4a09      	ldr	r2, [pc, #36]	; (8002140 <setIRGoals+0x58>)
 800211c:	88bb      	ldrh	r3, [r7, #4]
 800211e:	8013      	strh	r3, [r2, #0]
	goal_left = leftGoal;
 8002120:	4a08      	ldr	r2, [pc, #32]	; (8002144 <setIRGoals+0x5c>)
 8002122:	887b      	ldrh	r3, [r7, #2]
 8002124:	8013      	strh	r3, [r2, #0]
	goal_right = rightGoal;
 8002126:	4a08      	ldr	r2, [pc, #32]	; (8002148 <setIRGoals+0x60>)
 8002128:	883b      	ldrh	r3, [r7, #0]
 800212a:	8013      	strh	r3, [r2, #0]

}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bc90      	pop	{r4, r7}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	200002d0 	.word	0x200002d0
 800213c:	200002c0 	.word	0x200002c0
 8002140:	200002c2 	.word	0x200002c2
 8002144:	200002c4 	.word	0x200002c4
 8002148:	200002c6 	.word	0x200002c6

0800214c <setIRDistance>:

void setIRDistance(int16_t curr_forward_left, int16_t curr_forward_right) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	460a      	mov	r2, r1
 8002156:	80fb      	strh	r3, [r7, #6]
 8002158:	4613      	mov	r3, r2
 800215a:	80bb      	strh	r3, [r7, #4]

	setPIDGoalA(front_kPw * ((goal_forward_left - curr_forward_left) - (goal_forward_right - curr_forward_right)));
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <setIRDistance+0xa0>)
 800215e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002162:	461a      	mov	r2, r3
 8002164:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002168:	1ad2      	subs	r2, r2, r3
 800216a:	4b21      	ldr	r3, [pc, #132]	; (80021f0 <setIRDistance+0xa4>)
 800216c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002170:	4619      	mov	r1, r3
 8002172:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002176:	1acb      	subs	r3, r1, r3
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fd84 	bl	8000c88 <__aeabi_i2f>
 8002180:	4603      	mov	r3, r0
 8002182:	4a1c      	ldr	r2, [pc, #112]	; (80021f4 <setIRDistance+0xa8>)
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe fdd2 	bl	8000d30 <__aeabi_fmul>
 800218c:	4603      	mov	r3, r0
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe ff94 	bl	80010bc <__aeabi_f2iz>
 8002194:	4603      	mov	r3, r0
 8002196:	b21b      	sxth	r3, r3
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff ff81 	bl	80020a0 <setPIDGoalA>
	setPIDGoalD(front_kPx * ((goal_forward_left - curr_forward_left + goal_forward_right - curr_forward_left)/2));
 800219e:	4b13      	ldr	r3, [pc, #76]	; (80021ec <setIRDistance+0xa0>)
 80021a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021a4:	461a      	mov	r2, r3
 80021a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	4a10      	ldr	r2, [pc, #64]	; (80021f0 <setIRDistance+0xa4>)
 80021ae:	f9b2 2000 	ldrsh.w	r2, [r2]
 80021b2:	441a      	add	r2, r3
 80021b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	0fda      	lsrs	r2, r3, #31
 80021bc:	4413      	add	r3, r2
 80021be:	105b      	asrs	r3, r3, #1
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe fd61 	bl	8000c88 <__aeabi_i2f>
 80021c6:	4603      	mov	r3, r0
 80021c8:	4a0b      	ldr	r2, [pc, #44]	; (80021f8 <setIRDistance+0xac>)
 80021ca:	4611      	mov	r1, r2
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe fdaf 	bl	8000d30 <__aeabi_fmul>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fe ff71 	bl	80010bc <__aeabi_f2iz>
 80021da:	4603      	mov	r3, r0
 80021dc:	b21b      	sxth	r3, r3
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff ff4a 	bl	8002078 <setPIDGoalD>

}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200002c0 	.word	0x200002c0
 80021f0:	200002c2 	.word	0x200002c2
 80021f4:	3eb33333 	.word	0x3eb33333
 80021f8:	3f19999a 	.word	0x3f19999a

080021fc <resetPID>:
	}
	else
		IRadjustment = 0;
}

void resetPID() {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0

//////////////	RESET ALL ANGLE AND DISTANCE ERRORS TO 0	////////////////
	angleError = 0;
 8002202:	4b26      	ldr	r3, [pc, #152]	; (800229c <resetPID+0xa0>)
 8002204:	f04f 0200 	mov.w	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
	oldAngleError = 0;
 800220a:	4b25      	ldr	r3, [pc, #148]	; (80022a0 <resetPID+0xa4>)
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
	angleCorrection = 0;
 8002212:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <resetPID+0xa8>)
 8002214:	f04f 0200 	mov.w	r2, #0
 8002218:	601a      	str	r2, [r3, #0]

	for (int k = 0; k < 5; k++)
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	e008      	b.n	8002232 <resetPID+0x36>
		oldAngleErrors[k] = 0;
 8002220:	4a21      	ldr	r2, [pc, #132]	; (80022a8 <resetPID+0xac>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f04f 0100 	mov.w	r1, #0
 8002228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int k = 0; k < 5; k++)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3301      	adds	r3, #1
 8002230:	607b      	str	r3, [r7, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b04      	cmp	r3, #4
 8002236:	ddf3      	ble.n	8002220 <resetPID+0x24>

	distanceError = 0;
 8002238:	4b1c      	ldr	r3, [pc, #112]	; (80022ac <resetPID+0xb0>)
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
	oldDistanceError = 0;
 8002240:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <resetPID+0xb4>)
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
	distanceCorrection = 0;
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <resetPID+0xb8>)
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < 5; i++)
 8002250:	2300      	movs	r3, #0
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	e008      	b.n	8002268 <resetPID+0x6c>
		oldDistanceErrors[i] = 0;
 8002256:	4a18      	ldr	r2, [pc, #96]	; (80022b8 <resetPID+0xbc>)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	f04f 0100 	mov.w	r1, #0
 800225e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 5; i++)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	3301      	adds	r3, #1
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b04      	cmp	r3, #4
 800226c:	ddf3      	ble.n	8002256 <resetPID+0x5a>

	IRadjustment = 0;
 800226e:	4b13      	ldr	r3, [pc, #76]	; (80022bc <resetPID+0xc0>)
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	601a      	str	r2, [r3, #0]

////////////// 	RESET ALL GOALS AND ENCODER COUNTS TO 0 	///////////////////
	goalAngle = 0;
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <resetPID+0xc4>)
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
	goalDistance = 0;
 800227e:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <resetPID+0xc8>)
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
	goal_reached_timer = 0;
 8002286:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <resetPID+0xcc>)
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]

	resetEncoders();
 800228c:	f7ff f99a 	bl	80015c4 <resetEncoders>
	resetMotors();
 8002290:	f7ff fee6 	bl	8002060 <resetMotors>

}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200002d4 	.word	0x200002d4
 80022a0:	200002d8 	.word	0x200002d8
 80022a4:	200002f0 	.word	0x200002f0
 80022a8:	200002dc 	.word	0x200002dc
 80022ac:	200002f4 	.word	0x200002f4
 80022b0:	200002f8 	.word	0x200002f8
 80022b4:	20000310 	.word	0x20000310
 80022b8:	200002fc 	.word	0x200002fc
 80022bc:	20000318 	.word	0x20000318
 80022c0:	200002cc 	.word	0x200002cc
 80022c4:	200002c8 	.word	0x200002c8
 80022c8:	20000328 	.word	0x20000328
 80022cc:	00000000 	.word	0x00000000

080022d0 <updatePID>:

void updatePID() {
 80022d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022d4:	b088      	sub	sp, #32
 80022d6:	af00      	add	r7, sp, #0

///// CALCULATE AVERAGE OF PREVIOUS ANGLE AND DISTANCE ERRORS //////////////////////////
	float angleErrorTotal;
	float distanceErrorTotal;

	for(int k = 0; k < 5; k++)
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]
 80022dc:	e00c      	b.n	80022f8 <updatePID+0x28>
	{
		angleErrorTotal += oldAngleErrors[k];		// Finds the total for the previous 10 error values
 80022de:	4a68      	ldr	r2, [pc, #416]	; (8002480 <updatePID+0x1b0>)
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e6:	4619      	mov	r1, r3
 80022e8:	69f8      	ldr	r0, [r7, #28]
 80022ea:	f7fe fc19 	bl	8000b20 <__addsf3>
 80022ee:	4603      	mov	r3, r0
 80022f0:	61fb      	str	r3, [r7, #28]
	for(int k = 0; k < 5; k++)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	2b04      	cmp	r3, #4
 80022fc:	ddef      	ble.n	80022de <updatePID+0xe>
	}

	oldAngleError = angleErrorTotal/5.0;				// oldAngleError = Average of previous 10 error values
 80022fe:	4961      	ldr	r1, [pc, #388]	; (8002484 <updatePID+0x1b4>)
 8002300:	69f8      	ldr	r0, [r7, #28]
 8002302:	f7fe fdc9 	bl	8000e98 <__aeabi_fdiv>
 8002306:	4603      	mov	r3, r0
 8002308:	461a      	mov	r2, r3
 800230a:	4b5f      	ldr	r3, [pc, #380]	; (8002488 <updatePID+0x1b8>)
 800230c:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++)
 800230e:	2300      	movs	r3, #0
 8002310:	613b      	str	r3, [r7, #16]
 8002312:	e00c      	b.n	800232e <updatePID+0x5e>
	{
		distanceErrorTotal += oldDistanceErrors[i];		// Finds the total for the previous 10 error values
 8002314:	4a5d      	ldr	r2, [pc, #372]	; (800248c <updatePID+0x1bc>)
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231c:	4619      	mov	r1, r3
 800231e:	69b8      	ldr	r0, [r7, #24]
 8002320:	f7fe fbfe 	bl	8000b20 <__addsf3>
 8002324:	4603      	mov	r3, r0
 8002326:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i < 5; i++)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	3301      	adds	r3, #1
 800232c:	613b      	str	r3, [r7, #16]
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	2b04      	cmp	r3, #4
 8002332:	ddef      	ble.n	8002314 <updatePID+0x44>
	}

	oldDistanceError = distanceErrorTotal/5;			// oldDistanceError = Average of previous 10 error values
 8002334:	4953      	ldr	r1, [pc, #332]	; (8002484 <updatePID+0x1b4>)
 8002336:	69b8      	ldr	r0, [r7, #24]
 8002338:	f7fe fdae 	bl	8000e98 <__aeabi_fdiv>
 800233c:	4603      	mov	r3, r0
 800233e:	461a      	mov	r2, r3
 8002340:	4b53      	ldr	r3, [pc, #332]	; (8002490 <updatePID+0x1c0>)
 8002342:	601a      	str	r2, [r3, #0]

//////////	CALCULATE ANGLE CORRECTION AND DISTANCE CORRECTION	/////////////////////

	float adjustedAngle = goalAngle + IRadjustment;
 8002344:	4b53      	ldr	r3, [pc, #332]	; (8002494 <updatePID+0x1c4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a53      	ldr	r2, [pc, #332]	; (8002498 <updatePID+0x1c8>)
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	4611      	mov	r1, r2
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe fbe6 	bl	8000b20 <__addsf3>
 8002354:	4603      	mov	r3, r0
 8002356:	607b      	str	r3, [r7, #4]

	angleError = adjustedAngle - (getLeftEncoderCounts() - getRightEncoderCounts());
 8002358:	f7ff f926 	bl	80015a8 <getLeftEncoderCounts>
 800235c:	4603      	mov	r3, r0
 800235e:	461c      	mov	r4, r3
 8002360:	f7ff f914 	bl	800158c <getRightEncoderCounts>
 8002364:	4603      	mov	r3, r0
 8002366:	1ae3      	subs	r3, r4, r3
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe fc8d 	bl	8000c88 <__aeabi_i2f>
 800236e:	4603      	mov	r3, r0
 8002370:	4619      	mov	r1, r3
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7fe fbd2 	bl	8000b1c <__aeabi_fsub>
 8002378:	4603      	mov	r3, r0
 800237a:	461a      	mov	r2, r3
 800237c:	4b47      	ldr	r3, [pc, #284]	; (800249c <updatePID+0x1cc>)
 800237e:	601a      	str	r2, [r3, #0]
	angleCorrection = kPw * angleError + kDw * (angleError - oldAngleError);
 8002380:	4a47      	ldr	r2, [pc, #284]	; (80024a0 <updatePID+0x1d0>)
 8002382:	4b46      	ldr	r3, [pc, #280]	; (800249c <updatePID+0x1cc>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4619      	mov	r1, r3
 8002388:	4610      	mov	r0, r2
 800238a:	f7fe fcd1 	bl	8000d30 <__aeabi_fmul>
 800238e:	4603      	mov	r3, r0
 8002390:	461c      	mov	r4, r3
 8002392:	4b42      	ldr	r3, [pc, #264]	; (800249c <updatePID+0x1cc>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a3c      	ldr	r2, [pc, #240]	; (8002488 <updatePID+0x1b8>)
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe fbbd 	bl	8000b1c <__aeabi_fsub>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	4619      	mov	r1, r3
 80023ac:	4610      	mov	r0, r2
 80023ae:	f7fe fcbf 	bl	8000d30 <__aeabi_fmul>
 80023b2:	4603      	mov	r3, r0
 80023b4:	4619      	mov	r1, r3
 80023b6:	4620      	mov	r0, r4
 80023b8:	f7fe fbb2 	bl	8000b20 <__addsf3>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	4b38      	ldr	r3, [pc, #224]	; (80024a4 <updatePID+0x1d4>)
 80023c2:	601a      	str	r2, [r3, #0]

	distanceError = goalDistance - ((getLeftEncoderCounts() + getRightEncoderCounts())/2);
 80023c4:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <updatePID+0x1d8>)
 80023c6:	681c      	ldr	r4, [r3, #0]
 80023c8:	f7ff f8ee 	bl	80015a8 <getLeftEncoderCounts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461d      	mov	r5, r3
 80023d0:	f7ff f8dc 	bl	800158c <getRightEncoderCounts>
 80023d4:	4603      	mov	r3, r0
 80023d6:	442b      	add	r3, r5
 80023d8:	0fda      	lsrs	r2, r3, #31
 80023da:	4413      	add	r3, r2
 80023dc:	105b      	asrs	r3, r3, #1
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe fc52 	bl	8000c88 <__aeabi_i2f>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4619      	mov	r1, r3
 80023e8:	4620      	mov	r0, r4
 80023ea:	f7fe fb97 	bl	8000b1c <__aeabi_fsub>
 80023ee:	4603      	mov	r3, r0
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <updatePID+0x1dc>)
 80023f4:	601a      	str	r2, [r3, #0]

	distanceCorrection = kPx * distanceError + kDx * (distanceError - oldDistanceError);
 80023f6:	4a2a      	ldr	r2, [pc, #168]	; (80024a0 <updatePID+0x1d0>)
 80023f8:	4b2c      	ldr	r3, [pc, #176]	; (80024ac <updatePID+0x1dc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4619      	mov	r1, r3
 80023fe:	4610      	mov	r0, r2
 8002400:	f7fe fc96 	bl	8000d30 <__aeabi_fmul>
 8002404:	4603      	mov	r3, r0
 8002406:	461c      	mov	r4, r3
 8002408:	4b28      	ldr	r3, [pc, #160]	; (80024ac <updatePID+0x1dc>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a20      	ldr	r2, [pc, #128]	; (8002490 <updatePID+0x1c0>)
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	4611      	mov	r1, r2
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe fb82 	bl	8000b1c <__aeabi_fsub>
 8002418:	4603      	mov	r3, r0
 800241a:	461a      	mov	r2, r3
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	4619      	mov	r1, r3
 8002422:	4610      	mov	r0, r2
 8002424:	f7fe fc84 	bl	8000d30 <__aeabi_fmul>
 8002428:	4603      	mov	r3, r0
 800242a:	4619      	mov	r1, r3
 800242c:	4620      	mov	r0, r4
 800242e:	f7fe fb77 	bl	8000b20 <__addsf3>
 8002432:	4603      	mov	r3, r0
 8002434:	461a      	mov	r2, r3
 8002436:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <updatePID+0x1e0>)
 8002438:	601a      	str	r2, [r3, #0]

	if (state == EXPLORING)
 800243a:	4b1e      	ldr	r3, [pc, #120]	; (80024b4 <updatePID+0x1e4>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b03      	cmp	r3, #3
 8002440:	d105      	bne.n	800244e <updatePID+0x17e>
	{
		distanceError = 306;
 8002442:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <updatePID+0x1dc>)
 8002444:	4a1c      	ldr	r2, [pc, #112]	; (80024b8 <updatePID+0x1e8>)
 8002446:	601a      	str	r2, [r3, #0]
		distanceCorrection = explore_speed;
 8002448:	4a1c      	ldr	r2, [pc, #112]	; (80024bc <updatePID+0x1ec>)
 800244a:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <updatePID+0x1e0>)
 800244c:	601a      	str	r2, [r3, #0]
	}

	for(int k = 4; k > 0; k--)
 800244e:	2304      	movs	r3, #4
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	e00b      	b.n	800246c <updatePID+0x19c>
		oldAngleErrors[k] = oldAngleErrors[k-1];	// Adds the newest angleError to array and shifts everything to the right
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3b01      	subs	r3, #1
 8002458:	4a09      	ldr	r2, [pc, #36]	; (8002480 <updatePID+0x1b0>)
 800245a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800245e:	4908      	ldr	r1, [pc, #32]	; (8002480 <updatePID+0x1b0>)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int k = 4; k > 0; k--)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	3b01      	subs	r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	dcf0      	bgt.n	8002454 <updatePID+0x184>
	oldAngleErrors[0] = angleError;
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <updatePID+0x1cc>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a02      	ldr	r2, [pc, #8]	; (8002480 <updatePID+0x1b0>)
 8002478:	6013      	str	r3, [r2, #0]

	for(int i = 4; i > 0; i--)
 800247a:	2304      	movs	r3, #4
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	e02b      	b.n	80024d8 <updatePID+0x208>
 8002480:	200002dc 	.word	0x200002dc
 8002484:	40a00000 	.word	0x40a00000
 8002488:	200002d8 	.word	0x200002d8
 800248c:	200002fc 	.word	0x200002fc
 8002490:	200002f8 	.word	0x200002f8
 8002494:	200002cc 	.word	0x200002cc
 8002498:	20000318 	.word	0x20000318
 800249c:	200002d4 	.word	0x200002d4
 80024a0:	3a83126f 	.word	0x3a83126f
 80024a4:	200002f0 	.word	0x200002f0
 80024a8:	200002c8 	.word	0x200002c8
 80024ac:	200002f4 	.word	0x200002f4
 80024b0:	20000310 	.word	0x20000310
 80024b4:	2000031c 	.word	0x2000031c
 80024b8:	43990000 	.word	0x43990000
 80024bc:	3ecccccd 	.word	0x3ecccccd
		oldDistanceErrors[i] = oldDistanceErrors[i-1];	// Adds the newest distanceError to array and shifts everything right
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	4a96      	ldr	r2, [pc, #600]	; (8002720 <updatePID+0x450>)
 80024c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024ca:	4995      	ldr	r1, [pc, #596]	; (8002720 <updatePID+0x450>)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 4; i > 0; i--)
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	dcf0      	bgt.n	80024c0 <updatePID+0x1f0>
	oldDistanceErrors[0] = distanceError;
 80024de:	4b91      	ldr	r3, [pc, #580]	; (8002724 <updatePID+0x454>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a8f      	ldr	r2, [pc, #572]	; (8002720 <updatePID+0x450>)
 80024e4:	6013      	str	r3, [r2, #0]

////////// 	CALCULATE AND SET MOTOR PWM VALUES	////////////////////////////

	if (fabs(distanceCorrection) > PWMMaxx)		// Upper Limit for PWM
 80024e6:	4b90      	ldr	r3, [pc, #576]	; (8002728 <updatePID+0x458>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024ee:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fe fdd7 	bl	80010a8 <__aeabi_fcmpgt>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d013      	beq.n	8002528 <updatePID+0x258>
		distanceCorrection = sign(distanceCorrection) * PWMMaxx;
 8002500:	4b89      	ldr	r3, [pc, #548]	; (8002728 <updatePID+0x458>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f000 fd21 	bl	8002f4c <sign>
 800250a:	4603      	mov	r3, r0
 800250c:	4618      	mov	r0, r3
 800250e:	f7fe fbbb 	bl	8000c88 <__aeabi_i2f>
 8002512:	4603      	mov	r3, r0
 8002514:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fc08 	bl	8000d30 <__aeabi_fmul>
 8002520:	4603      	mov	r3, r0
 8002522:	461a      	mov	r2, r3
 8002524:	4b80      	ldr	r3, [pc, #512]	; (8002728 <updatePID+0x458>)
 8002526:	601a      	str	r2, [r3, #0]

	if (fabs(angleCorrection) > PWMMaxw)
 8002528:	4b80      	ldr	r3, [pc, #512]	; (800272c <updatePID+0x45c>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002530:	4a7f      	ldr	r2, [pc, #508]	; (8002730 <updatePID+0x460>)
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fdb7 	bl	80010a8 <__aeabi_fcmpgt>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d012      	beq.n	8002566 <updatePID+0x296>
		angleCorrection = sign(angleCorrection) * PWMMaxw;
 8002540:	4b7a      	ldr	r3, [pc, #488]	; (800272c <updatePID+0x45c>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f000 fd01 	bl	8002f4c <sign>
 800254a:	4603      	mov	r3, r0
 800254c:	4618      	mov	r0, r3
 800254e:	f7fe fb9b 	bl	8000c88 <__aeabi_i2f>
 8002552:	4603      	mov	r3, r0
 8002554:	4a76      	ldr	r2, [pc, #472]	; (8002730 <updatePID+0x460>)
 8002556:	4611      	mov	r1, r2
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe fbe9 	bl	8000d30 <__aeabi_fmul>
 800255e:	4603      	mov	r3, r0
 8002560:	461a      	mov	r2, r3
 8002562:	4b72      	ldr	r3, [pc, #456]	; (800272c <updatePID+0x45c>)
 8002564:	601a      	str	r2, [r3, #0]

	if (state == MOVING && fabs(distanceError) > 100)
 8002566:	4b73      	ldr	r3, [pc, #460]	; (8002734 <updatePID+0x464>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d15c      	bne.n	8002628 <updatePID+0x358>
 800256e:	4b6d      	ldr	r3, [pc, #436]	; (8002724 <updatePID+0x454>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002576:	4970      	ldr	r1, [pc, #448]	; (8002738 <updatePID+0x468>)
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe fd95 	bl	80010a8 <__aeabi_fcmpgt>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d051      	beq.n	8002628 <updatePID+0x358>
	{		// If we're going straight and not at the end, apply acceleration

		if (fabs(distanceCorrection - oldDistanceCorrection) > xacceleration)
 8002584:	4b68      	ldr	r3, [pc, #416]	; (8002728 <updatePID+0x458>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a6c      	ldr	r2, [pc, #432]	; (800273c <updatePID+0x46c>)
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	4611      	mov	r1, r2
 800258e:	4618      	mov	r0, r3
 8002590:	f7fe fac4 	bl	8000b1c <__aeabi_fsub>
 8002594:	4603      	mov	r3, r0
 8002596:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800259a:	4a69      	ldr	r2, [pc, #420]	; (8002740 <updatePID+0x470>)
 800259c:	4611      	mov	r1, r2
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe fd82 	bl	80010a8 <__aeabi_fcmpgt>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d03e      	beq.n	8002628 <updatePID+0x358>
					distanceCorrection = oldDistanceCorrection + (xacceleration *
 80025aa:	4b64      	ldr	r3, [pc, #400]	; (800273c <updatePID+0x46c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fd ff6e 	bl	8000490 <__aeabi_f2d>
 80025b4:	4604      	mov	r4, r0
 80025b6:	460d      	mov	r5, r1
							(distanceCorrection - oldDistanceCorrection)/fabs(distanceCorrection - oldDistanceCorrection));
 80025b8:	4b5b      	ldr	r3, [pc, #364]	; (8002728 <updatePID+0x458>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a5f      	ldr	r2, [pc, #380]	; (800273c <updatePID+0x46c>)
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	4611      	mov	r1, r2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe faaa 	bl	8000b1c <__aeabi_fsub>
 80025c8:	4603      	mov	r3, r0
 80025ca:	461a      	mov	r2, r3
					distanceCorrection = oldDistanceCorrection + (xacceleration *
 80025cc:	4b5c      	ldr	r3, [pc, #368]	; (8002740 <updatePID+0x470>)
 80025ce:	4619      	mov	r1, r3
 80025d0:	4610      	mov	r0, r2
 80025d2:	f7fe fbad 	bl	8000d30 <__aeabi_fmul>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fd ff59 	bl	8000490 <__aeabi_f2d>
 80025de:	4680      	mov	r8, r0
 80025e0:	4689      	mov	r9, r1
							(distanceCorrection - oldDistanceCorrection)/fabs(distanceCorrection - oldDistanceCorrection));
 80025e2:	4b51      	ldr	r3, [pc, #324]	; (8002728 <updatePID+0x458>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a55      	ldr	r2, [pc, #340]	; (800273c <updatePID+0x46c>)
 80025e8:	6812      	ldr	r2, [r2, #0]
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fa95 	bl	8000b1c <__aeabi_fsub>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fd ff49 	bl	8000490 <__aeabi_f2d>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4640      	mov	r0, r8
 8002604:	4649      	mov	r1, r9
 8002606:	f7fe f8c5 	bl	8000794 <__aeabi_ddiv>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
					distanceCorrection = oldDistanceCorrection + (xacceleration *
 800260e:	4620      	mov	r0, r4
 8002610:	4629      	mov	r1, r5
 8002612:	f7fd fddf 	bl	80001d4 <__adddf3>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4610      	mov	r0, r2
 800261c:	4619      	mov	r1, r3
 800261e:	f7fe fa29 	bl	8000a74 <__aeabi_d2f>
 8002622:	4603      	mov	r3, r0
 8002624:	4a40      	ldr	r2, [pc, #256]	; (8002728 <updatePID+0x458>)
 8002626:	6013      	str	r3, [r2, #0]
	}

	if (state == EXPLORING)
 8002628:	4b42      	ldr	r3, [pc, #264]	; (8002734 <updatePID+0x464>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d11d      	bne.n	800266c <updatePID+0x39c>
	{
		if (fabs(distanceCorrection - oldDistanceCorrection) > xacceleration)
 8002630:	4b3d      	ldr	r3, [pc, #244]	; (8002728 <updatePID+0x458>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a41      	ldr	r2, [pc, #260]	; (800273c <updatePID+0x46c>)
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe fa6e 	bl	8000b1c <__aeabi_fsub>
 8002640:	4603      	mov	r3, r0
 8002642:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002646:	4a3e      	ldr	r2, [pc, #248]	; (8002740 <updatePID+0x470>)
 8002648:	4611      	mov	r1, r2
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fd2c 	bl	80010a8 <__aeabi_fcmpgt>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <updatePID+0x39c>
		{
			distanceCorrection = oldDistanceCorrection + xacceleration;
 8002656:	4b39      	ldr	r3, [pc, #228]	; (800273c <updatePID+0x46c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a39      	ldr	r2, [pc, #228]	; (8002740 <updatePID+0x470>)
 800265c:	4611      	mov	r1, r2
 800265e:	4618      	mov	r0, r3
 8002660:	f7fe fa5e 	bl	8000b20 <__addsf3>
 8002664:	4603      	mov	r3, r0
 8002666:	461a      	mov	r2, r3
 8002668:	4b2f      	ldr	r3, [pc, #188]	; (8002728 <updatePID+0x458>)
 800266a:	601a      	str	r2, [r3, #0]
		}
	}

	switch(state) {		// Apply lower limits of PWM for various states
 800266c:	4b31      	ldr	r3, [pc, #196]	; (8002734 <updatePID+0x464>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d002      	beq.n	800267a <updatePID+0x3aa>
 8002674:	2b02      	cmp	r3, #2
 8002676:	d031      	beq.n	80026dc <updatePID+0x40c>
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
				angleCorrection = sign(angleCorrection) * PWMMinw;
			break;

		default:
			break;
 8002678:	e07a      	b.n	8002770 <updatePID+0x4a0>
			if (fabs(distanceCorrection) > 0.01 && fabs(distanceCorrection) < PWMMinx)
 800267a:	4b2b      	ldr	r3, [pc, #172]	; (8002728 <updatePID+0x458>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002682:	4618      	mov	r0, r3
 8002684:	f7fd ff04 	bl	8000490 <__aeabi_f2d>
 8002688:	a323      	add	r3, pc, #140	; (adr r3, 8002718 <updatePID+0x448>)
 800268a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268e:	f7fe f9e7 	bl	8000a60 <__aeabi_dcmpgt>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d100      	bne.n	800269a <updatePID+0x3ca>
			break;
 8002698:	e06a      	b.n	8002770 <updatePID+0x4a0>
			if (fabs(distanceCorrection) > 0.01 && fabs(distanceCorrection) < PWMMinx)
 800269a:	4b23      	ldr	r3, [pc, #140]	; (8002728 <updatePID+0x458>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026a2:	4a28      	ldr	r2, [pc, #160]	; (8002744 <updatePID+0x474>)
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fe fce0 	bl	800106c <__aeabi_fcmplt>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d100      	bne.n	80026b4 <updatePID+0x3e4>
			break;
 80026b2:	e05d      	b.n	8002770 <updatePID+0x4a0>
				distanceCorrection = sign(distanceCorrection) * PWMMinx;
 80026b4:	4b1c      	ldr	r3, [pc, #112]	; (8002728 <updatePID+0x458>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f000 fc47 	bl	8002f4c <sign>
 80026be:	4603      	mov	r3, r0
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fe fae1 	bl	8000c88 <__aeabi_i2f>
 80026c6:	4603      	mov	r3, r0
 80026c8:	4a1e      	ldr	r2, [pc, #120]	; (8002744 <updatePID+0x474>)
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fb2f 	bl	8000d30 <__aeabi_fmul>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461a      	mov	r2, r3
 80026d6:	4b14      	ldr	r3, [pc, #80]	; (8002728 <updatePID+0x458>)
 80026d8:	601a      	str	r2, [r3, #0]
			break;
 80026da:	e049      	b.n	8002770 <updatePID+0x4a0>
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 80026dc:	4b13      	ldr	r3, [pc, #76]	; (800272c <updatePID+0x45c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd fed3 	bl	8000490 <__aeabi_f2d>
 80026ea:	a30b      	add	r3, pc, #44	; (adr r3, 8002718 <updatePID+0x448>)
 80026ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f0:	f7fe f9b6 	bl	8000a60 <__aeabi_dcmpgt>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d100      	bne.n	80026fc <updatePID+0x42c>
			break;
 80026fa:	e038      	b.n	800276e <updatePID+0x49e>
			if (fabs(angleCorrection) > 0.01 && fabs(angleCorrection) < PWMMinw)
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <updatePID+0x45c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002704:	4a0f      	ldr	r2, [pc, #60]	; (8002744 <updatePID+0x474>)
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe fcaf 	bl	800106c <__aeabi_fcmplt>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d119      	bne.n	8002748 <updatePID+0x478>
			break;
 8002714:	e02b      	b.n	800276e <updatePID+0x49e>
 8002716:	bf00      	nop
 8002718:	47ae147b 	.word	0x47ae147b
 800271c:	3f847ae1 	.word	0x3f847ae1
 8002720:	200002fc 	.word	0x200002fc
 8002724:	200002f4 	.word	0x200002f4
 8002728:	20000310 	.word	0x20000310
 800272c:	200002f0 	.word	0x200002f0
 8002730:	3ecccccd 	.word	0x3ecccccd
 8002734:	2000031c 	.word	0x2000031c
 8002738:	42c80000 	.word	0x42c80000
 800273c:	20000314 	.word	0x20000314
 8002740:	3a83126f 	.word	0x3a83126f
 8002744:	3eb33333 	.word	0x3eb33333
				angleCorrection = sign(angleCorrection) * PWMMinw;
 8002748:	4b57      	ldr	r3, [pc, #348]	; (80028a8 <updatePID+0x5d8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4618      	mov	r0, r3
 800274e:	f000 fbfd 	bl	8002f4c <sign>
 8002752:	4603      	mov	r3, r0
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fa97 	bl	8000c88 <__aeabi_i2f>
 800275a:	4603      	mov	r3, r0
 800275c:	4a53      	ldr	r2, [pc, #332]	; (80028ac <updatePID+0x5dc>)
 800275e:	4611      	mov	r1, r2
 8002760:	4618      	mov	r0, r3
 8002762:	f7fe fae5 	bl	8000d30 <__aeabi_fmul>
 8002766:	4603      	mov	r3, r0
 8002768:	461a      	mov	r2, r3
 800276a:	4b4f      	ldr	r3, [pc, #316]	; (80028a8 <updatePID+0x5d8>)
 800276c:	601a      	str	r2, [r3, #0]
			break;
 800276e:	bf00      	nop
	}

	left_PWM_value = (distanceCorrection + angleCorrection);
 8002770:	4b4f      	ldr	r3, [pc, #316]	; (80028b0 <updatePID+0x5e0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a4c      	ldr	r2, [pc, #304]	; (80028a8 <updatePID+0x5d8>)
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	4611      	mov	r1, r2
 800277a:	4618      	mov	r0, r3
 800277c:	f7fe f9d0 	bl	8000b20 <__addsf3>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	4b4b      	ldr	r3, [pc, #300]	; (80028b4 <updatePID+0x5e4>)
 8002786:	601a      	str	r2, [r3, #0]
	right_PWM_value = (distanceCorrection - angleCorrection);
 8002788:	4b49      	ldr	r3, [pc, #292]	; (80028b0 <updatePID+0x5e0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a46      	ldr	r2, [pc, #280]	; (80028a8 <updatePID+0x5d8>)
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	4611      	mov	r1, r2
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe f9c2 	bl	8000b1c <__aeabi_fsub>
 8002798:	4603      	mov	r3, r0
 800279a:	461a      	mov	r2, r3
 800279c:	4b46      	ldr	r3, [pc, #280]	; (80028b8 <updatePID+0x5e8>)
 800279e:	601a      	str	r2, [r3, #0]

	oldDistanceCorrection = distanceCorrection;
 80027a0:	4b43      	ldr	r3, [pc, #268]	; (80028b0 <updatePID+0x5e0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a45      	ldr	r2, [pc, #276]	; (80028bc <updatePID+0x5ec>)
 80027a6:	6013      	str	r3, [r2, #0]

	// Apply lower PWM limits for small adjustments
	if (state == REST || fabs(distanceError) < 60 || fabs (angleError) < 60)
 80027a8:	4b45      	ldr	r3, [pc, #276]	; (80028c0 <updatePID+0x5f0>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d015      	beq.n	80027dc <updatePID+0x50c>
 80027b0:	4b44      	ldr	r3, [pc, #272]	; (80028c4 <updatePID+0x5f4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027b8:	4943      	ldr	r1, [pc, #268]	; (80028c8 <updatePID+0x5f8>)
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe fc56 	bl	800106c <__aeabi_fcmplt>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d10a      	bne.n	80027dc <updatePID+0x50c>
 80027c6:	4b41      	ldr	r3, [pc, #260]	; (80028cc <updatePID+0x5fc>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027ce:	493e      	ldr	r1, [pc, #248]	; (80028c8 <updatePID+0x5f8>)
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe fc4b 	bl	800106c <__aeabi_fcmplt>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d07b      	beq.n	80028d4 <updatePID+0x604>
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 80027dc:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <updatePID+0x5e4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fe53 	bl	8000490 <__aeabi_f2d>
 80027ea:	a32d      	add	r3, pc, #180	; (adr r3, 80028a0 <updatePID+0x5d0>)
 80027ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f0:	f7fe f936 	bl	8000a60 <__aeabi_dcmpgt>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d01e      	beq.n	8002838 <updatePID+0x568>
 80027fa:	4b2e      	ldr	r3, [pc, #184]	; (80028b4 <updatePID+0x5e4>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002802:	4a33      	ldr	r2, [pc, #204]	; (80028d0 <updatePID+0x600>)
 8002804:	4611      	mov	r1, r2
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fc30 	bl	800106c <__aeabi_fcmplt>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d012      	beq.n	8002838 <updatePID+0x568>
		{
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 8002812:	4b28      	ldr	r3, [pc, #160]	; (80028b4 <updatePID+0x5e4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f000 fb98 	bl	8002f4c <sign>
 800281c:	4603      	mov	r3, r0
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe fa32 	bl	8000c88 <__aeabi_i2f>
 8002824:	4603      	mov	r3, r0
 8002826:	4a2a      	ldr	r2, [pc, #168]	; (80028d0 <updatePID+0x600>)
 8002828:	4611      	mov	r1, r2
 800282a:	4618      	mov	r0, r3
 800282c:	f7fe fa80 	bl	8000d30 <__aeabi_fmul>
 8002830:	4603      	mov	r3, r0
 8002832:	461a      	mov	r2, r3
 8002834:	4b1f      	ldr	r3, [pc, #124]	; (80028b4 <updatePID+0x5e4>)
 8002836:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002838:	4b1f      	ldr	r3, [pc, #124]	; (80028b8 <updatePID+0x5e8>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002840:	4618      	mov	r0, r3
 8002842:	f7fd fe25 	bl	8000490 <__aeabi_f2d>
 8002846:	a316      	add	r3, pc, #88	; (adr r3, 80028a0 <updatePID+0x5d0>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	f7fe f908 	bl	8000a60 <__aeabi_dcmpgt>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 810e 	beq.w	8002a74 <updatePID+0x7a4>
 8002858:	4b17      	ldr	r3, [pc, #92]	; (80028b8 <updatePID+0x5e8>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002860:	4a1b      	ldr	r2, [pc, #108]	; (80028d0 <updatePID+0x600>)
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fc01 	bl	800106c <__aeabi_fcmplt>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d100      	bne.n	8002872 <updatePID+0x5a2>
 8002870:	e100      	b.n	8002a74 <updatePID+0x7a4>
		{
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 8002872:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <updatePID+0x5e8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f000 fb68 	bl	8002f4c <sign>
 800287c:	4603      	mov	r3, r0
 800287e:	4618      	mov	r0, r3
 8002880:	f7fe fa02 	bl	8000c88 <__aeabi_i2f>
 8002884:	4603      	mov	r3, r0
 8002886:	4a12      	ldr	r2, [pc, #72]	; (80028d0 <updatePID+0x600>)
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f7fe fa50 	bl	8000d30 <__aeabi_fmul>
 8002890:	4603      	mov	r3, r0
 8002892:	461a      	mov	r2, r3
 8002894:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <updatePID+0x5e8>)
 8002896:	601a      	str	r2, [r3, #0]
		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 8002898:	e0ec      	b.n	8002a74 <updatePID+0x7a4>
 800289a:	bf00      	nop
 800289c:	f3af 8000 	nop.w
 80028a0:	47ae147b 	.word	0x47ae147b
 80028a4:	3f847ae1 	.word	0x3f847ae1
 80028a8:	200002f0 	.word	0x200002f0
 80028ac:	3eb33333 	.word	0x3eb33333
 80028b0:	20000310 	.word	0x20000310
 80028b4:	20000320 	.word	0x20000320
 80028b8:	20000324 	.word	0x20000324
 80028bc:	20000314 	.word	0x20000314
 80028c0:	2000031c 	.word	0x2000031c
 80028c4:	200002f4 	.word	0x200002f4
 80028c8:	42700000 	.word	0x42700000
 80028cc:	200002d4 	.word	0x200002d4
 80028d0:	3e99999a 	.word	0x3e99999a
		}
	}
	else	// If under PWM limits, normalize values
	{
		if (fabs(left_PWM_value) > 0.01 && fabs(left_PWM_value) < PWMMin)
 80028d4:	4b88      	ldr	r3, [pc, #544]	; (8002af8 <updatePID+0x828>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fd fdd7 	bl	8000490 <__aeabi_f2d>
 80028e2:	a383      	add	r3, pc, #524	; (adr r3, 8002af0 <updatePID+0x820>)
 80028e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e8:	f7fe f8ba 	bl	8000a60 <__aeabi_dcmpgt>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d058      	beq.n	80029a4 <updatePID+0x6d4>
 80028f2:	4b81      	ldr	r3, [pc, #516]	; (8002af8 <updatePID+0x828>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028fa:	4a80      	ldr	r2, [pc, #512]	; (8002afc <updatePID+0x82c>)
 80028fc:	4611      	mov	r1, r2
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe fbb4 	bl	800106c <__aeabi_fcmplt>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d04c      	beq.n	80029a4 <updatePID+0x6d4>
		{
			right_PWM_value = right_PWM_value - (sign(right_PWM_value) * (PWMMin - fabs(left_PWM_value)));
 800290a:	4b7d      	ldr	r3, [pc, #500]	; (8002b00 <updatePID+0x830>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f7fd fdbe 	bl	8000490 <__aeabi_f2d>
 8002914:	4604      	mov	r4, r0
 8002916:	460d      	mov	r5, r1
 8002918:	4b79      	ldr	r3, [pc, #484]	; (8002b00 <updatePID+0x830>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f000 fb15 	bl	8002f4c <sign>
 8002922:	4603      	mov	r3, r0
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fda1 	bl	800046c <__aeabi_i2d>
 800292a:	4680      	mov	r8, r0
 800292c:	4689      	mov	r9, r1
 800292e:	4b73      	ldr	r3, [pc, #460]	; (8002afc <updatePID+0x82c>)
 8002930:	4618      	mov	r0, r3
 8002932:	f7fd fdad 	bl	8000490 <__aeabi_f2d>
 8002936:	4682      	mov	sl, r0
 8002938:	468b      	mov	fp, r1
 800293a:	4b6f      	ldr	r3, [pc, #444]	; (8002af8 <updatePID+0x828>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002942:	4618      	mov	r0, r3
 8002944:	f7fd fda4 	bl	8000490 <__aeabi_f2d>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4650      	mov	r0, sl
 800294e:	4659      	mov	r1, fp
 8002950:	f7fd fc3e 	bl	80001d0 <__aeabi_dsub>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4640      	mov	r0, r8
 800295a:	4649      	mov	r1, r9
 800295c:	f7fd fdf0 	bl	8000540 <__aeabi_dmul>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4620      	mov	r0, r4
 8002966:	4629      	mov	r1, r5
 8002968:	f7fd fc32 	bl	80001d0 <__aeabi_dsub>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4610      	mov	r0, r2
 8002972:	4619      	mov	r1, r3
 8002974:	f7fe f87e 	bl	8000a74 <__aeabi_d2f>
 8002978:	4603      	mov	r3, r0
 800297a:	4a61      	ldr	r2, [pc, #388]	; (8002b00 <updatePID+0x830>)
 800297c:	6013      	str	r3, [r2, #0]
			left_PWM_value = sign(left_PWM_value) * PWMMin;
 800297e:	4b5e      	ldr	r3, [pc, #376]	; (8002af8 <updatePID+0x828>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fae2 	bl	8002f4c <sign>
 8002988:	4603      	mov	r3, r0
 800298a:	4618      	mov	r0, r3
 800298c:	f7fe f97c 	bl	8000c88 <__aeabi_i2f>
 8002990:	4603      	mov	r3, r0
 8002992:	4a5a      	ldr	r2, [pc, #360]	; (8002afc <updatePID+0x82c>)
 8002994:	4611      	mov	r1, r2
 8002996:	4618      	mov	r0, r3
 8002998:	f7fe f9ca 	bl	8000d30 <__aeabi_fmul>
 800299c:	4603      	mov	r3, r0
 800299e:	461a      	mov	r2, r3
 80029a0:	4b55      	ldr	r3, [pc, #340]	; (8002af8 <updatePID+0x828>)
 80029a2:	601a      	str	r2, [r3, #0]
		}

		if (fabs(right_PWM_value) > 0.01 && fabs(right_PWM_value) < PWMMin)
 80029a4:	4b56      	ldr	r3, [pc, #344]	; (8002b00 <updatePID+0x830>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fd fd6f 	bl	8000490 <__aeabi_f2d>
 80029b2:	a34f      	add	r3, pc, #316	; (adr r3, 8002af0 <updatePID+0x820>)
 80029b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b8:	f7fe f852 	bl	8000a60 <__aeabi_dcmpgt>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d058      	beq.n	8002a74 <updatePID+0x7a4>
 80029c2:	4b4f      	ldr	r3, [pc, #316]	; (8002b00 <updatePID+0x830>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029ca:	4a4c      	ldr	r2, [pc, #304]	; (8002afc <updatePID+0x82c>)
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe fb4c 	bl	800106c <__aeabi_fcmplt>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d04c      	beq.n	8002a74 <updatePID+0x7a4>
		{
			left_PWM_value = left_PWM_value - (sign(left_PWM_value) * (PWMMin - fabs(right_PWM_value)));
 80029da:	4b47      	ldr	r3, [pc, #284]	; (8002af8 <updatePID+0x828>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fd fd56 	bl	8000490 <__aeabi_f2d>
 80029e4:	4604      	mov	r4, r0
 80029e6:	460d      	mov	r5, r1
 80029e8:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <updatePID+0x828>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 faad 	bl	8002f4c <sign>
 80029f2:	4603      	mov	r3, r0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fd fd39 	bl	800046c <__aeabi_i2d>
 80029fa:	4680      	mov	r8, r0
 80029fc:	4689      	mov	r9, r1
 80029fe:	4b3f      	ldr	r3, [pc, #252]	; (8002afc <updatePID+0x82c>)
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7fd fd45 	bl	8000490 <__aeabi_f2d>
 8002a06:	4682      	mov	sl, r0
 8002a08:	468b      	mov	fp, r1
 8002a0a:	4b3d      	ldr	r3, [pc, #244]	; (8002b00 <updatePID+0x830>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fd fd3c 	bl	8000490 <__aeabi_f2d>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4650      	mov	r0, sl
 8002a1e:	4659      	mov	r1, fp
 8002a20:	f7fd fbd6 	bl	80001d0 <__aeabi_dsub>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4640      	mov	r0, r8
 8002a2a:	4649      	mov	r1, r9
 8002a2c:	f7fd fd88 	bl	8000540 <__aeabi_dmul>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4620      	mov	r0, r4
 8002a36:	4629      	mov	r1, r5
 8002a38:	f7fd fbca 	bl	80001d0 <__aeabi_dsub>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4610      	mov	r0, r2
 8002a42:	4619      	mov	r1, r3
 8002a44:	f7fe f816 	bl	8000a74 <__aeabi_d2f>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4a2b      	ldr	r2, [pc, #172]	; (8002af8 <updatePID+0x828>)
 8002a4c:	6013      	str	r3, [r2, #0]
			right_PWM_value = sign(right_PWM_value) * PWMMin;
 8002a4e:	4b2c      	ldr	r3, [pc, #176]	; (8002b00 <updatePID+0x830>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 fa7a 	bl	8002f4c <sign>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fe f914 	bl	8000c88 <__aeabi_i2f>
 8002a60:	4603      	mov	r3, r0
 8002a62:	4a26      	ldr	r2, [pc, #152]	; (8002afc <updatePID+0x82c>)
 8002a64:	4611      	mov	r1, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe f962 	bl	8000d30 <__aeabi_fmul>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b23      	ldr	r3, [pc, #140]	; (8002b00 <updatePID+0x830>)
 8002a72:	601a      	str	r2, [r3, #0]
		}
	}

	setMotorLPWM(left_PWM_value);
 8002a74:	4b20      	ldr	r3, [pc, #128]	; (8002af8 <updatePID+0x828>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fa79 	bl	8001f70 <setMotorLPWM>
	setMotorRPWM(right_PWM_value);
 8002a7e:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <updatePID+0x830>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fab0 	bl	8001fe8 <setMotorRPWM>

	if(angleError < 30 && angleError > -30 && distanceError < 30 && distanceError > -30)
 8002a88:	4b1e      	ldr	r3, [pc, #120]	; (8002b04 <updatePID+0x834>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	491e      	ldr	r1, [pc, #120]	; (8002b08 <updatePID+0x838>)
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe faec 	bl	800106c <__aeabi_fcmplt>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d020      	beq.n	8002adc <updatePID+0x80c>
 8002a9a:	4b1a      	ldr	r3, [pc, #104]	; (8002b04 <updatePID+0x834>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	491b      	ldr	r1, [pc, #108]	; (8002b0c <updatePID+0x83c>)
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe fb01 	bl	80010a8 <__aeabi_fcmpgt>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d017      	beq.n	8002adc <updatePID+0x80c>
 8002aac:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <updatePID+0x840>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4915      	ldr	r1, [pc, #84]	; (8002b08 <updatePID+0x838>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe fada 	bl	800106c <__aeabi_fcmplt>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00e      	beq.n	8002adc <updatePID+0x80c>
 8002abe:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <updatePID+0x840>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4912      	ldr	r1, [pc, #72]	; (8002b0c <updatePID+0x83c>)
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe faef 	bl	80010a8 <__aeabi_fcmpgt>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d005      	beq.n	8002adc <updatePID+0x80c>
		goal_reached_timer++;					// Increments goal reached timer when errors are within a certain threshold
 8002ad0:	4b10      	ldr	r3, [pc, #64]	; (8002b14 <updatePID+0x844>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	4a0f      	ldr	r2, [pc, #60]	; (8002b14 <updatePID+0x844>)
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e003      	b.n	8002ae4 <updatePID+0x814>

	else
		goal_reached_timer = 0;
 8002adc:	4b0d      	ldr	r3, [pc, #52]	; (8002b14 <updatePID+0x844>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]

}
 8002ae2:	bf00      	nop
 8002ae4:	bf00      	nop
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aee:	bf00      	nop
 8002af0:	47ae147b 	.word	0x47ae147b
 8002af4:	3f847ae1 	.word	0x3f847ae1
 8002af8:	20000320 	.word	0x20000320
 8002afc:	3e99999a 	.word	0x3e99999a
 8002b00:	20000324 	.word	0x20000324
 8002b04:	200002d4 	.word	0x200002d4
 8002b08:	41f00000 	.word	0x41f00000
 8002b0c:	c1f00000 	.word	0xc1f00000
 8002b10:	200002f4 	.word	0x200002f4
 8002b14:	20000328 	.word	0x20000328

08002b18 <PIDdone>:

int8_t PIDdone(){ // There is no bool type in C. True/False values are represented as 1 or 0.
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0

	if (goal_reached_timer >= 50)
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <PIDdone+0x20>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b31      	cmp	r3, #49	; 0x31
 8002b22:	dd06      	ble.n	8002b32 <PIDdone+0x1a>
	{
		resetPID();
 8002b24:	f7ff fb6a 	bl	80021fc <resetPID>
		setState(REST);
 8002b28:	2000      	movs	r0, #0
 8002b2a:	f7ff facd 	bl	80020c8 <setState>
		return 1;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <PIDdone+0x1c>
	}
	else
		return 0;
 8002b32:	2300      	movs	r3, #0

}
 8002b34:	4618      	mov	r0, r3
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20000328 	.word	0x20000328

08002b3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	4b0f      	ldr	r3, [pc, #60]	; (8002b84 <HAL_MspInit+0x48>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	4a0e      	ldr	r2, [pc, #56]	; (8002b84 <HAL_MspInit+0x48>)
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b50:	6453      	str	r3, [r2, #68]	; 0x44
 8002b52:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <HAL_MspInit+0x48>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5a:	607b      	str	r3, [r7, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
 8002b62:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <HAL_MspInit+0x48>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	4a07      	ldr	r2, [pc, #28]	; (8002b84 <HAL_MspInit+0x48>)
 8002b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b6e:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <HAL_MspInit+0x48>)
 8002b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr
 8002b84:	40023800 	.word	0x40023800

08002b88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08a      	sub	sp, #40	; 0x28
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b90:	f107 0314 	add.w	r3, r7, #20
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]
 8002b9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a3c      	ldr	r2, [pc, #240]	; (8002c98 <HAL_ADC_MspInit+0x110>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d171      	bne.n	8002c8e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	4a3a      	ldr	r2, [pc, #232]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bba:	4b38      	ldr	r3, [pc, #224]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc2:	613b      	str	r3, [r7, #16]
 8002bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	4b34      	ldr	r3, [pc, #208]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	4a33      	ldr	r2, [pc, #204]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bd0:	f043 0304 	orr.w	r3, r3, #4
 8002bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bd6:	4b31      	ldr	r3, [pc, #196]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	4b2d      	ldr	r3, [pc, #180]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	4a2c      	ldr	r2, [pc, #176]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b2a      	ldr	r3, [pc, #168]	; (8002c9c <HAL_ADC_MspInit+0x114>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	60bb      	str	r3, [r7, #8]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ForwardRightReceiver_Pin|RightReceiver_Pin;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c02:	2303      	movs	r3, #3
 8002c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4823      	ldr	r0, [pc, #140]	; (8002ca0 <HAL_ADC_MspInit+0x118>)
 8002c12:	f001 fb69 	bl	80042e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LeftReceiver_Pin|ForwardLeftReceiver_Pin;
 8002c16:	2360      	movs	r3, #96	; 0x60
 8002c18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	4619      	mov	r1, r3
 8002c28:	481e      	ldr	r0, [pc, #120]	; (8002ca4 <HAL_ADC_MspInit+0x11c>)
 8002c2a:	f001 fb5d 	bl	80042e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c30:	4a1e      	ldr	r2, [pc, #120]	; (8002cac <HAL_ADC_MspInit+0x124>)
 8002c32:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c40:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c46:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c4c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c4e:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c54:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c56:	4b14      	ldr	r3, [pc, #80]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c5c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c5e:	4b12      	ldr	r3, [pc, #72]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c60:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c64:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c66:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c72:	480d      	ldr	r0, [pc, #52]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c74:	f000 ff5c 	bl	8003b30 <HAL_DMA_Init>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002c7e:	f7ff f93f 	bl	8001f00 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a08      	ldr	r2, [pc, #32]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c86:	639a      	str	r2, [r3, #56]	; 0x38
 8002c88:	4a07      	ldr	r2, [pc, #28]	; (8002ca8 <HAL_ADC_MspInit+0x120>)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c8e:	bf00      	nop
 8002c90:	3728      	adds	r7, #40	; 0x28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40012000 	.word	0x40012000
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020800 	.word	0x40020800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	20000178 	.word	0x20000178
 8002cac:	40026410 	.word	0x40026410

08002cb0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a0a      	ldr	r2, [pc, #40]	; (8002ce8 <HAL_TIM_PWM_MspInit+0x38>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d10d      	bne.n	8002cde <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_TIM_PWM_MspInit+0x3c>)
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	4a08      	ldr	r2, [pc, #32]	; (8002cec <HAL_TIM_PWM_MspInit+0x3c>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cd2:	4b06      	ldr	r3, [pc, #24]	; (8002cec <HAL_TIM_PWM_MspInit+0x3c>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002cde:	bf00      	nop
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr
 8002ce8:	40010000 	.word	0x40010000
 8002cec:	40023800 	.word	0x40023800

08002cf0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08c      	sub	sp, #48	; 0x30
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	f107 031c 	add.w	r3, r7, #28
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	609a      	str	r2, [r3, #8]
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a32      	ldr	r2, [pc, #200]	; (8002dd8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d12c      	bne.n	8002d6c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
 8002d16:	4b31      	ldr	r3, [pc, #196]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	4a30      	ldr	r2, [pc, #192]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d1c:	f043 0302 	orr.w	r3, r3, #2
 8002d20:	6413      	str	r3, [r2, #64]	; 0x40
 8002d22:	4b2e      	ldr	r3, [pc, #184]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	61bb      	str	r3, [r7, #24]
 8002d2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	4b2a      	ldr	r3, [pc, #168]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	4a29      	ldr	r2, [pc, #164]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d38:	f043 0302 	orr.w	r3, r3, #2
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b27      	ldr	r3, [pc, #156]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 8002d4a:	2330      	movs	r3, #48	; 0x30
 8002d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d56:	2300      	movs	r3, #0
 8002d58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5e:	f107 031c 	add.w	r3, r7, #28
 8002d62:	4619      	mov	r1, r3
 8002d64:	481e      	ldr	r0, [pc, #120]	; (8002de0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d66:	f001 fabf 	bl	80042e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002d6a:	e030      	b.n	8002dce <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d12b      	bne.n	8002dce <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	4b18      	ldr	r3, [pc, #96]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7e:	4a17      	ldr	r2, [pc, #92]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	6453      	str	r3, [r2, #68]	; 0x44
 8002d86:	4b15      	ldr	r3, [pc, #84]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a10      	ldr	r2, [pc, #64]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d9c:	f043 0304 	orr.w	r3, r3, #4
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b0e      	ldr	r3, [pc, #56]	; (8002ddc <HAL_TIM_Encoder_MspInit+0xec>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0304 	and.w	r3, r3, #4
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8002dae:	23c0      	movs	r3, #192	; 0xc0
 8002db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db2:	2302      	movs	r3, #2
 8002db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dc2:	f107 031c 	add.w	r3, r7, #28
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4807      	ldr	r0, [pc, #28]	; (8002de8 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002dca:	f001 fa8d 	bl	80042e8 <HAL_GPIO_Init>
}
 8002dce:	bf00      	nop
 8002dd0:	3730      	adds	r7, #48	; 0x30
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40000400 	.word	0x40000400
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	40020400 	.word	0x40020400
 8002de4:	40010400 	.word	0x40010400
 8002de8:	40020800 	.word	0x40020800

08002dec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b088      	sub	sp, #32
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a12      	ldr	r2, [pc, #72]	; (8002e54 <HAL_TIM_MspPostInit+0x68>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d11e      	bne.n	8002e4c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <HAL_TIM_MspPostInit+0x6c>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a10      	ldr	r2, [pc, #64]	; (8002e58 <HAL_TIM_MspPostInit+0x6c>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <HAL_TIM_MspPostInit+0x6c>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	60bb      	str	r3, [r7, #8]
 8002e28:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LeftMotorCh1_Pin|LeftMotorCh2_Pin|RightMotorCh1_Pin|RightMotorCh2_Pin;
 8002e2a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002e2e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e30:	2302      	movs	r3, #2
 8002e32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	4619      	mov	r1, r3
 8002e46:	4805      	ldr	r0, [pc, #20]	; (8002e5c <HAL_TIM_MspPostInit+0x70>)
 8002e48:	f001 fa4e 	bl	80042e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e4c:	bf00      	nop
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40020000 	.word	0x40020000

08002e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e64:	e7fe      	b.n	8002e64 <NMI_Handler+0x4>

08002e66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e66:	b480      	push	{r7}
 8002e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e6a:	e7fe      	b.n	8002e6a <HardFault_Handler+0x4>

08002e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e70:	e7fe      	b.n	8002e70 <MemManage_Handler+0x4>

08002e72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e72:	b480      	push	{r7}
 8002e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e76:	e7fe      	b.n	8002e76 <BusFault_Handler+0x4>

08002e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e7c:	e7fe      	b.n	8002e7c <UsageFault_Handler+0x4>

08002e7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e82:	bf00      	nop
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr

08002e96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e96:	b480      	push	{r7}
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr

08002ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ea6:	f000 f8eb 	bl	8003080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  SysTickFunction();
 8002eaa:	f000 f813 	bl	8002ed4 <SysTickFunction>

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}
	...

08002eb4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002eb8:	4802      	ldr	r0, [pc, #8]	; (8002ec4 <DMA2_Stream0_IRQHandler+0x10>)
 8002eba:	f000 ffaf 	bl	8003e1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000178 	.word	0x20000178

08002ec8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr

08002ed4 <SysTickFunction>:

#include "main.h"
#include "pid.h"
#include "encoders.h"

void SysTickFunction(void) {
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */

	updatePID();
 8002eda:	f7ff f9f9 	bl	80022d0 <updatePID>
	 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
	 *
	 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
	 * turning. But that'll be approximately never in Micromouse :)
	 */
	if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 8002ede:	f7fe fb55 	bl	800158c <getRightEncoderCounts>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	f647 1318 	movw	r3, #31000	; 0x7918
 8002eea:	429a      	cmp	r2, r3
 8002eec:	dc15      	bgt.n	8002f1a <SysTickFunction+0x46>
 8002eee:	f7fe fb5b 	bl	80015a8 <getLeftEncoderCounts>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	f647 1318 	movw	r3, #31000	; 0x7918
 8002efa:	429a      	cmp	r2, r3
 8002efc:	dc0d      	bgt.n	8002f1a <SysTickFunction+0x46>
			|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 8002efe:	f7fe fb45 	bl	800158c <getRightEncoderCounts>
 8002f02:	4603      	mov	r3, r0
 8002f04:	461a      	mov	r2, r3
 8002f06:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <SysTickFunction+0x74>)
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	db06      	blt.n	8002f1a <SysTickFunction+0x46>
 8002f0c:	f7fe fb4c 	bl	80015a8 <getLeftEncoderCounts>
 8002f10:	4603      	mov	r3, r0
 8002f12:	461a      	mov	r2, r3
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <SysTickFunction+0x74>)
 8002f16:	429a      	cmp	r2, r3
 8002f18:	da11      	bge.n	8002f3e <SysTickFunction+0x6a>
		int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 8002f1a:	f7fe fb37 	bl	800158c <getRightEncoderCounts>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	b29c      	uxth	r4, r3
 8002f22:	f7fe fb41 	bl	80015a8 <getLeftEncoderCounts>
 8002f26:	4603      	mov	r3, r0
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	1ae3      	subs	r3, r4, r3
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	80fb      	strh	r3, [r7, #6]
		resetEncoders();
 8002f30:	f7fe fb48 	bl	80015c4 <resetEncoders>
		TIM2->CNT = (int16_t) difference;
 8002f34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f3c:	6253      	str	r3, [r2, #36]	; 0x24
	}
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd90      	pop	{r4, r7, pc}
 8002f46:	bf00      	nop
 8002f48:	ffff86e8 	.word	0xffff86e8

08002f4c <sign>:
		front_wall = 0;
	}
	return front_wall;
}

int16_t sign(float x) {
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8002f54:	f04f 0100 	mov.w	r1, #0
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe f8a5 	bl	80010a8 <__aeabi_fcmpgt>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <sign+0x1c>
	{
		return 1;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e00b      	b.n	8002f80 <sign+0x34>
	}
	else if (x < 0)
 8002f68:	f04f 0100 	mov.w	r1, #0
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7fe f87d 	bl	800106c <__aeabi_fcmplt>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <sign+0x32>
	{
		return -1;
 8002f78:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7c:	e000      	b.n	8002f80 <sign+0x34>
	}
	else
	{
		return 0;
 8002f7e:	2300      	movs	r3, #0
	}
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}

08002f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f8c:	480d      	ldr	r0, [pc, #52]	; (8002fc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f8e:	490e      	ldr	r1, [pc, #56]	; (8002fc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f90:	4a0e      	ldr	r2, [pc, #56]	; (8002fcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f94:	e002      	b.n	8002f9c <LoopCopyDataInit>

08002f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f9a:	3304      	adds	r3, #4

08002f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fa0:	d3f9      	bcc.n	8002f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fa2:	4a0b      	ldr	r2, [pc, #44]	; (8002fd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fa4:	4c0b      	ldr	r4, [pc, #44]	; (8002fd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fa8:	e001      	b.n	8002fae <LoopFillZerobss>

08002faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fac:	3204      	adds	r2, #4

08002fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fb0:	d3fb      	bcc.n	8002faa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fb2:	f7ff ff89 	bl	8002ec8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fb6:	f002 fda9 	bl	8005b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fba:	f7fe fc09 	bl	80017d0 <main>
  bx  lr    
 8002fbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002fc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fc8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002fcc:	08005ba4 	.word	0x08005ba4
  ldr r2, =_sbss
 8002fd0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002fd4:	20000330 	.word	0x20000330

08002fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fd8:	e7fe      	b.n	8002fd8 <ADC_IRQHandler>
	...

08002fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fe0:	4b0e      	ldr	r3, [pc, #56]	; (800301c <HAL_Init+0x40>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a0d      	ldr	r2, [pc, #52]	; (800301c <HAL_Init+0x40>)
 8002fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_Init+0x40>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <HAL_Init+0x40>)
 8002ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_Init+0x40>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a07      	ldr	r2, [pc, #28]	; (800301c <HAL_Init+0x40>)
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003004:	2003      	movs	r0, #3
 8003006:	f000 fd51 	bl	8003aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800300a:	200f      	movs	r0, #15
 800300c:	f000 f808 	bl	8003020 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003010:	f7ff fd94 	bl	8002b3c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40023c00 	.word	0x40023c00

08003020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003028:	4b12      	ldr	r3, [pc, #72]	; (8003074 <HAL_InitTick+0x54>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_InitTick+0x58>)
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	4619      	mov	r1, r3
 8003032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003036:	fbb3 f3f1 	udiv	r3, r3, r1
 800303a:	fbb2 f3f3 	udiv	r3, r2, r3
 800303e:	4618      	mov	r0, r3
 8003040:	f000 fd69 	bl	8003b16 <HAL_SYSTICK_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e00e      	b.n	800306c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b0f      	cmp	r3, #15
 8003052:	d80a      	bhi.n	800306a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003054:	2200      	movs	r2, #0
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	f04f 30ff 	mov.w	r0, #4294967295
 800305c:	f000 fd31 	bl	8003ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003060:	4a06      	ldr	r2, [pc, #24]	; (800307c <HAL_InitTick+0x5c>)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	e000      	b.n	800306c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
}
 800306c:	4618      	mov	r0, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	20000004 	.word	0x20000004
 8003078:	2000000c 	.word	0x2000000c
 800307c:	20000008 	.word	0x20000008

08003080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <HAL_IncTick+0x1c>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	461a      	mov	r2, r3
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_IncTick+0x20>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4413      	add	r3, r2
 8003090:	4a03      	ldr	r2, [pc, #12]	; (80030a0 <HAL_IncTick+0x20>)
 8003092:	6013      	str	r3, [r2, #0]
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr
 800309c:	2000000c 	.word	0x2000000c
 80030a0:	2000032c 	.word	0x2000032c

080030a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  return uwTick;
 80030a8:	4b02      	ldr	r3, [pc, #8]	; (80030b4 <HAL_GetTick+0x10>)
 80030aa:	681b      	ldr	r3, [r3, #0]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr
 80030b4:	2000032c 	.word	0x2000032c

080030b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e033      	b.n	8003136 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d109      	bne.n	80030ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff fd56 	bl	8002b88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f003 0310 	and.w	r3, r3, #16
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d118      	bne.n	8003128 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030fe:	f023 0302 	bic.w	r3, r3, #2
 8003102:	f043 0202 	orr.w	r2, r3, #2
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 fa7a 	bl	8003604 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	f023 0303 	bic.w	r3, r3, #3
 800311e:	f043 0201 	orr.w	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
 8003126:	e001      	b.n	800312c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003134:	7bfb      	ldrb	r3, [r7, #15]
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
	...

08003140 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003156:	2b01      	cmp	r3, #1
 8003158:	d101      	bne.n	800315e <HAL_ADC_Start_DMA+0x1e>
 800315a:	2302      	movs	r3, #2
 800315c:	e0bc      	b.n	80032d8 <HAL_ADC_Start_DMA+0x198>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b01      	cmp	r3, #1
 8003172:	d018      	beq.n	80031a6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0201 	orr.w	r2, r2, #1
 8003182:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003184:	4b56      	ldr	r3, [pc, #344]	; (80032e0 <HAL_ADC_Start_DMA+0x1a0>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a56      	ldr	r2, [pc, #344]	; (80032e4 <HAL_ADC_Start_DMA+0x1a4>)
 800318a:	fba2 2303 	umull	r2, r3, r2, r3
 800318e:	0c9a      	lsrs	r2, r3, #18
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8003198:	e002      	b.n	80031a0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	3b01      	subs	r3, #1
 800319e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f9      	bne.n	800319a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	f040 8084 	bne.w	80032be <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ba:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d007      	beq.n	80031e8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031f4:	d106      	bne.n	8003204 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	f023 0206 	bic.w	r2, r3, #6
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	645a      	str	r2, [r3, #68]	; 0x44
 8003202:	e002      	b.n	800320a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003216:	4a34      	ldr	r2, [pc, #208]	; (80032e8 <HAL_ADC_Start_DMA+0x1a8>)
 8003218:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800321e:	4a33      	ldr	r2, [pc, #204]	; (80032ec <HAL_ADC_Start_DMA+0x1ac>)
 8003220:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003226:	4a32      	ldr	r2, [pc, #200]	; (80032f0 <HAL_ADC_Start_DMA+0x1b0>)
 8003228:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003232:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003242:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689a      	ldr	r2, [r3, #8]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003252:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	334c      	adds	r3, #76	; 0x4c
 800325e:	4619      	mov	r1, r3
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f000 fd12 	bl	8003c8c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003268:	4b22      	ldr	r3, [pc, #136]	; (80032f4 <HAL_ADC_Start_DMA+0x1b4>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 031f 	and.w	r3, r3, #31
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10f      	bne.n	8003294 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d129      	bne.n	80032d6 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689a      	ldr	r2, [r3, #8]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	e020      	b.n	80032d6 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a17      	ldr	r2, [pc, #92]	; (80032f8 <HAL_ADC_Start_DMA+0x1b8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d11b      	bne.n	80032d6 <HAL_ADC_Start_DMA+0x196>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d114      	bne.n	80032d6 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	e00b      	b.n	80032d6 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f043 0210 	orr.w	r2, r3, #16
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ce:	f043 0201 	orr.w	r2, r3, #1
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	20000004 	.word	0x20000004
 80032e4:	431bde83 	.word	0x431bde83
 80032e8:	08003811 	.word	0x08003811
 80032ec:	080038cb 	.word	0x080038cb
 80032f0:	080038e7 	.word	0x080038e7
 80032f4:	40012300 	.word	0x40012300
 80032f8:	40012000 	.word	0x40012000

080032fc <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_ADC_Stop_DMA+0x1a>
 8003312:	2302      	movs	r3, #2
 8003314:	e03f      	b.n	8003396 <HAL_ADC_Stop_DMA+0x9a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0201 	bic.w	r2, r2, #1
 800332c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d127      	bne.n	800338c <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800334a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003350:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d118      	bne.n	800338c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	4618      	mov	r0, r3
 8003360:	f000 fcec 	bl	8003d3c <HAL_DMA_Abort>
 8003364:	4603      	mov	r3, r0
 8003366:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003376:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003380:	f023 0301 	bic.w	r3, r3, #1
 8003384:	f043 0201 	orr.w	r2, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003394:	7bfb      	ldrb	r3, [r7, #15]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bc80      	pop	{r7}
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_ADC_ConfigChannel+0x1c>
 80033dc:	2302      	movs	r3, #2
 80033de:	e103      	b.n	80035e8 <HAL_ADC_ConfigChannel+0x224>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b09      	cmp	r3, #9
 80033ee:	d925      	bls.n	800343c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68d9      	ldr	r1, [r3, #12]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	461a      	mov	r2, r3
 80033fe:	4613      	mov	r3, r2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4413      	add	r3, r2
 8003404:	3b1e      	subs	r3, #30
 8003406:	2207      	movs	r2, #7
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	43da      	mvns	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	400a      	ands	r2, r1
 8003414:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68d9      	ldr	r1, [r3, #12]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	b29b      	uxth	r3, r3
 8003426:	4618      	mov	r0, r3
 8003428:	4603      	mov	r3, r0
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	4403      	add	r3, r0
 800342e:	3b1e      	subs	r3, #30
 8003430:	409a      	lsls	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	60da      	str	r2, [r3, #12]
 800343a:	e022      	b.n	8003482 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	6919      	ldr	r1, [r3, #16]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	b29b      	uxth	r3, r3
 8003448:	461a      	mov	r2, r3
 800344a:	4613      	mov	r3, r2
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	4413      	add	r3, r2
 8003450:	2207      	movs	r2, #7
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	400a      	ands	r2, r1
 800345e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6919      	ldr	r1, [r3, #16]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	b29b      	uxth	r3, r3
 8003470:	4618      	mov	r0, r3
 8003472:	4603      	mov	r3, r0
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	4403      	add	r3, r0
 8003478:	409a      	lsls	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b06      	cmp	r3, #6
 8003488:	d824      	bhi.n	80034d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	3b05      	subs	r3, #5
 800349c:	221f      	movs	r2, #31
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43da      	mvns	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	400a      	ands	r2, r1
 80034aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	4618      	mov	r0, r3
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	4413      	add	r3, r2
 80034c4:	3b05      	subs	r3, #5
 80034c6:	fa00 f203 	lsl.w	r2, r0, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	635a      	str	r2, [r3, #52]	; 0x34
 80034d2:	e04c      	b.n	800356e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b0c      	cmp	r3, #12
 80034da:	d824      	bhi.n	8003526 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	4413      	add	r3, r2
 80034ec:	3b23      	subs	r3, #35	; 0x23
 80034ee:	221f      	movs	r2, #31
 80034f0:	fa02 f303 	lsl.w	r3, r2, r3
 80034f4:	43da      	mvns	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	400a      	ands	r2, r1
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	b29b      	uxth	r3, r3
 800350a:	4618      	mov	r0, r3
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	3b23      	subs	r3, #35	; 0x23
 8003518:	fa00 f203 	lsl.w	r2, r0, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	631a      	str	r2, [r3, #48]	; 0x30
 8003524:	e023      	b.n	800356e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	3b41      	subs	r3, #65	; 0x41
 8003538:	221f      	movs	r2, #31
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43da      	mvns	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	400a      	ands	r2, r1
 8003546:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	b29b      	uxth	r3, r3
 8003554:	4618      	mov	r0, r3
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4413      	add	r3, r2
 8003560:	3b41      	subs	r3, #65	; 0x41
 8003562:	fa00 f203 	lsl.w	r2, r0, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a20      	ldr	r2, [pc, #128]	; (80035f4 <HAL_ADC_ConfigChannel+0x230>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d109      	bne.n	800358c <HAL_ADC_ConfigChannel+0x1c8>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b12      	cmp	r3, #18
 800357e:	d105      	bne.n	800358c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003580:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_ADC_ConfigChannel+0x234>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4a1c      	ldr	r2, [pc, #112]	; (80035f8 <HAL_ADC_ConfigChannel+0x234>)
 8003586:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800358a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a18      	ldr	r2, [pc, #96]	; (80035f4 <HAL_ADC_ConfigChannel+0x230>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d123      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21a>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2b10      	cmp	r3, #16
 800359c:	d003      	beq.n	80035a6 <HAL_ADC_ConfigChannel+0x1e2>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b11      	cmp	r3, #17
 80035a4:	d11b      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80035a6:	4b14      	ldr	r3, [pc, #80]	; (80035f8 <HAL_ADC_ConfigChannel+0x234>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	4a13      	ldr	r2, [pc, #76]	; (80035f8 <HAL_ADC_ConfigChannel+0x234>)
 80035ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035b0:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2b10      	cmp	r3, #16
 80035b8:	d111      	bne.n	80035de <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035ba:	4b10      	ldr	r3, [pc, #64]	; (80035fc <HAL_ADC_ConfigChannel+0x238>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a10      	ldr	r2, [pc, #64]	; (8003600 <HAL_ADC_ConfigChannel+0x23c>)
 80035c0:	fba2 2303 	umull	r2, r3, r2, r3
 80035c4:	0c9a      	lsrs	r2, r3, #18
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80035d0:	e002      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f9      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	40012000 	.word	0x40012000
 80035f8:	40012300 	.word	0x40012300
 80035fc:	20000004 	.word	0x20000004
 8003600:	431bde83 	.word	0x431bde83

08003604 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800360c:	4b7e      	ldr	r3, [pc, #504]	; (8003808 <ADC_Init+0x204>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4a7d      	ldr	r2, [pc, #500]	; (8003808 <ADC_Init+0x204>)
 8003612:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003616:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003618:	4b7b      	ldr	r3, [pc, #492]	; (8003808 <ADC_Init+0x204>)
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4979      	ldr	r1, [pc, #484]	; (8003808 <ADC_Init+0x204>)
 8003622:	4313      	orrs	r3, r2
 8003624:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003634:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	021a      	lsls	r2, r3, #8
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003658:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800367a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6899      	ldr	r1, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003692:	4a5e      	ldr	r2, [pc, #376]	; (800380c <ADC_Init+0x208>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d022      	beq.n	80036de <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689a      	ldr	r2, [r3, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6899      	ldr	r1, [r3, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6899      	ldr	r1, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	e00f      	b.n	80036fe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0202 	bic.w	r2, r2, #2
 800370c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6899      	ldr	r1, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	7e1b      	ldrb	r3, [r3, #24]
 8003718:	005a      	lsls	r2, r3, #1
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d027      	beq.n	800377c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800373a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800374a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	3b01      	subs	r3, #1
 8003752:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003756:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	fa92 f2a2 	rbit	r2, r2
 800375e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	fab2 f282 	clz	r2, r2
 8003766:	b2d2      	uxtb	r2, r2
 8003768:	fa03 f102 	lsl.w	r1, r3, r2
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	e007      	b.n	800378c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800378a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800379a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	051a      	lsls	r2, r3, #20
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80037c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6899      	ldr	r1, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037ce:	025a      	lsls	r2, r3, #9
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6899      	ldr	r1, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	029a      	lsls	r2, r3, #10
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	609a      	str	r2, [r3, #8]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40012300 	.word	0x40012300
 800380c:	0f000001 	.word	0x0f000001

08003810 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003826:	2b00      	cmp	r3, #0
 8003828:	d13c      	bne.n	80038a4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d12b      	bne.n	800389c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003848:	2b00      	cmp	r3, #0
 800384a:	d127      	bne.n	800389c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003852:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003856:	2b00      	cmp	r3, #0
 8003858:	d006      	beq.n	8003868 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003864:	2b00      	cmp	r3, #0
 8003866:	d119      	bne.n	800389c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 0220 	bic.w	r2, r2, #32
 8003876:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003888:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d105      	bne.n	800389c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	f043 0201 	orr.w	r2, r3, #1
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7fd ff87 	bl	80017b0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80038a2:	e00e      	b.n	80038c2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7ff fd7d 	bl	80033b0 <HAL_ADC_ErrorCallback>
}
 80038b6:	e004      	b.n	80038c2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	4798      	blx	r3
}
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7ff fd60 	bl	800339e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2240      	movs	r2, #64	; 0x40
 80038f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fe:	f043 0204 	orr.w	r2, r3, #4
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f7ff fd52 	bl	80033b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800390c:	bf00      	nop
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <__NVIC_SetPriorityGrouping+0x44>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003930:	4013      	ands	r3, r2
 8003932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800393c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003946:	4a04      	ldr	r2, [pc, #16]	; (8003958 <__NVIC_SetPriorityGrouping+0x44>)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	60d3      	str	r3, [r2, #12]
}
 800394c:	bf00      	nop
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	e000ed00 	.word	0xe000ed00

0800395c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003960:	4b04      	ldr	r3, [pc, #16]	; (8003974 <__NVIC_GetPriorityGrouping+0x18>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	0a1b      	lsrs	r3, r3, #8
 8003966:	f003 0307 	and.w	r3, r3, #7
}
 800396a:	4618      	mov	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	e000ed00 	.word	0xe000ed00

08003978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003986:	2b00      	cmp	r3, #0
 8003988:	db0b      	blt.n	80039a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800398a:	79fb      	ldrb	r3, [r7, #7]
 800398c:	f003 021f 	and.w	r2, r3, #31
 8003990:	4906      	ldr	r1, [pc, #24]	; (80039ac <__NVIC_EnableIRQ+0x34>)
 8003992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	2001      	movs	r0, #1
 800399a:	fa00 f202 	lsl.w	r2, r0, r2
 800399e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr
 80039ac:	e000e100 	.word	0xe000e100

080039b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	6039      	str	r1, [r7, #0]
 80039ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	db0a      	blt.n	80039da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	b2da      	uxtb	r2, r3
 80039c8:	490c      	ldr	r1, [pc, #48]	; (80039fc <__NVIC_SetPriority+0x4c>)
 80039ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ce:	0112      	lsls	r2, r2, #4
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	440b      	add	r3, r1
 80039d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039d8:	e00a      	b.n	80039f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	4908      	ldr	r1, [pc, #32]	; (8003a00 <__NVIC_SetPriority+0x50>)
 80039e0:	79fb      	ldrb	r3, [r7, #7]
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	3b04      	subs	r3, #4
 80039e8:	0112      	lsls	r2, r2, #4
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	440b      	add	r3, r1
 80039ee:	761a      	strb	r2, [r3, #24]
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bc80      	pop	{r7}
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	e000e100 	.word	0xe000e100
 8003a00:	e000ed00 	.word	0xe000ed00

08003a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b089      	sub	sp, #36	; 0x24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	f1c3 0307 	rsb	r3, r3, #7
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	bf28      	it	cs
 8003a22:	2304      	movcs	r3, #4
 8003a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	3304      	adds	r3, #4
 8003a2a:	2b06      	cmp	r3, #6
 8003a2c:	d902      	bls.n	8003a34 <NVIC_EncodePriority+0x30>
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	3b03      	subs	r3, #3
 8003a32:	e000      	b.n	8003a36 <NVIC_EncodePriority+0x32>
 8003a34:	2300      	movs	r3, #0
 8003a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a38:	f04f 32ff 	mov.w	r2, #4294967295
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	43da      	mvns	r2, r3
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	401a      	ands	r2, r3
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	fa01 f303 	lsl.w	r3, r1, r3
 8003a56:	43d9      	mvns	r1, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a5c:	4313      	orrs	r3, r2
         );
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3724      	adds	r7, #36	; 0x24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3b01      	subs	r3, #1
 8003a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a78:	d301      	bcc.n	8003a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e00f      	b.n	8003a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a7e:	4a0a      	ldr	r2, [pc, #40]	; (8003aa8 <SysTick_Config+0x40>)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a86:	210f      	movs	r1, #15
 8003a88:	f04f 30ff 	mov.w	r0, #4294967295
 8003a8c:	f7ff ff90 	bl	80039b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a90:	4b05      	ldr	r3, [pc, #20]	; (8003aa8 <SysTick_Config+0x40>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a96:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <SysTick_Config+0x40>)
 8003a98:	2207      	movs	r2, #7
 8003a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	e000e010 	.word	0xe000e010

08003aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff ff2d 	bl	8003914 <__NVIC_SetPriorityGrouping>
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b086      	sub	sp, #24
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	4603      	mov	r3, r0
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	607a      	str	r2, [r7, #4]
 8003ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ad4:	f7ff ff42 	bl	800395c <__NVIC_GetPriorityGrouping>
 8003ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	68b9      	ldr	r1, [r7, #8]
 8003ade:	6978      	ldr	r0, [r7, #20]
 8003ae0:	f7ff ff90 	bl	8003a04 <NVIC_EncodePriority>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aea:	4611      	mov	r1, r2
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff ff5f 	bl	80039b0 <__NVIC_SetPriority>
}
 8003af2:	bf00      	nop
 8003af4:	3718      	adds	r7, #24
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	4603      	mov	r3, r0
 8003b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7ff ff35 	bl	8003978 <__NVIC_EnableIRQ>
}
 8003b0e:	bf00      	nop
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b082      	sub	sp, #8
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7ff ffa2 	bl	8003a68 <SysTick_Config>
 8003b24:	4603      	mov	r3, r0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
	...

08003b30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b086      	sub	sp, #24
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b3c:	f7ff fab2 	bl	80030a4 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e099      	b.n	8003c80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2202      	movs	r2, #2
 8003b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0201 	bic.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6c:	e00f      	b.n	8003b8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b6e:	f7ff fa99 	bl	80030a4 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d908      	bls.n	8003b8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2203      	movs	r2, #3
 8003b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e078      	b.n	8003c80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1e8      	bne.n	8003b6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4b38      	ldr	r3, [pc, #224]	; (8003c88 <HAL_DMA_Init+0x158>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d107      	bne.n	8003bf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f023 0307 	bic.w	r3, r3, #7
 8003c0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d117      	bne.n	8003c52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00e      	beq.n	8003c52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fadd 	bl	80041f4 <DMA_CheckFifoParam>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d008      	beq.n	8003c52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2240      	movs	r2, #64	; 0x40
 8003c44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e016      	b.n	8003c80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 fa96 	bl	800418c <DMA_CalcBaseAndBitshift>
 8003c60:	4603      	mov	r3, r0
 8003c62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c68:	223f      	movs	r2, #63	; 0x3f
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	f010803f 	.word	0xf010803f

08003c8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	607a      	str	r2, [r7, #4]
 8003c98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d101      	bne.n	8003cb2 <HAL_DMA_Start_IT+0x26>
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e040      	b.n	8003d34 <HAL_DMA_Start_IT+0xa8>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d12f      	bne.n	8003d26 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 fa28 	bl	8004130 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	223f      	movs	r2, #63	; 0x3f
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0216 	orr.w	r2, r2, #22
 8003cfa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d007      	beq.n	8003d14 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0208 	orr.w	r2, r2, #8
 8003d12:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0201 	orr.w	r2, r2, #1
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e005      	b.n	8003d32 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3718      	adds	r7, #24
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d48:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d4a:	f7ff f9ab 	bl	80030a4 <HAL_GetTick>
 8003d4e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d008      	beq.n	8003d6e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2280      	movs	r2, #128	; 0x80
 8003d60:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e052      	b.n	8003e14 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0216 	bic.w	r2, r2, #22
 8003d7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695a      	ldr	r2, [r3, #20]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d103      	bne.n	8003d9e <HAL_DMA_Abort+0x62>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d007      	beq.n	8003dae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0208 	bic.w	r2, r2, #8
 8003dac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0201 	bic.w	r2, r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dbe:	e013      	b.n	8003de8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dc0:	f7ff f970 	bl	80030a4 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b05      	cmp	r3, #5
 8003dcc:	d90c      	bls.n	8003de8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e015      	b.n	8003e14 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d1e4      	bne.n	8003dc0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfa:	223f      	movs	r2, #63	; 0x3f
 8003dfc:	409a      	lsls	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e28:	4b8e      	ldr	r3, [pc, #568]	; (8004064 <HAL_DMA_IRQHandler+0x248>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a8e      	ldr	r2, [pc, #568]	; (8004068 <HAL_DMA_IRQHandler+0x24c>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	0a9b      	lsrs	r3, r3, #10
 8003e34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e46:	2208      	movs	r2, #8
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d01a      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0204 	bic.w	r2, r2, #4
 8003e6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e74:	2208      	movs	r2, #8
 8003e76:	409a      	lsls	r2, r3
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e80:	f043 0201 	orr.w	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d012      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00b      	beq.n	8003ebe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eaa:	2201      	movs	r2, #1
 8003eac:	409a      	lsls	r2, r3
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb6:	f043 0202 	orr.w	r2, r3, #2
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d012      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00b      	beq.n	8003ef4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee0:	2204      	movs	r2, #4
 8003ee2:	409a      	lsls	r2, r3
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eec:	f043 0204 	orr.w	r2, r3, #4
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef8:	2210      	movs	r2, #16
 8003efa:	409a      	lsls	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d043      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0308 	and.w	r3, r3, #8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d03c      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f16:	2210      	movs	r2, #16
 8003f18:	409a      	lsls	r2, r3
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d018      	beq.n	8003f5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d108      	bne.n	8003f4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d024      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	4798      	blx	r3
 8003f4a:	e01f      	b.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d01b      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	4798      	blx	r3
 8003f5c:	e016      	b.n	8003f8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d107      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0208 	bic.w	r2, r2, #8
 8003f7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f90:	2220      	movs	r2, #32
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 808f 	beq.w	80040bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0310 	and.w	r3, r3, #16
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8087 	beq.w	80040bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b05      	cmp	r3, #5
 8003fc4:	d136      	bne.n	8004034 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0216 	bic.w	r2, r2, #22
 8003fd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <HAL_DMA_IRQHandler+0x1da>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0208 	bic.w	r2, r2, #8
 8004004:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400a:	223f      	movs	r2, #63	; 0x3f
 800400c:	409a      	lsls	r2, r3
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004026:	2b00      	cmp	r3, #0
 8004028:	d07e      	beq.n	8004128 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	4798      	blx	r3
        }
        return;
 8004032:	e079      	b.n	8004128 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d01d      	beq.n	800407e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10d      	bne.n	800406c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004054:	2b00      	cmp	r3, #0
 8004056:	d031      	beq.n	80040bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
 8004060:	e02c      	b.n	80040bc <HAL_DMA_IRQHandler+0x2a0>
 8004062:	bf00      	nop
 8004064:	20000004 	.word	0x20000004
 8004068:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d023      	beq.n	80040bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	4798      	blx	r3
 800407c:	e01e      	b.n	80040bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10f      	bne.n	80040ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0210 	bic.w	r2, r2, #16
 800409a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d032      	beq.n	800412a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d022      	beq.n	8004116 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2205      	movs	r2, #5
 80040d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0201 	bic.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	3301      	adds	r3, #1
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d307      	bcc.n	8004104 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f2      	bne.n	80040e8 <HAL_DMA_IRQHandler+0x2cc>
 8004102:	e000      	b.n	8004106 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004104:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411a:	2b00      	cmp	r3, #0
 800411c:	d005      	beq.n	800412a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	4798      	blx	r3
 8004126:	e000      	b.n	800412a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004128:	bf00      	nop
    }
  }
}
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
 800413c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800414c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	d108      	bne.n	8004170 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800416e:	e007      	b.n	8004180 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	60da      	str	r2, [r3, #12]
}
 8004180:	bf00      	nop
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr
	...

0800418c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	3b10      	subs	r3, #16
 800419c:	4a13      	ldr	r2, [pc, #76]	; (80041ec <DMA_CalcBaseAndBitshift+0x60>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	091b      	lsrs	r3, r3, #4
 80041a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041a6:	4a12      	ldr	r2, [pc, #72]	; (80041f0 <DMA_CalcBaseAndBitshift+0x64>)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2b03      	cmp	r3, #3
 80041b8:	d909      	bls.n	80041ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041c2:	f023 0303 	bic.w	r3, r3, #3
 80041c6:	1d1a      	adds	r2, r3, #4
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	659a      	str	r2, [r3, #88]	; 0x58
 80041cc:	e007      	b.n	80041de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041d6:	f023 0303 	bic.w	r3, r3, #3
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr
 80041ec:	aaaaaaab 	.word	0xaaaaaaab
 80041f0:	08005b8c 	.word	0x08005b8c

080041f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004204:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d11f      	bne.n	800424e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b03      	cmp	r3, #3
 8004212:	d856      	bhi.n	80042c2 <DMA_CheckFifoParam+0xce>
 8004214:	a201      	add	r2, pc, #4	; (adr r2, 800421c <DMA_CheckFifoParam+0x28>)
 8004216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421a:	bf00      	nop
 800421c:	0800422d 	.word	0x0800422d
 8004220:	0800423f 	.word	0x0800423f
 8004224:	0800422d 	.word	0x0800422d
 8004228:	080042c3 	.word	0x080042c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004230:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d046      	beq.n	80042c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800423c:	e043      	b.n	80042c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004246:	d140      	bne.n	80042ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800424c:	e03d      	b.n	80042ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004256:	d121      	bne.n	800429c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	2b03      	cmp	r3, #3
 800425c:	d837      	bhi.n	80042ce <DMA_CheckFifoParam+0xda>
 800425e:	a201      	add	r2, pc, #4	; (adr r2, 8004264 <DMA_CheckFifoParam+0x70>)
 8004260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004264:	08004275 	.word	0x08004275
 8004268:	0800427b 	.word	0x0800427b
 800426c:	08004275 	.word	0x08004275
 8004270:	0800428d 	.word	0x0800428d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      break;
 8004278:	e030      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d025      	beq.n	80042d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428a:	e022      	b.n	80042d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004290:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004294:	d11f      	bne.n	80042d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800429a:	e01c      	b.n	80042d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d903      	bls.n	80042aa <DMA_CheckFifoParam+0xb6>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b03      	cmp	r3, #3
 80042a6:	d003      	beq.n	80042b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042a8:	e018      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	73fb      	strb	r3, [r7, #15]
      break;
 80042ae:	e015      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00e      	beq.n	80042da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
      break;
 80042c0:	e00b      	b.n	80042da <DMA_CheckFifoParam+0xe6>
      break;
 80042c2:	bf00      	nop
 80042c4:	e00a      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042c6:	bf00      	nop
 80042c8:	e008      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042ca:	bf00      	nop
 80042cc:	e006      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042ce:	bf00      	nop
 80042d0:	e004      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042d2:	bf00      	nop
 80042d4:	e002      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;   
 80042d6:	bf00      	nop
 80042d8:	e000      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042da:	bf00      	nop
    }
  } 
  
  return status; 
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042f2:	2300      	movs	r3, #0
 80042f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042f6:	e16f      	b.n	80045d8 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	2101      	movs	r1, #1
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	fa01 f303 	lsl.w	r3, r1, r3
 8004304:	4013      	ands	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	f000 8161 	beq.w	80045d2 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	2b01      	cmp	r3, #1
 800431a:	d005      	beq.n	8004328 <HAL_GPIO_Init+0x40>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f003 0303 	and.w	r3, r3, #3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d130      	bne.n	800438a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	2203      	movs	r2, #3
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4013      	ands	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800435e:	2201      	movs	r2, #1
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	fa02 f303 	lsl.w	r3, r2, r3
 8004366:	43db      	mvns	r3, r3
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4013      	ands	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	091b      	lsrs	r3, r3, #4
 8004374:	f003 0201 	and.w	r2, r3, #1
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	4313      	orrs	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f003 0303 	and.w	r3, r3, #3
 8004392:	2b03      	cmp	r3, #3
 8004394:	d017      	beq.n	80043c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	2203      	movs	r2, #3
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	43db      	mvns	r3, r3
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4013      	ands	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d123      	bne.n	800441a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	08da      	lsrs	r2, r3, #3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3208      	adds	r2, #8
 80043da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	220f      	movs	r2, #15
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	43db      	mvns	r3, r3
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	4013      	ands	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	691a      	ldr	r2, [r3, #16]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	08da      	lsrs	r2, r3, #3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3208      	adds	r2, #8
 8004414:	6939      	ldr	r1, [r7, #16]
 8004416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	2203      	movs	r2, #3
 8004426:	fa02 f303 	lsl.w	r3, r2, r3
 800442a:	43db      	mvns	r3, r3
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4013      	ands	r3, r2
 8004430:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f003 0203 	and.w	r2, r3, #3
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004456:	2b00      	cmp	r3, #0
 8004458:	f000 80bb 	beq.w	80045d2 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445c:	2300      	movs	r3, #0
 800445e:	60bb      	str	r3, [r7, #8]
 8004460:	4b64      	ldr	r3, [pc, #400]	; (80045f4 <HAL_GPIO_Init+0x30c>)
 8004462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004464:	4a63      	ldr	r2, [pc, #396]	; (80045f4 <HAL_GPIO_Init+0x30c>)
 8004466:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800446a:	6453      	str	r3, [r2, #68]	; 0x44
 800446c:	4b61      	ldr	r3, [pc, #388]	; (80045f4 <HAL_GPIO_Init+0x30c>)
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004478:	4a5f      	ldr	r2, [pc, #380]	; (80045f8 <HAL_GPIO_Init+0x310>)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	089b      	lsrs	r3, r3, #2
 800447e:	3302      	adds	r3, #2
 8004480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	220f      	movs	r2, #15
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a57      	ldr	r2, [pc, #348]	; (80045fc <HAL_GPIO_Init+0x314>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d031      	beq.n	8004508 <HAL_GPIO_Init+0x220>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a56      	ldr	r2, [pc, #344]	; (8004600 <HAL_GPIO_Init+0x318>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d02b      	beq.n	8004504 <HAL_GPIO_Init+0x21c>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a55      	ldr	r2, [pc, #340]	; (8004604 <HAL_GPIO_Init+0x31c>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d025      	beq.n	8004500 <HAL_GPIO_Init+0x218>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a54      	ldr	r2, [pc, #336]	; (8004608 <HAL_GPIO_Init+0x320>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d01f      	beq.n	80044fc <HAL_GPIO_Init+0x214>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a53      	ldr	r2, [pc, #332]	; (800460c <HAL_GPIO_Init+0x324>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d019      	beq.n	80044f8 <HAL_GPIO_Init+0x210>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a52      	ldr	r2, [pc, #328]	; (8004610 <HAL_GPIO_Init+0x328>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d013      	beq.n	80044f4 <HAL_GPIO_Init+0x20c>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a51      	ldr	r2, [pc, #324]	; (8004614 <HAL_GPIO_Init+0x32c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d00d      	beq.n	80044f0 <HAL_GPIO_Init+0x208>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a50      	ldr	r2, [pc, #320]	; (8004618 <HAL_GPIO_Init+0x330>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d007      	beq.n	80044ec <HAL_GPIO_Init+0x204>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a4f      	ldr	r2, [pc, #316]	; (800461c <HAL_GPIO_Init+0x334>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d101      	bne.n	80044e8 <HAL_GPIO_Init+0x200>
 80044e4:	2308      	movs	r3, #8
 80044e6:	e010      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044e8:	2309      	movs	r3, #9
 80044ea:	e00e      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044ec:	2307      	movs	r3, #7
 80044ee:	e00c      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044f0:	2306      	movs	r3, #6
 80044f2:	e00a      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044f4:	2305      	movs	r3, #5
 80044f6:	e008      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044f8:	2304      	movs	r3, #4
 80044fa:	e006      	b.n	800450a <HAL_GPIO_Init+0x222>
 80044fc:	2303      	movs	r3, #3
 80044fe:	e004      	b.n	800450a <HAL_GPIO_Init+0x222>
 8004500:	2302      	movs	r3, #2
 8004502:	e002      	b.n	800450a <HAL_GPIO_Init+0x222>
 8004504:	2301      	movs	r3, #1
 8004506:	e000      	b.n	800450a <HAL_GPIO_Init+0x222>
 8004508:	2300      	movs	r3, #0
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	f002 0203 	and.w	r2, r2, #3
 8004510:	0092      	lsls	r2, r2, #2
 8004512:	4093      	lsls	r3, r2
 8004514:	461a      	mov	r2, r3
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800451c:	4936      	ldr	r1, [pc, #216]	; (80045f8 <HAL_GPIO_Init+0x310>)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	089b      	lsrs	r3, r3, #2
 8004522:	3302      	adds	r3, #2
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800452a:	4b3d      	ldr	r3, [pc, #244]	; (8004620 <HAL_GPIO_Init+0x338>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	43db      	mvns	r3, r3
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4013      	ands	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4313      	orrs	r3, r2
 800454c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800454e:	4a34      	ldr	r2, [pc, #208]	; (8004620 <HAL_GPIO_Init+0x338>)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004554:	4b32      	ldr	r3, [pc, #200]	; (8004620 <HAL_GPIO_Init+0x338>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	43db      	mvns	r3, r3
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4013      	ands	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	4313      	orrs	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004578:	4a29      	ldr	r2, [pc, #164]	; (8004620 <HAL_GPIO_Init+0x338>)
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800457e:	4b28      	ldr	r3, [pc, #160]	; (8004620 <HAL_GPIO_Init+0x338>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	43db      	mvns	r3, r3
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4013      	ands	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4313      	orrs	r3, r2
 80045a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80045a2:	4a1f      	ldr	r2, [pc, #124]	; (8004620 <HAL_GPIO_Init+0x338>)
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045a8:	4b1d      	ldr	r3, [pc, #116]	; (8004620 <HAL_GPIO_Init+0x338>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	43db      	mvns	r3, r3
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	4013      	ands	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d003      	beq.n	80045cc <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045cc:	4a14      	ldr	r2, [pc, #80]	; (8004620 <HAL_GPIO_Init+0x338>)
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	3301      	adds	r3, #1
 80045d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	fa22 f303 	lsr.w	r3, r2, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f47f ae88 	bne.w	80042f8 <HAL_GPIO_Init+0x10>
  }
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr
 80045f4:	40023800 	.word	0x40023800
 80045f8:	40013800 	.word	0x40013800
 80045fc:	40020000 	.word	0x40020000
 8004600:	40020400 	.word	0x40020400
 8004604:	40020800 	.word	0x40020800
 8004608:	40020c00 	.word	0x40020c00
 800460c:	40021000 	.word	0x40021000
 8004610:	40021400 	.word	0x40021400
 8004614:	40021800 	.word	0x40021800
 8004618:	40021c00 	.word	0x40021c00
 800461c:	40022000 	.word	0x40022000
 8004620:	40013c00 	.word	0x40013c00

08004624 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	887b      	ldrh	r3, [r7, #2]
 8004636:	4013      	ands	r3, r2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800463c:	2301      	movs	r3, #1
 800463e:	73fb      	strb	r3, [r7, #15]
 8004640:	e001      	b.n	8004646 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004642:	2300      	movs	r3, #0
 8004644:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004646:	7bfb      	ldrb	r3, [r7, #15]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	460b      	mov	r3, r1
 800465c:	807b      	strh	r3, [r7, #2]
 800465e:	4613      	mov	r3, r2
 8004660:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004662:	787b      	ldrb	r3, [r7, #1]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004668:	887a      	ldrh	r2, [r7, #2]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800466e:	e003      	b.n	8004678 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004670:	887b      	ldrh	r3, [r7, #2]
 8004672:	041a      	lsls	r2, r3, #16
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	619a      	str	r2, [r3, #24]
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr
	...

08004684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b08a      	sub	sp, #40	; 0x28
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d101      	bne.n	8004696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e236      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d050      	beq.n	8004744 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046a2:	4b9e      	ldr	r3, [pc, #632]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 030c 	and.w	r3, r3, #12
 80046aa:	2b04      	cmp	r3, #4
 80046ac:	d00c      	beq.n	80046c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ae:	4b9b      	ldr	r3, [pc, #620]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046b6:	2b08      	cmp	r3, #8
 80046b8:	d112      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ba:	4b98      	ldr	r3, [pc, #608]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046c6:	d10b      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c8:	4b94      	ldr	r3, [pc, #592]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d036      	beq.n	8004742 <HAL_RCC_OscConfig+0xbe>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d132      	bne.n	8004742 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e211      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	4b8e      	ldr	r3, [pc, #568]	; (8004920 <HAL_RCC_OscConfig+0x29c>)
 80046e6:	b2d2      	uxtb	r2, r2
 80046e8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d013      	beq.n	800471a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f2:	f7fe fcd7 	bl	80030a4 <HAL_GetTick>
 80046f6:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046fa:	f7fe fcd3 	bl	80030a4 <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b64      	cmp	r3, #100	; 0x64
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e1fb      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800470c:	4b83      	ldr	r3, [pc, #524]	; (800491c <HAL_RCC_OscConfig+0x298>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x76>
 8004718:	e014      	b.n	8004744 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800471a:	f7fe fcc3 	bl	80030a4 <HAL_GetTick>
 800471e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004722:	f7fe fcbf 	bl	80030a4 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b64      	cmp	r3, #100	; 0x64
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e1e7      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004734:	4b79      	ldr	r3, [pc, #484]	; (800491c <HAL_RCC_OscConfig+0x298>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1f0      	bne.n	8004722 <HAL_RCC_OscConfig+0x9e>
 8004740:	e000      	b.n	8004744 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004742:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d077      	beq.n	8004840 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004750:	4b72      	ldr	r3, [pc, #456]	; (800491c <HAL_RCC_OscConfig+0x298>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 030c 	and.w	r3, r3, #12
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00b      	beq.n	8004774 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800475c:	4b6f      	ldr	r3, [pc, #444]	; (800491c <HAL_RCC_OscConfig+0x298>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004764:	2b08      	cmp	r3, #8
 8004766:	d126      	bne.n	80047b6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004768:	4b6c      	ldr	r3, [pc, #432]	; (800491c <HAL_RCC_OscConfig+0x298>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d120      	bne.n	80047b6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004774:	4b69      	ldr	r3, [pc, #420]	; (800491c <HAL_RCC_OscConfig+0x298>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d005      	beq.n	800478c <HAL_RCC_OscConfig+0x108>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d001      	beq.n	800478c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e1bb      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800478c:	4b63      	ldr	r3, [pc, #396]	; (800491c <HAL_RCC_OscConfig+0x298>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	21f8      	movs	r1, #248	; 0xf8
 800479a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479c:	69b9      	ldr	r1, [r7, #24]
 800479e:	fa91 f1a1 	rbit	r1, r1
 80047a2:	6179      	str	r1, [r7, #20]
  return result;
 80047a4:	6979      	ldr	r1, [r7, #20]
 80047a6:	fab1 f181 	clz	r1, r1
 80047aa:	b2c9      	uxtb	r1, r1
 80047ac:	408b      	lsls	r3, r1
 80047ae:	495b      	ldr	r1, [pc, #364]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047b4:	e044      	b.n	8004840 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d02a      	beq.n	8004814 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047be:	4b59      	ldr	r3, [pc, #356]	; (8004924 <HAL_RCC_OscConfig+0x2a0>)
 80047c0:	2201      	movs	r2, #1
 80047c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c4:	f7fe fc6e 	bl	80030a4 <HAL_GetTick>
 80047c8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047cc:	f7fe fc6a 	bl	80030a4 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e192      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047de:	4b4f      	ldr	r3, [pc, #316]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f0      	beq.n	80047cc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ea:	4b4c      	ldr	r3, [pc, #304]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	21f8      	movs	r1, #248	; 0xf8
 80047f8:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	6939      	ldr	r1, [r7, #16]
 80047fc:	fa91 f1a1 	rbit	r1, r1
 8004800:	60f9      	str	r1, [r7, #12]
  return result;
 8004802:	68f9      	ldr	r1, [r7, #12]
 8004804:	fab1 f181 	clz	r1, r1
 8004808:	b2c9      	uxtb	r1, r1
 800480a:	408b      	lsls	r3, r1
 800480c:	4943      	ldr	r1, [pc, #268]	; (800491c <HAL_RCC_OscConfig+0x298>)
 800480e:	4313      	orrs	r3, r2
 8004810:	600b      	str	r3, [r1, #0]
 8004812:	e015      	b.n	8004840 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004814:	4b43      	ldr	r3, [pc, #268]	; (8004924 <HAL_RCC_OscConfig+0x2a0>)
 8004816:	2200      	movs	r2, #0
 8004818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800481a:	f7fe fc43 	bl	80030a4 <HAL_GetTick>
 800481e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004820:	e008      	b.n	8004834 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004822:	f7fe fc3f 	bl	80030a4 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	6a3b      	ldr	r3, [r7, #32]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d901      	bls.n	8004834 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	e167      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004834:	4b39      	ldr	r3, [pc, #228]	; (800491c <HAL_RCC_OscConfig+0x298>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1f0      	bne.n	8004822 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0308 	and.w	r3, r3, #8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d030      	beq.n	80048ae <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d016      	beq.n	8004882 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004854:	4b34      	ldr	r3, [pc, #208]	; (8004928 <HAL_RCC_OscConfig+0x2a4>)
 8004856:	2201      	movs	r2, #1
 8004858:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800485a:	f7fe fc23 	bl	80030a4 <HAL_GetTick>
 800485e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004862:	f7fe fc1f 	bl	80030a4 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e147      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004874:	4b29      	ldr	r3, [pc, #164]	; (800491c <HAL_RCC_OscConfig+0x298>)
 8004876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <HAL_RCC_OscConfig+0x1de>
 8004880:	e015      	b.n	80048ae <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004882:	4b29      	ldr	r3, [pc, #164]	; (8004928 <HAL_RCC_OscConfig+0x2a4>)
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004888:	f7fe fc0c 	bl	80030a4 <HAL_GetTick>
 800488c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004890:	f7fe fc08 	bl	80030a4 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e130      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a2:	4b1e      	ldr	r3, [pc, #120]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80048a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1f0      	bne.n	8004890 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 8087 	beq.w	80049ca <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048bc:	2300      	movs	r3, #0
 80048be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c2:	4b16      	ldr	r3, [pc, #88]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80048c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d110      	bne.n	80048f0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ce:	2300      	movs	r3, #0
 80048d0:	60bb      	str	r3, [r7, #8]
 80048d2:	4b12      	ldr	r3, [pc, #72]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80048d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d6:	4a11      	ldr	r2, [pc, #68]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80048d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048dc:	6413      	str	r3, [r2, #64]	; 0x40
 80048de:	4b0f      	ldr	r3, [pc, #60]	; (800491c <HAL_RCC_OscConfig+0x298>)
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e6:	60bb      	str	r3, [r7, #8]
 80048e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ea:	2301      	movs	r3, #1
 80048ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80048f0:	4b0e      	ldr	r3, [pc, #56]	; (800492c <HAL_RCC_OscConfig+0x2a8>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a0d      	ldr	r2, [pc, #52]	; (800492c <HAL_RCC_OscConfig+0x2a8>)
 80048f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048fa:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fc:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_OscConfig+0x2a8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004904:	2b00      	cmp	r3, #0
 8004906:	d122      	bne.n	800494e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004908:	4b08      	ldr	r3, [pc, #32]	; (800492c <HAL_RCC_OscConfig+0x2a8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a07      	ldr	r2, [pc, #28]	; (800492c <HAL_RCC_OscConfig+0x2a8>)
 800490e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004912:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004914:	f7fe fbc6 	bl	80030a4 <HAL_GetTick>
 8004918:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491a:	e012      	b.n	8004942 <HAL_RCC_OscConfig+0x2be>
 800491c:	40023800 	.word	0x40023800
 8004920:	40023802 	.word	0x40023802
 8004924:	42470000 	.word	0x42470000
 8004928:	42470e80 	.word	0x42470e80
 800492c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004930:	f7fe fbb8 	bl	80030a4 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e0e0      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004942:	4b72      	ldr	r3, [pc, #456]	; (8004b0c <HAL_RCC_OscConfig+0x488>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0f0      	beq.n	8004930 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	4b6f      	ldr	r3, [pc, #444]	; (8004b10 <HAL_RCC_OscConfig+0x48c>)
 8004954:	b2d2      	uxtb	r2, r2
 8004956:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d015      	beq.n	800498c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004960:	f7fe fba0 	bl	80030a4 <HAL_GetTick>
 8004964:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004966:	e00a      	b.n	800497e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004968:	f7fe fb9c 	bl	80030a4 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	f241 3288 	movw	r2, #5000	; 0x1388
 8004976:	4293      	cmp	r3, r2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e0c2      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497e:	4b65      	ldr	r3, [pc, #404]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0ee      	beq.n	8004968 <HAL_RCC_OscConfig+0x2e4>
 800498a:	e014      	b.n	80049b6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800498c:	f7fe fb8a 	bl	80030a4 <HAL_GetTick>
 8004990:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004992:	e00a      	b.n	80049aa <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004994:	f7fe fb86 	bl	80030a4 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e0ac      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049aa:	4b5a      	ldr	r3, [pc, #360]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 80049ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ae:	f003 0302 	and.w	r3, r3, #2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1ee      	bne.n	8004994 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d105      	bne.n	80049ca <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049be:	4b55      	ldr	r3, [pc, #340]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	4a54      	ldr	r2, [pc, #336]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 80049c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 8097 	beq.w	8004b02 <HAL_RCC_OscConfig+0x47e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049d4:	4b4f      	ldr	r3, [pc, #316]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 030c 	and.w	r3, r3, #12
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d061      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d146      	bne.n	8004a76 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e8:	4b4b      	ldr	r3, [pc, #300]	; (8004b18 <HAL_RCC_OscConfig+0x494>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ee:	f7fe fb59 	bl	80030a4 <HAL_GetTick>
 80049f2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049f6:	f7fe fb55 	bl	80030a4 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b64      	cmp	r3, #100	; 0x64
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e07d      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a08:	4b42      	ldr	r3, [pc, #264]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1f0      	bne.n	80049f6 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a14:	4b3f      	ldr	r3, [pc, #252]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	4b40      	ldr	r3, [pc, #256]	; (8004b1c <HAL_RCC_OscConfig+0x498>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	69d1      	ldr	r1, [r2, #28]
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6a12      	ldr	r2, [r2, #32]
 8004a24:	4311      	orrs	r1, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a2a:	0192      	lsls	r2, r2, #6
 8004a2c:	4311      	orrs	r1, r2
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004a32:	0612      	lsls	r2, r2, #24
 8004a34:	4311      	orrs	r1, r2
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004a3a:	0852      	lsrs	r2, r2, #1
 8004a3c:	3a01      	subs	r2, #1
 8004a3e:	0412      	lsls	r2, r2, #16
 8004a40:	430a      	orrs	r2, r1
 8004a42:	4934      	ldr	r1, [pc, #208]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a48:	4b33      	ldr	r3, [pc, #204]	; (8004b18 <HAL_RCC_OscConfig+0x494>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a4e:	f7fe fb29 	bl	80030a4 <HAL_GetTick>
 8004a52:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a56:	f7fe fb25 	bl	80030a4 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b64      	cmp	r3, #100	; 0x64
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e04d      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a68:	4b2a      	ldr	r3, [pc, #168]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0f0      	beq.n	8004a56 <HAL_RCC_OscConfig+0x3d2>
 8004a74:	e045      	b.n	8004b02 <HAL_RCC_OscConfig+0x47e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a76:	4b28      	ldr	r3, [pc, #160]	; (8004b18 <HAL_RCC_OscConfig+0x494>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7c:	f7fe fb12 	bl	80030a4 <HAL_GetTick>
 8004a80:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a82:	e008      	b.n	8004a96 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a84:	f7fe fb0e 	bl	80030a4 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	1ad3      	subs	r3, r2, r3
 8004a8e:	2b64      	cmp	r3, #100	; 0x64
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e036      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a96:	4b1f      	ldr	r3, [pc, #124]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1f0      	bne.n	8004a84 <HAL_RCC_OscConfig+0x400>
 8004aa2:	e02e      	b.n	8004b02 <HAL_RCC_OscConfig+0x47e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d101      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e029      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004ab0:	4b18      	ldr	r3, [pc, #96]	; (8004b14 <HAL_RCC_OscConfig+0x490>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	69db      	ldr	r3, [r3, #28]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d11c      	bne.n	8004afe <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d115      	bne.n	8004afe <HAL_RCC_OscConfig+0x47a>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	099b      	lsrs	r3, r3, #6
 8004ad6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d10d      	bne.n	8004afe <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d106      	bne.n	8004afe <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d001      	beq.n	8004b02 <HAL_RCC_OscConfig+0x47e>
        {
          return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e000      	b.n	8004b04 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3728      	adds	r7, #40	; 0x28
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40007000 	.word	0x40007000
 8004b10:	40023870 	.word	0x40023870
 8004b14:	40023800 	.word	0x40023800
 8004b18:	42470060 	.word	0x42470060
 8004b1c:	f0bc8000 	.word	0xf0bc8000

08004b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d101      	bne.n	8004b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0d2      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b34:	4b6b      	ldr	r3, [pc, #428]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 030f 	and.w	r3, r3, #15
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d90c      	bls.n	8004b5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b42:	4b68      	ldr	r3, [pc, #416]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004b44:	683a      	ldr	r2, [r7, #0]
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4a:	4b66      	ldr	r3, [pc, #408]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d001      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e0be      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d020      	beq.n	8004baa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0304 	and.w	r3, r3, #4
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d005      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b74:	4b5c      	ldr	r3, [pc, #368]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	4a5b      	ldr	r2, [pc, #364]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004b8c:	4b56      	ldr	r3, [pc, #344]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	4a55      	ldr	r2, [pc, #340]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b98:	4b53      	ldr	r3, [pc, #332]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	4950      	ldr	r1, [pc, #320]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d040      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bbe:	4b4a      	ldr	r3, [pc, #296]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d115      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e085      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d107      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd6:	4b44      	ldr	r3, [pc, #272]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e079      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be6:	4b40      	ldr	r3, [pc, #256]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e071      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bf6:	4b3c      	ldr	r3, [pc, #240]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f023 0203 	bic.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4939      	ldr	r1, [pc, #228]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c08:	f7fe fa4c 	bl	80030a4 <HAL_GetTick>
 8004c0c:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c10:	f7fe fa48 	bl	80030a4 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e059      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c26:	4b30      	ldr	r3, [pc, #192]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 020c 	and.w	r2, r3, #12
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d1eb      	bne.n	8004c10 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c38:	4b2a      	ldr	r3, [pc, #168]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d20c      	bcs.n	8004c60 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c46:	4b27      	ldr	r3, [pc, #156]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	b2d2      	uxtb	r2, r2
 8004c4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b25      	ldr	r3, [pc, #148]	; (8004ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e03c      	b.n	8004cda <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d008      	beq.n	8004c7e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c6c:	4b1e      	ldr	r3, [pc, #120]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	491b      	ldr	r1, [pc, #108]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d009      	beq.n	8004c9e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c8a:	4b17      	ldr	r3, [pc, #92]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	4913      	ldr	r1, [pc, #76]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004c9e:	f000 f82b 	bl	8004cf8 <HAL_RCC_GetSysClockFreq>
 8004ca2:	4601      	mov	r1, r0
 8004ca4:	4b10      	ldr	r3, [pc, #64]	; (8004ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cac:	22f0      	movs	r2, #240	; 0xf0
 8004cae:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	fa92 f2a2 	rbit	r2, r2
 8004cb6:	60fa      	str	r2, [r7, #12]
  return result;
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	fab2 f282 	clz	r2, r2
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	40d3      	lsrs	r3, r2
 8004cc2:	4a0a      	ldr	r2, [pc, #40]	; (8004cec <HAL_RCC_ClockConfig+0x1cc>)
 8004cc4:	5cd3      	ldrb	r3, [r2, r3]
 8004cc6:	fa21 f303 	lsr.w	r3, r1, r3
 8004cca:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <HAL_RCC_ClockConfig+0x1d0>)
 8004ccc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004cce:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <HAL_RCC_ClockConfig+0x1d4>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe f9a4 	bl	8003020 <HAL_InitTick>

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40023c00 	.word	0x40023c00
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	08005b7c 	.word	0x08005b7c
 8004cf0:	20000004 	.word	0x20000004
 8004cf4:	20000008 	.word	0x20000008

08004cf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cfc:	b090      	sub	sp, #64	; 0x40
 8004cfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	637b      	str	r3, [r7, #52]	; 0x34
 8004d04:	2300      	movs	r3, #0
 8004d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d08:	2300      	movs	r3, #0
 8004d0a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d10:	4b59      	ldr	r3, [pc, #356]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 030c 	and.w	r3, r3, #12
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d00d      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0x40>
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	f200 80a2 	bhi.w	8004e66 <HAL_RCC_GetSysClockFreq+0x16e>
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <HAL_RCC_GetSysClockFreq+0x34>
 8004d26:	2b04      	cmp	r3, #4
 8004d28:	d003      	beq.n	8004d32 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d2a:	e09c      	b.n	8004e66 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d2c:	4b53      	ldr	r3, [pc, #332]	; (8004e7c <HAL_RCC_GetSysClockFreq+0x184>)
 8004d2e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004d30:	e09c      	b.n	8004e6c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d32:	4b53      	ldr	r3, [pc, #332]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d34:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d36:	e099      	b.n	8004e6c <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d38:	4b4f      	ldr	r3, [pc, #316]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d40:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d42:	4b4d      	ldr	r3, [pc, #308]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d027      	beq.n	8004d9e <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d4e:	4b4a      	ldr	r3, [pc, #296]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	099b      	lsrs	r3, r3, #6
 8004d54:	2200      	movs	r2, #0
 8004d56:	623b      	str	r3, [r7, #32]
 8004d58:	627a      	str	r2, [r7, #36]	; 0x24
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d60:	2100      	movs	r1, #0
 8004d62:	4b47      	ldr	r3, [pc, #284]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d64:	fb03 f201 	mul.w	r2, r3, r1
 8004d68:	2300      	movs	r3, #0
 8004d6a:	fb00 f303 	mul.w	r3, r0, r3
 8004d6e:	4413      	add	r3, r2
 8004d70:	4a43      	ldr	r2, [pc, #268]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d72:	fba0 2102 	umull	r2, r1, r0, r2
 8004d76:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d78:	62ba      	str	r2, [r7, #40]	; 0x28
 8004d7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d7c:	4413      	add	r3, r2
 8004d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d82:	2200      	movs	r2, #0
 8004d84:	61bb      	str	r3, [r7, #24]
 8004d86:	61fa      	str	r2, [r7, #28]
 8004d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004d90:	f7fc f9da 	bl	8001148 <__aeabi_uldivmod>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4613      	mov	r3, r2
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d9c:	e055      	b.n	8004e4a <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d9e:	4b36      	ldr	r3, [pc, #216]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	099b      	lsrs	r3, r3, #6
 8004da4:	2200      	movs	r2, #0
 8004da6:	613b      	str	r3, [r7, #16]
 8004da8:	617a      	str	r2, [r7, #20]
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004db0:	f04f 0b00 	mov.w	fp, #0
 8004db4:	4652      	mov	r2, sl
 8004db6:	465b      	mov	r3, fp
 8004db8:	f04f 0000 	mov.w	r0, #0
 8004dbc:	f04f 0100 	mov.w	r1, #0
 8004dc0:	0159      	lsls	r1, r3, #5
 8004dc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dc6:	0150      	lsls	r0, r2, #5
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	ebb2 080a 	subs.w	r8, r2, sl
 8004dd0:	eb63 090b 	sbc.w	r9, r3, fp
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004de0:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004de4:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004de8:	ebb2 0408 	subs.w	r4, r2, r8
 8004dec:	eb63 0509 	sbc.w	r5, r3, r9
 8004df0:	f04f 0200 	mov.w	r2, #0
 8004df4:	f04f 0300 	mov.w	r3, #0
 8004df8:	00eb      	lsls	r3, r5, #3
 8004dfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dfe:	00e2      	lsls	r2, r4, #3
 8004e00:	4614      	mov	r4, r2
 8004e02:	461d      	mov	r5, r3
 8004e04:	eb14 030a 	adds.w	r3, r4, sl
 8004e08:	603b      	str	r3, [r7, #0]
 8004e0a:	eb45 030b 	adc.w	r3, r5, fp
 8004e0e:	607b      	str	r3, [r7, #4]
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	028b      	lsls	r3, r1, #10
 8004e20:	4620      	mov	r0, r4
 8004e22:	4629      	mov	r1, r5
 8004e24:	4604      	mov	r4, r0
 8004e26:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004e2a:	4601      	mov	r1, r0
 8004e2c:	028a      	lsls	r2, r1, #10
 8004e2e:	4610      	mov	r0, r2
 8004e30:	4619      	mov	r1, r3
 8004e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e34:	2200      	movs	r2, #0
 8004e36:	60bb      	str	r3, [r7, #8]
 8004e38:	60fa      	str	r2, [r7, #12]
 8004e3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e3e:	f7fc f983 	bl	8001148 <__aeabi_uldivmod>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4613      	mov	r3, r2
 8004e48:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e4a:	4b0b      	ldr	r3, [pc, #44]	; (8004e78 <HAL_RCC_GetSysClockFreq+0x180>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	0c1b      	lsrs	r3, r3, #16
 8004e50:	f003 0303 	and.w	r3, r3, #3
 8004e54:	3301      	adds	r3, #1
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004e5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e62:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e64:	e002      	b.n	8004e6c <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e66:	4b05      	ldr	r3, [pc, #20]	; (8004e7c <HAL_RCC_GetSysClockFreq+0x184>)
 8004e68:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004e6a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3740      	adds	r7, #64	; 0x40
 8004e72:	46bd      	mov	sp, r7
 8004e74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	00f42400 	.word	0x00f42400
 8004e80:	017d7840 	.word	0x017d7840

08004e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e041      	b.n	8004f1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d106      	bne.n	8004eb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7fd ff00 	bl	8002cb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	f000 fae8 	bl	8005498 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
	...

08004f24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d109      	bne.n	8004f48 <HAL_TIM_PWM_Start+0x24>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	bf14      	ite	ne
 8004f40:	2301      	movne	r3, #1
 8004f42:	2300      	moveq	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	e022      	b.n	8004f8e <HAL_TIM_PWM_Start+0x6a>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b04      	cmp	r3, #4
 8004f4c:	d109      	bne.n	8004f62 <HAL_TIM_PWM_Start+0x3e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	bf14      	ite	ne
 8004f5a:	2301      	movne	r3, #1
 8004f5c:	2300      	moveq	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	e015      	b.n	8004f8e <HAL_TIM_PWM_Start+0x6a>
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d109      	bne.n	8004f7c <HAL_TIM_PWM_Start+0x58>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	bf14      	ite	ne
 8004f74:	2301      	movne	r3, #1
 8004f76:	2300      	moveq	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	e008      	b.n	8004f8e <HAL_TIM_PWM_Start+0x6a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	bf14      	ite	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	2300      	moveq	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e07c      	b.n	8005090 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d104      	bne.n	8004fa6 <HAL_TIM_PWM_Start+0x82>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fa4:	e013      	b.n	8004fce <HAL_TIM_PWM_Start+0xaa>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d104      	bne.n	8004fb6 <HAL_TIM_PWM_Start+0x92>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fb4:	e00b      	b.n	8004fce <HAL_TIM_PWM_Start+0xaa>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	d104      	bne.n	8004fc6 <HAL_TIM_PWM_Start+0xa2>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fc4:	e003      	b.n	8004fce <HAL_TIM_PWM_Start+0xaa>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2202      	movs	r2, #2
 8004fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	6839      	ldr	r1, [r7, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 fca8 	bl	800592c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2d      	ldr	r2, [pc, #180]	; (8005098 <HAL_TIM_PWM_Start+0x174>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d004      	beq.n	8004ff0 <HAL_TIM_PWM_Start+0xcc>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a2c      	ldr	r2, [pc, #176]	; (800509c <HAL_TIM_PWM_Start+0x178>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d101      	bne.n	8004ff4 <HAL_TIM_PWM_Start+0xd0>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e000      	b.n	8004ff6 <HAL_TIM_PWM_Start+0xd2>
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d007      	beq.n	800500a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005008:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a22      	ldr	r2, [pc, #136]	; (8005098 <HAL_TIM_PWM_Start+0x174>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d022      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800501c:	d01d      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1f      	ldr	r2, [pc, #124]	; (80050a0 <HAL_TIM_PWM_Start+0x17c>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d018      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1d      	ldr	r2, [pc, #116]	; (80050a4 <HAL_TIM_PWM_Start+0x180>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d013      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a1c      	ldr	r2, [pc, #112]	; (80050a8 <HAL_TIM_PWM_Start+0x184>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d00e      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a16      	ldr	r2, [pc, #88]	; (800509c <HAL_TIM_PWM_Start+0x178>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d009      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a18      	ldr	r2, [pc, #96]	; (80050ac <HAL_TIM_PWM_Start+0x188>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d004      	beq.n	800505a <HAL_TIM_PWM_Start+0x136>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a16      	ldr	r2, [pc, #88]	; (80050b0 <HAL_TIM_PWM_Start+0x18c>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d111      	bne.n	800507e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f003 0307 	and.w	r3, r3, #7
 8005064:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2b06      	cmp	r3, #6
 800506a:	d010      	beq.n	800508e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0201 	orr.w	r2, r2, #1
 800507a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800507c:	e007      	b.n	800508e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f042 0201 	orr.w	r2, r2, #1
 800508c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40010000 	.word	0x40010000
 800509c:	40010400 	.word	0x40010400
 80050a0:	40000400 	.word	0x40000400
 80050a4:	40000800 	.word	0x40000800
 80050a8:	40000c00 	.word	0x40000c00
 80050ac:	40014000 	.word	0x40014000
 80050b0:	40001800 	.word	0x40001800

080050b4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e097      	b.n	80051f8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7fd fe07 	bl	8002cf0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2202      	movs	r2, #2
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050f8:	f023 0307 	bic.w	r3, r3, #7
 80050fc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	3304      	adds	r3, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4610      	mov	r0, r2
 800510a:	f000 f9c5 	bl	8005498 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005136:	f023 0303 	bic.w	r3, r3, #3
 800513a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	021b      	lsls	r3, r3, #8
 8005146:	4313      	orrs	r3, r2
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005154:	f023 030c 	bic.w	r3, r3, #12
 8005158:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005160:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	021b      	lsls	r3, r3, #8
 8005170:	4313      	orrs	r3, r2
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	011a      	lsls	r2, r3, #4
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	031b      	lsls	r3, r3, #12
 8005184:	4313      	orrs	r3, r2
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	4313      	orrs	r3, r2
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005210:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005218:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005220:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005228:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d110      	bne.n	8005252 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d102      	bne.n	800523c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005236:	7b7b      	ldrb	r3, [r7, #13]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d001      	beq.n	8005240 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e069      	b.n	8005314 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2202      	movs	r2, #2
 800524c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005250:	e031      	b.n	80052b6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	2b04      	cmp	r3, #4
 8005256:	d110      	bne.n	800527a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005258:	7bbb      	ldrb	r3, [r7, #14]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d102      	bne.n	8005264 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800525e:	7b3b      	ldrb	r3, [r7, #12]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d001      	beq.n	8005268 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e055      	b.n	8005314 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005278:	e01d      	b.n	80052b6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800527a:	7bfb      	ldrb	r3, [r7, #15]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d108      	bne.n	8005292 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005280:	7bbb      	ldrb	r3, [r7, #14]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d105      	bne.n	8005292 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005286:	7b7b      	ldrb	r3, [r7, #13]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d102      	bne.n	8005292 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800528c:	7b3b      	ldrb	r3, [r7, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e03e      	b.n	8005314 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2202      	movs	r2, #2
 80052aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2202      	movs	r2, #2
 80052b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <HAL_TIM_Encoder_Start+0xc4>
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d008      	beq.n	80052d4 <HAL_TIM_Encoder_Start+0xd4>
 80052c2:	e00f      	b.n	80052e4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2201      	movs	r2, #1
 80052ca:	2100      	movs	r1, #0
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fb2d 	bl	800592c <TIM_CCxChannelCmd>
      break;
 80052d2:	e016      	b.n	8005302 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2201      	movs	r2, #1
 80052da:	2104      	movs	r1, #4
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 fb25 	bl	800592c <TIM_CCxChannelCmd>
      break;
 80052e2:	e00e      	b.n	8005302 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2201      	movs	r2, #1
 80052ea:	2100      	movs	r1, #0
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fb1d 	bl	800592c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2201      	movs	r2, #1
 80052f8:	2104      	movs	r1, #4
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fb16 	bl	800592c <TIM_CCxChannelCmd>
      break;
 8005300:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532e:	2b01      	cmp	r3, #1
 8005330:	d101      	bne.n	8005336 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005332:	2302      	movs	r3, #2
 8005334:	e0ac      	b.n	8005490 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b0c      	cmp	r3, #12
 8005342:	f200 809f 	bhi.w	8005484 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005346:	a201      	add	r2, pc, #4	; (adr r2, 800534c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534c:	08005381 	.word	0x08005381
 8005350:	08005485 	.word	0x08005485
 8005354:	08005485 	.word	0x08005485
 8005358:	08005485 	.word	0x08005485
 800535c:	080053c1 	.word	0x080053c1
 8005360:	08005485 	.word	0x08005485
 8005364:	08005485 	.word	0x08005485
 8005368:	08005485 	.word	0x08005485
 800536c:	08005403 	.word	0x08005403
 8005370:	08005485 	.word	0x08005485
 8005374:	08005485 	.word	0x08005485
 8005378:	08005485 	.word	0x08005485
 800537c:	08005443 	.word	0x08005443
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	4618      	mov	r0, r3
 8005388:	f000 f924 	bl	80055d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699a      	ldr	r2, [r3, #24]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0208 	orr.w	r2, r2, #8
 800539a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	699a      	ldr	r2, [r3, #24]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0204 	bic.w	r2, r2, #4
 80053aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6999      	ldr	r1, [r3, #24]
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	691a      	ldr	r2, [r3, #16]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	619a      	str	r2, [r3, #24]
      break;
 80053be:	e062      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 f974 	bl	80056b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699a      	ldr	r2, [r3, #24]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6999      	ldr	r1, [r3, #24]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	691b      	ldr	r3, [r3, #16]
 80053f6:	021a      	lsls	r2, r3, #8
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	619a      	str	r2, [r3, #24]
      break;
 8005400:	e041      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	4618      	mov	r0, r3
 800540a:	f000 f9c7 	bl	800579c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	69da      	ldr	r2, [r3, #28]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0208 	orr.w	r2, r2, #8
 800541c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69da      	ldr	r2, [r3, #28]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0204 	bic.w	r2, r2, #4
 800542c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	69d9      	ldr	r1, [r3, #28]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	691a      	ldr	r2, [r3, #16]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	430a      	orrs	r2, r1
 800543e:	61da      	str	r2, [r3, #28]
      break;
 8005440:	e021      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68b9      	ldr	r1, [r7, #8]
 8005448:	4618      	mov	r0, r3
 800544a:	f000 fa1b 	bl	8005884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	69da      	ldr	r2, [r3, #28]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800545c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69da      	ldr	r2, [r3, #28]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800546c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69d9      	ldr	r1, [r3, #28]
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	021a      	lsls	r2, r3, #8
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	61da      	str	r2, [r3, #28]
      break;
 8005482:	e000      	b.n	8005486 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005484:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005498:	b480      	push	{r7}
 800549a:	b085      	sub	sp, #20
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a3f      	ldr	r2, [pc, #252]	; (80055a8 <TIM_Base_SetConfig+0x110>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d013      	beq.n	80054d8 <TIM_Base_SetConfig+0x40>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054b6:	d00f      	beq.n	80054d8 <TIM_Base_SetConfig+0x40>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a3c      	ldr	r2, [pc, #240]	; (80055ac <TIM_Base_SetConfig+0x114>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d00b      	beq.n	80054d8 <TIM_Base_SetConfig+0x40>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a3b      	ldr	r2, [pc, #236]	; (80055b0 <TIM_Base_SetConfig+0x118>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d007      	beq.n	80054d8 <TIM_Base_SetConfig+0x40>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a3a      	ldr	r2, [pc, #232]	; (80055b4 <TIM_Base_SetConfig+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d003      	beq.n	80054d8 <TIM_Base_SetConfig+0x40>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a39      	ldr	r2, [pc, #228]	; (80055b8 <TIM_Base_SetConfig+0x120>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d108      	bne.n	80054ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a2e      	ldr	r2, [pc, #184]	; (80055a8 <TIM_Base_SetConfig+0x110>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d02b      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f8:	d027      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a2b      	ldr	r2, [pc, #172]	; (80055ac <TIM_Base_SetConfig+0x114>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d023      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a2a      	ldr	r2, [pc, #168]	; (80055b0 <TIM_Base_SetConfig+0x118>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d01f      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a29      	ldr	r2, [pc, #164]	; (80055b4 <TIM_Base_SetConfig+0x11c>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d01b      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a28      	ldr	r2, [pc, #160]	; (80055b8 <TIM_Base_SetConfig+0x120>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d017      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a27      	ldr	r2, [pc, #156]	; (80055bc <TIM_Base_SetConfig+0x124>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d013      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a26      	ldr	r2, [pc, #152]	; (80055c0 <TIM_Base_SetConfig+0x128>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00f      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a25      	ldr	r2, [pc, #148]	; (80055c4 <TIM_Base_SetConfig+0x12c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00b      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a24      	ldr	r2, [pc, #144]	; (80055c8 <TIM_Base_SetConfig+0x130>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d007      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a23      	ldr	r2, [pc, #140]	; (80055cc <TIM_Base_SetConfig+0x134>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d003      	beq.n	800554a <TIM_Base_SetConfig+0xb2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a22      	ldr	r2, [pc, #136]	; (80055d0 <TIM_Base_SetConfig+0x138>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d108      	bne.n	800555c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a09      	ldr	r2, [pc, #36]	; (80055a8 <TIM_Base_SetConfig+0x110>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d003      	beq.n	8005590 <TIM_Base_SetConfig+0xf8>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a0b      	ldr	r2, [pc, #44]	; (80055b8 <TIM_Base_SetConfig+0x120>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d103      	bne.n	8005598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	691a      	ldr	r2, [r3, #16]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	615a      	str	r2, [r3, #20]
}
 800559e:	bf00      	nop
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr
 80055a8:	40010000 	.word	0x40010000
 80055ac:	40000400 	.word	0x40000400
 80055b0:	40000800 	.word	0x40000800
 80055b4:	40000c00 	.word	0x40000c00
 80055b8:	40010400 	.word	0x40010400
 80055bc:	40014000 	.word	0x40014000
 80055c0:	40014400 	.word	0x40014400
 80055c4:	40014800 	.word	0x40014800
 80055c8:	40001800 	.word	0x40001800
 80055cc:	40001c00 	.word	0x40001c00
 80055d0:	40002000 	.word	0x40002000

080055d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	f023 0201 	bic.w	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	699b      	ldr	r3, [r3, #24]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f023 0302 	bic.w	r3, r3, #2
 800561c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	4313      	orrs	r3, r2
 8005626:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a20      	ldr	r2, [pc, #128]	; (80056ac <TIM_OC1_SetConfig+0xd8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d003      	beq.n	8005638 <TIM_OC1_SetConfig+0x64>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a1f      	ldr	r2, [pc, #124]	; (80056b0 <TIM_OC1_SetConfig+0xdc>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d10c      	bne.n	8005652 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f023 0308 	bic.w	r3, r3, #8
 800563e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f023 0304 	bic.w	r3, r3, #4
 8005650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a15      	ldr	r2, [pc, #84]	; (80056ac <TIM_OC1_SetConfig+0xd8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d003      	beq.n	8005662 <TIM_OC1_SetConfig+0x8e>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <TIM_OC1_SetConfig+0xdc>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d111      	bne.n	8005686 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	621a      	str	r2, [r3, #32]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bc80      	pop	{r7}
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40010400 	.word	0x40010400

080056b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f023 0210 	bic.w	r2, r3, #16
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f023 0320 	bic.w	r3, r3, #32
 80056fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	4313      	orrs	r3, r2
 800570a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a21      	ldr	r2, [pc, #132]	; (8005794 <TIM_OC2_SetConfig+0xe0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d003      	beq.n	800571c <TIM_OC2_SetConfig+0x68>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a20      	ldr	r2, [pc, #128]	; (8005798 <TIM_OC2_SetConfig+0xe4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d10d      	bne.n	8005738 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	4313      	orrs	r3, r2
 800572e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005736:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a16      	ldr	r2, [pc, #88]	; (8005794 <TIM_OC2_SetConfig+0xe0>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_OC2_SetConfig+0x94>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a15      	ldr	r2, [pc, #84]	; (8005798 <TIM_OC2_SetConfig+0xe4>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d113      	bne.n	8005770 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800574e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005756:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	621a      	str	r2, [r3, #32]
}
 800578a:	bf00      	nop
 800578c:	371c      	adds	r7, #28
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr
 8005794:	40010000 	.word	0x40010000
 8005798:	40010400 	.word	0x40010400

0800579c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a1b      	ldr	r3, [r3, #32]
 80057aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0303 	bic.w	r3, r3, #3
 80057d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a21      	ldr	r2, [pc, #132]	; (800587c <TIM_OC3_SetConfig+0xe0>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d003      	beq.n	8005802 <TIM_OC3_SetConfig+0x66>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a20      	ldr	r2, [pc, #128]	; (8005880 <TIM_OC3_SetConfig+0xe4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10d      	bne.n	800581e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005808:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	021b      	lsls	r3, r3, #8
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800581c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a16      	ldr	r2, [pc, #88]	; (800587c <TIM_OC3_SetConfig+0xe0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d003      	beq.n	800582e <TIM_OC3_SetConfig+0x92>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a15      	ldr	r2, [pc, #84]	; (8005880 <TIM_OC3_SetConfig+0xe4>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d113      	bne.n	8005856 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005834:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800583c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	011b      	lsls	r3, r3, #4
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	621a      	str	r2, [r3, #32]
}
 8005870:	bf00      	nop
 8005872:	371c      	adds	r7, #28
 8005874:	46bd      	mov	sp, r7
 8005876:	bc80      	pop	{r7}
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40010000 	.word	0x40010000
 8005880:	40010400 	.word	0x40010400

08005884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	031b      	lsls	r3, r3, #12
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a11      	ldr	r2, [pc, #68]	; (8005924 <TIM_OC4_SetConfig+0xa0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d003      	beq.n	80058ec <TIM_OC4_SetConfig+0x68>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a10      	ldr	r2, [pc, #64]	; (8005928 <TIM_OC4_SetConfig+0xa4>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d109      	bne.n	8005900 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	019b      	lsls	r3, r3, #6
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	621a      	str	r2, [r3, #32]
}
 800591a:	bf00      	nop
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	bc80      	pop	{r7}
 8005922:	4770      	bx	lr
 8005924:	40010000 	.word	0x40010000
 8005928:	40010400 	.word	0x40010400

0800592c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800592c:	b480      	push	{r7}
 800592e:	b087      	sub	sp, #28
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	f003 031f 	and.w	r3, r3, #31
 800593e:	2201      	movs	r2, #1
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6a1a      	ldr	r2, [r3, #32]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	43db      	mvns	r3, r3
 800594e:	401a      	ands	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6a1a      	ldr	r2, [r3, #32]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f003 031f 	and.w	r3, r3, #31
 800595e:	6879      	ldr	r1, [r7, #4]
 8005960:	fa01 f303 	lsl.w	r3, r1, r3
 8005964:	431a      	orrs	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	bc80      	pop	{r7}
 8005972:	4770      	bx	lr

08005974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005984:	2b01      	cmp	r3, #1
 8005986:	d101      	bne.n	800598c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005988:	2302      	movs	r3, #2
 800598a:	e05a      	b.n	8005a42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2202      	movs	r2, #2
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68fa      	ldr	r2, [r7, #12]
 80059c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a20      	ldr	r2, [pc, #128]	; (8005a4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d022      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059d8:	d01d      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1c      	ldr	r2, [pc, #112]	; (8005a50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d018      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a1a      	ldr	r2, [pc, #104]	; (8005a54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d013      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a19      	ldr	r2, [pc, #100]	; (8005a58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d00e      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a17      	ldr	r2, [pc, #92]	; (8005a5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d009      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a16      	ldr	r2, [pc, #88]	; (8005a60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d004      	beq.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a14      	ldr	r2, [pc, #80]	; (8005a64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d10c      	bne.n	8005a30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3714      	adds	r7, #20
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bc80      	pop	{r7}
 8005a4a:	4770      	bx	lr
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	40000400 	.word	0x40000400
 8005a54:	40000800 	.word	0x40000800
 8005a58:	40000c00 	.word	0x40000c00
 8005a5c:	40010400 	.word	0x40010400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40001800 	.word	0x40001800

08005a68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e03d      	b.n	8005b00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3714      	adds	r7, #20
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr
	...

08005b0c <__libc_init_array>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	2600      	movs	r6, #0
 8005b10:	4d0c      	ldr	r5, [pc, #48]	; (8005b44 <__libc_init_array+0x38>)
 8005b12:	4c0d      	ldr	r4, [pc, #52]	; (8005b48 <__libc_init_array+0x3c>)
 8005b14:	1b64      	subs	r4, r4, r5
 8005b16:	10a4      	asrs	r4, r4, #2
 8005b18:	42a6      	cmp	r6, r4
 8005b1a:	d109      	bne.n	8005b30 <__libc_init_array+0x24>
 8005b1c:	f000 f822 	bl	8005b64 <_init>
 8005b20:	2600      	movs	r6, #0
 8005b22:	4d0a      	ldr	r5, [pc, #40]	; (8005b4c <__libc_init_array+0x40>)
 8005b24:	4c0a      	ldr	r4, [pc, #40]	; (8005b50 <__libc_init_array+0x44>)
 8005b26:	1b64      	subs	r4, r4, r5
 8005b28:	10a4      	asrs	r4, r4, #2
 8005b2a:	42a6      	cmp	r6, r4
 8005b2c:	d105      	bne.n	8005b3a <__libc_init_array+0x2e>
 8005b2e:	bd70      	pop	{r4, r5, r6, pc}
 8005b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b34:	4798      	blx	r3
 8005b36:	3601      	adds	r6, #1
 8005b38:	e7ee      	b.n	8005b18 <__libc_init_array+0xc>
 8005b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b3e:	4798      	blx	r3
 8005b40:	3601      	adds	r6, #1
 8005b42:	e7f2      	b.n	8005b2a <__libc_init_array+0x1e>
 8005b44:	08005b9c 	.word	0x08005b9c
 8005b48:	08005b9c 	.word	0x08005b9c
 8005b4c:	08005b9c 	.word	0x08005b9c
 8005b50:	08005ba0 	.word	0x08005ba0

08005b54 <memset>:
 8005b54:	4603      	mov	r3, r0
 8005b56:	4402      	add	r2, r0
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d100      	bne.n	8005b5e <memset+0xa>
 8005b5c:	4770      	bx	lr
 8005b5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b62:	e7f9      	b.n	8005b58 <memset+0x4>

08005b64 <_init>:
 8005b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b66:	bf00      	nop
 8005b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6a:	bc08      	pop	{r3}
 8005b6c:	469e      	mov	lr, r3
 8005b6e:	4770      	bx	lr

08005b70 <_fini>:
 8005b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b72:	bf00      	nop
 8005b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b76:	bc08      	pop	{r3}
 8005b78:	469e      	mov	lr, r3
 8005b7a:	4770      	bx	lr
