

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s'
================================================================
* Date:           Thu Oct 10 12:48:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  115|  116|  114|  114| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |                        |             |  Latency  |  Interval | Pipeline |
        |        Instance        |    Module   | min | max | min | max |   Type   |
        +------------------------+-------------+-----+-----+-----+-----+----------+
        |grp_fill_buffer_fu_121  |fill_buffer  |    1|    1|    1|    1| function |
        +------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |  115|  115|         4|          2|          1|    57|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_buf_V_0_0_06281_i1 = alloca i16"   --->   Operation 6 'alloca' 'data_buf_V_0_0_06281_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i912* %data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %PartitionLoop_begin ], [ true, %.exit ]"   --->   Operation 9 'phi' 'do_init' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_load_rewind = phi i912 [ undef, %entry ], [ %data_V_load_phi, %PartitionLoop_begin ], [ undef, %.exit ]" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 10 'phi' 'data_V_load_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%i_part_0_i_i2 = phi i6 [ 0, %entry ], [ %i_part, %PartitionLoop_begin ], [ 0, %.exit ]"   --->   Operation 11 'phi' 'i_part_0_i_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %PartitionLoop_begin"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 13 [1/1] (1.45ns)   --->   "%data_V_read = call i912 @_ssdm_op_Read.ap_fifo.i912P(i912* %data_V)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 13 'read' 'data_V_read' <Predicate = (do_init)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 912> <Depth = 0> <FIFO>
ST_3 : Operation 14 [1/1] (0.60ns)   --->   "br label %PartitionLoop_begin" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 14 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_3 : Operation 15 [1/1] (0.61ns)   --->   "%icmp_ln36 = icmp eq i6 %i_part_0_i_i2, -8" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.exit, label %rewind_header" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/myproject.cpp:8]   --->   Operation 17 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_load_phi = phi i912 [ %data_V_read, %rewind_init ], [ %data_V_load_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 18 'phi' 'data_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_0_0_06281_i1_load = load i16* %data_buf_V_0_0_06281_i1"   --->   Operation 19 'load' 'data_buf_V_0_0_06281_i1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (4.26ns)   --->   "%data_buf_V_0_0_i = call fastcc i16 @fill_buffer(i912 %data_V_load_phi, i16 %data_buf_V_0_0_06281_i1_load, i6 %i_part_0_i_i2)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 20 'call' 'data_buf_V_0_0_i' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.43ns)   --->   "%i_part = add i6 %i_part_0_i_i2, 1" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 21 'add' 'i_part' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.02>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 23 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (4.02ns)   --->   "%data_buf_V_0_0_i = call fastcc i16 @fill_buffer(i912 %data_V_load_phi, i16 %data_buf_V_0_0_06281_i1_load, i6 %i_part_0_i_i2)" [firmware/nnet_utils/nnet_conv2d_resource.h:11->firmware/nnet_utils/nnet_conv2d.h:69]   --->   Operation 24 'call' 'data_buf_V_0_0_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:53->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)" [firmware/nnet_utils/nnet_conv2d_resource.h:53->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 26 'specregionbegin' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_conv2d_resource.h:54->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp_1_i)" [firmware/nnet_utils/nnet_conv2d_resource.h:89->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 28 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_i)" [firmware/nnet_utils/nnet_conv2d_resource.h:101->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 29 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "store i16 %data_buf_V_0_0_i, i16* %data_buf_V_0_0_06281_i1" [firmware/nnet_utils/nnet_conv2d_resource.h:36->firmware/nnet_utils/nnet_conv2d.h:69->firmware/myproject.cpp:8]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [firmware/myproject.cpp:8]   --->   Operation 32 'return' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_buf_V_0_0_06281_i1      (alloca           ) [ 001111]
specinterface_ln0            (specinterface    ) [ 000000]
br_ln36                      (br               ) [ 011111]
do_init                      (phi              ) [ 001111]
data_V_load_rewind           (phi              ) [ 001111]
i_part_0_i_i2                (phi              ) [ 001111]
br_ln0                       (br               ) [ 001111]
data_V_read                  (read             ) [ 001111]
br_ln36                      (br               ) [ 001111]
icmp_ln36                    (icmp             ) [ 001111]
br_ln36                      (br               ) [ 011111]
br_ln8                       (br               ) [ 011111]
data_V_load_phi              (phi              ) [ 011111]
data_buf_V_0_0_06281_i1_load (load             ) [ 000000]
i_part                       (add              ) [ 011101]
specloopname_ln36            (specloopname     ) [ 000000]
tmp_i                        (specregionbegin  ) [ 000000]
data_buf_V_0_0_i             (call             ) [ 000000]
specloopname_ln53            (specloopname     ) [ 000000]
tmp_1_i                      (specregionbegin  ) [ 000000]
specpipeline_ln54            (specpipeline     ) [ 000000]
empty                        (specregionend    ) [ 000000]
empty_5                      (specregionend    ) [ 000000]
empty_6                      (speclooptripcount) [ 000000]
store_ln36                   (store            ) [ 000000]
return_ln8                   (return           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i912P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill_buffer"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="data_buf_V_0_0_06281_i1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf_V_0_0_06281_i1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="912" slack="0"/>
<pin id="58" dir="0" index="1" bw="912" slack="0"/>
<pin id="59" dir="1" index="2" bw="912" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/3 "/>
</bind>
</comp>

<comp id="62" class="1005" name="do_init_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="do_init_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="1" slack="1"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="4" bw="1" slack="1"/>
<pin id="73" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="data_V_load_rewind_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="912" slack="1"/>
<pin id="81" dir="1" index="1" bw="912" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load_rewind (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_V_load_rewind_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="2"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="912" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="4" bw="1" slack="0"/>
<pin id="89" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="6" bw="912" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_V_load_rewind/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_part_0_i_i2_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="1"/>
<pin id="96" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_part_0_i_i2 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_part_0_i_i2_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="2"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="6" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_part_0_i_i2/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="data_V_load_phi_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="912" slack="1"/>
<pin id="111" dir="1" index="1" bw="912" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load_phi (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="data_V_load_phi_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="912" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="912" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="912" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_V_load_phi/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fill_buffer_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="912" slack="0"/>
<pin id="124" dir="0" index="2" bw="16" slack="0"/>
<pin id="125" dir="0" index="3" bw="6" slack="1"/>
<pin id="126" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="data_buf_V_0_0_i/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln36_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_buf_V_0_0_06281_i1_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="3"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_buf_V_0_0_06281_i1_load/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_part_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="1"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_part/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln36_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="4"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="return_ln8_fu_151">
<pin_list>
<pin id="152" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln8/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="data_buf_V_0_0_06281_i1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="3"/>
<pin id="155" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="data_buf_V_0_0_06281_i1 "/>
</bind>
</comp>

<comp id="159" class="1005" name="data_V_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="912" slack="1"/>
<pin id="161" dir="1" index="1" bw="912" slack="1"/>
</pin_list>
<bind>
<opset="data_V_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln36_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_part_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="1"/>
<pin id="170" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_part "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="62" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="77"><net_src comp="62" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="78"><net_src comp="67" pin="6"/><net_sink comp="62" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="83" pin=4"/></net>

<net id="93"><net_src comp="83" pin="6"/><net_sink comp="79" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="108"><net_src comp="98" pin="6"/><net_sink comp="94" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="119"><net_src comp="79" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="113" pin="4"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="94" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="98" pin="6"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="144"><net_src comp="94" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="121" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="52" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="56" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="167"><net_src comp="130" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config9> : data_V | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln36 : 1
		br_ln36 : 2
	State 4
		data_buf_V_0_0_i : 1
	State 5
		empty : 1
		empty_5 : 1
		store_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   call   | grp_fill_buffer_fu_121 |   953   |   1651  |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln36_fu_130    |    0    |    11   |
|----------|------------------------|---------|---------|
|    add   |      i_part_fu_140     |    0    |    6    |
|----------|------------------------|---------|---------|
|   read   | data_V_read_read_fu_56 |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |    return_ln8_fu_151   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   953   |   1668  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    data_V_load_phi_reg_109    |   912  |
|   data_V_load_rewind_reg_79   |   912  |
|      data_V_read_reg_159      |   912  |
|data_buf_V_0_0_06281_i1_reg_153|   16   |
|         do_init_reg_62        |    1   |
|      i_part_0_i_i2_reg_94     |    6   |
|         i_part_reg_168        |    6   |
|       icmp_ln36_reg_164       |    1   |
+-------------------------------+--------+
|             Total             |  2766  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|       do_init_reg_62      |  p0  |   3  |   1  |    3   ||    9    |
| data_V_load_rewind_reg_79 |  p0  |   2  |  912 |  1824  ||    9    |
|    i_part_0_i_i2_reg_94   |  p0  |   2  |   6  |   12   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  1839  || 1.82325 ||    27   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   953  |  1668  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  2766  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  3719  |  1695  |
+-----------+--------+--------+--------+
