axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_17,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_19,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_processing_system7_0_0/sim/UART_RX_BD_processing_system7_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_3,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_15,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_rst_ps7_0_50M_0/sim/UART_RX_BD_rst_ps7_0_50M_0.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_myip_slave_lite_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_myip_slave_lite_v1_0_0_0/sim/UART_RX_BD_myip_slave_lite_v1_0_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_UART_RX_ctl_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/sim/UART_RX_BD_UART_RX_ctl_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_2,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_10,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/1443/simulation/fifo_generator_vlog_beh.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_10,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/1443/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_10,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_30,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_31,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_31,../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_auto_pc_0/sim/UART_RX_BD_auto_pc_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/sim/UART_RX_BD.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
