Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 02:55:25 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -file ./report/top_kernel_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.803        0.000                      0                29998        0.030        0.000                      0                29998        4.427        0.000                       0                 23002  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.803        0.000                      0                29998        0.030        0.000                      0                29998        4.427        0.000                       0                 23002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.829ns (16.015%)  route 4.347ns (83.985%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.460     4.974    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y128        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     5.153 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__0/O
                         net (fo=1, routed)           0.060     5.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__0_n_0
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X33Y128        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  4.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter9_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter10_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X27Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter9_reg/Q
                         net (fo=1, routed)           0.043     0.095    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter9
    SLICE_X27Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X27Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter10_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y117        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_enable_reg_pp0_iter10_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y36  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y90  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y90  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



