module branch_adder (
    input logic [31:0] a, // 32-bit input A
    input logic [15:0] b, // 16-bit input B
    output logic [15:0] sum // 16-bit sum output
);

assign sum = (a[15:0] << 2) + b;

endmodule