// Seed: 957134434
module module_0;
  tri1 id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri0 id_3
);
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4
);
  assign id_3 = id_2;
  assign id_3 = {1, -1};
  module_0 modCall_1 ();
  wire id_6;
  ;
  wire id_7;
  always disable id_8;
endmodule
