// Seed: 2508214155
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output wand  id_2
);
  wire id_4;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri1 id_8,
    output uwire id_9,
    output wire id_10,
    input tri0 id_11,
    output logic id_12,
    output supply1 id_13,
    input supply0 id_14,
    input tri1 id_15
);
  localparam id_17 = -1;
  supply1 id_18, id_19;
  assign id_6 = -1'h0 ? -1 : id_1;
  id_20 :
  assert property (@(1 ? -1 : id_3 or posedge id_17) id_5) id_12 <= -1;
  assign id_13 = id_19;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_20
  );
  wire id_21;
endmodule
