# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do _dff_en_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_en {C:/Users/kk200/verilog/week5/_dff_en/_dff_en.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:51 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_en" C:/Users/kk200/verilog/week5/_dff_en/_dff_en.v 
# -- Compiling module _dff_en
# 
# Top level modules:
# 	_dff_en
# End time: 15:22:51 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dff_en {C:/Users/kk200/verilog/week5/_dff_en/tb_dff_en.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:51 on Oct 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kk200/verilog/week5/_dff_en" C:/Users/kk200/verilog/week5/_dff_en/tb_dff_en.v 
# -- Compiling module tb_dff_en
# 
# Top level modules:
# 	tb_dff_en
# End time: 15:22:51 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_dff_en
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_dff_en 
# Start time: 15:22:51 on Oct 16,2023
# Loading work.tb_dff_en
# Loading work._dff_en
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/kk200/verilog/week5/_dff_en/tb_dff_en.v(27)
#    Time: 123 ns  Iteration: 0  Instance: /tb_dff_en
# Break in Module tb_dff_en at C:/Users/kk200/verilog/week5/_dff_en/tb_dff_en.v line 27
# End time: 15:23:22 on Oct 16,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
