;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB <800, @800
	JMN @121, 103
	JMN @121, 103
	MOV -4, <-20
	SUB #0, 0
	SPL 10, <-30
	DJN -1, @-70
	DJN -1, @-70
	SUB #72, @203
	SUB #0, 0
	JMN 8, #3
	DJN -1, @-70
	SLT 210, 60
	JMN -100, -600
	SUB 0, 90
	DJN -1, @-70
	ADD -12, @10
	JMZ 170, #99
	MOV #10, @-30
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	ADD 210, 60
	SUB @0, @2
	JMN <-127, 100
	CMP <121, 103
	SUB #0, 0
	SUB 100, -100
	JMN 0, #2
	CMP @124, 106
	CMP -207, <-120
	SUB @124, 106
	SLT 210, 60
	ADD 130, 9
	ADD 210, 60
	CMP -207, <-120
	SPL -100, -600
	SUB @0, @2
	SPL 0, <367
	SPL 0, <367
	JMN @121, 103
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB <800, @800
	JMN @121, 103
