Analysis & Synthesis report for simple_test
Fri May 21 13:20:38 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|altsyncram_2da2:altsyncram1
 16. Parameter Settings for User Entity Instance: simple:simple|mux2:mem_address_mux
 17. Parameter Settings for User Entity Instance: simple:simple|main_memory:main_memory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: simple:simple|reg_access:reg_access|mux2:address_for_write_mux
 19. Parameter Settings for User Entity Instance: simple:simple|execute:execute|mux4:alu_src_mux_a
 20. Parameter Settings for User Entity Instance: simple:simple|execute:execute|mux4:alu_src_mux_b
 21. Parameter Settings for User Entity Instance: simple:simple|mem_access:mem_access|mux2:memory_data_register_mux
 22. Parameter Settings for User Entity Instance: simple:simple|write_back:write_back|mux2:data_for_res_mux
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "character_display:phase_display"
 25. Port Connectivity Checks: "simple:simple|execute:execute|mux4:alu_src_mux_b"
 26. Port Connectivity Checks: "simple:simple|execute:execute|mux4:alu_src_mux_a"
 27. Port Connectivity Checks: "simple:simple|reg_access:reg_access|mux2:address_for_write_mux"
 28. Port Connectivity Checks: "simple:simple|main_memory:main_memory"
 29. Port Connectivity Checks: "simple:simple|mux2:mem_address_mux"
 30. In-System Memory Content Editor Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 21 13:20:38 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simple_test                                 ;
; Top-level Entity Name              ; simple_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,456                                       ;
;     Total combinational functions  ; 1,296                                       ;
;     Dedicated logic registers      ; 424                                         ;
; Total registers                    ; 424                                         ;
; Total pins                         ; 125                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; simple_test        ; simple_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+
; simple.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/simple.v                                                           ;             ;
; write_back.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/write_back.v                                                       ;             ;
; reg_access.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/reg_access.v                                                       ;             ;
; execute.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/execute.v                                                          ;             ;
; mux4.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/mux4.v                                                             ;             ;
; mux2.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/mux2.v                                                             ;             ;
; display_for_16bit.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/display_for_16bit.v                                                ;             ;
; control_unit.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/control_unit.v                                                     ;             ;
; character_display.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/character_display.v                                                ;             ;
; alu.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/alu.v                                                              ;             ;
; simple_test.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/simple_test.v                                                      ;             ;
; main_memory.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/momon/le3hw/simple_test/main_memory.v                                                      ;             ;
; fetch.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/fetch.v                                                            ;             ;
; mem_access.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/momon/le3hw/simple_test/mem_access.v                                                       ;             ;
; sum.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/momon/le3hw/simple_test/sum.mif                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                 ;             ;
; db/altsyncram_43k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf                                             ;             ;
; db/altsyncram_2da2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/momon/le3hw/simple_test/db/altsyncram_2da2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                  ; altera_sld  ;
; db/ip/sld9dbf06ee/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,456       ;
;                                             ;             ;
; Total combinational functions               ; 1296        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 818         ;
;     -- 3 input functions                    ; 288         ;
;     -- <=2 input functions                  ; 190         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1182        ;
;     -- arithmetic mode                      ; 114         ;
;                                             ;             ;
; Total registers                             ; 424         ;
;     -- Dedicated logic registers            ; 424         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 125         ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 304         ;
; Total fan-out                               ; 6618        ;
; Average fan-out                             ; 3.32        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simple_test                                                                                                                            ; 1296 (1)            ; 424 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 125  ; 0            ; |simple_test                                                                                                                                                                                                                                                                                                                                            ; simple_test                       ; work         ;
;    |character_display:phase_display|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|character_display:phase_display                                                                                                                                                                                                                                                                                                            ; character_display                 ; work         ;
;    |display_for_16bit:display_for_16bit|                                                                                                ; 227 (171)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit                                                                                                                                                                                                                                                                                                        ; display_for_16bit                 ; work         ;
;       |character_display:l_display0|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:l_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:l_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:l_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:l_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display0|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:r_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:r_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:r_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|display_for_16bit:display_for_16bit|character_display:r_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;    |simple:simple|                                                                                                                      ; 938 (0)             ; 337 (0)                   ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple                                                                                                                                                                                                                                                                                                                              ; simple                            ; work         ;
;       |control_unit:control_unit|                                                                                                       ; 100 (100)           ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|control_unit:control_unit                                                                                                                                                                                                                                                                                                    ; control_unit                      ; work         ;
;       |execute:execute|                                                                                                                 ; 457 (2)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|execute:execute                                                                                                                                                                                                                                                                                                              ; execute                           ; work         ;
;          |alu:a|                                                                                                                        ; 407 (407)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|execute:execute|alu:a                                                                                                                                                                                                                                                                                                        ; alu                               ; work         ;
;          |mux4:alu_src_mux_a|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_a                                                                                                                                                                                                                                                                                           ; mux4                              ; work         ;
;          |mux4:alu_src_mux_b|                                                                                                           ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_b                                                                                                                                                                                                                                                                                           ; mux4                              ; work         ;
;       |fetch:fetch|                                                                                                                     ; 68 (68)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|fetch:fetch                                                                                                                                                                                                                                                                                                                  ; fetch                             ; work         ;
;       |main_memory:main_memory|                                                                                                         ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory                                                                                                                                                                                                                                                                                                      ; main_memory                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_43k1:auto_generated|                                                                                            ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_43k1                   ; work         ;
;                |altsyncram_2da2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|altsyncram_2da2:altsyncram1                                                                                                                                                                                                           ; altsyncram_2da2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;       |mux2:mem_address_mux|                                                                                                            ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|mux2:mem_address_mux                                                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;       |reg_access:reg_access|                                                                                                           ; 196 (194)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|reg_access:reg_access                                                                                                                                                                                                                                                                                                        ; reg_access                        ; work         ;
;          |mux2:address_for_write_mux|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|reg_access:reg_access|mux2:address_for_write_mux                                                                                                                                                                                                                                                                             ; mux2                              ; work         ;
;       |write_back:write_back|                                                                                                           ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|write_back:write_back                                                                                                                                                                                                                                                                                                        ; write_back                        ; work         ;
;          |mux2:data_for_res_mux|                                                                                                        ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|simple:simple|write_back:write_back|mux2:data_for_res_mux                                                                                                                                                                                                                                                                                  ; mux2                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (85)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|altsyncram_2da2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; sum.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |simple_test|simple:simple|main_memory:main_memory                                                                                                                                                                                                                               ; main_memory.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                  ;
+-------------------------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                                        ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+-------------------------------------------------------------------+---------------------------------------------------------+------------------------+
; simple:simple|control_unit:control_unit|op_alu[3]                 ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu[2]                 ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu_src_a[0]           ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu_src_a[1]           ; GND                                                     ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu_src_b[0]           ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu_src_b[1]           ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu[0]                 ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_alu[1]                 ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_mdr                    ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_res                    ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_data_for_output_update ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_reg_write              ; simple:simple|control_unit:control_unit|op_alu_src_a[1] ; yes                    ;
; simple:simple|control_unit:control_unit|op_reg_write_address      ; GND                                                     ; yes                    ;
; simple:simple|control_unit:control_unit|op_branch                 ; simple:simple|fetch:fetch|instruction_register[10]      ; no                     ;
; Number of user-specified and inferred latches = 14                ;                                                         ;                        ;
+-------------------------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------+
; Registers Removed During Synthesis                                   ;
+-------------------------------------------------+--------------------+
; Register name                                   ; Reason for Removal ;
+-------------------------------------------------+--------------------+
; simple:simple|fetch:fetch|clock_counter[16..31] ; Lost fanout        ;
; Total Number of Removed Registers = 16          ;                    ;
+-------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 424   ;
; Number of registers using Synchronous Clear  ; 129   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 350   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|rs[0]                                                                                                                                                            ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |simple_test|simple:simple|fetch:fetch|clock_counter[4]                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r0[1]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r1[7]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r2[9]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r3[1]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r4[8]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r5[0]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r6[5]                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|r7[0]                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_test|simple:simple|control_unit:control_unit|cond_register[2]                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |simple_test|simple:simple|control_unit:control_unit|time_counter[22]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_test|simple:simple|fetch:fetch|program_counter[3]                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |simple_test|simple:simple|control_unit:control_unit|phase_counter[1]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|ar[15]                                                                                                                                                           ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_test|simple:simple|reg_access:reg_access|br[13]                                                                                                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simple_test|simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_b|Mux4                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_b|Mux11                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_b|Mux15                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_test|simple:simple|execute:execute|mux4:alu_src_mux_a|Mux0                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_test|simple:simple|write_back:write_back|mux2:data_for_res_mux|res[10]                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |simple_test|simple:simple|control_unit:control_unit|op_alu[2]                                                                                                                                                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; No         ; |simple_test|display_for_16bit:display_for_16bit|Mux24                                                                                                                                                            ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |simple_test|display_for_16bit:display_for_16bit|Mux11                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |simple_test|simple:simple|control_unit:control_unit|op_alu_src_b[1]                                                                                                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |simple_test|simple:simple|execute:execute|alu:a|Mux66                                                                                                                                                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |simple_test|simple:simple|execute:execute|alu:a|Mux74                                                                                                                                                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |simple_test|simple:simple|execute:execute|alu:a|Mux70                                                                                                                                                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |simple_test|simple:simple|execute:execute|alu:a|Mux77                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|altsyncram_2da2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|mux2:mem_address_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|main_memory:main_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; sum.mif              ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_43k1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|reg_access:reg_access|mux2:address_for_write_mux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|execute:execute|mux4:alu_src_mux_a ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|execute:execute|mux4:alu_src_mux_b ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|mem_access:mem_access|mux2:memory_data_register_mux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple:simple|write_back:write_back|mux2:data_for_res_mux ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; simple:simple|main_memory:main_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "character_display:phase_display"                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "num[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple:simple|execute:execute|mux4:alu_src_mux_b" ;
+--------------+-------+----------+--------------------------------------------+
; Port         ; Type  ; Severity ; Details                                    ;
+--------------+-------+----------+--------------------------------------------+
; data2[15..4] ; Input ; Info     ; Stuck at GND                               ;
; data4        ; Input ; Info     ; Stuck at GND                               ;
+--------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple:simple|execute:execute|mux4:alu_src_mux_a"                                                                                               ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data2 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data2[15..1]" will be connected to GND. ;
; data4 ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple:simple|reg_access:reg_access|mux2:address_for_write_mux"                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (3 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple:simple|main_memory:main_memory"                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple:simple|mux2:mem_address_mux"                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; res[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                   ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 152                         ;
; cycloneiii_ff         ; 337                         ;
;     CLR               ; 7                           ;
;     ENA               ; 190                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 81                          ;
;     SCLR              ; 36                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1224                        ;
;     arith             ; 106                         ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 1118                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 227                         ;
;         4 data inputs ; 763                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 7.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri May 21 13:19:55 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file simple.v
    Info (12023): Found entity 1: simple File: C:/Users/momon/le3hw/simple_test/simple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_back.v
    Info (12023): Found entity 1: write_back File: C:/Users/momon/le3hw/simple_test/write_back.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_access.v
    Info (12023): Found entity 1: reg_access File: C:/Users/momon/le3hw/simple_test/reg_access.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/Users/momon/le3hw/simple_test/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/momon/le3hw/simple_test/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/momon/le3hw/simple_test/mux3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/momon/le3hw/simple_test/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_for_16bit.v
    Info (12023): Found entity 1: display_for_16bit File: C:/Users/momon/le3hw/simple_test/display_for_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file character_display.v
    Info (12023): Found entity 1: character_display File: C:/Users/momon/le3hw/simple_test/character_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/momon/le3hw/simple_test/alu.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at simple_test.v(65): ignored dangling comma in List of Port Connections File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file simple_test.v
    Info (12023): Found entity 1: simple_test File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_memory.v
    Info (12023): Found entity 1: main_memory File: C:/Users/momon/le3hw/simple_test/main_memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: fetch File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at mem_access.v(18): ignored dangling comma in List of Port Connections File: C:/Users/momon/le3hw/simple_test/mem_access.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file mem_access.v
    Info (12023): Found entity 1: mem_access File: C:/Users/momon/le3hw/simple_test/mem_access.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at execute.v(25): created implicit net for "inp" File: C:/Users/momon/le3hw/simple_test/execute.v Line: 25
Info (12127): Elaborating entity "simple_test" for the top level hierarchy
Info (12128): Elaborating entity "simple" for hierarchy "simple:simple" File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 65
Warning (10034): Output port "data_for_output" at simple.v(14) has no driver File: C:/Users/momon/le3hw/simple_test/simple.v Line: 14
Info (12128): Elaborating entity "mux2" for hierarchy "simple:simple|mux2:mem_address_mux" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 56
Info (12128): Elaborating entity "main_memory" for hierarchy "simple:simple|main_memory:main_memory" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_test/main_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component" File: C:/Users/momon/le3hw/simple_test/main_memory.v Line: 85
Info (12133): Instantiated megafunction "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/momon/le3hw/simple_test/main_memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sum.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43k1.tdf
    Info (12023): Found entity 1: altsyncram_43k1 File: C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_43k1" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2da2.tdf
    Info (12023): Found entity 1: altsyncram_2da2 File: C:/Users/momon/le3hw/simple_test/db/altsyncram_2da2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2da2" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|altsyncram_2da2:altsyncram1" File: C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf Line: 36
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (1024) in the Memory Initialization File "C:/Users/momon/le3hw/simple_test/sum.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/momon/le3hw/simple_test/main_memory.v Line: 85
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf Line: 37
Info (12133): Instantiated megafunction "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/momon/le3hw/simple_test/db/altsyncram_43k1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "simple:simple|main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_43k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "control_unit" for hierarchy "simple:simple|control_unit:control_unit" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 85
Warning (10230): Verilog HDL assignment warning at control_unit.v(62): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 62
Warning (10230): Verilog HDL assignment warning at control_unit.v(67): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 67
Warning (10230): Verilog HDL assignment warning at control_unit.v(72): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 72
Warning (10230): Verilog HDL assignment warning at control_unit.v(77): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 77
Warning (10230): Verilog HDL assignment warning at control_unit.v(82): truncated value with size 32 to match size of target (3) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 82
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(254): incomplete case statement has no default case item File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 254
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_alu_src_a", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_alu_src_b", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_alu", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_data_for_output_update", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_branch", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_reg_write", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_reg_write_address", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_mdr", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(116): inferring latch(es) for variable "op_res", which holds its previous value in one or more paths through the always construct File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 116
Info (10041): Inferred latch for "op_res" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_mdr" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_reg_write_address" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_reg_write" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_branch" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_data_for_output_update" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu[0]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu[1]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu[2]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu[3]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu_src_b[0]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu_src_b[1]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu_src_a[0]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (10041): Inferred latch for "op_alu_src_a[1]" at control_unit.v(205) File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
Info (12128): Elaborating entity "fetch" for hierarchy "simple:simple|fetch:fetch" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 97
Info (12128): Elaborating entity "reg_access" for hierarchy "simple:simple|reg_access:reg_access" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 116
Info (12128): Elaborating entity "mux2" for hierarchy "simple:simple|reg_access:reg_access|mux2:address_for_write_mux" File: C:/Users/momon/le3hw/simple_test/reg_access.v Line: 21
Info (12128): Elaborating entity "execute" for hierarchy "simple:simple|execute:execute" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 133
Info (12128): Elaborating entity "mux4" for hierarchy "simple:simple|execute:execute|mux4:alu_src_mux_a" File: C:/Users/momon/le3hw/simple_test/execute.v Line: 29
Info (12128): Elaborating entity "alu" for hierarchy "simple:simple|execute:execute|alu:a" File: C:/Users/momon/le3hw/simple_test/execute.v Line: 44
Info (12128): Elaborating entity "mem_access" for hierarchy "simple:simple|mem_access:mem_access" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 142
Info (12128): Elaborating entity "write_back" for hierarchy "simple:simple|write_back:write_back" File: C:/Users/momon/le3hw/simple_test/simple.v Line: 148
Info (12128): Elaborating entity "display_for_16bit" for hierarchy "display_for_16bit:display_for_16bit" File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 103
Info (12128): Elaborating entity "character_display" for hierarchy "display_for_16bit:display_for_16bit|character_display:l_display0" File: C:/Users/momon/le3hw/simple_test/display_for_16bit.v Line: 32
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.21.13:20:19 Progress: Loading sld9dbf06ee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/momon/le3hw/simple_test/db/ip/sld9dbf06ee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu[3] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu[2] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu_src_a[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[11] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu_src_b[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu_src_b[1] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu[0] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_alu[1] has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 205
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_mdr has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_res has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_data_for_output_update has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13012): Latch simple:simple|control_unit:control_unit|op_reg_write has unsafe behavior File: C:/Users/momon/le3hw/simple_test/control_unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal simple:simple|fetch:fetch|instruction_register[14] File: C:/Users/momon/le3hw/simple_test/fetch.v Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "selector_state[0]" is stuck at VCC File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 11
    Warning (13410): Pin "selector_state[1]" is stuck at VCC File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 11
    Warning (13410): Pin "selector_state[2]" is stuck at VCC File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 11
    Warning (13410): Pin "selector_state[3]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 11
    Warning (13410): Pin "l_out0[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 16
    Warning (13410): Pin "l_out1[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 16
    Warning (13410): Pin "l_out2[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 16
    Warning (13410): Pin "l_out3[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 16
    Warning (13410): Pin "r_out0[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 17
    Warning (13410): Pin "r_out1[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 17
    Warning (13410): Pin "r_out2[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 17
    Warning (13410): Pin "r_out3[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 17
    Warning (13410): Pin "phase_out[7]" is stuck at GND File: C:/Users/momon/le3hw/simple_test/simple_test.v Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/momon/le3hw/simple_test/output_files/simple_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1623 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 1477 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Fri May 21 13:20:38 2021
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/momon/le3hw/simple_test/output_files/simple_test.map.smsg.


