
raspbian-preinstalled/hcitool:     file format elf32-littlearm


Disassembly of section .init:

00010e28 <.init>:
   10e28:	push	{r3, lr}
   10e2c:	bl	112ec <close@plt+0x1ec>
   10e30:	pop	{r3, pc}

Disassembly of section .plt:

00010e34 <udev_hwdb_unref@plt-0x14>:
   10e34:	push	{lr}		; (str lr, [sp, #-4]!)
   10e38:	ldr	lr, [pc, #4]	; 10e44 <udev_hwdb_unref@plt-0x4>
   10e3c:	add	lr, pc, lr
   10e40:	ldr	pc, [lr, #8]!
   10e44:	strheq	ip, [r2], -r8

00010e48 <udev_hwdb_unref@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #44, 20	; 0x2c000
   10e50:	ldr	pc, [ip, #184]!	; 0xb8

00010e54 <__strncat_chk@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #44, 20	; 0x2c000
   10e5c:	ldr	pc, [ip, #176]!	; 0xb0

00010e60 <strcmp@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #44, 20	; 0x2c000
   10e68:	ldr	pc, [ip, #168]!	; 0xa8

00010e6c <strtol@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #44, 20	; 0x2c000
   10e74:	ldr	pc, [ip, #160]!	; 0xa0

00010e78 <setsockopt@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #44, 20	; 0x2c000
   10e80:	ldr	pc, [ip, #152]!	; 0x98

00010e84 <read@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #44, 20	; 0x2c000
   10e8c:	ldr	pc, [ip, #144]!	; 0x90

00010e90 <fflush@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #44, 20	; 0x2c000
   10e98:	ldr	pc, [ip, #136]!	; 0x88

00010e9c <free@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #44, 20	; 0x2c000
   10ea4:	ldr	pc, [ip, #128]!	; 0x80

00010ea8 <__vsnprintf_chk@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #44, 20	; 0x2c000
   10eb0:	ldr	pc, [ip, #120]!	; 0x78

00010eb4 <memcpy@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #44, 20	; 0x2c000
   10ebc:	ldr	pc, [ip, #112]!	; 0x70

00010ec0 <memcmp@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #44, 20	; 0x2c000
   10ec8:	ldr	pc, [ip, #104]!	; 0x68

00010ecc <sleep@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #44, 20	; 0x2c000
   10ed4:	ldr	pc, [ip, #96]!	; 0x60

00010ed8 <strdup@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #44, 20	; 0x2c000
   10ee0:	ldr	pc, [ip, #88]!	; 0x58

00010ee4 <__stack_chk_fail@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #44, 20	; 0x2c000
   10eec:	ldr	pc, [ip, #80]!	; 0x50

00010ef0 <strcasecmp@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #44, 20	; 0x2c000
   10ef8:	ldr	pc, [ip, #72]!	; 0x48

00010efc <perror@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #44, 20	; 0x2c000
   10f04:	ldr	pc, [ip, #64]!	; 0x40

00010f08 <poll@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #44, 20	; 0x2c000
   10f10:	ldr	pc, [ip, #56]!	; 0x38

00010f14 <udev_hwdb_new@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #44, 20	; 0x2c000
   10f1c:	ldr	pc, [ip, #48]!	; 0x30

00010f20 <sigaction@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #44, 20	; 0x2c000
   10f28:	ldr	pc, [ip, #40]!	; 0x28

00010f2c <__memcpy_chk@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #44, 20	; 0x2c000
   10f34:	ldr	pc, [ip, #32]!

00010f38 <fwrite@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #44, 20	; 0x2c000
   10f40:	ldr	pc, [ip, #24]!

00010f44 <strcat@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #44, 20	; 0x2c000
   10f4c:	ldr	pc, [ip, #16]!

00010f50 <getsockopt@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #44, 20	; 0x2c000
   10f58:	ldr	pc, [ip, #8]!

00010f5c <ioctl@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #44, 20	; 0x2c000
   10f64:	ldr	pc, [ip, #0]!

00010f68 <udev_new@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #176128	; 0x2b000
   10f70:	ldr	pc, [ip, #4088]!	; 0xff8

00010f74 <usleep@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #176128	; 0x2b000
   10f7c:	ldr	pc, [ip, #4080]!	; 0xff0

00010f80 <puts@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #176128	; 0x2b000
   10f88:	ldr	pc, [ip, #4072]!	; 0xfe8

00010f8c <malloc@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #176128	; 0x2b000
   10f94:	ldr	pc, [ip, #4064]!	; 0xfe0

00010f98 <__libc_start_main@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #176128	; 0x2b000
   10fa0:	ldr	pc, [ip, #4056]!	; 0xfd8

00010fa4 <strerror@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #176128	; 0x2b000
   10fac:	ldr	pc, [ip, #4048]!	; 0xfd0

00010fb0 <__vfprintf_chk@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #176128	; 0x2b000
   10fb8:	ldr	pc, [ip, #4040]!	; 0xfc8

00010fbc <strsep@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #176128	; 0x2b000
   10fc4:	ldr	pc, [ip, #4032]!	; 0xfc0

00010fc8 <__gmon_start__@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #176128	; 0x2b000
   10fd0:	ldr	pc, [ip, #4024]!	; 0xfb8

00010fd4 <getopt_long@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #176128	; 0x2b000
   10fdc:	ldr	pc, [ip, #4016]!	; 0xfb0

00010fe0 <__ctype_b_loc@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #176128	; 0x2b000
   10fe8:	ldr	pc, [ip, #4008]!	; 0xfa8

00010fec <exit@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #176128	; 0x2b000
   10ff4:	ldr	pc, [ip, #4000]!	; 0xfa0

00010ff8 <udev_unref@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #176128	; 0x2b000
   11000:	ldr	pc, [ip, #3992]!	; 0xf98

00011004 <strtoul@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #176128	; 0x2b000
   1100c:	ldr	pc, [ip, #3984]!	; 0xf90

00011010 <strlen@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #176128	; 0x2b000
   11018:	ldr	pc, [ip, #3976]!	; 0xf88

0001101c <__errno_location@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #176128	; 0x2b000
   11024:	ldr	pc, [ip, #3968]!	; 0xf80

00011028 <__strcat_chk@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #176128	; 0x2b000
   11030:	ldr	pc, [ip, #3960]!	; 0xf78

00011034 <__sprintf_chk@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #176128	; 0x2b000
   1103c:	ldr	pc, [ip, #3952]!	; 0xf70

00011040 <bind@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #176128	; 0x2b000
   11048:	ldr	pc, [ip, #3944]!	; 0xf68

0001104c <memset@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #176128	; 0x2b000
   11054:	ldr	pc, [ip, #3936]!	; 0xf60

00011058 <putchar@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #176128	; 0x2b000
   11060:	ldr	pc, [ip, #3928]!	; 0xf58

00011064 <strncpy@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #176128	; 0x2b000
   1106c:	ldr	pc, [ip, #3920]!	; 0xf50

00011070 <__printf_chk@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #176128	; 0x2b000
   11078:	ldr	pc, [ip, #3912]!	; 0xf48

0001107c <__fprintf_chk@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #176128	; 0x2b000
   11084:	ldr	pc, [ip, #3904]!	; 0xf40

00011088 <writev@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #176128	; 0x2b000
   11090:	ldr	pc, [ip, #3896]!	; 0xf38

00011094 <udev_list_entry_get_name@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #176128	; 0x2b000
   1109c:	ldr	pc, [ip, #3888]!	; 0xf30

000110a0 <udev_list_entry_get_next@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #176128	; 0x2b000
   110a8:	ldr	pc, [ip, #3880]!	; 0xf28

000110ac <sscanf@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #176128	; 0x2b000
   110b4:	ldr	pc, [ip, #3872]!	; 0xf20

000110b8 <sprintf@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #176128	; 0x2b000
   110c0:	ldr	pc, [ip, #3864]!	; 0xf18

000110c4 <udev_hwdb_get_properties_list_entry@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #176128	; 0x2b000
   110cc:	ldr	pc, [ip, #3856]!	; 0xf10

000110d0 <socket@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #176128	; 0x2b000
   110d8:	ldr	pc, [ip, #3848]!	; 0xf08

000110dc <strncmp@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #176128	; 0x2b000
   110e4:	ldr	pc, [ip, #3840]!	; 0xf00

000110e8 <udev_list_entry_get_value@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #176128	; 0x2b000
   110f0:	ldr	pc, [ip, #3832]!	; 0xef8

000110f4 <abort@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #176128	; 0x2b000
   110fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011100 <close@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #176128	; 0x2b000
   11108:	ldr	pc, [ip, #3816]!	; 0xee8

Disassembly of section .text:

00011110 <.text>:
   11110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11114:	sub	sp, sp, #36	; 0x24
   11118:	ldr	r6, [pc, #360]	; 11288 <close@plt+0x188>
   1111c:	mov	r4, r0
   11120:	mov	r8, r1
   11124:	ldr	r3, [r6]
   11128:	mvn	r5, #0
   1112c:	str	r3, [sp, #28]
   11130:	ldr	sl, [pc, #340]	; 1128c <close@plt+0x18c>
   11134:	ldr	r9, [pc, #340]	; 11290 <close@plt+0x190>
   11138:	ldr	fp, [pc, #340]	; 11294 <close@plt+0x194>
   1113c:	b	11158 <close@plt+0x58>
   11140:	cmp	r0, #105	; 0x69
   11144:	bne	1121c <close@plt+0x11c>
   11148:	ldr	r0, [fp]
   1114c:	bl	1e740 <close@plt+0xd640>
   11150:	subs	r5, r0, #0
   11154:	blt	11254 <close@plt+0x154>
   11158:	mov	r7, #0
   1115c:	str	r7, [sp]
   11160:	mov	r3, sl
   11164:	mov	r2, r9
   11168:	mov	r1, r8
   1116c:	mov	r0, r4
   11170:	bl	10fd4 <getopt_long@plt>
   11174:	cmn	r0, #1
   11178:	bne	11140 <close@plt+0x40>
   1117c:	ldr	r3, [pc, #276]	; 11298 <close@plt+0x198>
   11180:	ldr	r9, [r3]
   11184:	str	r7, [r3]
   11188:	sub	r4, r4, r9
   1118c:	cmp	r4, r7
   11190:	ble	1121c <close@plt+0x11c>
   11194:	cmn	r5, #1
   11198:	bne	11228 <close@plt+0x128>
   1119c:	add	r3, r8, r9, lsl #2
   111a0:	str	r3, [sp, #12]
   111a4:	ldr	r3, [r8, r9, lsl #2]
   111a8:	ldr	r8, [pc, #236]	; 1129c <close@plt+0x19c>
   111ac:	mov	fp, #0
   111b0:	mov	sl, #12
   111b4:	str	r3, [sp, #8]
   111b8:	mul	r9, sl, fp
   111bc:	ldr	r7, [r8, r9]
   111c0:	cmp	r7, #0
   111c4:	beq	11268 <close@plt+0x168>
   111c8:	mov	r0, r7
   111cc:	bl	11010 <strlen@plt>
   111d0:	ldr	r1, [sp, #8]
   111d4:	mov	r2, r0
   111d8:	mov	r0, r7
   111dc:	bl	110dc <strncmp@plt>
   111e0:	subs	r7, r0, #0
   111e4:	bne	1124c <close@plt+0x14c>
   111e8:	add	r8, r8, r9
   111ec:	ldr	r2, [sp, #12]
   111f0:	ldr	r3, [r8, #4]
   111f4:	mov	r0, r5
   111f8:	mov	r1, r4
   111fc:	blx	r3
   11200:	ldr	r2, [sp, #28]
   11204:	ldr	r3, [r6]
   11208:	mov	r0, r7
   1120c:	cmp	r2, r3
   11210:	bne	11264 <close@plt+0x164>
   11214:	add	sp, sp, #36	; 0x24
   11218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1121c:	bl	113b0 <close@plt+0x2b0>
   11220:	mov	r0, r7
   11224:	bl	10fec <exit@plt>
   11228:	add	r1, sp, #20
   1122c:	mov	r0, r5
   11230:	bl	1e690 <close@plt+0xd590>
   11234:	cmp	r0, #0
   11238:	bge	1119c <close@plt+0x9c>
   1123c:	ldr	r0, [pc, #92]	; 112a0 <close@plt+0x1a0>
   11240:	bl	10efc <perror@plt>
   11244:	mov	r0, #1
   11248:	bl	10fec <exit@plt>
   1124c:	add	fp, fp, #1
   11250:	b	111b8 <close@plt+0xb8>
   11254:	ldr	r0, [pc, #72]	; 112a4 <close@plt+0x1a4>
   11258:	bl	10efc <perror@plt>
   1125c:	mov	r0, #1
   11260:	bl	10fec <exit@plt>
   11264:	bl	10ee4 <__stack_chk_fail@plt>
   11268:	ldr	r1, [pc, #56]	; 112a8 <close@plt+0x1a8>
   1126c:	ldr	r3, [sp, #8]
   11270:	ldr	r2, [pc, #52]	; 112ac <close@plt+0x1ac>
   11274:	ldr	r0, [r1]
   11278:	mov	r1, #1
   1127c:	bl	1107c <__fprintf_chk@plt>
   11280:	mov	r0, #1
   11284:	bl	10fec <exit@plt>
   11288:	andeq	ip, r3, r8, ror #27
   1128c:	andeq	sp, r3, r8, lsl r7
   11290:	strdeq	r4, [r2], -r8
   11294:	andeq	lr, r3, r8, ror #5
   11298:	ldrdeq	lr, [r3], -r8
   1129c:	andeq	r2, r2, r4, asr #11
   112a0:	andeq	r4, r2, r8, ror #3
   112a4:	andeq	r4, r2, r8, ror #17
   112a8:	andeq	lr, r3, r0, ror #5
   112ac:	andeq	r4, r2, r0, lsl #18
   112b0:	mov	fp, #0
   112b4:	mov	lr, #0
   112b8:	pop	{r1}		; (ldr r1, [sp], #4)
   112bc:	mov	r2, sp
   112c0:	push	{r2}		; (str r2, [sp, #-4]!)
   112c4:	push	{r0}		; (str r0, [sp, #-4]!)
   112c8:	ldr	ip, [pc, #16]	; 112e0 <close@plt+0x1e0>
   112cc:	push	{ip}		; (str ip, [sp, #-4]!)
   112d0:	ldr	r0, [pc, #12]	; 112e4 <close@plt+0x1e4>
   112d4:	ldr	r3, [pc, #12]	; 112e8 <close@plt+0x1e8>
   112d8:	bl	10f98 <__libc_start_main@plt>
   112dc:	bl	110f4 <abort@plt>
   112e0:			; <UNDEFINED> instruction: 0x000225b4
   112e4:	andeq	r1, r1, r0, lsl r1
   112e8:	andeq	r2, r2, r4, asr r5
   112ec:	ldr	r3, [pc, #20]	; 11308 <close@plt+0x208>
   112f0:	ldr	r2, [pc, #20]	; 1130c <close@plt+0x20c>
   112f4:	add	r3, pc, r3
   112f8:	ldr	r2, [r3, r2]
   112fc:	cmp	r2, #0
   11300:	bxeq	lr
   11304:	b	10fc8 <__gmon_start__@plt>
   11308:	andeq	fp, r2, r0, lsl #24
   1130c:	strdeq	r0, [r0], -ip
   11310:	ldr	r0, [pc, #24]	; 11330 <close@plt+0x230>
   11314:	ldr	r3, [pc, #24]	; 11334 <close@plt+0x234>
   11318:	cmp	r3, r0
   1131c:	bxeq	lr
   11320:	ldr	r3, [pc, #16]	; 11338 <close@plt+0x238>
   11324:	cmp	r3, #0
   11328:	bxeq	lr
   1132c:	bx	r3
   11330:	ldrdeq	lr, [r3], -r8
   11334:	ldrdeq	lr, [r3], -r8
   11338:	andeq	r0, r0, r0
   1133c:	ldr	r0, [pc, #36]	; 11368 <close@plt+0x268>
   11340:	ldr	r1, [pc, #36]	; 1136c <close@plt+0x26c>
   11344:	sub	r1, r1, r0
   11348:	asr	r1, r1, #2
   1134c:	add	r1, r1, r1, lsr #31
   11350:	asrs	r1, r1, #1
   11354:	bxeq	lr
   11358:	ldr	r3, [pc, #16]	; 11370 <close@plt+0x270>
   1135c:	cmp	r3, #0
   11360:	bxeq	lr
   11364:	bx	r3
   11368:	ldrdeq	lr, [r3], -r8
   1136c:	ldrdeq	lr, [r3], -r8
   11370:	andeq	r0, r0, r0
   11374:	push	{r4, lr}
   11378:	ldr	r4, [pc, #24]	; 11398 <close@plt+0x298>
   1137c:	ldrb	r3, [r4]
   11380:	cmp	r3, #0
   11384:	popne	{r4, pc}
   11388:	bl	11310 <close@plt+0x210>
   1138c:	mov	r3, #1
   11390:	strb	r3, [r4]
   11394:	pop	{r4, pc}
   11398:	andeq	lr, r3, ip, ror #5
   1139c:	b	1133c <close@plt+0x23c>
   113a0:	ldr	r3, [pc, #4]	; 113ac <close@plt+0x2ac>
   113a4:	str	r0, [r3]
   113a8:	bx	lr
   113ac:	strdeq	lr, [r3], -r0
   113b0:	push	{r4, r5, r6, lr}
   113b4:	mov	r0, #1
   113b8:	ldr	r2, [pc, #100]	; 11424 <close@plt+0x324>
   113bc:	ldr	r1, [pc, #100]	; 11428 <close@plt+0x328>
   113c0:	bl	11070 <__printf_chk@plt>
   113c4:	ldr	r0, [pc, #96]	; 1142c <close@plt+0x32c>
   113c8:	bl	10f80 <puts@plt>
   113cc:	ldr	r0, [pc, #92]	; 11430 <close@plt+0x330>
   113d0:	bl	10f80 <puts@plt>
   113d4:	ldr	r0, [pc, #88]	; 11434 <close@plt+0x334>
   113d8:	bl	10f80 <puts@plt>
   113dc:	ldr	r4, [pc, #84]	; 11438 <close@plt+0x338>
   113e0:	ldr	r5, [pc, #84]	; 1143c <close@plt+0x33c>
   113e4:	ldr	r3, [pc, #84]	; 11440 <close@plt+0x340>
   113e8:	ldr	r2, [pc, #84]	; 11444 <close@plt+0x344>
   113ec:	ldr	r6, [pc, #84]	; 11448 <close@plt+0x348>
   113f0:	b	11400 <close@plt+0x300>
   113f4:	mov	r2, r5
   113f8:	ldr	r3, [r4, #-12]
   113fc:	ldr	r5, [r4, #-8]
   11400:	mov	r1, r6
   11404:	mov	r0, #1
   11408:	bl	11070 <__printf_chk@plt>
   1140c:	cmp	r5, #0
   11410:	add	r4, r4, #12
   11414:	bne	113f4 <close@plt+0x2f4>
   11418:	ldr	r0, [pc, #44]	; 1144c <close@plt+0x34c>
   1141c:	pop	{r4, r5, r6, lr}
   11420:	b	10f80 <puts@plt>
   11424:			; <UNDEFINED> instruction: 0x000228b0
   11428:			; <UNDEFINED> instruction: 0x000228b8
   1142c:	ldrdeq	r2, [r2], -r4
   11430:	andeq	r2, r2, r0, lsl r9
   11434:	andeq	r2, r2, r4, asr #18
   11438:	ldrdeq	r2, [r2], -r8
   1143c:	muleq	r2, r4, r8
   11440:	muleq	r2, r8, r8
   11444:	andeq	r4, r2, r4, asr #32
   11448:	andeq	r2, r2, r0, asr r9
   1144c:	andeq	r2, r2, ip, asr r9
   11450:	push	{r4, r5, r6, lr}
   11454:	sub	sp, sp, #120	; 0x78
   11458:	ldr	r4, [pc, #120]	; 114d8 <close@plt+0x3d8>
   1145c:	mov	r6, r0
   11460:	mov	r5, r1
   11464:	ldr	r3, [r4]
   11468:	mov	r2, #90	; 0x5a
   1146c:	mov	r1, #0
   11470:	add	r0, sp, #6
   11474:	str	r3, [sp, #116]	; 0x74
   11478:	bl	1104c <memset@plt>
   1147c:	mov	r0, r6
   11480:	add	r2, sp, #4
   11484:	ldr	r1, [pc, #80]	; 114dc <close@plt+0x3dc>
   11488:	strh	r5, [sp, #4]
   1148c:	bl	10f5c <ioctl@plt>
   11490:	cmp	r0, #0
   11494:	bne	114b8 <close@plt+0x3b8>
   11498:	add	r1, sp, #96	; 0x60
   1149c:	add	r0, sp, #14
   114a0:	bl	1714c <close@plt+0x604c>
   114a4:	add	r3, sp, #96	; 0x60
   114a8:	add	r2, sp, #6
   114ac:	ldr	r1, [pc, #44]	; 114e0 <close@plt+0x3e0>
   114b0:	mov	r0, #1
   114b4:	bl	11070 <__printf_chk@plt>
   114b8:	ldr	r2, [sp, #116]	; 0x74
   114bc:	ldr	r3, [r4]
   114c0:	mov	r0, #0
   114c4:	cmp	r2, r3
   114c8:	bne	114d4 <close@plt+0x3d4>
   114cc:	add	sp, sp, #120	; 0x78
   114d0:	pop	{r4, r5, r6, pc}
   114d4:	bl	10ee4 <__stack_chk_fail@plt>
   114d8:	andeq	ip, r3, r8, ror #27
   114dc:	ldrdhi	r4, [r4], -r3
   114e0:			; <UNDEFINED> instruction: 0x000229b0
   114e4:	push	{r4, r5, lr}
   114e8:	sub	sp, sp, #12
   114ec:	ldr	r4, [pc, #168]	; 1159c <close@plt+0x49c>
   114f0:	ldr	ip, [r2]
   114f4:	ldr	lr, [r4]
   114f8:	sub	ip, ip, lr
   114fc:	cmp	r1, r0
   11500:	cmpge	ip, r1
   11504:	movgt	r5, #1
   11508:	movle	r5, #0
   1150c:	str	ip, [r2]
   11510:	ldr	lr, [r3]
   11514:	bgt	11568 <close@plt+0x468>
   11518:	cmp	ip, r0
   1151c:	blt	11534 <close@plt+0x434>
   11520:	ldr	r2, [r4]
   11524:	add	lr, lr, r2, lsl #2
   11528:	str	lr, [r3]
   1152c:	add	sp, sp, #12
   11530:	pop	{r4, r5, pc}
   11534:	ldr	r1, [pc, #100]	; 115a0 <close@plt+0x4a0>
   11538:	ldr	r3, [lr]
   1153c:	ldr	r2, [pc, #96]	; 115a4 <close@plt+0x4a4>
   11540:	str	r0, [sp]
   11544:	ldr	r0, [r1]
   11548:	mov	r1, #1
   1154c:	bl	1107c <__fprintf_chk@plt>
   11550:	ldr	r2, [sp, #24]
   11554:	ldr	r1, [pc, #76]	; 115a8 <close@plt+0x4a8>
   11558:	mov	r0, #1
   1155c:	bl	11070 <__printf_chk@plt>
   11560:	mov	r0, r5
   11564:	bl	10fec <exit@plt>
   11568:	ldr	r0, [pc, #48]	; 115a0 <close@plt+0x4a0>
   1156c:	str	r1, [sp]
   11570:	ldr	r2, [pc, #52]	; 115ac <close@plt+0x4ac>
   11574:	ldr	r3, [lr]
   11578:	mov	r1, #1
   1157c:	ldr	r0, [r0]
   11580:	bl	1107c <__fprintf_chk@plt>
   11584:	ldr	r2, [sp, #24]
   11588:	ldr	r1, [pc, #24]	; 115a8 <close@plt+0x4a8>
   1158c:	mov	r0, #1
   11590:	bl	11070 <__printf_chk@plt>
   11594:	mov	r0, #1
   11598:	bl	10fec <exit@plt>
   1159c:	ldrdeq	lr, [r3], -r8
   115a0:	andeq	lr, r3, r0, ror #5
   115a4:	andeq	r2, r2, r0, ror #19
   115a8:	andeq	r4, r2, r8, lsr r3
   115ac:			; <UNDEFINED> instruction: 0x000229b8
   115b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115b4:	mov	r4, #0
   115b8:	ldr	r6, [pc, #772]	; 118c4 <close@plt+0x7c4>
   115bc:	ldr	r5, [pc, #772]	; 118c8 <close@plt+0x7c8>
   115c0:	ldr	r7, [pc, #772]	; 118cc <close@plt+0x7cc>
   115c4:	sub	sp, sp, #36	; 0x24
   115c8:	mov	r8, r4
   115cc:	mov	fp, #3200	; 0xc80
   115d0:	mov	sl, #7
   115d4:	mov	r9, #200	; 0xc8
   115d8:	mov	r3, #2400	; 0x960
   115dc:	str	r0, [sp, #20]
   115e0:	str	r1, [sp, #28]
   115e4:	str	r2, [sp, #24]
   115e8:	str	r3, [sp, #16]
   115ec:	mov	r3, #0
   115f0:	str	r3, [sp]
   115f4:	mov	r2, r5
   115f8:	mov	r3, r6
   115fc:	ldr	r1, [sp, #24]
   11600:	ldr	r0, [sp, #28]
   11604:	bl	10fd4 <getopt_long@plt>
   11608:	cmn	r0, #1
   1160c:	beq	11764 <close@plt+0x664>
   11610:	sub	r0, r0, #72	; 0x48
   11614:	cmp	r0, #44	; 0x2c
   11618:	ldrls	pc, [pc, r0, lsl #2]
   1161c:	b	11754 <close@plt+0x654>
   11620:	andeq	r1, r1, ip, lsr r7
   11624:	andeq	r1, r1, r4, asr r7
   11628:	andeq	r1, r1, r4, asr r7
   1162c:	andeq	r1, r1, r4, asr r7
   11630:	andeq	r1, r1, r4, asr r7
   11634:	andeq	r1, r1, r0, lsr #14
   11638:	andeq	r1, r1, r4, asr r7
   1163c:	andeq	r1, r1, r4, asr r7
   11640:	andeq	r1, r1, r4, asr r7
   11644:	andeq	r1, r1, r4, asr r7
   11648:	andeq	r1, r1, r4, asr r7
   1164c:	andeq	r1, r1, r4, asr r7
   11650:	andeq	r1, r1, r4, asr r7
   11654:	andeq	r1, r1, r4, asr r7
   11658:	andeq	r1, r1, r4, asr r7
   1165c:	andeq	r1, r1, r4, asr r7
   11660:	andeq	r1, r1, r4, asr r7
   11664:	andeq	r1, r1, r4, asr r7
   11668:	andeq	r1, r1, r4, asr r7
   1166c:	andeq	r1, r1, r4, asr r7
   11670:	andeq	r1, r1, r4, asr r7
   11674:	andeq	r1, r1, r4, asr r7
   11678:	andeq	r1, r1, r4, asr r7
   1167c:	andeq	r1, r1, r4, asr r7
   11680:	andeq	r1, r1, r4, asr r7
   11684:	andeq	r1, r1, r4, asr r7
   11688:	andeq	r1, r1, r4, asr r7
   1168c:	andeq	r1, r1, r4, asr r7
   11690:	andeq	r1, r1, r4, asr r7
   11694:	andeq	r1, r1, r4, asr r7
   11698:	andeq	r1, r1, r4, asr r7
   1169c:	andeq	r1, r1, r4, asr r7
   116a0:	andeq	r1, r1, r4, asr r7
   116a4:	andeq	r1, r1, r4, asr r7
   116a8:	andeq	r1, r1, r4, asr r7
   116ac:	andeq	r1, r1, r4, asr r7
   116b0:	andeq	r1, r1, r8, lsl #14
   116b4:	strdeq	r1, [r1], -r0
   116b8:	andeq	r1, r1, r4, asr r7
   116bc:	andeq	r1, r1, r4, asr r7
   116c0:	andeq	r1, r1, r4, asr r7
   116c4:	andeq	r1, r1, r4, asr r7
   116c8:	andeq	r1, r1, r4, asr r7
   116cc:	andeq	r1, r1, r4, asr r7
   116d0:	ldrdeq	r1, [r1], -r4
   116d4:	mov	r2, #0
   116d8:	mov	r1, r2
   116dc:	ldr	r0, [r7]
   116e0:	bl	11004 <strtoul@plt>
   116e4:	uxth	fp, r0
   116e8:	mov	r4, #1
   116ec:	b	115ec <close@plt+0x4ec>
   116f0:	mov	r2, #0
   116f4:	mov	r1, r2
   116f8:	ldr	r0, [r7]
   116fc:	bl	11004 <strtoul@plt>
   11700:	uxth	r9, r0
   11704:	b	116e8 <close@plt+0x5e8>
   11708:	mov	r2, #0
   1170c:	mov	r1, r2
   11710:	ldr	r0, [r7]
   11714:	bl	11004 <strtoul@plt>
   11718:	uxth	sl, r0
   1171c:	b	116e8 <close@plt+0x5e8>
   11720:	mov	r2, #0
   11724:	mov	r1, r2
   11728:	ldr	r0, [r7]
   1172c:	bl	11004 <strtoul@plt>
   11730:	uxth	r3, r0
   11734:	str	r3, [sp, #16]
   11738:	b	116e8 <close@plt+0x5e8>
   1173c:	mov	r2, #0
   11740:	mov	r1, r2
   11744:	ldr	r0, [r7]
   11748:	bl	11004 <strtoul@plt>
   1174c:	uxth	r8, r0
   11750:	b	116e8 <close@plt+0x5e8>
   11754:	ldr	r0, [pc, #372]	; 118d0 <close@plt+0x7d0>
   11758:	bl	10f80 <puts@plt>
   1175c:	add	sp, sp, #36	; 0x24
   11760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11764:	cmp	r4, #0
   11768:	beq	117c4 <close@plt+0x6c4>
   1176c:	cmp	r8, #3840	; 0xf00
   11770:	bcs	11754 <close@plt+0x654>
   11774:	ldr	r3, [sp, #20]
   11778:	cmp	r3, #0
   1177c:	blt	11894 <close@plt+0x794>
   11780:	ldr	r0, [sp, #20]
   11784:	bl	1e970 <close@plt+0xd870>
   11788:	subs	r4, r0, #0
   1178c:	blt	118a4 <close@plt+0x7a4>
   11790:	ldr	ip, [pc, #316]	; 118d4 <close@plt+0x7d4>
   11794:	strd	sl, [sp]
   11798:	ldr	r3, [sp, #16]
   1179c:	mov	r2, r9
   117a0:	mov	r1, r8
   117a4:	str	ip, [sp, #8]
   117a8:	bl	2238c <close@plt+0x1128c>
   117ac:	cmp	r0, #0
   117b0:	blt	11860 <close@plt+0x760>
   117b4:	mov	r0, r4
   117b8:	bl	1ea38 <close@plt+0xd938>
   117bc:	add	sp, sp, #36	; 0x24
   117c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117c4:	ldr	r3, [pc, #268]	; 118d8 <close@plt+0x7d8>
   117c8:	mov	r1, #5
   117cc:	mov	r0, r1
   117d0:	str	r3, [sp]
   117d4:	add	r2, sp, #28
   117d8:	add	r3, sp, #24
   117dc:	bl	114e4 <close@plt+0x3e4>
   117e0:	ldr	r3, [sp, #24]
   117e4:	mov	r2, r4
   117e8:	mov	r1, r4
   117ec:	ldr	r0, [r3]
   117f0:	bl	11004 <strtoul@plt>
   117f4:	ldr	r3, [sp, #24]
   117f8:	mov	r2, r4
   117fc:	mov	r1, r4
   11800:	uxth	r8, r0
   11804:	ldr	r0, [r3, #4]
   11808:	bl	11004 <strtoul@plt>
   1180c:	ldr	r3, [sp, #24]
   11810:	mov	r2, r4
   11814:	mov	r1, r4
   11818:	uxth	r9, r0
   1181c:	ldr	r0, [r3, #8]
   11820:	bl	11004 <strtoul@plt>
   11824:	ldr	r3, [sp, #24]
   11828:	mov	r2, r4
   1182c:	mov	r1, r4
   11830:	uxth	r0, r0
   11834:	str	r0, [sp, #16]
   11838:	ldr	r0, [r3, #12]
   1183c:	bl	11004 <strtoul@plt>
   11840:	ldr	r3, [sp, #24]
   11844:	mov	r2, r4
   11848:	mov	r1, r4
   1184c:	uxth	sl, r0
   11850:	ldr	r0, [r3, #16]
   11854:	bl	11004 <strtoul@plt>
   11858:	uxth	fp, r0
   1185c:	b	1176c <close@plt+0x66c>
   11860:	bl	1101c <__errno_location@plt>
   11864:	ldr	r3, [pc, #112]	; 118dc <close@plt+0x7dc>
   11868:	ldr	r6, [r3]
   1186c:	ldr	r5, [r0]
   11870:	mov	r0, r5
   11874:	bl	10fa4 <strerror@plt>
   11878:	str	r5, [sp]
   1187c:	ldr	r2, [pc, #92]	; 118e0 <close@plt+0x7e0>
   11880:	mov	r1, #1
   11884:	mov	r3, r0
   11888:	mov	r0, r6
   1188c:	bl	1107c <__fprintf_chk@plt>
   11890:	b	117b4 <close@plt+0x6b4>
   11894:	mov	r0, #0
   11898:	bl	1e554 <close@plt+0xd454>
   1189c:	str	r0, [sp, #20]
   118a0:	b	11780 <close@plt+0x680>
   118a4:	ldr	r3, [pc, #48]	; 118dc <close@plt+0x7dc>
   118a8:	mov	r2, #23
   118ac:	mov	r1, #1
   118b0:	ldr	r3, [r3]
   118b4:	ldr	r0, [pc, #40]	; 118e4 <close@plt+0x7e4>
   118b8:	bl	10f38 <fwrite@plt>
   118bc:	mov	r0, #1
   118c0:	bl	10fec <exit@plt>
   118c4:	andeq	sp, r3, r8
   118c8:	andeq	r2, r2, r0, asr #23
   118cc:	andeq	lr, r3, r8, ror #5
   118d0:	andeq	r2, r2, r8, lsl #20
   118d4:	andeq	r1, r0, r8, lsl #7
   118d8:	andeq	r2, r2, r4, asr #23
   118dc:	andeq	lr, r3, r0, ror #5
   118e0:	muleq	r2, r8, sp
   118e4:	andeq	r2, r2, r0, lsl #27
   118e8:	push	{r4, r5, lr}
   118ec:	sub	sp, sp, #20
   118f0:	mov	r4, #0
   118f4:	str	r1, [sp, #12]
   118f8:	str	r2, [sp, #8]
   118fc:	mov	r5, r0
   11900:	str	r4, [sp]
   11904:	mov	r0, r1
   11908:	ldr	r3, [pc, #240]	; 11a00 <close@plt+0x900>
   1190c:	mov	r1, r2
   11910:	ldr	r2, [pc, #236]	; 11a04 <close@plt+0x904>
   11914:	bl	10fd4 <getopt_long@plt>
   11918:	cmn	r0, #1
   1191c:	beq	11930 <close@plt+0x830>
   11920:	ldr	r0, [pc, #224]	; 11a08 <close@plt+0x908>
   11924:	bl	10f80 <puts@plt>
   11928:	add	sp, sp, #20
   1192c:	pop	{r4, r5, pc}
   11930:	ldr	r2, [pc, #212]	; 11a0c <close@plt+0x90c>
   11934:	add	r3, sp, #8
   11938:	str	r2, [sp]
   1193c:	mov	r1, #2
   11940:	add	r2, sp, #12
   11944:	mov	r0, #1
   11948:	bl	114e4 <close@plt+0x3e4>
   1194c:	cmp	r5, #0
   11950:	blt	119d0 <close@plt+0x8d0>
   11954:	mov	r0, r5
   11958:	bl	1e970 <close@plt+0xd870>
   1195c:	subs	r4, r0, #0
   11960:	blt	119e0 <close@plt+0x8e0>
   11964:	ldr	r3, [sp, #8]
   11968:	mov	r2, #10
   1196c:	mov	r1, #0
   11970:	ldr	r0, [r3]
   11974:	bl	10e6c <strtol@plt>
   11978:	ldr	r3, [sp, #12]
   1197c:	cmp	r3, #1
   11980:	movle	r2, #19
   11984:	uxth	r5, r0
   11988:	bgt	119b4 <close@plt+0x8b4>
   1198c:	mov	r1, r5
   11990:	ldr	r3, [pc, #120]	; 11a10 <close@plt+0x910>
   11994:	mov	r0, r4
   11998:	bl	1ef8c <close@plt+0xde8c>
   1199c:	cmp	r0, #0
   119a0:	blt	119f0 <close@plt+0x8f0>
   119a4:	mov	r0, r4
   119a8:	bl	1ea38 <close@plt+0xd938>
   119ac:	add	sp, sp, #20
   119b0:	pop	{r4, r5, pc}
   119b4:	ldr	r3, [sp, #8]
   119b8:	mov	r2, #10
   119bc:	mov	r1, #0
   119c0:	ldr	r0, [r3, #4]
   119c4:	bl	10e6c <strtol@plt>
   119c8:	uxtb	r2, r0
   119cc:	b	1198c <close@plt+0x88c>
   119d0:	mov	r0, r4
   119d4:	bl	1e554 <close@plt+0xd454>
   119d8:	mov	r5, r0
   119dc:	b	11954 <close@plt+0x854>
   119e0:	ldr	r0, [pc, #44]	; 11a14 <close@plt+0x914>
   119e4:	bl	10efc <perror@plt>
   119e8:	mov	r0, #1
   119ec:	bl	10fec <exit@plt>
   119f0:	ldr	r0, [pc, #32]	; 11a18 <close@plt+0x918>
   119f4:	bl	10efc <perror@plt>
   119f8:	mov	r0, #1
   119fc:	bl	10fec <exit@plt>
   11a00:	andeq	sp, r3, r8, ror r0
   11a04:	andeq	r2, r2, r0, asr #23
   11a08:	andeq	r2, r2, r4, asr #27
   11a0c:	andeq	r2, r2, r4, ror #27
   11a10:	andeq	r2, r0, r0, lsl r7
   11a14:	andeq	r2, r2, r4, lsl #28
   11a18:	andeq	r2, r2, ip, lsl lr
   11a1c:	push	{r4, r5, lr}
   11a20:	sub	sp, sp, #20
   11a24:	mov	r4, #0
   11a28:	str	r1, [sp, #12]
   11a2c:	str	r2, [sp, #8]
   11a30:	mov	r5, r0
   11a34:	str	r4, [sp]
   11a38:	mov	r0, r1
   11a3c:	ldr	r3, [pc, #204]	; 11b10 <close@plt+0xa10>
   11a40:	mov	r1, r2
   11a44:	ldr	r2, [pc, #200]	; 11b14 <close@plt+0xa14>
   11a48:	bl	10fd4 <getopt_long@plt>
   11a4c:	cmn	r0, #1
   11a50:	beq	11a64 <close@plt+0x964>
   11a54:	ldr	r0, [pc, #188]	; 11b18 <close@plt+0xa18>
   11a58:	bl	10f80 <puts@plt>
   11a5c:	add	sp, sp, #20
   11a60:	pop	{r4, r5, pc}
   11a64:	ldr	r2, [pc, #176]	; 11b1c <close@plt+0xa1c>
   11a68:	add	r3, sp, #8
   11a6c:	str	r2, [sp]
   11a70:	mov	r1, r4
   11a74:	add	r2, sp, #12
   11a78:	mov	r0, r4
   11a7c:	bl	114e4 <close@plt+0x3e4>
   11a80:	cmp	r5, #0
   11a84:	blt	11af0 <close@plt+0x9f0>
   11a88:	mov	r0, r5
   11a8c:	bl	1e970 <close@plt+0xd870>
   11a90:	subs	r4, r0, #0
   11a94:	blt	11b00 <close@plt+0xa00>
   11a98:	mov	r2, #1000	; 0x3e8
   11a9c:	mov	r1, #0
   11aa0:	bl	1f6f8 <close@plt+0xe5f8>
   11aa4:	mov	r5, r0
   11aa8:	mov	r0, r4
   11aac:	bl	1ea38 <close@plt+0xd938>
   11ab0:	cmp	r5, #0
   11ab4:	bge	11a5c <close@plt+0x95c>
   11ab8:	bl	1101c <__errno_location@plt>
   11abc:	ldr	r3, [pc, #92]	; 11b20 <close@plt+0xa20>
   11ac0:	ldr	r5, [r3]
   11ac4:	ldr	r4, [r0]
   11ac8:	mov	r0, r4
   11acc:	bl	10fa4 <strerror@plt>
   11ad0:	str	r4, [sp]
   11ad4:	ldr	r2, [pc, #72]	; 11b24 <close@plt+0xa24>
   11ad8:	mov	r1, #1
   11adc:	mov	r3, r0
   11ae0:	mov	r0, r5
   11ae4:	bl	1107c <__fprintf_chk@plt>
   11ae8:	mov	r0, #1
   11aec:	bl	10fec <exit@plt>
   11af0:	mov	r0, r4
   11af4:	bl	1e554 <close@plt+0xd454>
   11af8:	mov	r5, r0
   11afc:	b	11a88 <close@plt+0x988>
   11b00:	ldr	r0, [pc, #32]	; 11b28 <close@plt+0xa28>
   11b04:	bl	10efc <perror@plt>
   11b08:	mov	r0, #1
   11b0c:	bl	10fec <exit@plt>
   11b10:	muleq	r3, r8, r0
   11b14:	andeq	r2, r2, r0, asr #23
   11b18:	andeq	r2, r2, r4, lsr lr
   11b1c:	andeq	r2, r2, r4, asr #28
   11b20:	andeq	lr, r3, r0, ror #5
   11b24:	andeq	r2, r2, r8, asr lr
   11b28:	andeq	r2, r2, r4, lsl #28
   11b2c:	push	{r4, r5, lr}
   11b30:	sub	sp, sp, #20
   11b34:	mov	r4, #0
   11b38:	str	r1, [sp, #12]
   11b3c:	str	r2, [sp, #8]
   11b40:	mov	r5, r0
   11b44:	str	r4, [sp]
   11b48:	mov	r0, r1
   11b4c:	ldr	r3, [pc, #204]	; 11c20 <close@plt+0xb20>
   11b50:	mov	r1, r2
   11b54:	ldr	r2, [pc, #200]	; 11c24 <close@plt+0xb24>
   11b58:	bl	10fd4 <getopt_long@plt>
   11b5c:	cmn	r0, #1
   11b60:	beq	11b74 <close@plt+0xa74>
   11b64:	ldr	r0, [pc, #188]	; 11c28 <close@plt+0xb28>
   11b68:	bl	10f80 <puts@plt>
   11b6c:	add	sp, sp, #20
   11b70:	pop	{r4, r5, pc}
   11b74:	ldr	r2, [pc, #176]	; 11c2c <close@plt+0xb2c>
   11b78:	add	r3, sp, #8
   11b7c:	str	r2, [sp]
   11b80:	mov	r1, r4
   11b84:	add	r2, sp, #12
   11b88:	mov	r0, r4
   11b8c:	bl	114e4 <close@plt+0x3e4>
   11b90:	cmp	r5, #0
   11b94:	blt	11c00 <close@plt+0xb00>
   11b98:	mov	r0, r5
   11b9c:	bl	1e970 <close@plt+0xd870>
   11ba0:	subs	r4, r0, #0
   11ba4:	blt	11c10 <close@plt+0xb10>
   11ba8:	mov	r2, #1000	; 0x3e8
   11bac:	mov	r1, #1
   11bb0:	bl	1f6f8 <close@plt+0xe5f8>
   11bb4:	mov	r5, r0
   11bb8:	mov	r0, r4
   11bbc:	bl	1ea38 <close@plt+0xd938>
   11bc0:	cmp	r5, #0
   11bc4:	bge	11b6c <close@plt+0xa6c>
   11bc8:	bl	1101c <__errno_location@plt>
   11bcc:	ldr	r3, [pc, #92]	; 11c30 <close@plt+0xb30>
   11bd0:	ldr	r5, [r3]
   11bd4:	ldr	r4, [r0]
   11bd8:	mov	r0, r4
   11bdc:	bl	10fa4 <strerror@plt>
   11be0:	str	r4, [sp]
   11be4:	ldr	r2, [pc, #72]	; 11c34 <close@plt+0xb34>
   11be8:	mov	r1, #1
   11bec:	mov	r3, r0
   11bf0:	mov	r0, r5
   11bf4:	bl	1107c <__fprintf_chk@plt>
   11bf8:	mov	r0, #1
   11bfc:	bl	10fec <exit@plt>
   11c00:	mov	r0, r4
   11c04:	bl	1e554 <close@plt+0xd454>
   11c08:	mov	r5, r0
   11c0c:	b	11b98 <close@plt+0xa98>
   11c10:	ldr	r0, [pc, #32]	; 11c38 <close@plt+0xb38>
   11c14:	bl	10efc <perror@plt>
   11c18:	mov	r0, #1
   11c1c:	bl	10fec <exit@plt>
   11c20:	strheq	sp, [r3], -r8
   11c24:	andeq	r2, r2, r0, asr #23
   11c28:	andeq	r2, r2, r8, lsl #29
   11c2c:	muleq	r2, r8, lr
   11c30:	andeq	lr, r3, r0, ror #5
   11c34:	andeq	r2, r2, r8, asr lr
   11c38:	andeq	r2, r2, r4, lsl #28
   11c3c:	push	{r4, r5, r6, lr}
   11c40:	sub	sp, sp, #24
   11c44:	ldr	r4, [pc, #280]	; 11d64 <close@plt+0xc64>
   11c48:	mov	r5, #0
   11c4c:	str	r1, [sp, #12]
   11c50:	ldr	ip, [r4]
   11c54:	str	r2, [sp, #8]
   11c58:	mov	r6, r0
   11c5c:	str	r5, [sp]
   11c60:	mov	r0, r1
   11c64:	ldr	r3, [pc, #252]	; 11d68 <close@plt+0xc68>
   11c68:	mov	r1, r2
   11c6c:	ldr	r2, [pc, #248]	; 11d6c <close@plt+0xc6c>
   11c70:	str	ip, [sp, #20]
   11c74:	bl	10fd4 <getopt_long@plt>
   11c78:	cmn	r0, #1
   11c7c:	beq	11ca0 <close@plt+0xba0>
   11c80:	ldr	r0, [pc, #232]	; 11d70 <close@plt+0xc70>
   11c84:	bl	10f80 <puts@plt>
   11c88:	ldr	r2, [sp, #20]
   11c8c:	ldr	r3, [r4]
   11c90:	cmp	r2, r3
   11c94:	bne	11d18 <close@plt+0xc18>
   11c98:	add	sp, sp, #24
   11c9c:	pop	{r4, r5, r6, pc}
   11ca0:	ldr	r2, [pc, #204]	; 11d74 <close@plt+0xc74>
   11ca4:	add	r3, sp, #8
   11ca8:	str	r2, [sp]
   11cac:	mov	r1, r5
   11cb0:	add	r2, sp, #12
   11cb4:	mov	r0, r5
   11cb8:	bl	114e4 <close@plt+0x3e4>
   11cbc:	cmp	r6, #0
   11cc0:	blt	11d08 <close@plt+0xc08>
   11cc4:	mov	r0, r6
   11cc8:	bl	1e970 <close@plt+0xd870>
   11ccc:	subs	r5, r0, #0
   11cd0:	blt	11d1c <close@plt+0xc1c>
   11cd4:	mov	r2, #1000	; 0x3e8
   11cd8:	add	r1, sp, #19
   11cdc:	bl	1f630 <close@plt+0xe530>
   11ce0:	mov	r6, r0
   11ce4:	mov	r0, r5
   11ce8:	bl	1ea38 <close@plt+0xd938>
   11cec:	cmp	r6, #0
   11cf0:	blt	11d2c <close@plt+0xc2c>
   11cf4:	ldrb	r2, [sp, #19]
   11cf8:	ldr	r1, [pc, #120]	; 11d78 <close@plt+0xc78>
   11cfc:	mov	r0, #1
   11d00:	bl	11070 <__printf_chk@plt>
   11d04:	b	11c88 <close@plt+0xb88>
   11d08:	mov	r0, r5
   11d0c:	bl	1e554 <close@plt+0xd454>
   11d10:	mov	r6, r0
   11d14:	b	11cc4 <close@plt+0xbc4>
   11d18:	bl	10ee4 <__stack_chk_fail@plt>
   11d1c:	ldr	r0, [pc, #88]	; 11d7c <close@plt+0xc7c>
   11d20:	bl	10efc <perror@plt>
   11d24:	mov	r0, #1
   11d28:	bl	10fec <exit@plt>
   11d2c:	bl	1101c <__errno_location@plt>
   11d30:	ldr	r3, [pc, #72]	; 11d80 <close@plt+0xc80>
   11d34:	ldr	r5, [r3]
   11d38:	ldr	r4, [r0]
   11d3c:	mov	r0, r4
   11d40:	bl	10fa4 <strerror@plt>
   11d44:	str	r4, [sp]
   11d48:	ldr	r2, [pc, #52]	; 11d84 <close@plt+0xc84>
   11d4c:	mov	r1, #1
   11d50:	mov	r3, r0
   11d54:	mov	r0, r5
   11d58:	bl	1107c <__fprintf_chk@plt>
   11d5c:	mov	r0, #1
   11d60:	bl	10fec <exit@plt>
   11d64:	andeq	ip, r3, r8, ror #27
   11d68:	ldrdeq	sp, [r3], -r8
   11d6c:	andeq	r2, r2, r0, asr #23
   11d70:	andeq	r2, r2, r8, lsr #29
   11d74:			; <UNDEFINED> instruction: 0x00022eb8
   11d78:	strdeq	r2, [r2], -r0
   11d7c:	andeq	r2, r2, r4, lsl #28
   11d80:	andeq	lr, r3, r0, ror #5
   11d84:	andeq	r2, r2, r8, asr #29
   11d88:	push	{r4, r5, lr}
   11d8c:	sub	sp, sp, #20
   11d90:	mov	r4, #0
   11d94:	str	r1, [sp, #12]
   11d98:	str	r2, [sp, #8]
   11d9c:	mov	r5, r0
   11da0:	str	r4, [sp]
   11da4:	mov	r0, r1
   11da8:	ldr	r3, [pc, #200]	; 11e78 <close@plt+0xd78>
   11dac:	mov	r1, r2
   11db0:	ldr	r2, [pc, #196]	; 11e7c <close@plt+0xd7c>
   11db4:	bl	10fd4 <getopt_long@plt>
   11db8:	cmn	r0, #1
   11dbc:	beq	11dd0 <close@plt+0xcd0>
   11dc0:	ldr	r0, [pc, #184]	; 11e80 <close@plt+0xd80>
   11dc4:	bl	10f80 <puts@plt>
   11dc8:	add	sp, sp, #20
   11dcc:	pop	{r4, r5, pc}
   11dd0:	ldr	r2, [pc, #172]	; 11e84 <close@plt+0xd84>
   11dd4:	add	r3, sp, #8
   11dd8:	str	r2, [sp]
   11ddc:	mov	r1, r4
   11de0:	add	r2, sp, #12
   11de4:	mov	r0, r4
   11de8:	bl	114e4 <close@plt+0x3e4>
   11dec:	cmp	r5, #0
   11df0:	blt	11e58 <close@plt+0xd58>
   11df4:	mov	r0, r5
   11df8:	bl	1e970 <close@plt+0xd870>
   11dfc:	subs	r4, r0, #0
   11e00:	blt	11e68 <close@plt+0xd68>
   11e04:	mov	r1, #1000	; 0x3e8
   11e08:	bl	1f57c <close@plt+0xe47c>
   11e0c:	mov	r5, r0
   11e10:	mov	r0, r4
   11e14:	bl	1ea38 <close@plt+0xd938>
   11e18:	cmp	r5, #0
   11e1c:	bge	11dc8 <close@plt+0xcc8>
   11e20:	bl	1101c <__errno_location@plt>
   11e24:	ldr	r3, [pc, #92]	; 11e88 <close@plt+0xd88>
   11e28:	ldr	r5, [r3]
   11e2c:	ldr	r4, [r0]
   11e30:	mov	r0, r4
   11e34:	bl	10fa4 <strerror@plt>
   11e38:	str	r4, [sp]
   11e3c:	ldr	r2, [pc, #72]	; 11e8c <close@plt+0xd8c>
   11e40:	mov	r1, #1
   11e44:	mov	r3, r0
   11e48:	mov	r0, r5
   11e4c:	bl	1107c <__fprintf_chk@plt>
   11e50:	mov	r0, #1
   11e54:	bl	10fec <exit@plt>
   11e58:	mov	r0, r4
   11e5c:	bl	1e554 <close@plt+0xd454>
   11e60:	mov	r5, r0
   11e64:	b	11df4 <close@plt+0xcf4>
   11e68:	ldr	r0, [pc, #32]	; 11e90 <close@plt+0xd90>
   11e6c:	bl	10efc <perror@plt>
   11e70:	mov	r0, #1
   11e74:	bl	10fec <exit@plt>
   11e78:	strdeq	sp, [r3], -r8
   11e7c:	andeq	r2, r2, r0, asr #23
   11e80:	andeq	r2, r2, ip, lsl #30
   11e84:	andeq	r2, r2, ip, lsl pc
   11e88:	andeq	lr, r3, r0, ror #5
   11e8c:	andeq	r2, r2, r0, lsr pc
   11e90:	andeq	r2, r2, r4, lsl #28
   11e94:	push	{r4, r5, r6, lr}
   11e98:	sub	sp, sp, #32
   11e9c:	ldr	r4, [pc, #284]	; 11fc0 <close@plt+0xec0>
   11ea0:	mov	r5, #0
   11ea4:	str	r1, [sp, #12]
   11ea8:	ldr	ip, [r4]
   11eac:	str	r2, [sp, #8]
   11eb0:	mov	r6, r0
   11eb4:	str	r5, [sp]
   11eb8:	mov	r0, r1
   11ebc:	ldr	r3, [pc, #256]	; 11fc4 <close@plt+0xec4>
   11ec0:	mov	r1, r2
   11ec4:	ldr	r2, [pc, #252]	; 11fc8 <close@plt+0xec8>
   11ec8:	str	ip, [sp, #28]
   11ecc:	bl	10fd4 <getopt_long@plt>
   11ed0:	cmn	r0, #1
   11ed4:	beq	11ef8 <close@plt+0xdf8>
   11ed8:	ldr	r0, [pc, #236]	; 11fcc <close@plt+0xecc>
   11edc:	bl	10f80 <puts@plt>
   11ee0:	ldr	r2, [sp, #28]
   11ee4:	ldr	r3, [r4]
   11ee8:	cmp	r2, r3
   11eec:	bne	11fac <close@plt+0xeac>
   11ef0:	add	sp, sp, #32
   11ef4:	pop	{r4, r5, r6, pc}
   11ef8:	ldr	r3, [pc, #208]	; 11fd0 <close@plt+0xed0>
   11efc:	mov	r1, #1
   11f00:	str	r3, [sp]
   11f04:	mov	r0, r1
   11f08:	add	r3, sp, #8
   11f0c:	add	r2, sp, #12
   11f10:	bl	114e4 <close@plt+0x3e4>
   11f14:	cmp	r6, #0
   11f18:	blt	11f9c <close@plt+0xe9c>
   11f1c:	mov	r0, r6
   11f20:	bl	1e970 <close@plt+0xd870>
   11f24:	subs	r5, r0, #0
   11f28:	blt	11fb0 <close@plt+0xeb0>
   11f2c:	ldr	r3, [sp, #8]
   11f30:	add	r1, sp, #20
   11f34:	ldr	r0, [r3]
   11f38:	bl	17264 <close@plt+0x6164>
   11f3c:	add	r1, sp, #20
   11f40:	mov	r3, #1000	; 0x3e8
   11f44:	mov	r2, #0
   11f48:	mov	r0, r5
   11f4c:	bl	1f4ac <close@plt+0xe3ac>
   11f50:	mov	r6, r0
   11f54:	mov	r0, r5
   11f58:	bl	1ea38 <close@plt+0xd938>
   11f5c:	cmp	r6, #0
   11f60:	bge	11ee0 <close@plt+0xde0>
   11f64:	bl	1101c <__errno_location@plt>
   11f68:	ldr	r3, [pc, #100]	; 11fd4 <close@plt+0xed4>
   11f6c:	ldr	r5, [r3]
   11f70:	ldr	r4, [r0]
   11f74:	mov	r0, r4
   11f78:	bl	10fa4 <strerror@plt>
   11f7c:	str	r4, [sp]
   11f80:	ldr	r2, [pc, #80]	; 11fd8 <close@plt+0xed8>
   11f84:	mov	r1, #1
   11f88:	mov	r3, r0
   11f8c:	mov	r0, r5
   11f90:	bl	1107c <__fprintf_chk@plt>
   11f94:	mov	r0, #1
   11f98:	bl	10fec <exit@plt>
   11f9c:	mov	r0, r5
   11fa0:	bl	1e554 <close@plt+0xd454>
   11fa4:	mov	r6, r0
   11fa8:	b	11f1c <close@plt+0xe1c>
   11fac:	bl	10ee4 <__stack_chk_fail@plt>
   11fb0:	ldr	r0, [pc, #36]	; 11fdc <close@plt+0xedc>
   11fb4:	bl	10efc <perror@plt>
   11fb8:	mov	r0, #1
   11fbc:	bl	10fec <exit@plt>
   11fc0:	andeq	ip, r3, r8, ror #27
   11fc4:	andeq	sp, r3, r8, lsl r1
   11fc8:	andeq	r2, r2, r0, asr #23
   11fcc:	andeq	r2, r2, r4, asr pc
   11fd0:	andeq	r2, r2, ip, ror #30
   11fd4:	andeq	lr, r3, r0, ror #5
   11fd8:	andeq	r2, r2, r8, lsl #31
   11fdc:	andeq	r2, r2, r4, lsl #28
   11fe0:	push	{r4, r5, lr}
   11fe4:	sub	sp, sp, #20
   11fe8:	mov	r4, #0
   11fec:	str	r1, [sp, #12]
   11ff0:	str	r2, [sp, #8]
   11ff4:	mov	r5, r0
   11ff8:	str	r4, [sp]
   11ffc:	mov	r0, r1
   12000:	ldr	r3, [pc, #200]	; 120d0 <close@plt+0xfd0>
   12004:	mov	r1, r2
   12008:	ldr	r2, [pc, #196]	; 120d4 <close@plt+0xfd4>
   1200c:	bl	10fd4 <getopt_long@plt>
   12010:	cmn	r0, #1
   12014:	beq	12028 <close@plt+0xf28>
   12018:	ldr	r0, [pc, #184]	; 120d8 <close@plt+0xfd8>
   1201c:	bl	10f80 <puts@plt>
   12020:	add	sp, sp, #20
   12024:	pop	{r4, r5, pc}
   12028:	ldr	r2, [pc, #172]	; 120dc <close@plt+0xfdc>
   1202c:	add	r3, sp, #8
   12030:	str	r2, [sp]
   12034:	mov	r1, r4
   12038:	add	r2, sp, #12
   1203c:	mov	r0, r4
   12040:	bl	114e4 <close@plt+0x3e4>
   12044:	cmp	r5, #0
   12048:	blt	120b0 <close@plt+0xfb0>
   1204c:	mov	r0, r5
   12050:	bl	1e970 <close@plt+0xd870>
   12054:	subs	r4, r0, #0
   12058:	blt	120c0 <close@plt+0xfc0>
   1205c:	mov	r1, #1000	; 0x3e8
   12060:	bl	1f2b4 <close@plt+0xe1b4>
   12064:	mov	r5, r0
   12068:	mov	r0, r4
   1206c:	bl	1ea38 <close@plt+0xd938>
   12070:	cmp	r5, #0
   12074:	bge	12020 <close@plt+0xf20>
   12078:	bl	1101c <__errno_location@plt>
   1207c:	ldr	r3, [pc, #92]	; 120e0 <close@plt+0xfe0>
   12080:	ldr	r5, [r3]
   12084:	ldr	r4, [r0]
   12088:	mov	r0, r4
   1208c:	bl	10fa4 <strerror@plt>
   12090:	str	r4, [sp]
   12094:	ldr	r2, [pc, #72]	; 120e4 <close@plt+0xfe4>
   12098:	mov	r1, #1
   1209c:	mov	r3, r0
   120a0:	mov	r0, r5
   120a4:	bl	1107c <__fprintf_chk@plt>
   120a8:	mov	r0, #1
   120ac:	bl	10fec <exit@plt>
   120b0:	mov	r0, r4
   120b4:	bl	1e554 <close@plt+0xd454>
   120b8:	mov	r5, r0
   120bc:	b	1204c <close@plt+0xf4c>
   120c0:	ldr	r0, [pc, #32]	; 120e8 <close@plt+0xfe8>
   120c4:	bl	10efc <perror@plt>
   120c8:	mov	r0, #1
   120cc:	bl	10fec <exit@plt>
   120d0:	andeq	sp, r3, r8, lsr r1
   120d4:	andeq	r2, r2, r0, asr #23
   120d8:			; <UNDEFINED> instruction: 0x00022fb4
   120dc:	andeq	r2, r2, r4, asr #31
   120e0:	andeq	lr, r3, r0, ror #5
   120e4:	ldrdeq	r2, [r2], -r8
   120e8:	andeq	r2, r2, r4, lsl #28
   120ec:	push	{r4, r5, r6, lr}
   120f0:	sub	sp, sp, #24
   120f4:	ldr	r4, [pc, #280]	; 12214 <close@plt+0x1114>
   120f8:	mov	r5, #0
   120fc:	str	r1, [sp, #12]
   12100:	ldr	ip, [r4]
   12104:	str	r2, [sp, #8]
   12108:	mov	r6, r0
   1210c:	str	r5, [sp]
   12110:	mov	r0, r1
   12114:	ldr	r3, [pc, #252]	; 12218 <close@plt+0x1118>
   12118:	mov	r1, r2
   1211c:	ldr	r2, [pc, #248]	; 1221c <close@plt+0x111c>
   12120:	str	ip, [sp, #20]
   12124:	bl	10fd4 <getopt_long@plt>
   12128:	cmn	r0, #1
   1212c:	beq	12150 <close@plt+0x1050>
   12130:	ldr	r0, [pc, #232]	; 12220 <close@plt+0x1120>
   12134:	bl	10f80 <puts@plt>
   12138:	ldr	r2, [sp, #20]
   1213c:	ldr	r3, [r4]
   12140:	cmp	r2, r3
   12144:	bne	121c8 <close@plt+0x10c8>
   12148:	add	sp, sp, #24
   1214c:	pop	{r4, r5, r6, pc}
   12150:	ldr	r2, [pc, #204]	; 12224 <close@plt+0x1124>
   12154:	add	r3, sp, #8
   12158:	str	r2, [sp]
   1215c:	mov	r1, r5
   12160:	add	r2, sp, #12
   12164:	mov	r0, r5
   12168:	bl	114e4 <close@plt+0x3e4>
   1216c:	cmp	r6, #0
   12170:	blt	121b8 <close@plt+0x10b8>
   12174:	mov	r0, r6
   12178:	bl	1e970 <close@plt+0xd870>
   1217c:	subs	r5, r0, #0
   12180:	blt	121cc <close@plt+0x10cc>
   12184:	mov	r2, #1000	; 0x3e8
   12188:	add	r1, sp, #19
   1218c:	bl	1f1ec <close@plt+0xe0ec>
   12190:	mov	r6, r0
   12194:	mov	r0, r5
   12198:	bl	1ea38 <close@plt+0xd938>
   1219c:	cmp	r6, #0
   121a0:	blt	121dc <close@plt+0x10dc>
   121a4:	ldrb	r2, [sp, #19]
   121a8:	ldr	r1, [pc, #120]	; 12228 <close@plt+0x1128>
   121ac:	mov	r0, #1
   121b0:	bl	11070 <__printf_chk@plt>
   121b4:	b	12138 <close@plt+0x1038>
   121b8:	mov	r0, r5
   121bc:	bl	1e554 <close@plt+0xd454>
   121c0:	mov	r6, r0
   121c4:	b	12174 <close@plt+0x1074>
   121c8:	bl	10ee4 <__stack_chk_fail@plt>
   121cc:	ldr	r0, [pc, #88]	; 1222c <close@plt+0x112c>
   121d0:	bl	10efc <perror@plt>
   121d4:	mov	r0, #1
   121d8:	bl	10fec <exit@plt>
   121dc:	bl	1101c <__errno_location@plt>
   121e0:	ldr	r3, [pc, #72]	; 12230 <close@plt+0x1130>
   121e4:	ldr	r5, [r3]
   121e8:	ldr	r4, [r0]
   121ec:	mov	r0, r4
   121f0:	bl	10fa4 <strerror@plt>
   121f4:	str	r4, [sp]
   121f8:	ldr	r2, [pc, #52]	; 12234 <close@plt+0x1134>
   121fc:	mov	r1, #1
   12200:	mov	r3, r0
   12204:	mov	r0, r5
   12208:	bl	1107c <__fprintf_chk@plt>
   1220c:	mov	r0, #1
   12210:	bl	10fec <exit@plt>
   12214:	andeq	ip, r3, r8, ror #27
   12218:	andeq	sp, r3, r8, asr r1
   1221c:	andeq	r2, r2, r0, asr #23
   12220:	strdeq	r2, [r2], -r8
   12224:	andeq	r3, r2, r8
   12228:	andeq	r3, r2, ip, lsr r0
   1222c:	andeq	r2, r2, r4, lsl #28
   12230:	andeq	lr, r3, r0, ror #5
   12234:	andeq	r3, r2, r8, lsl r0
   12238:	push	{r4, r5, r6, lr}
   1223c:	sub	sp, sp, #32
   12240:	ldr	r4, [pc, #284]	; 12364 <close@plt+0x1264>
   12244:	mov	r5, #0
   12248:	str	r1, [sp, #12]
   1224c:	ldr	ip, [r4]
   12250:	str	r2, [sp, #8]
   12254:	mov	r6, r0
   12258:	str	r5, [sp]
   1225c:	mov	r0, r1
   12260:	ldr	r3, [pc, #256]	; 12368 <close@plt+0x1268>
   12264:	mov	r1, r2
   12268:	ldr	r2, [pc, #252]	; 1236c <close@plt+0x126c>
   1226c:	str	ip, [sp, #28]
   12270:	bl	10fd4 <getopt_long@plt>
   12274:	cmn	r0, #1
   12278:	beq	1229c <close@plt+0x119c>
   1227c:	ldr	r0, [pc, #236]	; 12370 <close@plt+0x1270>
   12280:	bl	10f80 <puts@plt>
   12284:	ldr	r2, [sp, #28]
   12288:	ldr	r3, [r4]
   1228c:	cmp	r2, r3
   12290:	bne	12350 <close@plt+0x1250>
   12294:	add	sp, sp, #32
   12298:	pop	{r4, r5, r6, pc}
   1229c:	ldr	r3, [pc, #208]	; 12374 <close@plt+0x1274>
   122a0:	mov	r1, #1
   122a4:	str	r3, [sp]
   122a8:	mov	r0, r1
   122ac:	add	r3, sp, #8
   122b0:	add	r2, sp, #12
   122b4:	bl	114e4 <close@plt+0x3e4>
   122b8:	cmp	r6, #0
   122bc:	blt	12340 <close@plt+0x1240>
   122c0:	mov	r0, r6
   122c4:	bl	1e970 <close@plt+0xd870>
   122c8:	subs	r5, r0, #0
   122cc:	blt	12354 <close@plt+0x1254>
   122d0:	ldr	r3, [sp, #8]
   122d4:	add	r1, sp, #20
   122d8:	ldr	r0, [r3]
   122dc:	bl	17264 <close@plt+0x6164>
   122e0:	add	r1, sp, #20
   122e4:	mov	r3, #1000	; 0x3e8
   122e8:	mov	r2, #0
   122ec:	mov	r0, r5
   122f0:	bl	1f11c <close@plt+0xe01c>
   122f4:	mov	r6, r0
   122f8:	mov	r0, r5
   122fc:	bl	1ea38 <close@plt+0xd938>
   12300:	cmp	r6, #0
   12304:	bge	12284 <close@plt+0x1184>
   12308:	bl	1101c <__errno_location@plt>
   1230c:	ldr	r3, [pc, #100]	; 12378 <close@plt+0x1278>
   12310:	ldr	r5, [r3]
   12314:	ldr	r4, [r0]
   12318:	mov	r0, r4
   1231c:	bl	10fa4 <strerror@plt>
   12320:	str	r4, [sp]
   12324:	ldr	r2, [pc, #80]	; 1237c <close@plt+0x127c>
   12328:	mov	r1, #1
   1232c:	mov	r3, r0
   12330:	mov	r0, r5
   12334:	bl	1107c <__fprintf_chk@plt>
   12338:	mov	r0, #1
   1233c:	bl	10fec <exit@plt>
   12340:	mov	r0, r5
   12344:	bl	1e554 <close@plt+0xd454>
   12348:	mov	r6, r0
   1234c:	b	122c0 <close@plt+0x11c0>
   12350:	bl	10ee4 <__stack_chk_fail@plt>
   12354:	ldr	r0, [pc, #36]	; 12380 <close@plt+0x1280>
   12358:	bl	10efc <perror@plt>
   1235c:	mov	r0, #1
   12360:	bl	10fec <exit@plt>
   12364:	andeq	ip, r3, r8, ror #27
   12368:	andeq	sp, r3, r8, ror r1
   1236c:	andeq	r2, r2, r0, asr #23
   12370:	andeq	r3, r2, r4, asr r0
   12374:	andeq	r3, r2, ip, rrx
   12378:	andeq	lr, r3, r0, ror #5
   1237c:	andeq	r3, r2, r8, lsl #1
   12380:	andeq	r2, r2, r4, lsl #28
   12384:	push	{r4, r5, r6, r7, r8, r9, lr}
   12388:	sub	sp, sp, #36	; 0x24
   1238c:	ldr	r8, [pc, #316]	; 124d0 <close@plt+0x13d0>
   12390:	mov	r4, #0
   12394:	mov	r9, r0
   12398:	ldr	r3, [r8]
   1239c:	str	r1, [sp, #12]
   123a0:	str	r2, [sp, #8]
   123a4:	str	r3, [sp, #28]
   123a8:	mov	r7, r4
   123ac:	ldr	r6, [pc, #288]	; 124d4 <close@plt+0x13d4>
   123b0:	ldr	r5, [pc, #288]	; 124d8 <close@plt+0x13d8>
   123b4:	b	123c4 <close@plt+0x12c4>
   123b8:	cmp	r0, #114	; 0x72
   123bc:	mov	r4, #1
   123c0:	bne	12468 <close@plt+0x1368>
   123c4:	str	r7, [sp]
   123c8:	mov	r3, r6
   123cc:	mov	r2, r5
   123d0:	ldr	r1, [sp, #8]
   123d4:	ldr	r0, [sp, #12]
   123d8:	bl	10fd4 <getopt_long@plt>
   123dc:	cmn	r0, #1
   123e0:	bne	123b8 <close@plt+0x12b8>
   123e4:	ldr	r3, [pc, #240]	; 124dc <close@plt+0x13dc>
   123e8:	mov	r1, #1
   123ec:	str	r3, [sp]
   123f0:	mov	r0, r1
   123f4:	add	r3, sp, #8
   123f8:	add	r2, sp, #12
   123fc:	bl	114e4 <close@plt+0x3e4>
   12400:	cmp	r9, #0
   12404:	blt	12474 <close@plt+0x1374>
   12408:	mov	r0, r9
   1240c:	bl	1e970 <close@plt+0xd870>
   12410:	subs	r5, r0, #0
   12414:	blt	12484 <close@plt+0x1384>
   12418:	ldr	r3, [sp, #8]
   1241c:	add	r1, sp, #20
   12420:	ldr	r0, [r3]
   12424:	bl	17264 <close@plt+0x6164>
   12428:	mov	r2, r4
   1242c:	add	r1, sp, #20
   12430:	mov	r3, #1000	; 0x3e8
   12434:	mov	r0, r5
   12438:	bl	1f04c <close@plt+0xdf4c>
   1243c:	mov	r4, r0
   12440:	mov	r0, r5
   12444:	bl	1ea38 <close@plt+0xd938>
   12448:	cmp	r4, #0
   1244c:	blt	12498 <close@plt+0x1398>
   12450:	ldr	r2, [sp, #28]
   12454:	ldr	r3, [r8]
   12458:	cmp	r2, r3
   1245c:	bne	12494 <close@plt+0x1394>
   12460:	add	sp, sp, #36	; 0x24
   12464:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12468:	ldr	r0, [pc, #112]	; 124e0 <close@plt+0x13e0>
   1246c:	bl	10f80 <puts@plt>
   12470:	b	12450 <close@plt+0x1350>
   12474:	mov	r0, #0
   12478:	bl	1e554 <close@plt+0xd454>
   1247c:	mov	r9, r0
   12480:	b	12408 <close@plt+0x1308>
   12484:	ldr	r0, [pc, #88]	; 124e4 <close@plt+0x13e4>
   12488:	bl	10efc <perror@plt>
   1248c:	mov	r0, #1
   12490:	bl	10fec <exit@plt>
   12494:	bl	10ee4 <__stack_chk_fail@plt>
   12498:	bl	1101c <__errno_location@plt>
   1249c:	ldr	r3, [pc, #68]	; 124e8 <close@plt+0x13e8>
   124a0:	ldr	r5, [r3]
   124a4:	ldr	r4, [r0]
   124a8:	mov	r0, r4
   124ac:	bl	10fa4 <strerror@plt>
   124b0:	str	r4, [sp]
   124b4:	ldr	r2, [pc, #48]	; 124ec <close@plt+0x13ec>
   124b8:	mov	r1, #1
   124bc:	mov	r3, r0
   124c0:	mov	r0, r5
   124c4:	bl	1107c <__fprintf_chk@plt>
   124c8:	mov	r0, #1
   124cc:	bl	10fec <exit@plt>
   124d0:	andeq	ip, r3, r8, ror #27
   124d4:	muleq	r3, r8, r1
   124d8:	andeq	r2, r2, r0, asr #23
   124dc:	ldrdeq	r3, [r2], -r4
   124e0:	strheq	r3, [r2], -r0
   124e4:	andeq	r2, r2, r4, lsl #28
   124e8:	andeq	lr, r3, r0, ror #5
   124ec:	strdeq	r3, [r2], -ip
   124f0:	push	{r4, r5, r6, r7, r8, lr}
   124f4:	sub	sp, sp, #32
   124f8:	ldr	r4, [pc, #432]	; 126b0 <close@plt+0x15b0>
   124fc:	mov	r5, #0
   12500:	str	r1, [sp, #12]
   12504:	ldr	ip, [r4]
   12508:	str	r2, [sp, #8]
   1250c:	mov	r6, r0
   12510:	str	r5, [sp]
   12514:	mov	r0, r1
   12518:	ldr	r3, [pc, #404]	; 126b4 <close@plt+0x15b4>
   1251c:	mov	r1, r2
   12520:	ldr	r2, [pc, #400]	; 126b8 <close@plt+0x15b8>
   12524:	str	ip, [sp, #28]
   12528:	bl	10fd4 <getopt_long@plt>
   1252c:	cmn	r0, #1
   12530:	beq	12554 <close@plt+0x1454>
   12534:	ldr	r0, [pc, #384]	; 126bc <close@plt+0x15bc>
   12538:	bl	10f80 <puts@plt>
   1253c:	ldr	r2, [sp, #28]
   12540:	ldr	r3, [r4]
   12544:	cmp	r2, r3
   12548:	bne	1267c <close@plt+0x157c>
   1254c:	add	sp, sp, #32
   12550:	pop	{r4, r5, r6, r7, r8, pc}
   12554:	ldr	r2, [pc, #356]	; 126c0 <close@plt+0x15c0>
   12558:	add	r3, sp, #8
   1255c:	str	r2, [sp]
   12560:	mov	r1, #2
   12564:	add	r2, sp, #12
   12568:	mov	r0, #1
   1256c:	bl	114e4 <close@plt+0x3e4>
   12570:	ldr	r3, [sp, #8]
   12574:	add	r7, sp, #20
   12578:	mov	r1, r7
   1257c:	ldr	r0, [r3]
   12580:	bl	17264 <close@plt+0x6164>
   12584:	ldr	r3, [sp, #12]
   12588:	cmp	r3, #1
   1258c:	movle	r8, #19
   12590:	bgt	12618 <close@plt+0x1518>
   12594:	cmp	r6, #0
   12598:	blt	12638 <close@plt+0x1538>
   1259c:	mov	r0, r6
   125a0:	bl	1e970 <close@plt+0xd870>
   125a4:	subs	r6, r0, #0
   125a8:	blt	12680 <close@plt+0x1580>
   125ac:	mov	r0, #24
   125b0:	bl	10f8c <malloc@plt>
   125b4:	subs	r5, r0, #0
   125b8:	beq	12690 <close@plt+0x1590>
   125bc:	ldm	r7, {r0, r1}
   125c0:	mov	r7, #1
   125c4:	strb	r7, [r5, #6]
   125c8:	str	r0, [r5]
   125cc:	strh	r1, [r5, #4]
   125d0:	mov	r2, r5
   125d4:	ldr	r1, [pc, #232]	; 126c4 <close@plt+0x15c4>
   125d8:	mov	r0, r6
   125dc:	bl	10f5c <ioctl@plt>
   125e0:	cmp	r0, #0
   125e4:	blt	126a0 <close@plt+0x15a0>
   125e8:	mov	r2, r8
   125ec:	ldr	r3, [pc, #212]	; 126c8 <close@plt+0x15c8>
   125f0:	ldrh	r1, [r5, #8]
   125f4:	mov	r0, r6
   125f8:	bl	1ef8c <close@plt+0xde8c>
   125fc:	cmp	r0, #0
   12600:	blt	12670 <close@plt+0x1570>
   12604:	mov	r0, r5
   12608:	bl	10e9c <free@plt>
   1260c:	mov	r0, r6
   12610:	bl	1ea38 <close@plt+0xd938>
   12614:	b	1253c <close@plt+0x143c>
   12618:	ldr	r3, [sp, #8]
   1261c:	mov	r1, r5
   12620:	mov	r2, #10
   12624:	ldr	r0, [r3, #4]
   12628:	bl	10e6c <strtol@plt>
   1262c:	cmp	r6, #0
   12630:	uxtb	r8, r0
   12634:	bge	1259c <close@plt+0x149c>
   12638:	mov	r2, r7
   1263c:	ldr	r1, [pc, #136]	; 126cc <close@plt+0x15cc>
   12640:	mov	r0, #0
   12644:	bl	1e3fc <close@plt+0xd2fc>
   12648:	subs	r6, r0, #0
   1264c:	bge	1259c <close@plt+0x149c>
   12650:	ldr	r3, [pc, #120]	; 126d0 <close@plt+0x15d0>
   12654:	mov	r2, #15
   12658:	mov	r1, #1
   1265c:	ldr	r3, [r3]
   12660:	ldr	r0, [pc, #108]	; 126d4 <close@plt+0x15d4>
   12664:	bl	10f38 <fwrite@plt>
   12668:	mov	r0, #1
   1266c:	bl	10fec <exit@plt>
   12670:	ldr	r0, [pc, #96]	; 126d8 <close@plt+0x15d8>
   12674:	bl	10efc <perror@plt>
   12678:	b	12604 <close@plt+0x1504>
   1267c:	bl	10ee4 <__stack_chk_fail@plt>
   12680:	ldr	r0, [pc, #84]	; 126dc <close@plt+0x15dc>
   12684:	bl	10efc <perror@plt>
   12688:	mov	r0, #1
   1268c:	bl	10fec <exit@plt>
   12690:	ldr	r0, [pc, #72]	; 126e0 <close@plt+0x15e0>
   12694:	bl	10efc <perror@plt>
   12698:	mov	r0, #1
   1269c:	bl	10fec <exit@plt>
   126a0:	ldr	r0, [pc, #60]	; 126e4 <close@plt+0x15e4>
   126a4:	bl	10efc <perror@plt>
   126a8:	mov	r0, r7
   126ac:	bl	10fec <exit@plt>
   126b0:	andeq	ip, r3, r8, ror #27
   126b4:	andeq	sp, r3, r8, asr #3
   126b8:	andeq	r2, r2, r0, asr #23
   126bc:	andeq	r3, r2, r0, lsr #2
   126c0:	andeq	r3, r2, r0, asr #2
   126c4:	ldrdhi	r4, [r4], -r5
   126c8:	andeq	r2, r0, r0, lsl r7
   126cc:	andeq	r5, r1, ip, lsr #10
   126d0:	andeq	lr, r3, r0, ror #5
   126d4:	andeq	r3, r2, r0, ror #2
   126d8:			; <UNDEFINED> instruction: 0x000231bc
   126dc:	andeq	r3, r2, r0, ror r1
   126e0:	andeq	r3, r2, r8, lsl #3
   126e4:	andeq	r3, r2, r0, lsr #3
   126e8:	push	{r4, r5, r6, r7, r8, lr}
   126ec:	sub	sp, sp, #56	; 0x38
   126f0:	ldr	r4, [pc, #640]	; 12978 <close@plt+0x1878>
   126f4:	mov	r5, #0
   126f8:	str	r1, [sp, #12]
   126fc:	ldr	ip, [r4]
   12700:	str	r2, [sp, #8]
   12704:	mov	r6, r0
   12708:	str	r5, [sp]
   1270c:	mov	r0, r1
   12710:	ldr	r3, [pc, #612]	; 1297c <close@plt+0x187c>
   12714:	mov	r1, r2
   12718:	ldr	r2, [pc, #608]	; 12980 <close@plt+0x1880>
   1271c:	str	ip, [sp, #52]	; 0x34
   12720:	bl	10fd4 <getopt_long@plt>
   12724:	cmn	r0, #1
   12728:	beq	1274c <close@plt+0x164c>
   1272c:	ldr	r0, [pc, #592]	; 12984 <close@plt+0x1884>
   12730:	bl	10f80 <puts@plt>
   12734:	ldr	r2, [sp, #52]	; 0x34
   12738:	ldr	r3, [r4]
   1273c:	cmp	r2, r3
   12740:	bne	12924 <close@plt+0x1824>
   12744:	add	sp, sp, #56	; 0x38
   12748:	pop	{r4, r5, r6, r7, r8, pc}
   1274c:	ldr	r2, [pc, #564]	; 12988 <close@plt+0x1888>
   12750:	add	r3, sp, #8
   12754:	str	r2, [sp]
   12758:	mov	r1, #2
   1275c:	add	r2, sp, #12
   12760:	mov	r0, r5
   12764:	bl	114e4 <close@plt+0x3e4>
   12768:	ldr	r3, [sp, #12]
   1276c:	cmp	r3, #0
   12770:	bgt	12888 <close@plt+0x1788>
   12774:	add	r7, sp, #28
   12778:	cmp	r6, #0
   1277c:	str	r5, [sp, #28]
   12780:	strh	r5, [r7, #4]
   12784:	blt	128a4 <close@plt+0x17a4>
   12788:	mov	r0, r6
   1278c:	bl	1e970 <close@plt+0xd870>
   12790:	subs	r5, r0, #0
   12794:	blt	12938 <close@plt+0x1838>
   12798:	ldr	r3, [sp, #28]
   1279c:	cmp	r3, #0
   127a0:	mov	r3, #0
   127a4:	strh	r3, [sp, #48]	; 0x30
   127a8:	str	r3, [sp, #44]	; 0x2c
   127ac:	beq	128f4 <close@plt+0x17f4>
   127b0:	mov	r0, #24
   127b4:	bl	10f8c <malloc@plt>
   127b8:	subs	r6, r0, #0
   127bc:	beq	12960 <close@plt+0x1860>
   127c0:	ldm	r7, {r0, r1}
   127c4:	mov	r7, #1
   127c8:	strb	r7, [r6, #6]
   127cc:	str	r0, [r6]
   127d0:	strh	r1, [r6, #4]
   127d4:	mov	r2, r6
   127d8:	ldr	r1, [pc, #428]	; 1298c <close@plt+0x188c>
   127dc:	mov	r0, r5
   127e0:	bl	10f5c <ioctl@plt>
   127e4:	cmp	r0, #0
   127e8:	blt	12948 <close@plt+0x1848>
   127ec:	ldr	r3, [sp, #12]
   127f0:	ldrh	r8, [r6, #8]
   127f4:	cmp	r3, #1
   127f8:	ble	12814 <close@plt+0x1714>
   127fc:	ldr	r3, [sp, #8]
   12800:	mov	r2, #10
   12804:	mov	r1, #0
   12808:	ldr	r0, [r3, #4]
   1280c:	bl	10e6c <strtol@plt>
   12810:	uxtb	r7, r0
   12814:	mov	r0, r6
   12818:	bl	10e9c <free@plt>
   1281c:	mov	r0, #1000	; 0x3e8
   12820:	add	r3, sp, #22
   12824:	str	r0, [sp, #4]
   12828:	str	r3, [sp]
   1282c:	mov	r2, r7
   12830:	mov	r1, r8
   12834:	add	r3, sp, #24
   12838:	mov	r0, r5
   1283c:	bl	21ed4 <close@plt+0x10dd4>
   12840:	cmp	r0, #0
   12844:	blt	12928 <close@plt+0x1828>
   12848:	ldr	r2, [sp, #24]
   1284c:	ldr	r1, [pc, #316]	; 12990 <close@plt+0x1890>
   12850:	mov	r0, #1
   12854:	bl	11070 <__printf_chk@plt>
   12858:	ldrh	r3, [sp, #22]
   1285c:	vldr	d6, [pc, #268]	; 12970 <close@plt+0x1870>
   12860:	ldr	r1, [pc, #300]	; 12994 <close@plt+0x1894>
   12864:	mov	r0, #1
   12868:	vmov	s14, r3
   1286c:	vcvt.f64.u32	d7, s14
   12870:	vmul.f64	d7, d7, d6
   12874:	vmov	r2, r3, d7
   12878:	bl	11070 <__printf_chk@plt>
   1287c:	mov	r0, r5
   12880:	bl	1ea38 <close@plt+0xd938>
   12884:	b	12734 <close@plt+0x1634>
   12888:	ldr	r3, [sp, #8]
   1288c:	add	r7, sp, #28
   12890:	mov	r1, r7
   12894:	ldr	r0, [r3]
   12898:	bl	17264 <close@plt+0x6164>
   1289c:	cmp	r6, #0
   128a0:	bge	12788 <close@plt+0x1688>
   128a4:	ldr	r3, [sp, #28]
   128a8:	cmp	r3, #0
   128ac:	mov	r3, #0
   128b0:	strh	r3, [sp, #40]	; 0x28
   128b4:	str	r3, [sp, #36]	; 0x24
   128b8:	beq	12908 <close@plt+0x1808>
   128bc:	mov	r2, r7
   128c0:	ldr	r1, [pc, #208]	; 12998 <close@plt+0x1898>
   128c4:	mov	r0, #0
   128c8:	bl	1e3fc <close@plt+0xd2fc>
   128cc:	subs	r6, r0, #0
   128d0:	bge	12788 <close@plt+0x1688>
   128d4:	ldr	r3, [pc, #192]	; 1299c <close@plt+0x189c>
   128d8:	mov	r2, #15
   128dc:	mov	r1, #1
   128e0:	ldr	r3, [r3]
   128e4:	ldr	r0, [pc, #180]	; 129a0 <close@plt+0x18a0>
   128e8:	bl	10f38 <fwrite@plt>
   128ec:	mov	r0, #1
   128f0:	bl	10fec <exit@plt>
   128f4:	ldrh	r8, [r7, #4]
   128f8:	cmp	r8, r3
   128fc:	moveq	r7, r8
   12900:	bne	127b0 <close@plt+0x16b0>
   12904:	b	1281c <close@plt+0x171c>
   12908:	ldrh	r0, [r7, #4]
   1290c:	cmp	r0, r3
   12910:	bne	128bc <close@plt+0x17bc>
   12914:	bl	1e554 <close@plt+0xd454>
   12918:	subs	r6, r0, #0
   1291c:	blt	128bc <close@plt+0x17bc>
   12920:	b	12788 <close@plt+0x1688>
   12924:	bl	10ee4 <__stack_chk_fail@plt>
   12928:	ldr	r0, [pc, #116]	; 129a4 <close@plt+0x18a4>
   1292c:	bl	10efc <perror@plt>
   12930:	mov	r0, #1
   12934:	bl	10fec <exit@plt>
   12938:	ldr	r0, [pc, #104]	; 129a8 <close@plt+0x18a8>
   1293c:	bl	10efc <perror@plt>
   12940:	mov	r0, #1
   12944:	bl	10fec <exit@plt>
   12948:	ldr	r0, [pc, #92]	; 129ac <close@plt+0x18ac>
   1294c:	bl	10efc <perror@plt>
   12950:	mov	r0, r6
   12954:	bl	10e9c <free@plt>
   12958:	mov	r0, r7
   1295c:	bl	10fec <exit@plt>
   12960:	ldr	r0, [pc, #72]	; 129b0 <close@plt+0x18b0>
   12964:	bl	10efc <perror@plt>
   12968:	mov	r0, #1
   1296c:	bl	10fec <exit@plt>
   12970:	andeq	r0, r0, r0
   12974:	svccc	0x00d40000
   12978:	andeq	ip, r3, r8, ror #27
   1297c:	andeq	sp, r3, r8, ror #3
   12980:	andeq	r2, r2, r0, asr #23
   12984:	ldrdeq	r3, [r2], -r0
   12988:	strdeq	r3, [r2], -r8
   1298c:	ldrdhi	r4, [r4], -r5
   12990:	andeq	r3, r2, r8, lsr r2
   12994:	andeq	r3, r2, ip, asr #4
   12998:	andeq	r5, r1, ip, lsr #10
   1299c:	andeq	lr, r3, r0, ror #5
   129a0:	andeq	r3, r2, r0, ror #2
   129a4:	andeq	r3, r2, r0, lsr #4
   129a8:	andeq	r3, r2, r0, ror r1
   129ac:	andeq	r3, r2, r0, lsr #3
   129b0:	andeq	r3, r2, r8, lsl #3
   129b4:	push	{r4, r5, r6, r7, lr}
   129b8:	sub	sp, sp, #36	; 0x24
   129bc:	ldr	r4, [pc, #404]	; 12b58 <close@plt+0x1a58>
   129c0:	mov	r5, #0
   129c4:	str	r1, [sp, #12]
   129c8:	ldr	ip, [r4]
   129cc:	str	r2, [sp, #8]
   129d0:	mov	r6, r0
   129d4:	str	r5, [sp]
   129d8:	mov	r0, r1
   129dc:	ldr	r3, [pc, #376]	; 12b5c <close@plt+0x1a5c>
   129e0:	mov	r1, r2
   129e4:	ldr	r2, [pc, #372]	; 12b60 <close@plt+0x1a60>
   129e8:	str	ip, [sp, #28]
   129ec:	bl	10fd4 <getopt_long@plt>
   129f0:	cmn	r0, #1
   129f4:	beq	12a18 <close@plt+0x1918>
   129f8:	ldr	r0, [pc, #356]	; 12b64 <close@plt+0x1a64>
   129fc:	bl	10f80 <puts@plt>
   12a00:	ldr	r2, [sp, #28]
   12a04:	ldr	r3, [r4]
   12a08:	cmp	r2, r3
   12a0c:	bne	12b14 <close@plt+0x1a14>
   12a10:	add	sp, sp, #36	; 0x24
   12a14:	pop	{r4, r5, r6, r7, pc}
   12a18:	ldr	r3, [pc, #328]	; 12b68 <close@plt+0x1a68>
   12a1c:	mov	r1, #1
   12a20:	mov	r0, r1
   12a24:	str	r3, [sp]
   12a28:	add	r2, sp, #12
   12a2c:	add	r3, sp, #8
   12a30:	bl	114e4 <close@plt+0x3e4>
   12a34:	ldr	r3, [sp, #8]
   12a38:	add	r7, sp, #20
   12a3c:	mov	r1, r7
   12a40:	ldr	r0, [r3]
   12a44:	bl	17264 <close@plt+0x6164>
   12a48:	cmp	r6, #0
   12a4c:	blt	12adc <close@plt+0x19dc>
   12a50:	mov	r0, r6
   12a54:	bl	1e970 <close@plt+0xd870>
   12a58:	subs	r6, r0, #0
   12a5c:	blt	12b18 <close@plt+0x1a18>
   12a60:	mov	r0, #24
   12a64:	bl	10f8c <malloc@plt>
   12a68:	subs	r5, r0, #0
   12a6c:	beq	12b38 <close@plt+0x1a38>
   12a70:	ldm	r7, {r0, r1}
   12a74:	mov	r7, #1
   12a78:	strb	r7, [r5, #6]
   12a7c:	str	r0, [r5]
   12a80:	strh	r1, [r5, #4]
   12a84:	mov	r2, r5
   12a88:	ldr	r1, [pc, #220]	; 12b6c <close@plt+0x1a6c>
   12a8c:	mov	r0, r6
   12a90:	bl	10f5c <ioctl@plt>
   12a94:	cmp	r0, #0
   12a98:	blt	12b48 <close@plt+0x1a48>
   12a9c:	mov	r3, #1000	; 0x3e8
   12aa0:	add	r2, sp, #18
   12aa4:	ldrh	r1, [r5, #8]
   12aa8:	mov	r0, r6
   12aac:	bl	1fd98 <close@plt+0xec98>
   12ab0:	cmp	r0, #0
   12ab4:	blt	12b28 <close@plt+0x1a28>
   12ab8:	ldrh	r2, [sp, #18]
   12abc:	ldr	r1, [pc, #172]	; 12b70 <close@plt+0x1a70>
   12ac0:	mov	r0, r7
   12ac4:	bl	11070 <__printf_chk@plt>
   12ac8:	mov	r0, r5
   12acc:	bl	10e9c <free@plt>
   12ad0:	mov	r0, r6
   12ad4:	bl	1ea38 <close@plt+0xd938>
   12ad8:	b	12a00 <close@plt+0x1900>
   12adc:	mov	r0, r5
   12ae0:	mov	r2, r7
   12ae4:	ldr	r1, [pc, #136]	; 12b74 <close@plt+0x1a74>
   12ae8:	bl	1e3fc <close@plt+0xd2fc>
   12aec:	subs	r6, r0, #0
   12af0:	bge	12a50 <close@plt+0x1950>
   12af4:	ldr	r3, [pc, #124]	; 12b78 <close@plt+0x1a78>
   12af8:	mov	r2, #15
   12afc:	mov	r1, #1
   12b00:	ldr	r3, [r3]
   12b04:	ldr	r0, [pc, #112]	; 12b7c <close@plt+0x1a7c>
   12b08:	bl	10f38 <fwrite@plt>
   12b0c:	mov	r0, #1
   12b10:	bl	10fec <exit@plt>
   12b14:	bl	10ee4 <__stack_chk_fail@plt>
   12b18:	ldr	r0, [pc, #96]	; 12b80 <close@plt+0x1a80>
   12b1c:	bl	10efc <perror@plt>
   12b20:	mov	r0, #1
   12b24:	bl	10fec <exit@plt>
   12b28:	ldr	r0, [pc, #84]	; 12b84 <close@plt+0x1a84>
   12b2c:	bl	10efc <perror@plt>
   12b30:	mov	r0, r7
   12b34:	bl	10fec <exit@plt>
   12b38:	ldr	r0, [pc, #72]	; 12b88 <close@plt+0x1a88>
   12b3c:	bl	10efc <perror@plt>
   12b40:	mov	r0, #1
   12b44:	bl	10fec <exit@plt>
   12b48:	ldr	r0, [pc, #60]	; 12b8c <close@plt+0x1a8c>
   12b4c:	bl	10efc <perror@plt>
   12b50:	mov	r0, r7
   12b54:	bl	10fec <exit@plt>
   12b58:	andeq	ip, r3, r8, ror #27
   12b5c:	andeq	sp, r3, r8, lsl #4
   12b60:	andeq	r2, r2, r0, asr #23
   12b64:	andeq	r3, r2, r4, ror #4
   12b68:	andeq	r3, r2, ip, ror r2
   12b6c:	ldrdhi	r4, [r4], -r5
   12b70:			; <UNDEFINED> instruction: 0x000232b4
   12b74:	andeq	r5, r1, ip, lsr #10
   12b78:	andeq	lr, r3, r0, ror #5
   12b7c:	andeq	r3, r2, r0, ror #2
   12b80:	andeq	r3, r2, r0, ror r1
   12b84:	muleq	r2, r8, r2
   12b88:	andeq	r3, r2, r8, lsl #3
   12b8c:	andeq	r3, r2, r0, lsr #3
   12b90:	push	{r4, r5, r6, r7, lr}
   12b94:	sub	sp, sp, #36	; 0x24
   12b98:	ldr	r4, [pc, #384]	; 12d20 <close@plt+0x1c20>
   12b9c:	mov	r5, #0
   12ba0:	str	r1, [sp, #12]
   12ba4:	ldr	ip, [r4]
   12ba8:	str	r2, [sp, #8]
   12bac:	mov	r6, r0
   12bb0:	str	r5, [sp]
   12bb4:	mov	r0, r1
   12bb8:	ldr	r3, [pc, #356]	; 12d24 <close@plt+0x1c24>
   12bbc:	mov	r1, r2
   12bc0:	ldr	r2, [pc, #352]	; 12d28 <close@plt+0x1c28>
   12bc4:	str	ip, [sp, #28]
   12bc8:	bl	10fd4 <getopt_long@plt>
   12bcc:	cmn	r0, #1
   12bd0:	beq	12bf4 <close@plt+0x1af4>
   12bd4:	ldr	r0, [pc, #336]	; 12d2c <close@plt+0x1c2c>
   12bd8:	bl	10f80 <puts@plt>
   12bdc:	ldr	r2, [sp, #28]
   12be0:	ldr	r3, [r4]
   12be4:	cmp	r2, r3
   12be8:	bne	12cdc <close@plt+0x1bdc>
   12bec:	add	sp, sp, #36	; 0x24
   12bf0:	pop	{r4, r5, r6, r7, pc}
   12bf4:	ldr	r3, [pc, #308]	; 12d30 <close@plt+0x1c30>
   12bf8:	mov	r1, #1
   12bfc:	mov	r0, r1
   12c00:	str	r3, [sp]
   12c04:	add	r2, sp, #12
   12c08:	add	r3, sp, #8
   12c0c:	bl	114e4 <close@plt+0x3e4>
   12c10:	ldr	r3, [sp, #8]
   12c14:	add	r7, sp, #20
   12c18:	mov	r1, r7
   12c1c:	ldr	r0, [r3]
   12c20:	bl	17264 <close@plt+0x6164>
   12c24:	cmp	r6, #0
   12c28:	blt	12ca4 <close@plt+0x1ba4>
   12c2c:	mov	r0, r6
   12c30:	bl	1e970 <close@plt+0xd870>
   12c34:	subs	r6, r0, #0
   12c38:	blt	12ce0 <close@plt+0x1be0>
   12c3c:	mov	r0, #24
   12c40:	bl	10f8c <malloc@plt>
   12c44:	subs	r5, r0, #0
   12c48:	beq	12d00 <close@plt+0x1c00>
   12c4c:	ldm	r7, {r0, r1}
   12c50:	mov	r7, #1
   12c54:	strb	r7, [r5, #6]
   12c58:	str	r0, [r5]
   12c5c:	strh	r1, [r5, #4]
   12c60:	mov	r2, r5
   12c64:	ldr	r1, [pc, #200]	; 12d34 <close@plt+0x1c34>
   12c68:	mov	r0, r6
   12c6c:	bl	10f5c <ioctl@plt>
   12c70:	cmp	r0, #0
   12c74:	blt	12d10 <close@plt+0x1c10>
   12c78:	ldr	r2, [pc, #184]	; 12d38 <close@plt+0x1c38>
   12c7c:	ldrh	r1, [r5, #8]
   12c80:	mov	r0, r6
   12c84:	bl	20a5c <close@plt+0xf95c>
   12c88:	cmp	r0, #0
   12c8c:	blt	12cf0 <close@plt+0x1bf0>
   12c90:	mov	r0, r5
   12c94:	bl	10e9c <free@plt>
   12c98:	mov	r0, r6
   12c9c:	bl	1ea38 <close@plt+0xd938>
   12ca0:	b	12bdc <close@plt+0x1adc>
   12ca4:	mov	r0, r5
   12ca8:	mov	r2, r7
   12cac:	ldr	r1, [pc, #136]	; 12d3c <close@plt+0x1c3c>
   12cb0:	bl	1e3fc <close@plt+0xd2fc>
   12cb4:	subs	r6, r0, #0
   12cb8:	bge	12c2c <close@plt+0x1b2c>
   12cbc:	ldr	r3, [pc, #124]	; 12d40 <close@plt+0x1c40>
   12cc0:	mov	r2, #15
   12cc4:	mov	r1, #1
   12cc8:	ldr	r3, [r3]
   12ccc:	ldr	r0, [pc, #112]	; 12d44 <close@plt+0x1c44>
   12cd0:	bl	10f38 <fwrite@plt>
   12cd4:	mov	r0, #1
   12cd8:	bl	10fec <exit@plt>
   12cdc:	bl	10ee4 <__stack_chk_fail@plt>
   12ce0:	ldr	r0, [pc, #96]	; 12d48 <close@plt+0x1c48>
   12ce4:	bl	10efc <perror@plt>
   12ce8:	mov	r0, #1
   12cec:	bl	10fec <exit@plt>
   12cf0:	ldr	r0, [pc, #84]	; 12d4c <close@plt+0x1c4c>
   12cf4:	bl	10efc <perror@plt>
   12cf8:	mov	r0, r7
   12cfc:	bl	10fec <exit@plt>
   12d00:	ldr	r0, [pc, #72]	; 12d50 <close@plt+0x1c50>
   12d04:	bl	10efc <perror@plt>
   12d08:	mov	r0, #1
   12d0c:	bl	10fec <exit@plt>
   12d10:	ldr	r0, [pc, #60]	; 12d54 <close@plt+0x1c54>
   12d14:	bl	10efc <perror@plt>
   12d18:	mov	r0, r7
   12d1c:	bl	10fec <exit@plt>
   12d20:	andeq	ip, r3, r8, ror #27
   12d24:	andeq	sp, r3, r8, lsr #4
   12d28:	andeq	r2, r2, r0, asr #23
   12d2c:	andeq	r3, r2, ip, asr #5
   12d30:	andeq	r3, r2, r4, ror #5
   12d34:	ldrdhi	r4, [r4], -r5
   12d38:	andeq	r6, r0, r8, lsr #3
   12d3c:	andeq	r5, r1, ip, lsr #10
   12d40:	andeq	lr, r3, r0, ror #5
   12d44:	andeq	r3, r2, r0, ror #2
   12d48:	andeq	r3, r2, r0, ror r1
   12d4c:	strdeq	r3, [r2], -ip
   12d50:	andeq	r3, r2, r8, lsl #3
   12d54:	andeq	r3, r2, r0, lsr #3
   12d58:	push	{r4, r5, r6, r7, r8, lr}
   12d5c:	sub	sp, sp, #32
   12d60:	ldr	r4, [pc, #428]	; 12f14 <close@plt+0x1e14>
   12d64:	mov	r5, #0
   12d68:	str	r1, [sp, #12]
   12d6c:	ldr	ip, [r4]
   12d70:	str	r2, [sp, #8]
   12d74:	mov	r6, r0
   12d78:	str	r5, [sp]
   12d7c:	mov	r0, r1
   12d80:	ldr	r3, [pc, #400]	; 12f18 <close@plt+0x1e18>
   12d84:	mov	r1, r2
   12d88:	ldr	r2, [pc, #396]	; 12f1c <close@plt+0x1e1c>
   12d8c:	str	ip, [sp, #28]
   12d90:	bl	10fd4 <getopt_long@plt>
   12d94:	cmn	r0, #1
   12d98:	beq	12dbc <close@plt+0x1cbc>
   12d9c:	ldr	r0, [pc, #380]	; 12f20 <close@plt+0x1e20>
   12da0:	bl	10f80 <puts@plt>
   12da4:	ldr	r2, [sp, #28]
   12da8:	ldr	r3, [r4]
   12dac:	cmp	r2, r3
   12db0:	bne	12ed0 <close@plt+0x1dd0>
   12db4:	add	sp, sp, #32
   12db8:	pop	{r4, r5, r6, r7, r8, pc}
   12dbc:	ldr	r2, [pc, #352]	; 12f24 <close@plt+0x1e24>
   12dc0:	add	r3, sp, #8
   12dc4:	str	r2, [sp]
   12dc8:	mov	r1, #2
   12dcc:	add	r2, sp, #12
   12dd0:	mov	r0, #1
   12dd4:	bl	114e4 <close@plt+0x3e4>
   12dd8:	ldr	r3, [sp, #8]
   12ddc:	add	r7, sp, #20
   12de0:	mov	r1, r7
   12de4:	ldr	r0, [r3]
   12de8:	bl	17264 <close@plt+0x6164>
   12dec:	cmp	r6, #0
   12df0:	blt	12e98 <close@plt+0x1d98>
   12df4:	mov	r0, r6
   12df8:	bl	1e970 <close@plt+0xd870>
   12dfc:	subs	r8, r0, #0
   12e00:	blt	12ee4 <close@plt+0x1de4>
   12e04:	mov	r0, #24
   12e08:	bl	10f8c <malloc@plt>
   12e0c:	subs	r5, r0, #0
   12e10:	beq	12ed4 <close@plt+0x1dd4>
   12e14:	ldm	r7, {r0, r1}
   12e18:	mov	r6, #1
   12e1c:	strb	r6, [r5, #6]
   12e20:	str	r0, [r5]
   12e24:	strh	r1, [r5, #4]
   12e28:	mov	r2, r5
   12e2c:	ldr	r1, [pc, #244]	; 12f28 <close@plt+0x1e28>
   12e30:	mov	r0, r8
   12e34:	bl	10f5c <ioctl@plt>
   12e38:	cmp	r0, #0
   12e3c:	blt	12ef4 <close@plt+0x1df4>
   12e40:	ldr	r3, [sp, #12]
   12e44:	cmp	r3, #1
   12e48:	movle	r2, r6
   12e4c:	bgt	12e7c <close@plt+0x1d7c>
   12e50:	ldr	r3, [pc, #212]	; 12f2c <close@plt+0x1e2c>
   12e54:	ldrh	r1, [r5, #8]
   12e58:	mov	r0, r8
   12e5c:	bl	20998 <close@plt+0xf898>
   12e60:	cmp	r0, #0
   12e64:	blt	12f04 <close@plt+0x1e04>
   12e68:	mov	r0, r5
   12e6c:	bl	10e9c <free@plt>
   12e70:	mov	r0, r8
   12e74:	bl	1ea38 <close@plt+0xd938>
   12e78:	b	12da4 <close@plt+0x1ca4>
   12e7c:	ldr	r3, [sp, #8]
   12e80:	mov	r2, #10
   12e84:	mov	r1, #0
   12e88:	ldr	r0, [r3, #4]
   12e8c:	bl	10e6c <strtol@plt>
   12e90:	uxtb	r2, r0
   12e94:	b	12e50 <close@plt+0x1d50>
   12e98:	mov	r0, r5
   12e9c:	mov	r2, r7
   12ea0:	ldr	r1, [pc, #136]	; 12f30 <close@plt+0x1e30>
   12ea4:	bl	1e3fc <close@plt+0xd2fc>
   12ea8:	subs	r6, r0, #0
   12eac:	bge	12df4 <close@plt+0x1cf4>
   12eb0:	ldr	r3, [pc, #124]	; 12f34 <close@plt+0x1e34>
   12eb4:	mov	r2, #15
   12eb8:	mov	r1, #1
   12ebc:	ldr	r3, [r3]
   12ec0:	ldr	r0, [pc, #112]	; 12f38 <close@plt+0x1e38>
   12ec4:	bl	10f38 <fwrite@plt>
   12ec8:	mov	r0, #1
   12ecc:	bl	10fec <exit@plt>
   12ed0:	bl	10ee4 <__stack_chk_fail@plt>
   12ed4:	ldr	r0, [pc, #96]	; 12f3c <close@plt+0x1e3c>
   12ed8:	bl	10efc <perror@plt>
   12edc:	mov	r0, #1
   12ee0:	bl	10fec <exit@plt>
   12ee4:	ldr	r0, [pc, #84]	; 12f40 <close@plt+0x1e40>
   12ee8:	bl	10efc <perror@plt>
   12eec:	mov	r0, #1
   12ef0:	bl	10fec <exit@plt>
   12ef4:	ldr	r0, [pc, #72]	; 12f44 <close@plt+0x1e44>
   12ef8:	bl	10efc <perror@plt>
   12efc:	mov	r0, r6
   12f00:	bl	10fec <exit@plt>
   12f04:	ldr	r0, [pc, #60]	; 12f48 <close@plt+0x1e48>
   12f08:	bl	10efc <perror@plt>
   12f0c:	mov	r0, #1
   12f10:	bl	10fec <exit@plt>
   12f14:	andeq	ip, r3, r8, ror #27
   12f18:	andeq	sp, r3, r8, asr #4
   12f1c:	andeq	r2, r2, r0, asr #23
   12f20:	andeq	r3, r2, r8, lsl r3
   12f24:	andeq	r3, r2, r0, asr #6
   12f28:	ldrdhi	r4, [r4], -r5
   12f2c:	andeq	r6, r0, r8, lsr #3
   12f30:	andeq	r5, r1, ip, lsr #10
   12f34:	andeq	lr, r3, r0, ror #5
   12f38:	andeq	r3, r2, r0, ror #2
   12f3c:	andeq	r3, r2, r8, lsl #3
   12f40:	andeq	r3, r2, r0, ror r1
   12f44:	andeq	r3, r2, r0, lsr #3
   12f48:	andeq	r3, r2, r8, ror #6
   12f4c:	push	{r4, r5, r6, r7, lr}
   12f50:	sub	sp, sp, #36	; 0x24
   12f54:	ldr	r4, [pc, #384]	; 130dc <close@plt+0x1fdc>
   12f58:	mov	r5, #0
   12f5c:	str	r1, [sp, #12]
   12f60:	ldr	ip, [r4]
   12f64:	str	r2, [sp, #8]
   12f68:	mov	r6, r0
   12f6c:	str	r5, [sp]
   12f70:	mov	r0, r1
   12f74:	ldr	r3, [pc, #356]	; 130e0 <close@plt+0x1fe0>
   12f78:	mov	r1, r2
   12f7c:	ldr	r2, [pc, #352]	; 130e4 <close@plt+0x1fe4>
   12f80:	str	ip, [sp, #28]
   12f84:	bl	10fd4 <getopt_long@plt>
   12f88:	cmn	r0, #1
   12f8c:	beq	12fb0 <close@plt+0x1eb0>
   12f90:	ldr	r0, [pc, #336]	; 130e8 <close@plt+0x1fe8>
   12f94:	bl	10f80 <puts@plt>
   12f98:	ldr	r2, [sp, #28]
   12f9c:	ldr	r3, [r4]
   12fa0:	cmp	r2, r3
   12fa4:	bne	13098 <close@plt+0x1f98>
   12fa8:	add	sp, sp, #36	; 0x24
   12fac:	pop	{r4, r5, r6, r7, pc}
   12fb0:	ldr	r3, [pc, #308]	; 130ec <close@plt+0x1fec>
   12fb4:	mov	r1, #1
   12fb8:	mov	r0, r1
   12fbc:	str	r3, [sp]
   12fc0:	add	r2, sp, #12
   12fc4:	add	r3, sp, #8
   12fc8:	bl	114e4 <close@plt+0x3e4>
   12fcc:	ldr	r3, [sp, #8]
   12fd0:	add	r7, sp, #20
   12fd4:	mov	r1, r7
   12fd8:	ldr	r0, [r3]
   12fdc:	bl	17264 <close@plt+0x6164>
   12fe0:	cmp	r6, #0
   12fe4:	blt	13060 <close@plt+0x1f60>
   12fe8:	mov	r0, r6
   12fec:	bl	1e970 <close@plt+0xd870>
   12ff0:	subs	r6, r0, #0
   12ff4:	blt	1309c <close@plt+0x1f9c>
   12ff8:	mov	r0, #24
   12ffc:	bl	10f8c <malloc@plt>
   13000:	subs	r5, r0, #0
   13004:	beq	130bc <close@plt+0x1fbc>
   13008:	ldm	r7, {r0, r1}
   1300c:	mov	r7, #1
   13010:	strb	r7, [r5, #6]
   13014:	str	r0, [r5]
   13018:	strh	r1, [r5, #4]
   1301c:	mov	r2, r5
   13020:	ldr	r1, [pc, #200]	; 130f0 <close@plt+0x1ff0>
   13024:	mov	r0, r6
   13028:	bl	10f5c <ioctl@plt>
   1302c:	cmp	r0, #0
   13030:	blt	130cc <close@plt+0x1fcc>
   13034:	ldr	r2, [pc, #184]	; 130f4 <close@plt+0x1ff4>
   13038:	ldrh	r1, [r5, #8]
   1303c:	mov	r0, r6
   13040:	bl	208dc <close@plt+0xf7dc>
   13044:	cmp	r0, #0
   13048:	blt	130ac <close@plt+0x1fac>
   1304c:	mov	r0, r5
   13050:	bl	10e9c <free@plt>
   13054:	mov	r0, r6
   13058:	bl	1ea38 <close@plt+0xd938>
   1305c:	b	12f98 <close@plt+0x1e98>
   13060:	mov	r0, r5
   13064:	mov	r2, r7
   13068:	ldr	r1, [pc, #136]	; 130f8 <close@plt+0x1ff8>
   1306c:	bl	1e3fc <close@plt+0xd2fc>
   13070:	subs	r6, r0, #0
   13074:	bge	12fe8 <close@plt+0x1ee8>
   13078:	ldr	r3, [pc, #124]	; 130fc <close@plt+0x1ffc>
   1307c:	mov	r2, #15
   13080:	mov	r1, #1
   13084:	ldr	r3, [r3]
   13088:	ldr	r0, [pc, #112]	; 13100 <close@plt+0x2000>
   1308c:	bl	10f38 <fwrite@plt>
   13090:	mov	r0, #1
   13094:	bl	10fec <exit@plt>
   13098:	bl	10ee4 <__stack_chk_fail@plt>
   1309c:	ldr	r0, [pc, #96]	; 13104 <close@plt+0x2004>
   130a0:	bl	10efc <perror@plt>
   130a4:	mov	r0, #1
   130a8:	bl	10fec <exit@plt>
   130ac:	ldr	r0, [pc, #84]	; 13108 <close@plt+0x2008>
   130b0:	bl	10efc <perror@plt>
   130b4:	mov	r0, r7
   130b8:	bl	10fec <exit@plt>
   130bc:	ldr	r0, [pc, #72]	; 1310c <close@plt+0x200c>
   130c0:	bl	10efc <perror@plt>
   130c4:	mov	r0, #1
   130c8:	bl	10fec <exit@plt>
   130cc:	ldr	r0, [pc, #60]	; 13110 <close@plt+0x2010>
   130d0:	bl	10efc <perror@plt>
   130d4:	mov	r0, r7
   130d8:	bl	10fec <exit@plt>
   130dc:	andeq	ip, r3, r8, ror #27
   130e0:	andeq	sp, r3, r8, ror #4
   130e4:	andeq	r2, r2, r0, asr #23
   130e8:	andeq	r3, r2, ip, lsl #7
   130ec:	andeq	r3, r2, r4, lsr #7
   130f0:	ldrdhi	r4, [r4], -r5
   130f4:	andeq	r6, r0, r8, lsr #3
   130f8:	andeq	r5, r1, ip, lsr #10
   130fc:	andeq	lr, r3, r0, ror #5
   13100:	andeq	r3, r2, r0, ror #2
   13104:	andeq	r3, r2, r0, ror r1
   13108:			; <UNDEFINED> instruction: 0x000233bc
   1310c:	andeq	r3, r2, r8, lsl #3
   13110:	andeq	r3, r2, r0, lsr #3
   13114:	push	{r4, r5, r6, r7, r8, lr}
   13118:	sub	sp, sp, #32
   1311c:	ldr	r4, [pc, #540]	; 13340 <close@plt+0x2240>
   13120:	mov	r5, #0
   13124:	str	r1, [sp, #12]
   13128:	ldr	ip, [r4]
   1312c:	str	r2, [sp, #8]
   13130:	mov	r6, r0
   13134:	str	r5, [sp]
   13138:	mov	r0, r1
   1313c:	ldr	r3, [pc, #512]	; 13344 <close@plt+0x2244>
   13140:	mov	r1, r2
   13144:	ldr	r2, [pc, #508]	; 13348 <close@plt+0x2248>
   13148:	str	ip, [sp, #28]
   1314c:	bl	10fd4 <getopt_long@plt>
   13150:	cmn	r0, #1
   13154:	beq	13178 <close@plt+0x2078>
   13158:	ldr	r0, [pc, #492]	; 1334c <close@plt+0x224c>
   1315c:	bl	10f80 <puts@plt>
   13160:	ldr	r2, [sp, #28]
   13164:	ldr	r3, [r4]
   13168:	cmp	r2, r3
   1316c:	bne	132e4 <close@plt+0x21e4>
   13170:	add	sp, sp, #32
   13174:	pop	{r4, r5, r6, r7, r8, pc}
   13178:	ldr	r2, [pc, #464]	; 13350 <close@plt+0x2250>
   1317c:	add	r3, sp, #8
   13180:	str	r2, [sp]
   13184:	mov	r1, #2
   13188:	add	r2, sp, #12
   1318c:	mov	r0, #1
   13190:	bl	114e4 <close@plt+0x3e4>
   13194:	ldr	r3, [sp, #8]
   13198:	add	r7, sp, #20
   1319c:	mov	r1, r7
   131a0:	ldr	r0, [r3]
   131a4:	bl	17264 <close@plt+0x6164>
   131a8:	cmp	r6, #0
   131ac:	blt	13254 <close@plt+0x2154>
   131b0:	mov	r0, r6
   131b4:	bl	1e970 <close@plt+0xd870>
   131b8:	subs	r6, r0, #0
   131bc:	blt	132e8 <close@plt+0x21e8>
   131c0:	mov	r0, #24
   131c4:	bl	10f8c <malloc@plt>
   131c8:	subs	r5, r0, #0
   131cc:	beq	132f8 <close@plt+0x21f8>
   131d0:	ldm	r7, {r0, r1}
   131d4:	mov	r8, #1
   131d8:	strb	r8, [r5, #6]
   131dc:	str	r0, [r5]
   131e0:	strh	r1, [r5, #4]
   131e4:	mov	r2, r5
   131e8:	ldr	r1, [pc, #356]	; 13354 <close@plt+0x2254>
   131ec:	mov	r0, r6
   131f0:	bl	10f5c <ioctl@plt>
   131f4:	cmp	r0, #0
   131f8:	blt	13318 <close@plt+0x2218>
   131fc:	ldr	r7, [sp, #12]
   13200:	cmp	r7, #1
   13204:	beq	1328c <close@plt+0x218c>
   13208:	ldr	r3, [sp, #8]
   1320c:	mov	r2, #10
   13210:	mov	r1, #0
   13214:	ldr	r0, [r3, #4]
   13218:	bl	10e6c <strtol@plt>
   1321c:	mov	r3, #1000	; 0x3e8
   13220:	ldrh	r1, [r5, #8]
   13224:	uxth	ip, r0
   13228:	mov	r2, ip
   1322c:	mov	r0, r6
   13230:	strh	ip, [sp, #18]
   13234:	bl	21aac <close@plt+0x109ac>
   13238:	cmp	r0, #0
   1323c:	blt	13308 <close@plt+0x2208>
   13240:	mov	r0, r5
   13244:	bl	10e9c <free@plt>
   13248:	mov	r0, r6
   1324c:	bl	1ea38 <close@plt+0xd938>
   13250:	b	13160 <close@plt+0x2060>
   13254:	mov	r0, r5
   13258:	mov	r2, r7
   1325c:	ldr	r1, [pc, #244]	; 13358 <close@plt+0x2258>
   13260:	bl	1e3fc <close@plt+0xd2fc>
   13264:	subs	r6, r0, #0
   13268:	bge	131b0 <close@plt+0x20b0>
   1326c:	ldr	r3, [pc, #232]	; 1335c <close@plt+0x225c>
   13270:	mov	r2, #15
   13274:	mov	r1, #1
   13278:	ldr	r3, [r3]
   1327c:	ldr	r0, [pc, #220]	; 13360 <close@plt+0x2260>
   13280:	bl	10f38 <fwrite@plt>
   13284:	mov	r0, #1
   13288:	bl	10fec <exit@plt>
   1328c:	mov	r3, #1000	; 0x3e8
   13290:	add	r2, sp, #18
   13294:	ldrh	r1, [r5, #8]
   13298:	mov	r0, r6
   1329c:	bl	219d8 <close@plt+0x108d8>
   132a0:	cmp	r0, #0
   132a4:	blt	13328 <close@plt+0x2228>
   132a8:	ldrh	r2, [sp, #18]
   132ac:	cmp	r2, #0
   132b0:	beq	132d8 <close@plt+0x21d8>
   132b4:	vmov	s15, r2
   132b8:	vldr	d6, [pc, #120]	; 13338 <close@plt+0x2238>
   132bc:	mov	r0, r7
   132c0:	ldr	r1, [pc, #156]	; 13364 <close@plt+0x2264>
   132c4:	vcvt.f64.u32	d7, s15
   132c8:	vmul.f64	d7, d7, d6
   132cc:	vstr	d7, [sp]
   132d0:	bl	11070 <__printf_chk@plt>
   132d4:	b	13240 <close@plt+0x2140>
   132d8:	ldr	r0, [pc, #136]	; 13368 <close@plt+0x2268>
   132dc:	bl	10f80 <puts@plt>
   132e0:	b	13240 <close@plt+0x2140>
   132e4:	bl	10ee4 <__stack_chk_fail@plt>
   132e8:	ldr	r0, [pc, #124]	; 1336c <close@plt+0x226c>
   132ec:	bl	10efc <perror@plt>
   132f0:	mov	r0, #1
   132f4:	bl	10fec <exit@plt>
   132f8:	ldr	r0, [pc, #112]	; 13370 <close@plt+0x2270>
   132fc:	bl	10efc <perror@plt>
   13300:	mov	r0, #1
   13304:	bl	10fec <exit@plt>
   13308:	ldr	r0, [pc, #100]	; 13374 <close@plt+0x2274>
   1330c:	bl	10efc <perror@plt>
   13310:	mov	r0, r8
   13314:	bl	10fec <exit@plt>
   13318:	ldr	r0, [pc, #88]	; 13378 <close@plt+0x2278>
   1331c:	bl	10efc <perror@plt>
   13320:	mov	r0, r8
   13324:	bl	10fec <exit@plt>
   13328:	ldr	r0, [pc, #76]	; 1337c <close@plt+0x227c>
   1332c:	bl	10efc <perror@plt>
   13330:	mov	r0, r7
   13334:	bl	10fec <exit@plt>
   13338:	andeq	r0, r0, r0
   1333c:	svccc	0x00e40000
   13340:	andeq	ip, r3, r8, ror #27
   13344:	andeq	sp, r3, r8, lsl #5
   13348:	andeq	r2, r2, r0, asr #23
   1334c:	andeq	r3, r2, r0, ror #7
   13350:	andeq	r3, r2, ip, lsl #8
   13354:	ldrdhi	r4, [r4], -r5
   13358:	andeq	r5, r1, ip, lsr #10
   1335c:	andeq	lr, r3, r0, ror #5
   13360:	andeq	r3, r2, r0, ror #2
   13364:	andeq	r3, r2, ip, ror #8
   13368:	muleq	r2, ip, r4
   1336c:	andeq	r3, r2, r0, ror r1
   13370:	andeq	r3, r2, r8, lsl #3
   13374:	andeq	r3, r2, r4, asr #9
   13378:	andeq	r3, r2, r0, lsr #3
   1337c:	andeq	r3, r2, r8, lsr r4
   13380:	push	{r4, r5, r6, r7, r8, lr}
   13384:	sub	sp, sp, #40	; 0x28
   13388:	ldr	r4, [pc, #584]	; 135d8 <close@plt+0x24d8>
   1338c:	mov	r5, #0
   13390:	str	r1, [sp, #12]
   13394:	ldr	ip, [r4]
   13398:	str	r2, [sp, #8]
   1339c:	mov	r6, r0
   133a0:	str	r5, [sp]
   133a4:	mov	r0, r1
   133a8:	ldr	r3, [pc, #556]	; 135dc <close@plt+0x24dc>
   133ac:	mov	r1, r2
   133b0:	ldr	r2, [pc, #552]	; 135e0 <close@plt+0x24e0>
   133b4:	str	ip, [sp, #36]	; 0x24
   133b8:	bl	10fd4 <getopt_long@plt>
   133bc:	cmn	r0, #1
   133c0:	beq	133e4 <close@plt+0x22e4>
   133c4:	ldr	r0, [pc, #536]	; 135e4 <close@plt+0x24e4>
   133c8:	bl	10f80 <puts@plt>
   133cc:	ldr	r2, [sp, #36]	; 0x24
   133d0:	ldr	r3, [r4]
   133d4:	cmp	r2, r3
   133d8:	bne	13544 <close@plt+0x2444>
   133dc:	add	sp, sp, #40	; 0x28
   133e0:	pop	{r4, r5, r6, r7, r8, pc}
   133e4:	ldr	r2, [pc, #508]	; 135e8 <close@plt+0x24e8>
   133e8:	add	r3, sp, #8
   133ec:	str	r2, [sp]
   133f0:	mov	r1, #2
   133f4:	add	r2, sp, #12
   133f8:	mov	r0, #1
   133fc:	bl	114e4 <close@plt+0x3e4>
   13400:	ldr	r3, [sp, #8]
   13404:	add	r7, sp, #28
   13408:	mov	r1, r7
   1340c:	ldr	r0, [r3]
   13410:	bl	17264 <close@plt+0x6164>
   13414:	cmp	r6, #0
   13418:	blt	134c4 <close@plt+0x23c4>
   1341c:	mov	r0, r6
   13420:	bl	1e970 <close@plt+0xd870>
   13424:	subs	r6, r0, #0
   13428:	blt	13558 <close@plt+0x2458>
   1342c:	mov	r0, #24
   13430:	bl	10f8c <malloc@plt>
   13434:	subs	r5, r0, #0
   13438:	beq	13568 <close@plt+0x2468>
   1343c:	ldm	r7, {r0, r1}
   13440:	mov	r8, #1
   13444:	strb	r8, [r5, #6]
   13448:	str	r0, [r5]
   1344c:	strh	r1, [r5, #4]
   13450:	mov	r2, r5
   13454:	ldr	r1, [pc, #400]	; 135ec <close@plt+0x24ec>
   13458:	mov	r0, r6
   1345c:	bl	10f5c <ioctl@plt>
   13460:	cmp	r0, #0
   13464:	blt	13548 <close@plt+0x2448>
   13468:	ldr	r7, [sp, #12]
   1346c:	cmp	r7, #1
   13470:	beq	134fc <close@plt+0x23fc>
   13474:	ldr	r3, [sp, #8]
   13478:	add	r1, sp, #24
   1347c:	ldr	r0, [r3, #4]
   13480:	bl	1dee0 <close@plt+0xcde0>
   13484:	cmp	r0, #0
   13488:	blt	13578 <close@plt+0x2478>
   1348c:	ldrh	ip, [sp, #24]
   13490:	mov	r3, #1000	; 0x3e8
   13494:	ldrh	r1, [r5, #8]
   13498:	mov	r2, ip
   1349c:	mov	r0, r6
   134a0:	strh	ip, [sp, #22]
   134a4:	bl	21914 <close@plt+0x10814>
   134a8:	cmp	r0, #0
   134ac:	blt	13598 <close@plt+0x2498>
   134b0:	mov	r0, r5
   134b4:	bl	10e9c <free@plt>
   134b8:	mov	r0, r6
   134bc:	bl	1ea38 <close@plt+0xd938>
   134c0:	b	133cc <close@plt+0x22cc>
   134c4:	mov	r0, r5
   134c8:	mov	r2, r7
   134cc:	ldr	r1, [pc, #284]	; 135f0 <close@plt+0x24f0>
   134d0:	bl	1e3fc <close@plt+0xd2fc>
   134d4:	subs	r6, r0, #0
   134d8:	bge	1341c <close@plt+0x231c>
   134dc:	ldr	r3, [pc, #272]	; 135f4 <close@plt+0x24f4>
   134e0:	mov	r2, #15
   134e4:	mov	r1, #1
   134e8:	ldr	r3, [r3]
   134ec:	ldr	r0, [pc, #260]	; 135f8 <close@plt+0x24f8>
   134f0:	bl	10f38 <fwrite@plt>
   134f4:	mov	r0, #1
   134f8:	bl	10fec <exit@plt>
   134fc:	mov	r3, #1000	; 0x3e8
   13500:	add	r2, sp, #22
   13504:	ldrh	r1, [r5, #8]
   13508:	mov	r0, r6
   1350c:	bl	21840 <close@plt+0x10740>
   13510:	cmp	r0, #0
   13514:	blt	135c8 <close@plt+0x24c8>
   13518:	ldrh	r0, [sp, #22]
   1351c:	bl	1dec8 <close@plt+0xcdc8>
   13520:	subs	r8, r0, #0
   13524:	beq	135a8 <close@plt+0x24a8>
   13528:	mov	r0, r7
   1352c:	mov	r2, r8
   13530:	ldr	r1, [pc, #196]	; 135fc <close@plt+0x24fc>
   13534:	bl	11070 <__printf_chk@plt>
   13538:	mov	r0, r8
   1353c:	bl	17568 <close@plt+0x6468>
   13540:	b	134b0 <close@plt+0x23b0>
   13544:	bl	10ee4 <__stack_chk_fail@plt>
   13548:	ldr	r0, [pc, #176]	; 13600 <close@plt+0x2500>
   1354c:	bl	10efc <perror@plt>
   13550:	mov	r0, r8
   13554:	bl	10fec <exit@plt>
   13558:	ldr	r0, [pc, #164]	; 13604 <close@plt+0x2504>
   1355c:	bl	10efc <perror@plt>
   13560:	mov	r0, #1
   13564:	bl	10fec <exit@plt>
   13568:	ldr	r0, [pc, #152]	; 13608 <close@plt+0x2508>
   1356c:	bl	10efc <perror@plt>
   13570:	mov	r0, #1
   13574:	bl	10fec <exit@plt>
   13578:	ldr	r3, [pc, #116]	; 135f4 <close@plt+0x24f4>
   1357c:	mov	r2, #18
   13580:	mov	r1, r8
   13584:	ldr	r3, [r3]
   13588:	ldr	r0, [pc, #124]	; 1360c <close@plt+0x250c>
   1358c:	bl	10f38 <fwrite@plt>
   13590:	mov	r0, r8
   13594:	bl	10fec <exit@plt>
   13598:	ldr	r0, [pc, #112]	; 13610 <close@plt+0x2510>
   1359c:	bl	10efc <perror@plt>
   135a0:	mov	r0, r8
   135a4:	bl	10fec <exit@plt>
   135a8:	ldr	r3, [pc, #68]	; 135f4 <close@plt+0x24f4>
   135ac:	mov	r2, #17
   135b0:	mov	r1, r7
   135b4:	ldr	r3, [r3]
   135b8:	ldr	r0, [pc, #84]	; 13614 <close@plt+0x2514>
   135bc:	bl	10f38 <fwrite@plt>
   135c0:	mov	r0, r7
   135c4:	bl	10fec <exit@plt>
   135c8:	ldr	r0, [pc, #72]	; 13618 <close@plt+0x2518>
   135cc:	bl	10efc <perror@plt>
   135d0:	mov	r0, r7
   135d4:	bl	10fec <exit@plt>
   135d8:	andeq	ip, r3, r8, ror #27
   135dc:	andeq	sp, r3, r8, lsr #5
   135e0:	andeq	r2, r2, r0, asr #23
   135e4:	strdeq	r3, [r2], -r8
   135e8:	andeq	r3, r2, ip, lsl r5
   135ec:	ldrdhi	r4, [r4], -r5
   135f0:	andeq	r5, r1, ip, lsr #10
   135f4:	andeq	lr, r3, r0, ror #5
   135f8:	andeq	r3, r2, r0, ror #2
   135fc:	andeq	r3, r2, r0, ror r5
   13600:	andeq	r3, r2, r0, lsr #3
   13604:	andeq	r3, r2, r0, ror r1
   13608:	andeq	r3, r2, r8, lsl #3
   1360c:	andeq	r3, r2, r0, lsr #11
   13610:			; <UNDEFINED> instruction: 0x000235b4
   13614:	andeq	r3, r2, ip, lsl #11
   13618:	andeq	r3, r2, r0, asr #10
   1361c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13620:	sub	sp, sp, #52	; 0x34
   13624:	ldr	r5, [pc, #472]	; 13804 <close@plt+0x2704>
   13628:	mov	r4, #0
   1362c:	str	r1, [sp, #12]
   13630:	ldr	ip, [r5]
   13634:	str	r2, [sp, #8]
   13638:	mov	r6, r0
   1363c:	str	r4, [sp]
   13640:	mov	r0, r1
   13644:	ldr	r3, [pc, #444]	; 13808 <close@plt+0x2708>
   13648:	mov	r1, r2
   1364c:	ldr	r2, [pc, #440]	; 1380c <close@plt+0x270c>
   13650:	str	ip, [sp, #44]	; 0x2c
   13654:	bl	10fd4 <getopt_long@plt>
   13658:	cmn	r0, #1
   1365c:	beq	13680 <close@plt+0x2580>
   13660:	ldr	r0, [pc, #424]	; 13810 <close@plt+0x2710>
   13664:	bl	10f80 <puts@plt>
   13668:	ldr	r2, [sp, #44]	; 0x2c
   1366c:	ldr	r3, [r5]
   13670:	cmp	r2, r3
   13674:	bne	137c0 <close@plt+0x26c0>
   13678:	add	sp, sp, #52	; 0x34
   1367c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13680:	ldr	r3, [pc, #396]	; 13814 <close@plt+0x2714>
   13684:	mov	r1, #1
   13688:	mov	r0, r1
   1368c:	str	r3, [sp]
   13690:	add	r2, sp, #12
   13694:	add	r3, sp, #8
   13698:	bl	114e4 <close@plt+0x3e4>
   1369c:	ldr	r3, [sp, #8]
   136a0:	add	r7, sp, #24
   136a4:	mov	r1, r7
   136a8:	ldr	r0, [r3]
   136ac:	bl	17264 <close@plt+0x6164>
   136b0:	cmp	r6, #0
   136b4:	blt	13750 <close@plt+0x2650>
   136b8:	mov	r0, r6
   136bc:	bl	1e970 <close@plt+0xd870>
   136c0:	subs	r8, r0, #0
   136c4:	blt	137c4 <close@plt+0x26c4>
   136c8:	mov	r0, #24
   136cc:	bl	10f8c <malloc@plt>
   136d0:	subs	r6, r0, #0
   136d4:	beq	137d4 <close@plt+0x26d4>
   136d8:	ldm	r7, {r0, r1}
   136dc:	mov	r4, #1
   136e0:	strb	r4, [r6, #6]
   136e4:	str	r0, [r6]
   136e8:	strh	r1, [r6, #4]
   136ec:	mov	r2, r6
   136f0:	ldr	r1, [pc, #288]	; 13818 <close@plt+0x2718>
   136f4:	mov	r0, r8
   136f8:	bl	10f5c <ioctl@plt>
   136fc:	cmp	r0, #0
   13700:	blt	137e4 <close@plt+0x26e4>
   13704:	mov	r3, #1000	; 0x3e8
   13708:	str	r3, [sp]
   1370c:	add	r2, sp, #23
   13710:	add	r3, sp, #32
   13714:	ldrh	r1, [r6, #8]
   13718:	mov	r0, r8
   1371c:	bl	21dec <close@plt+0x10cec>
   13720:	cmp	r0, #0
   13724:	blt	137f4 <close@plt+0x26f4>
   13728:	ldrb	r0, [sp, #23]
   1372c:	cmp	r0, #1
   13730:	beq	13788 <close@plt+0x2688>
   13734:	ldr	r0, [pc, #224]	; 1381c <close@plt+0x271c>
   13738:	bl	10f80 <puts@plt>
   1373c:	mov	r0, r6
   13740:	bl	10e9c <free@plt>
   13744:	mov	r0, r8
   13748:	bl	1ea38 <close@plt+0xd938>
   1374c:	b	13668 <close@plt+0x2568>
   13750:	mov	r0, r4
   13754:	mov	r2, r7
   13758:	ldr	r1, [pc, #192]	; 13820 <close@plt+0x2720>
   1375c:	bl	1e3fc <close@plt+0xd2fc>
   13760:	subs	r6, r0, #0
   13764:	bge	136b8 <close@plt+0x25b8>
   13768:	ldr	r3, [pc, #180]	; 13824 <close@plt+0x2724>
   1376c:	mov	r2, #15
   13770:	mov	r1, #1
   13774:	ldr	r3, [r3]
   13778:	ldr	r0, [pc, #168]	; 13828 <close@plt+0x2728>
   1377c:	bl	10f38 <fwrite@plt>
   13780:	mov	r0, #1
   13784:	bl	10fec <exit@plt>
   13788:	ldr	r1, [pc, #156]	; 1382c <close@plt+0x272c>
   1378c:	bl	11070 <__printf_chk@plt>
   13790:	ldr	r9, [pc, #152]	; 13830 <close@plt+0x2730>
   13794:	add	r4, sp, #31
   13798:	add	r7, sp, #41	; 0x29
   1379c:	ldrb	r2, [r4, #1]!
   137a0:	mov	r1, r9
   137a4:	mov	r0, #1
   137a8:	bl	11070 <__printf_chk@plt>
   137ac:	cmp	r4, r7
   137b0:	bne	1379c <close@plt+0x269c>
   137b4:	mov	r0, #10
   137b8:	bl	11058 <putchar@plt>
   137bc:	b	1373c <close@plt+0x263c>
   137c0:	bl	10ee4 <__stack_chk_fail@plt>
   137c4:	ldr	r0, [pc, #104]	; 13834 <close@plt+0x2734>
   137c8:	bl	10efc <perror@plt>
   137cc:	mov	r0, #1
   137d0:	bl	10fec <exit@plt>
   137d4:	ldr	r0, [pc, #92]	; 13838 <close@plt+0x2738>
   137d8:	bl	10efc <perror@plt>
   137dc:	mov	r0, #1
   137e0:	bl	10fec <exit@plt>
   137e4:	ldr	r0, [pc, #80]	; 1383c <close@plt+0x273c>
   137e8:	bl	10efc <perror@plt>
   137ec:	mov	r0, r4
   137f0:	bl	10fec <exit@plt>
   137f4:	ldr	r0, [pc, #68]	; 13840 <close@plt+0x2740>
   137f8:	bl	10efc <perror@plt>
   137fc:	mov	r0, r4
   13800:	bl	10fec <exit@plt>
   13804:	andeq	ip, r3, r8, ror #27
   13808:	andeq	sp, r3, r8, asr #5
   1380c:	andeq	r2, r2, r0, asr #23
   13810:	andeq	r3, r2, r4, ror #11
   13814:	strdeq	r3, [r2], -ip
   13818:	ldrdhi	r4, [r4], -r5
   1381c:	andeq	r3, r2, r8, asr #12
   13820:	andeq	r5, r1, ip, lsr #10
   13824:	andeq	lr, r3, r0, ror #5
   13828:	andeq	r3, r2, r0, ror #2
   1382c:	andeq	r3, r2, r4, lsr r6
   13830:	andeq	r3, r2, r0, asr #12
   13834:	andeq	r3, r2, r0, ror r1
   13838:	andeq	r3, r2, r8, lsl #3
   1383c:	andeq	r3, r2, r0, lsr #3
   13840:	andeq	r3, r2, r4, lsl r6
   13844:	push	{r4, r5, r6, r7, r8, lr}
   13848:	sub	sp, sp, #32
   1384c:	ldr	r5, [pc, #472]	; 13a2c <close@plt+0x292c>
   13850:	mov	r4, #0
   13854:	str	r1, [sp, #12]
   13858:	ldr	ip, [r5]
   1385c:	str	r2, [sp, #8]
   13860:	mov	r6, r0
   13864:	str	r4, [sp]
   13868:	mov	r0, r1
   1386c:	ldr	r3, [pc, #444]	; 13a30 <close@plt+0x2930>
   13870:	mov	r1, r2
   13874:	ldr	r2, [pc, #440]	; 13a34 <close@plt+0x2934>
   13878:	str	ip, [sp, #28]
   1387c:	bl	10fd4 <getopt_long@plt>
   13880:	cmn	r0, #1
   13884:	beq	138a8 <close@plt+0x27a8>
   13888:	ldr	r0, [pc, #424]	; 13a38 <close@plt+0x2938>
   1388c:	bl	10f80 <puts@plt>
   13890:	ldr	r2, [sp, #28]
   13894:	ldr	r3, [r5]
   13898:	cmp	r2, r3
   1389c:	bne	139e8 <close@plt+0x28e8>
   138a0:	add	sp, sp, #32
   138a4:	pop	{r4, r5, r6, r7, r8, pc}
   138a8:	ldr	r2, [pc, #396]	; 13a3c <close@plt+0x293c>
   138ac:	add	r3, sp, #8
   138b0:	str	r2, [sp]
   138b4:	mov	r1, #2
   138b8:	add	r2, sp, #12
   138bc:	mov	r0, #1
   138c0:	bl	114e4 <close@plt+0x3e4>
   138c4:	ldr	r3, [sp, #8]
   138c8:	add	r7, sp, #20
   138cc:	mov	r1, r7
   138d0:	ldr	r0, [r3]
   138d4:	bl	17264 <close@plt+0x6164>
   138d8:	ldr	r3, [sp, #12]
   138dc:	cmp	r3, #1
   138e0:	bgt	13990 <close@plt+0x2890>
   138e4:	cmp	r6, #0
   138e8:	blt	139b0 <close@plt+0x28b0>
   138ec:	mov	r0, r6
   138f0:	bl	1e970 <close@plt+0xd870>
   138f4:	subs	r8, r0, #0
   138f8:	blt	139fc <close@plt+0x28fc>
   138fc:	mov	r0, #24
   13900:	bl	10f8c <malloc@plt>
   13904:	subs	r6, r0, #0
   13908:	beq	139ec <close@plt+0x28ec>
   1390c:	ldm	r7, {r0, r1}
   13910:	mov	r7, #1
   13914:	strb	r7, [r6, #6]
   13918:	str	r0, [r6]
   1391c:	strh	r1, [r6, #4]
   13920:	mov	r2, r6
   13924:	ldr	r1, [pc, #276]	; 13a40 <close@plt+0x2940>
   13928:	mov	r0, r8
   1392c:	bl	10f5c <ioctl@plt>
   13930:	cmp	r0, #0
   13934:	blt	13a0c <close@plt+0x290c>
   13938:	mov	r3, #1000	; 0x3e8
   1393c:	str	r3, [sp]
   13940:	mov	r2, r4
   13944:	add	r3, sp, #19
   13948:	ldrh	r1, [r6, #8]
   1394c:	mov	r0, r8
   13950:	bl	21770 <close@plt+0x10670>
   13954:	cmp	r0, #0
   13958:	blt	13a1c <close@plt+0x291c>
   1395c:	ldr	r3, [pc, #224]	; 13a44 <close@plt+0x2944>
   13960:	cmp	r4, #0
   13964:	ldr	r2, [pc, #220]	; 13a48 <close@plt+0x2948>
   13968:	ldr	r1, [pc, #220]	; 13a4c <close@plt+0x294c>
   1396c:	movne	r2, r3
   13970:	mov	r0, r7
   13974:	ldrsb	r3, [sp, #19]
   13978:	bl	11070 <__printf_chk@plt>
   1397c:	mov	r0, r6
   13980:	bl	10e9c <free@plt>
   13984:	mov	r0, r8
   13988:	bl	1ea38 <close@plt+0xd938>
   1398c:	b	13890 <close@plt+0x2790>
   13990:	ldr	r3, [sp, #8]
   13994:	mov	r1, r4
   13998:	mov	r2, #10
   1399c:	ldr	r0, [r3, #4]
   139a0:	bl	10e6c <strtol@plt>
   139a4:	cmp	r6, #0
   139a8:	uxtb	r4, r0
   139ac:	bge	138ec <close@plt+0x27ec>
   139b0:	mov	r2, r7
   139b4:	ldr	r1, [pc, #148]	; 13a50 <close@plt+0x2950>
   139b8:	mov	r0, #0
   139bc:	bl	1e3fc <close@plt+0xd2fc>
   139c0:	subs	r6, r0, #0
   139c4:	bge	138ec <close@plt+0x27ec>
   139c8:	ldr	r3, [pc, #132]	; 13a54 <close@plt+0x2954>
   139cc:	mov	r2, #15
   139d0:	mov	r1, #1
   139d4:	ldr	r3, [r3]
   139d8:	ldr	r0, [pc, #120]	; 13a58 <close@plt+0x2958>
   139dc:	bl	10f38 <fwrite@plt>
   139e0:	mov	r0, #1
   139e4:	bl	10fec <exit@plt>
   139e8:	bl	10ee4 <__stack_chk_fail@plt>
   139ec:	ldr	r0, [pc, #104]	; 13a5c <close@plt+0x295c>
   139f0:	bl	10efc <perror@plt>
   139f4:	mov	r0, #1
   139f8:	bl	10fec <exit@plt>
   139fc:	ldr	r0, [pc, #92]	; 13a60 <close@plt+0x2960>
   13a00:	bl	10efc <perror@plt>
   13a04:	mov	r0, #1
   13a08:	bl	10fec <exit@plt>
   13a0c:	ldr	r0, [pc, #80]	; 13a64 <close@plt+0x2964>
   13a10:	bl	10efc <perror@plt>
   13a14:	mov	r0, r7
   13a18:	bl	10fec <exit@plt>
   13a1c:	ldr	r0, [pc, #68]	; 13a68 <close@plt+0x2968>
   13a20:	bl	10efc <perror@plt>
   13a24:	mov	r0, r7
   13a28:	bl	10fec <exit@plt>
   13a2c:	andeq	ip, r3, r8, ror #27
   13a30:	andeq	sp, r3, r8, ror #5
   13a34:	andeq	r2, r2, r0, asr #23
   13a38:	andeq	r3, r2, r8, ror #12
   13a3c:	andeq	r3, r2, r4, lsl #13
   13a40:	ldrdhi	r4, [r4], -r5
   13a44:	andeq	r3, r2, r0, ror #12
   13a48:	andeq	r3, r2, r8, asr r6
   13a4c:	ldrdeq	r3, [r2], -r4
   13a50:	andeq	r5, r1, ip, lsr #10
   13a54:	andeq	lr, r3, r0, ror #5
   13a58:	andeq	r3, r2, r0, ror #2
   13a5c:	andeq	r3, r2, r8, lsl #3
   13a60:	andeq	r3, r2, r0, ror r1
   13a64:	andeq	r3, r2, r0, lsr #3
   13a68:	andeq	r3, r2, r4, lsr #13
   13a6c:	push	{r4, r5, r6, r7, lr}
   13a70:	sub	sp, sp, #36	; 0x24
   13a74:	ldr	r4, [pc, #404]	; 13c10 <close@plt+0x2b10>
   13a78:	mov	r5, #0
   13a7c:	str	r1, [sp, #12]
   13a80:	ldr	ip, [r4]
   13a84:	str	r2, [sp, #8]
   13a88:	mov	r6, r0
   13a8c:	str	r5, [sp]
   13a90:	mov	r0, r1
   13a94:	ldr	r3, [pc, #376]	; 13c14 <close@plt+0x2b14>
   13a98:	mov	r1, r2
   13a9c:	ldr	r2, [pc, #372]	; 13c18 <close@plt+0x2b18>
   13aa0:	str	ip, [sp, #28]
   13aa4:	bl	10fd4 <getopt_long@plt>
   13aa8:	cmn	r0, #1
   13aac:	beq	13ad0 <close@plt+0x29d0>
   13ab0:	ldr	r0, [pc, #356]	; 13c1c <close@plt+0x2b1c>
   13ab4:	bl	10f80 <puts@plt>
   13ab8:	ldr	r2, [sp, #28]
   13abc:	ldr	r3, [r4]
   13ac0:	cmp	r2, r3
   13ac4:	bne	13bcc <close@plt+0x2acc>
   13ac8:	add	sp, sp, #36	; 0x24
   13acc:	pop	{r4, r5, r6, r7, pc}
   13ad0:	ldr	r3, [pc, #328]	; 13c20 <close@plt+0x2b20>
   13ad4:	mov	r1, #1
   13ad8:	mov	r0, r1
   13adc:	str	r3, [sp]
   13ae0:	add	r2, sp, #12
   13ae4:	add	r3, sp, #8
   13ae8:	bl	114e4 <close@plt+0x3e4>
   13aec:	ldr	r3, [sp, #8]
   13af0:	add	r7, sp, #20
   13af4:	mov	r1, r7
   13af8:	ldr	r0, [r3]
   13afc:	bl	17264 <close@plt+0x6164>
   13b00:	cmp	r6, #0
   13b04:	blt	13b94 <close@plt+0x2a94>
   13b08:	mov	r0, r6
   13b0c:	bl	1e970 <close@plt+0xd870>
   13b10:	subs	r6, r0, #0
   13b14:	blt	13bd0 <close@plt+0x2ad0>
   13b18:	mov	r0, #24
   13b1c:	bl	10f8c <malloc@plt>
   13b20:	subs	r5, r0, #0
   13b24:	beq	13bf0 <close@plt+0x2af0>
   13b28:	ldm	r7, {r0, r1}
   13b2c:	mov	r7, #1
   13b30:	strb	r7, [r5, #6]
   13b34:	str	r0, [r5]
   13b38:	strh	r1, [r5, #4]
   13b3c:	mov	r2, r5
   13b40:	ldr	r1, [pc, #220]	; 13c24 <close@plt+0x2b24>
   13b44:	mov	r0, r6
   13b48:	bl	10f5c <ioctl@plt>
   13b4c:	cmp	r0, #0
   13b50:	blt	13c00 <close@plt+0x2b00>
   13b54:	mov	r3, #1000	; 0x3e8
   13b58:	add	r2, sp, #19
   13b5c:	ldrh	r1, [r5, #8]
   13b60:	mov	r0, r6
   13b64:	bl	21c4c <close@plt+0x10b4c>
   13b68:	cmp	r0, #0
   13b6c:	blt	13be0 <close@plt+0x2ae0>
   13b70:	ldrb	r2, [sp, #19]
   13b74:	ldr	r1, [pc, #172]	; 13c28 <close@plt+0x2b28>
   13b78:	mov	r0, r7
   13b7c:	bl	11070 <__printf_chk@plt>
   13b80:	mov	r0, r5
   13b84:	bl	10e9c <free@plt>
   13b88:	mov	r0, r6
   13b8c:	bl	1ea38 <close@plt+0xd938>
   13b90:	b	13ab8 <close@plt+0x29b8>
   13b94:	mov	r0, r5
   13b98:	mov	r2, r7
   13b9c:	ldr	r1, [pc, #136]	; 13c2c <close@plt+0x2b2c>
   13ba0:	bl	1e3fc <close@plt+0xd2fc>
   13ba4:	subs	r6, r0, #0
   13ba8:	bge	13b08 <close@plt+0x2a08>
   13bac:	ldr	r3, [pc, #124]	; 13c30 <close@plt+0x2b30>
   13bb0:	mov	r2, #15
   13bb4:	mov	r1, #1
   13bb8:	ldr	r3, [r3]
   13bbc:	ldr	r0, [pc, #112]	; 13c34 <close@plt+0x2b34>
   13bc0:	bl	10f38 <fwrite@plt>
   13bc4:	mov	r0, #1
   13bc8:	bl	10fec <exit@plt>
   13bcc:	bl	10ee4 <__stack_chk_fail@plt>
   13bd0:	ldr	r0, [pc, #96]	; 13c38 <close@plt+0x2b38>
   13bd4:	bl	10efc <perror@plt>
   13bd8:	mov	r0, #1
   13bdc:	bl	10fec <exit@plt>
   13be0:	ldr	r0, [pc, #84]	; 13c3c <close@plt+0x2b3c>
   13be4:	bl	10efc <perror@plt>
   13be8:	mov	r0, r7
   13bec:	bl	10fec <exit@plt>
   13bf0:	ldr	r0, [pc, #72]	; 13c40 <close@plt+0x2b40>
   13bf4:	bl	10efc <perror@plt>
   13bf8:	mov	r0, #1
   13bfc:	bl	10fec <exit@plt>
   13c00:	ldr	r0, [pc, #60]	; 13c44 <close@plt+0x2b44>
   13c04:	bl	10efc <perror@plt>
   13c08:	mov	r0, r7
   13c0c:	bl	10fec <exit@plt>
   13c10:	andeq	ip, r3, r8, ror #27
   13c14:	andeq	sp, r3, r8, lsl #6
   13c18:	andeq	r2, r2, r0, asr #23
   13c1c:	strdeq	r3, [r2], -r4
   13c20:	andeq	r3, r2, r8, lsl #14
   13c24:	ldrdhi	r4, [r4], -r5
   13c28:	andeq	r3, r2, r8, asr #14
   13c2c:	andeq	r5, r1, ip, lsr #10
   13c30:	andeq	lr, r3, r0, ror #5
   13c34:	andeq	r3, r2, r0, ror #2
   13c38:	andeq	r3, r2, r0, ror r1
   13c3c:	andeq	r3, r2, r0, lsr #14
   13c40:	andeq	r3, r2, r8, lsl #3
   13c44:	andeq	r3, r2, r0, lsr #3
   13c48:	push	{r4, r5, r6, r7, lr}
   13c4c:	sub	sp, sp, #36	; 0x24
   13c50:	ldr	r4, [pc, #404]	; 13dec <close@plt+0x2cec>
   13c54:	mov	r5, #0
   13c58:	str	r1, [sp, #12]
   13c5c:	ldr	ip, [r4]
   13c60:	str	r2, [sp, #8]
   13c64:	mov	r6, r0
   13c68:	str	r5, [sp]
   13c6c:	mov	r0, r1
   13c70:	ldr	r3, [pc, #376]	; 13df0 <close@plt+0x2cf0>
   13c74:	mov	r1, r2
   13c78:	ldr	r2, [pc, #372]	; 13df4 <close@plt+0x2cf4>
   13c7c:	str	ip, [sp, #28]
   13c80:	bl	10fd4 <getopt_long@plt>
   13c84:	cmn	r0, #1
   13c88:	beq	13cac <close@plt+0x2bac>
   13c8c:	ldr	r0, [pc, #356]	; 13df8 <close@plt+0x2cf8>
   13c90:	bl	10f80 <puts@plt>
   13c94:	ldr	r2, [sp, #28]
   13c98:	ldr	r3, [r4]
   13c9c:	cmp	r2, r3
   13ca0:	bne	13da8 <close@plt+0x2ca8>
   13ca4:	add	sp, sp, #36	; 0x24
   13ca8:	pop	{r4, r5, r6, r7, pc}
   13cac:	ldr	r3, [pc, #328]	; 13dfc <close@plt+0x2cfc>
   13cb0:	mov	r1, #1
   13cb4:	mov	r0, r1
   13cb8:	str	r3, [sp]
   13cbc:	add	r2, sp, #12
   13cc0:	add	r3, sp, #8
   13cc4:	bl	114e4 <close@plt+0x3e4>
   13cc8:	ldr	r3, [sp, #8]
   13ccc:	add	r7, sp, #20
   13cd0:	mov	r1, r7
   13cd4:	ldr	r0, [r3]
   13cd8:	bl	17264 <close@plt+0x6164>
   13cdc:	cmp	r6, #0
   13ce0:	blt	13d70 <close@plt+0x2c70>
   13ce4:	mov	r0, r6
   13ce8:	bl	1e970 <close@plt+0xd870>
   13cec:	subs	r6, r0, #0
   13cf0:	blt	13dac <close@plt+0x2cac>
   13cf4:	mov	r0, #24
   13cf8:	bl	10f8c <malloc@plt>
   13cfc:	subs	r5, r0, #0
   13d00:	beq	13dcc <close@plt+0x2ccc>
   13d04:	ldm	r7, {r0, r1}
   13d08:	mov	r7, #1
   13d0c:	strb	r7, [r5, #6]
   13d10:	str	r0, [r5]
   13d14:	strh	r1, [r5, #4]
   13d18:	mov	r2, r5
   13d1c:	ldr	r1, [pc, #220]	; 13e00 <close@plt+0x2d00>
   13d20:	mov	r0, r6
   13d24:	bl	10f5c <ioctl@plt>
   13d28:	cmp	r0, #0
   13d2c:	blt	13ddc <close@plt+0x2cdc>
   13d30:	mov	r3, #1000	; 0x3e8
   13d34:	add	r2, sp, #19
   13d38:	ldrh	r1, [r5, #8]
   13d3c:	mov	r0, r6
   13d40:	bl	21d1c <close@plt+0x10c1c>
   13d44:	cmp	r0, #0
   13d48:	blt	13dbc <close@plt+0x2cbc>
   13d4c:	ldrsb	r2, [sp, #19]
   13d50:	ldr	r1, [pc, #172]	; 13e04 <close@plt+0x2d04>
   13d54:	mov	r0, r7
   13d58:	bl	11070 <__printf_chk@plt>
   13d5c:	mov	r0, r5
   13d60:	bl	10e9c <free@plt>
   13d64:	mov	r0, r6
   13d68:	bl	1ea38 <close@plt+0xd938>
   13d6c:	b	13c94 <close@plt+0x2b94>
   13d70:	mov	r0, r5
   13d74:	mov	r2, r7
   13d78:	ldr	r1, [pc, #136]	; 13e08 <close@plt+0x2d08>
   13d7c:	bl	1e3fc <close@plt+0xd2fc>
   13d80:	subs	r6, r0, #0
   13d84:	bge	13ce4 <close@plt+0x2be4>
   13d88:	ldr	r3, [pc, #124]	; 13e0c <close@plt+0x2d0c>
   13d8c:	mov	r2, #15
   13d90:	mov	r1, #1
   13d94:	ldr	r3, [r3]
   13d98:	ldr	r0, [pc, #112]	; 13e10 <close@plt+0x2d10>
   13d9c:	bl	10f38 <fwrite@plt>
   13da0:	mov	r0, #1
   13da4:	bl	10fec <exit@plt>
   13da8:	bl	10ee4 <__stack_chk_fail@plt>
   13dac:	ldr	r0, [pc, #96]	; 13e14 <close@plt+0x2d14>
   13db0:	bl	10efc <perror@plt>
   13db4:	mov	r0, #1
   13db8:	bl	10fec <exit@plt>
   13dbc:	ldr	r0, [pc, #84]	; 13e18 <close@plt+0x2d18>
   13dc0:	bl	10efc <perror@plt>
   13dc4:	mov	r0, r7
   13dc8:	bl	10fec <exit@plt>
   13dcc:	ldr	r0, [pc, #72]	; 13e1c <close@plt+0x2d1c>
   13dd0:	bl	10efc <perror@plt>
   13dd4:	mov	r0, #1
   13dd8:	bl	10fec <exit@plt>
   13ddc:	ldr	r0, [pc, #60]	; 13e20 <close@plt+0x2d20>
   13de0:	bl	10efc <perror@plt>
   13de4:	mov	r0, r7
   13de8:	bl	10fec <exit@plt>
   13dec:	andeq	ip, r3, r8, ror #27
   13df0:	andeq	sp, r3, r8, lsr #6
   13df4:	andeq	r2, r2, r0, asr #23
   13df8:	andeq	r3, r2, ip, asr r7
   13dfc:	andeq	r3, r2, r4, ror r7
   13e00:	ldrdhi	r4, [r4], -r5
   13e04:	andeq	r3, r2, r0, lsr #15
   13e08:	andeq	r5, r1, ip, lsr #10
   13e0c:	andeq	lr, r3, r0, ror #5
   13e10:	andeq	r3, r2, r0, ror #2
   13e14:	andeq	r3, r2, r0, ror r1
   13e18:	andeq	r3, r2, ip, lsl #15
   13e1c:	andeq	r3, r2, r8, lsl #3
   13e20:	andeq	r3, r2, r0, lsr #3
   13e24:	push	{r4, r5, r6, r7, lr}
   13e28:	sub	sp, sp, #76	; 0x4c
   13e2c:	ldr	r4, [pc, #464]	; 14004 <close@plt+0x2f04>
   13e30:	mov	r5, #0
   13e34:	str	r1, [sp, #12]
   13e38:	ldr	ip, [r4]
   13e3c:	str	r2, [sp, #8]
   13e40:	mov	r6, r0
   13e44:	str	r5, [sp]
   13e48:	mov	r0, r1
   13e4c:	ldr	r3, [pc, #436]	; 14008 <close@plt+0x2f08>
   13e50:	mov	r1, r2
   13e54:	ldr	r2, [pc, #432]	; 1400c <close@plt+0x2f0c>
   13e58:	str	ip, [sp, #68]	; 0x44
   13e5c:	bl	10fd4 <getopt_long@plt>
   13e60:	cmn	r0, #1
   13e64:	beq	13e88 <close@plt+0x2d88>
   13e68:	ldr	r0, [pc, #416]	; 14010 <close@plt+0x2f10>
   13e6c:	bl	10f80 <puts@plt>
   13e70:	ldr	r2, [sp, #68]	; 0x44
   13e74:	ldr	r3, [r4]
   13e78:	cmp	r2, r3
   13e7c:	bne	13fc0 <close@plt+0x2ec0>
   13e80:	add	sp, sp, #76	; 0x4c
   13e84:	pop	{r4, r5, r6, r7, pc}
   13e88:	ldr	r3, [pc, #388]	; 14014 <close@plt+0x2f14>
   13e8c:	mov	r1, #2
   13e90:	mov	r0, r1
   13e94:	add	r2, sp, #12
   13e98:	str	r3, [sp]
   13e9c:	add	r3, sp, #8
   13ea0:	bl	114e4 <close@plt+0x3e4>
   13ea4:	ldr	r3, [sp, #8]
   13ea8:	add	r7, sp, #60	; 0x3c
   13eac:	mov	r1, r7
   13eb0:	ldr	r0, [r3]
   13eb4:	bl	17264 <close@plt+0x6164>
   13eb8:	ldr	r3, [sp, #8]
   13ebc:	add	r1, sp, #24
   13ec0:	ldr	r0, [r3, #4]
   13ec4:	bl	1de78 <close@plt+0xcd78>
   13ec8:	cmp	r6, #0
   13ecc:	blt	13f88 <close@plt+0x2e88>
   13ed0:	mov	r0, r6
   13ed4:	bl	1e970 <close@plt+0xd870>
   13ed8:	subs	r6, r0, #0
   13edc:	blt	13fc4 <close@plt+0x2ec4>
   13ee0:	mov	r0, #24
   13ee4:	bl	10f8c <malloc@plt>
   13ee8:	subs	r5, r0, #0
   13eec:	beq	13fe4 <close@plt+0x2ee4>
   13ef0:	ldm	r7, {r0, r1}
   13ef4:	mov	r7, #1
   13ef8:	strb	r7, [r5, #6]
   13efc:	str	r0, [r5]
   13f00:	strh	r1, [r5, #4]
   13f04:	mov	r2, r5
   13f08:	ldr	r1, [pc, #264]	; 14018 <close@plt+0x2f18>
   13f0c:	mov	r0, r6
   13f10:	bl	10f5c <ioctl@plt>
   13f14:	cmp	r0, #0
   13f18:	blt	13ff4 <close@plt+0x2ef4>
   13f1c:	ldrh	r2, [r5, #8]
   13f20:	ldr	r1, [sp, #24]
   13f24:	ldr	r0, [pc, #240]	; 1401c <close@plt+0x2f1c>
   13f28:	add	r3, sp, #20
   13f2c:	strh	r2, [sp, #20]
   13f30:	strh	r1, [sp, #22]
   13f34:	mov	r2, #4
   13f38:	add	r1, sp, #28
   13f3c:	str	r0, [sp, #36]	; 0x24
   13f40:	mov	r0, #5
   13f44:	str	r3, [sp, #44]	; 0x2c
   13f48:	str	r2, [sp, #48]	; 0x30
   13f4c:	mov	r3, #29
   13f50:	str	r1, [sp, #52]	; 0x34
   13f54:	str	r0, [sp, #56]	; 0x38
   13f58:	mov	r2, #100	; 0x64
   13f5c:	add	r1, sp, #36	; 0x24
   13f60:	mov	r0, r6
   13f64:	str	r3, [sp, #40]	; 0x28
   13f68:	bl	1eb0c <close@plt+0xda0c>
   13f6c:	cmp	r0, #0
   13f70:	blt	13fd4 <close@plt+0x2ed4>
   13f74:	mov	r0, r5
   13f78:	bl	10e9c <free@plt>
   13f7c:	mov	r0, r6
   13f80:	bl	1ea38 <close@plt+0xd938>
   13f84:	b	13e70 <close@plt+0x2d70>
   13f88:	mov	r0, r5
   13f8c:	mov	r2, r7
   13f90:	ldr	r1, [pc, #136]	; 14020 <close@plt+0x2f20>
   13f94:	bl	1e3fc <close@plt+0xd2fc>
   13f98:	subs	r6, r0, #0
   13f9c:	bge	13ed0 <close@plt+0x2dd0>
   13fa0:	ldr	r3, [pc, #124]	; 14024 <close@plt+0x2f24>
   13fa4:	mov	r2, #15
   13fa8:	mov	r1, #1
   13fac:	ldr	r3, [r3]
   13fb0:	ldr	r0, [pc, #112]	; 14028 <close@plt+0x2f28>
   13fb4:	bl	10f38 <fwrite@plt>
   13fb8:	mov	r0, #1
   13fbc:	bl	10fec <exit@plt>
   13fc0:	bl	10ee4 <__stack_chk_fail@plt>
   13fc4:	ldr	r0, [pc, #96]	; 1402c <close@plt+0x2f2c>
   13fc8:	bl	10efc <perror@plt>
   13fcc:	mov	r0, #1
   13fd0:	bl	10fec <exit@plt>
   13fd4:	ldr	r0, [pc, #84]	; 14030 <close@plt+0x2f30>
   13fd8:	bl	10efc <perror@plt>
   13fdc:	mov	r0, r7
   13fe0:	bl	10fec <exit@plt>
   13fe4:	ldr	r0, [pc, #72]	; 14034 <close@plt+0x2f34>
   13fe8:	bl	10efc <perror@plt>
   13fec:	mov	r0, #1
   13ff0:	bl	10fec <exit@plt>
   13ff4:	ldr	r0, [pc, #60]	; 14038 <close@plt+0x2f38>
   13ff8:	bl	10efc <perror@plt>
   13ffc:	mov	r0, r7
   14000:	bl	10fec <exit@plt>
   14004:	andeq	ip, r3, r8, ror #27
   14008:	andeq	sp, r3, r8, asr #6
   1400c:	andeq	r2, r2, r0, asr #23
   14010:			; <UNDEFINED> instruction: 0x000237b8
   14014:	ldrdeq	r3, [r2], -ip
   14018:	ldrdhi	r4, [r4], -r5
   1401c:	andeq	r0, pc, r1
   14020:	andeq	r5, r1, ip, lsr #10
   14024:	andeq	lr, r3, r0, ror #5
   14028:	andeq	r3, r2, r0, ror #2
   1402c:	andeq	r3, r2, r0, ror r1
   14030:	andeq	r3, r2, r4, lsl #16
   14034:	andeq	r3, r2, r8, lsl #3
   14038:	andeq	r3, r2, r0, lsr #3
   1403c:	push	{r4, r5, r6, lr}
   14040:	sub	sp, sp, #32
   14044:	ldr	r4, [pc, #336]	; 1419c <close@plt+0x309c>
   14048:	mov	r5, #0
   1404c:	str	r1, [sp, #12]
   14050:	ldr	ip, [r4]
   14054:	str	r2, [sp, #8]
   14058:	mov	r6, r0
   1405c:	str	r5, [sp]
   14060:	mov	r0, r1
   14064:	ldr	r3, [pc, #308]	; 141a0 <close@plt+0x30a0>
   14068:	mov	r1, r2
   1406c:	ldr	r2, [pc, #304]	; 141a4 <close@plt+0x30a4>
   14070:	str	ip, [sp, #28]
   14074:	bl	10fd4 <getopt_long@plt>
   14078:	cmn	r0, #1
   1407c:	beq	140a0 <close@plt+0x2fa0>
   14080:	ldr	r0, [pc, #288]	; 141a8 <close@plt+0x30a8>
   14084:	bl	10f80 <puts@plt>
   14088:	ldr	r2, [sp, #28]
   1408c:	ldr	r3, [r4]
   14090:	cmp	r2, r3
   14094:	bne	14178 <close@plt+0x3078>
   14098:	add	sp, sp, #32
   1409c:	pop	{r4, r5, r6, pc}
   140a0:	ldr	r3, [pc, #260]	; 141ac <close@plt+0x30ac>
   140a4:	mov	r1, #2
   140a8:	mov	r0, r1
   140ac:	str	r3, [sp]
   140b0:	add	r2, sp, #12
   140b4:	add	r3, sp, #8
   140b8:	bl	114e4 <close@plt+0x3e4>
   140bc:	ldr	r3, [sp, #8]
   140c0:	add	r1, sp, #20
   140c4:	ldr	r0, [r3]
   140c8:	bl	17264 <close@plt+0x6164>
   140cc:	ldr	r3, [sp, #8]
   140d0:	ldr	r0, [r3, #4]
   140d4:	ldrb	r3, [r0]
   140d8:	cmp	r3, #109	; 0x6d
   140dc:	beq	140ec <close@plt+0x2fec>
   140e0:	cmp	r3, #115	; 0x73
   140e4:	moveq	r5, #1
   140e8:	bne	14128 <close@plt+0x3028>
   140ec:	cmp	r6, #0
   140f0:	blt	14140 <close@plt+0x3040>
   140f4:	mov	r0, r6
   140f8:	bl	1e970 <close@plt+0xd870>
   140fc:	subs	r6, r0, #0
   14100:	blt	1418c <close@plt+0x308c>
   14104:	mov	r2, r5
   14108:	add	r1, sp, #20
   1410c:	ldr	r3, [pc, #156]	; 141b0 <close@plt+0x30b0>
   14110:	bl	20b18 <close@plt+0xfa18>
   14114:	cmp	r0, #0
   14118:	blt	1417c <close@plt+0x307c>
   1411c:	mov	r0, r6
   14120:	bl	1ea38 <close@plt+0xd938>
   14124:	b	14088 <close@plt+0x2f88>
   14128:	mov	r1, r5
   1412c:	mov	r2, #10
   14130:	bl	10e6c <strtol@plt>
   14134:	cmp	r6, #0
   14138:	uxtb	r5, r0
   1413c:	bge	140f4 <close@plt+0x2ff4>
   14140:	add	r2, sp, #20
   14144:	ldr	r1, [pc, #104]	; 141b4 <close@plt+0x30b4>
   14148:	mov	r0, #0
   1414c:	bl	1e3fc <close@plt+0xd2fc>
   14150:	subs	r6, r0, #0
   14154:	bge	140f4 <close@plt+0x2ff4>
   14158:	ldr	r3, [pc, #88]	; 141b8 <close@plt+0x30b8>
   1415c:	mov	r2, #15
   14160:	mov	r1, #1
   14164:	ldr	r3, [r3]
   14168:	ldr	r0, [pc, #76]	; 141bc <close@plt+0x30bc>
   1416c:	bl	10f38 <fwrite@plt>
   14170:	mov	r0, #1
   14174:	bl	10fec <exit@plt>
   14178:	bl	10ee4 <__stack_chk_fail@plt>
   1417c:	ldr	r0, [pc, #60]	; 141c0 <close@plt+0x30c0>
   14180:	bl	10efc <perror@plt>
   14184:	mov	r0, #1
   14188:	bl	10fec <exit@plt>
   1418c:	ldr	r0, [pc, #48]	; 141c4 <close@plt+0x30c4>
   14190:	bl	10efc <perror@plt>
   14194:	mov	r0, #1
   14198:	bl	10fec <exit@plt>
   1419c:	andeq	ip, r3, r8, ror #27
   141a0:	andeq	sp, r3, r8, ror #6
   141a4:	andeq	r2, r2, r0, asr #23
   141a8:	andeq	r3, r2, r0, lsr #16
   141ac:	andeq	r3, r2, ip, lsr r8
   141b0:	andeq	r2, r0, r0, lsl r7
   141b4:	andeq	r5, r1, ip, lsr #10
   141b8:	andeq	lr, r3, r0, ror #5
   141bc:	andeq	r3, r2, r0, ror #2
   141c0:	andeq	r3, r2, r8, asr r8
   141c4:	andeq	r3, r2, r0, ror r1
   141c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   141cc:	mov	r9, r0
   141d0:	ldr	r7, [pc, #364]	; 14344 <close@plt+0x3244>
   141d4:	ldr	r6, [pc, #364]	; 14348 <close@plt+0x3248>
   141d8:	ldr	r5, [pc, #364]	; 1434c <close@plt+0x324c>
   141dc:	ldr	r8, [pc, #364]	; 14350 <close@plt+0x3250>
   141e0:	sub	sp, sp, #52	; 0x34
   141e4:	ldr	r3, [pc, #360]	; 14354 <close@plt+0x3254>
   141e8:	ldr	r0, [r7]
   141ec:	mov	r4, #1
   141f0:	str	r1, [sp, #20]
   141f4:	str	r2, [sp, #16]
   141f8:	str	r0, [sp, #44]	; 0x2c
   141fc:	str	r3, [sp, #32]
   14200:	mov	r3, #0
   14204:	str	r3, [sp]
   14208:	mov	r2, r5
   1420c:	mov	r3, r6
   14210:	ldr	r1, [sp, #16]
   14214:	ldr	r0, [sp, #20]
   14218:	bl	10fd4 <getopt_long@plt>
   1421c:	cmn	r0, #1
   14220:	beq	14278 <close@plt+0x3178>
   14224:	cmp	r0, #112	; 0x70
   14228:	beq	14254 <close@plt+0x3154>
   1422c:	cmp	r0, #114	; 0x72
   14230:	beq	14264 <close@plt+0x3164>
   14234:	ldr	r0, [pc, #284]	; 14358 <close@plt+0x3258>
   14238:	bl	10f80 <puts@plt>
   1423c:	ldr	r2, [sp, #44]	; 0x2c
   14240:	ldr	r3, [r7]
   14244:	cmp	r2, r3
   14248:	bne	14330 <close@plt+0x3230>
   1424c:	add	sp, sp, #52	; 0x34
   14250:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14254:	add	r1, sp, #32
   14258:	ldr	r0, [r8]
   1425c:	bl	1de78 <close@plt+0xcd78>
   14260:	b	14200 <close@plt+0x3100>
   14264:	ldr	r3, [r8]
   14268:	ldrb	r4, [r3]
   1426c:	subs	r4, r4, #109	; 0x6d
   14270:	movne	r4, #1
   14274:	b	14200 <close@plt+0x3100>
   14278:	ldr	r3, [pc, #220]	; 1435c <close@plt+0x325c>
   1427c:	mov	r1, #1
   14280:	mov	r0, r1
   14284:	str	r3, [sp]
   14288:	add	r2, sp, #20
   1428c:	add	r3, sp, #16
   14290:	bl	114e4 <close@plt+0x3e4>
   14294:	ldr	r3, [sp, #16]
   14298:	add	r1, sp, #36	; 0x24
   1429c:	ldr	r0, [r3]
   142a0:	bl	17264 <close@plt+0x6164>
   142a4:	cmp	r9, #0
   142a8:	blt	142f4 <close@plt+0x31f4>
   142ac:	mov	r0, r9
   142b0:	bl	1e970 <close@plt+0xd870>
   142b4:	subs	r5, r0, #0
   142b8:	blt	14334 <close@plt+0x3234>
   142bc:	ldr	r2, [pc, #156]	; 14360 <close@plt+0x3260>
   142c0:	add	r3, sp, #30
   142c4:	str	r2, [sp, #8]
   142c8:	str	r3, [sp, #4]
   142cc:	str	r4, [sp]
   142d0:	add	r1, sp, #36	; 0x24
   142d4:	mov	r3, #0
   142d8:	ldrh	r2, [sp, #32]
   142dc:	bl	1ee88 <close@plt+0xdd88>
   142e0:	cmp	r0, #0
   142e4:	blt	14324 <close@plt+0x3224>
   142e8:	mov	r0, r5
   142ec:	bl	1ea38 <close@plt+0xd938>
   142f0:	b	1423c <close@plt+0x313c>
   142f4:	add	r0, sp, #36	; 0x24
   142f8:	bl	1e554 <close@plt+0xd454>
   142fc:	subs	r9, r0, #0
   14300:	bge	142ac <close@plt+0x31ac>
   14304:	ldr	r3, [pc, #88]	; 14364 <close@plt+0x3264>
   14308:	mov	r2, #25
   1430c:	mov	r1, #1
   14310:	ldr	r3, [r3]
   14314:	ldr	r0, [pc, #76]	; 14368 <close@plt+0x3268>
   14318:	bl	10f38 <fwrite@plt>
   1431c:	mov	r0, #1
   14320:	bl	10fec <exit@plt>
   14324:	ldr	r0, [pc, #64]	; 1436c <close@plt+0x326c>
   14328:	bl	10efc <perror@plt>
   1432c:	b	142e8 <close@plt+0x31e8>
   14330:	bl	10ee4 <__stack_chk_fail@plt>
   14334:	ldr	r0, [pc, #52]	; 14370 <close@plt+0x3270>
   14338:	bl	10efc <perror@plt>
   1433c:	mov	r0, #1
   14340:	bl	10fec <exit@plt>
   14344:	andeq	ip, r3, r8, ror #27
   14348:	andeq	sp, r3, r8, lsl #7
   1434c:	andeq	r2, r2, r0, asr #23
   14350:	andeq	lr, r3, r8, ror #5
   14354:	andeq	ip, r0, r8, lsl ip
   14358:	andeq	r3, r2, r4, ror r8
   1435c:	strdeq	r3, [r2], -ip
   14360:	andeq	r6, r0, r8, lsr #3
   14364:	andeq	lr, r3, r0, ror #5
   14368:	andeq	r3, r2, r4, lsl #19
   1436c:	andeq	r3, r2, r0, lsr #19
   14370:	andeq	r3, r2, r0, ror r1
   14374:	push	{r4, r5, lr}
   14378:	sub	sp, sp, #20
   1437c:	mov	r4, #0
   14380:	str	r1, [sp, #12]
   14384:	str	r2, [sp, #8]
   14388:	mov	r5, r0
   1438c:	str	r4, [sp]
   14390:	mov	r0, r1
   14394:	ldr	r3, [pc, #176]	; 1444c <close@plt+0x334c>
   14398:	mov	r1, r2
   1439c:	ldr	r2, [pc, #172]	; 14450 <close@plt+0x3350>
   143a0:	bl	10fd4 <getopt_long@plt>
   143a4:	cmn	r0, #1
   143a8:	beq	143bc <close@plt+0x32bc>
   143ac:	ldr	r0, [pc, #160]	; 14454 <close@plt+0x3354>
   143b0:	bl	10f80 <puts@plt>
   143b4:	add	sp, sp, #20
   143b8:	pop	{r4, r5, pc}
   143bc:	ldr	r2, [pc, #148]	; 14458 <close@plt+0x3358>
   143c0:	add	r3, sp, #8
   143c4:	str	r2, [sp]
   143c8:	mov	r1, r4
   143cc:	add	r2, sp, #12
   143d0:	mov	r0, r4
   143d4:	bl	114e4 <close@plt+0x3e4>
   143d8:	cmp	r5, #0
   143dc:	blt	1441c <close@plt+0x331c>
   143e0:	mov	r0, r5
   143e4:	bl	1e970 <close@plt+0xd870>
   143e8:	subs	r4, r0, #0
   143ec:	blt	1443c <close@plt+0x333c>
   143f0:	mov	r3, #0
   143f4:	str	r3, [sp]
   143f8:	mov	r2, #4
   143fc:	mov	r1, #1
   14400:	bl	1ea3c <close@plt+0xd93c>
   14404:	cmp	r0, #0
   14408:	blt	1442c <close@plt+0x332c>
   1440c:	mov	r0, r4
   14410:	bl	1ea38 <close@plt+0xd938>
   14414:	add	sp, sp, #20
   14418:	pop	{r4, r5, pc}
   1441c:	mov	r0, r4
   14420:	bl	1e554 <close@plt+0xd454>
   14424:	mov	r5, r0
   14428:	b	143e0 <close@plt+0x32e0>
   1442c:	ldr	r0, [pc, #40]	; 1445c <close@plt+0x335c>
   14430:	bl	10efc <perror@plt>
   14434:	mov	r0, #1
   14438:	bl	10fec <exit@plt>
   1443c:	ldr	r0, [pc, #28]	; 14460 <close@plt+0x3360>
   14440:	bl	10efc <perror@plt>
   14444:	mov	r0, #1
   14448:	bl	10fec <exit@plt>
   1444c:	andeq	sp, r3, r8, asr #7
   14450:	andeq	r2, r2, r0, asr #23
   14454:			; <UNDEFINED> instruction: 0x000239b8
   14458:	andeq	r3, r2, r8, asr #19
   1445c:	andeq	r3, r2, ip, ror #19
   14460:	ldrdeq	r3, [r2], -r8
   14464:	push	{r4, r5, r6, lr}
   14468:	sub	sp, sp, #280	; 0x118
   1446c:	ldr	r4, [pc, #276]	; 14588 <close@plt+0x3488>
   14470:	mov	r3, #0
   14474:	str	r1, [sp, #12]
   14478:	ldr	ip, [r4]
   1447c:	str	r2, [sp, #8]
   14480:	str	r3, [sp]
   14484:	mov	r6, r0
   14488:	ldr	r3, [pc, #252]	; 1458c <close@plt+0x348c>
   1448c:	mov	r0, r1
   14490:	mov	r1, r2
   14494:	ldr	r2, [pc, #244]	; 14590 <close@plt+0x3490>
   14498:	str	ip, [sp, #276]	; 0x114
   1449c:	bl	10fd4 <getopt_long@plt>
   144a0:	cmn	r0, #1
   144a4:	beq	144c8 <close@plt+0x33c8>
   144a8:	ldr	r0, [pc, #228]	; 14594 <close@plt+0x3494>
   144ac:	bl	10f80 <puts@plt>
   144b0:	ldr	r2, [sp, #276]	; 0x114
   144b4:	ldr	r3, [r4]
   144b8:	cmp	r2, r3
   144bc:	bne	14574 <close@plt+0x3474>
   144c0:	add	sp, sp, #280	; 0x118
   144c4:	pop	{r4, r5, r6, pc}
   144c8:	ldr	r3, [pc, #200]	; 14598 <close@plt+0x3498>
   144cc:	mov	r1, #1
   144d0:	mov	r0, r1
   144d4:	str	r3, [sp]
   144d8:	add	r2, sp, #12
   144dc:	add	r3, sp, #8
   144e0:	bl	114e4 <close@plt+0x3e4>
   144e4:	ldr	r3, [sp, #8]
   144e8:	add	r1, sp, #20
   144ec:	ldr	r0, [r3]
   144f0:	bl	17264 <close@plt+0x6164>
   144f4:	cmp	r6, #0
   144f8:	blt	14538 <close@plt+0x3438>
   144fc:	mov	r0, r6
   14500:	bl	1e970 <close@plt+0xd870>
   14504:	subs	r5, r0, #0
   14508:	blt	14578 <close@plt+0x3478>
   1450c:	ldr	r3, [pc, #136]	; 1459c <close@plt+0x349c>
   14510:	add	r1, sp, #20
   14514:	str	r3, [sp]
   14518:	mov	r2, #248	; 0xf8
   1451c:	add	r3, sp, #28
   14520:	bl	1fa28 <close@plt+0xe928>
   14524:	cmp	r0, #0
   14528:	beq	14568 <close@plt+0x3468>
   1452c:	mov	r0, r5
   14530:	bl	1ea38 <close@plt+0xd938>
   14534:	b	144b0 <close@plt+0x33b0>
   14538:	add	r0, sp, #20
   1453c:	bl	1e554 <close@plt+0xd454>
   14540:	subs	r6, r0, #0
   14544:	bge	144fc <close@plt+0x33fc>
   14548:	ldr	r3, [pc, #80]	; 145a0 <close@plt+0x34a0>
   1454c:	mov	r2, #25
   14550:	mov	r1, #1
   14554:	ldr	r3, [r3]
   14558:	ldr	r0, [pc, #68]	; 145a4 <close@plt+0x34a4>
   1455c:	bl	10f38 <fwrite@plt>
   14560:	mov	r0, #1
   14564:	bl	10fec <exit@plt>
   14568:	add	r0, sp, #28
   1456c:	bl	10f80 <puts@plt>
   14570:	b	1452c <close@plt+0x342c>
   14574:	bl	10ee4 <__stack_chk_fail@plt>
   14578:	ldr	r0, [pc, #40]	; 145a8 <close@plt+0x34a8>
   1457c:	bl	10efc <perror@plt>
   14580:	mov	r0, #1
   14584:	bl	10fec <exit@plt>
   14588:	andeq	ip, r3, r8, ror #27
   1458c:	andeq	sp, r3, r8, ror #7
   14590:	andeq	r2, r2, r0, asr #23
   14594:	andeq	r3, r2, ip, lsl #20
   14598:	andeq	r3, r2, r4, lsr #20
   1459c:	andeq	r6, r0, r8, lsr #3
   145a0:	andeq	lr, r3, r0, ror #5
   145a4:	andeq	r3, r2, r4, lsl #19
   145a8:	andeq	r3, r2, r0, ror r1
   145ac:	ldr	ip, [pc, #620]	; 14820 <close@plt+0x3720>
   145b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145b4:	sub	sp, sp, #76	; 0x4c
   145b8:	ldr	ip, [ip, #480]	; 0x1e0
   145bc:	ldr	r9, [pc, #608]	; 14824 <close@plt+0x3724>
   145c0:	mov	r3, #0
   145c4:	lsr	r4, ip, #16
   145c8:	strb	r4, [sp, #46]	; 0x2e
   145cc:	ldr	r5, [pc, #596]	; 14828 <close@plt+0x3728>
   145d0:	ldr	r4, [pc, #596]	; 1482c <close@plt+0x372c>
   145d4:	ldr	r7, [pc, #596]	; 14830 <close@plt+0x3730>
   145d8:	ldr	lr, [r9]
   145dc:	mov	r8, r3
   145e0:	mov	fp, r3
   145e4:	mov	r6, r3
   145e8:	mov	sl, #8
   145ec:	str	r0, [sp, #28]
   145f0:	str	r1, [sp, #36]	; 0x24
   145f4:	str	r2, [sp, #32]
   145f8:	strh	ip, [sp, #44]	; 0x2c
   145fc:	str	lr, [sp, #68]	; 0x44
   14600:	str	r3, [sp, #40]	; 0x28
   14604:	str	r6, [sp]
   14608:	mov	r3, r5
   1460c:	mov	r2, r4
   14610:	ldr	r1, [sp, #32]
   14614:	ldr	r0, [sp, #36]	; 0x24
   14618:	bl	10fd4 <getopt_long@plt>
   1461c:	cmn	r0, #1
   14620:	beq	14730 <close@plt+0x3630>
   14624:	sub	r0, r0, #102	; 0x66
   14628:	cmp	r0, #8
   1462c:	ldrls	pc, [pc, r0, lsl #2]
   14630:	b	14708 <close@plt+0x3608>
   14634:	andeq	r4, r1, r8, asr r6
   14638:	andeq	r4, r1, r8, lsl #14
   1463c:	andeq	r4, r1, r8, lsl #14
   14640:	muleq	r1, r0, r6
   14644:	andeq	r4, r1, r8, lsl #14
   14648:	andeq	r4, r1, r8, lsl #14
   1464c:	andeq	r4, r1, r8, ror r6
   14650:	andeq	r4, r1, r8, lsl #14
   14654:	andeq	r4, r1, r0, ror #12
   14658:	mov	r8, #1
   1465c:	b	14604 <close@plt+0x3504>
   14660:	mov	r2, #10
   14664:	mov	r1, #0
   14668:	ldr	r0, [r7]
   1466c:	bl	10e6c <strtol@plt>
   14670:	mov	fp, r0
   14674:	b	14604 <close@plt+0x3504>
   14678:	mov	r2, #10
   1467c:	mov	r1, #0
   14680:	ldr	r0, [r7]
   14684:	bl	10e6c <strtol@plt>
   14688:	mov	sl, r0
   1468c:	b	14604 <close@plt+0x3504>
   14690:	mov	r2, #16
   14694:	mov	r1, #0
   14698:	ldr	r0, [r7]
   1469c:	bl	11004 <strtoul@plt>
   146a0:	ldr	r3, [r7]
   146a4:	ldr	r1, [pc, #392]	; 14834 <close@plt+0x3734>
   146a8:	str	r3, [sp, #20]
   146ac:	str	r0, [sp, #24]
   146b0:	mov	r0, r3
   146b4:	bl	10ef0 <strcasecmp@plt>
   146b8:	cmp	r0, #0
   146bc:	beq	14728 <close@plt+0x3628>
   146c0:	ldr	r3, [sp, #20]
   146c4:	ldr	r1, [pc, #364]	; 14838 <close@plt+0x3738>
   146c8:	mov	r0, r3
   146cc:	bl	10ef0 <strcasecmp@plt>
   146d0:	cmp	r0, #0
   146d4:	beq	146f0 <close@plt+0x35f0>
   146d8:	ldr	r2, [sp, #24]
   146dc:	sub	r3, r2, #10354688	; 0x9e0000
   146e0:	sub	r3, r3, #35584	; 0x8b00
   146e4:	cmp	r3, #63	; 0x3f
   146e8:	bhi	147f4 <close@plt+0x36f4>
   146ec:	uxtb	r0, r2
   146f0:	mvn	r2, #116	; 0x74
   146f4:	mvn	r3, #97	; 0x61
   146f8:	strb	r0, [sp, #44]	; 0x2c
   146fc:	strb	r2, [sp, #45]	; 0x2d
   14700:	strb	r3, [sp, #46]	; 0x2e
   14704:	b	14604 <close@plt+0x3504>
   14708:	ldr	r0, [pc, #300]	; 1483c <close@plt+0x373c>
   1470c:	bl	10f80 <puts@plt>
   14710:	ldr	r2, [sp, #68]	; 0x44
   14714:	ldr	r3, [r9]
   14718:	cmp	r2, r3
   1471c:	bne	1480c <close@plt+0x370c>
   14720:	add	sp, sp, #76	; 0x4c
   14724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14728:	mov	r0, #51	; 0x33
   1472c:	b	146f0 <close@plt+0x35f0>
   14730:	ldr	r3, [pc, #264]	; 14840 <close@plt+0x3740>
   14734:	mov	r1, #0
   14738:	mov	r0, r1
   1473c:	add	r2, sp, #36	; 0x24
   14740:	str	r3, [sp]
   14744:	add	r3, sp, #32
   14748:	bl	114e4 <close@plt+0x3e4>
   1474c:	ldr	r0, [pc, #240]	; 14844 <close@plt+0x3744>
   14750:	bl	10f80 <puts@plt>
   14754:	add	r3, sp, #40	; 0x28
   14758:	str	r3, [sp]
   1475c:	str	r8, [sp, #4]
   14760:	mov	r2, fp
   14764:	mov	r1, sl
   14768:	ldr	r0, [sp, #28]
   1476c:	add	r3, sp, #44	; 0x2c
   14770:	bl	1e818 <close@plt+0xd718>
   14774:	cmp	r0, #0
   14778:	blt	14810 <close@plt+0x3710>
   1477c:	beq	147e8 <close@plt+0x36e8>
   14780:	rsb	r0, r0, r0, lsl #3
   14784:	ldr	r6, [pc, #188]	; 14848 <close@plt+0x3748>
   14788:	lsl	r5, r0, #1
   1478c:	mov	r4, #0
   14790:	ldr	r0, [sp, #40]	; 0x28
   14794:	add	r1, sp, #48	; 0x30
   14798:	add	r0, r0, r4
   1479c:	bl	1714c <close@plt+0x604c>
   147a0:	ldr	r1, [sp, #40]	; 0x28
   147a4:	add	r2, sp, #48	; 0x30
   147a8:	add	r1, r1, r4
   147ac:	add	r4, r4, #14
   147b0:	ldrb	r0, [r1, #9]
   147b4:	ldrb	ip, [r1, #13]
   147b8:	ldrb	r3, [r1, #12]
   147bc:	str	r0, [sp, #8]
   147c0:	ldrb	r0, [r1, #10]
   147c4:	orr	r3, r3, ip, lsl #8
   147c8:	str	r0, [sp, #4]
   147cc:	ldrb	ip, [r1, #11]
   147d0:	mov	r0, #1
   147d4:	mov	r1, r6
   147d8:	str	ip, [sp]
   147dc:	bl	11070 <__printf_chk@plt>
   147e0:	cmp	r5, r4
   147e4:	bne	14790 <close@plt+0x3690>
   147e8:	ldr	r0, [sp, #40]	; 0x28
   147ec:	bl	17568 <close@plt+0x6468>
   147f0:	b	14710 <close@plt+0x3610>
   147f4:	ldr	r2, [sp, #24]
   147f8:	ldr	r1, [pc, #76]	; 1484c <close@plt+0x374c>
   147fc:	mov	r0, #1
   14800:	bl	11070 <__printf_chk@plt>
   14804:	mov	r0, #1
   14808:	bl	10fec <exit@plt>
   1480c:	bl	10ee4 <__stack_chk_fail@plt>
   14810:	ldr	r0, [pc, #56]	; 14850 <close@plt+0x3750>
   14814:	bl	10efc <perror@plt>
   14818:	mov	r0, #1
   1481c:	bl	10fec <exit@plt>
   14820:	andeq	r2, r2, r4, asr #11
   14824:	andeq	ip, r3, r8, ror #27
   14828:	andeq	sp, r3, r8, lsl #8
   1482c:	andeq	r2, r2, r0, asr #23
   14830:	andeq	lr, r3, r8, ror #5
   14834:	andeq	r3, r2, ip, lsr sl
   14838:	andeq	r3, r2, r4, asr #20
   1483c:	andeq	r3, r2, r8, ror #20
   14840:	andeq	r3, r2, r4, asr #22
   14844:	andeq	r3, r2, r4, lsr #24
   14848:	andeq	r3, r2, r4, asr #24
   1484c:	andeq	r3, r2, ip, asr #20
   14850:	andeq	r3, r2, r4, lsr ip
   14854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14858:	mov	r4, #0
   1485c:	ldr	r8, [pc, #428]	; 14a10 <close@plt+0x3910>
   14860:	ldr	r6, [pc, #428]	; 14a14 <close@plt+0x3914>
   14864:	ldr	r5, [pc, #428]	; 14a18 <close@plt+0x3918>
   14868:	sub	sp, sp, #76	; 0x4c
   1486c:	ldr	r3, [r8]
   14870:	mov	fp, r0
   14874:	mov	sl, r4
   14878:	mov	r9, r4
   1487c:	mov	r7, r4
   14880:	str	r1, [sp, #52]	; 0x34
   14884:	str	r2, [sp, #48]	; 0x30
   14888:	str	r3, [sp, #68]	; 0x44
   1488c:	str	r7, [sp]
   14890:	mov	r3, r6
   14894:	mov	r2, r5
   14898:	ldr	r1, [sp, #48]	; 0x30
   1489c:	ldr	r0, [sp, #52]	; 0x34
   148a0:	bl	10fd4 <getopt_long@plt>
   148a4:	cmn	r0, #1
   148a8:	beq	148fc <close@plt+0x37fc>
   148ac:	cmp	r0, #115	; 0x73
   148b0:	beq	148f4 <close@plt+0x37f4>
   148b4:	cmp	r0, #119	; 0x77
   148b8:	beq	148e4 <close@plt+0x37e4>
   148bc:	cmp	r0, #114	; 0x72
   148c0:	beq	148ec <close@plt+0x37ec>
   148c4:	ldr	r0, [pc, #336]	; 14a1c <close@plt+0x391c>
   148c8:	bl	10f80 <puts@plt>
   148cc:	ldr	r2, [sp, #68]	; 0x44
   148d0:	ldr	r3, [r8]
   148d4:	cmp	r2, r3
   148d8:	bne	149ec <close@plt+0x38ec>
   148dc:	add	sp, sp, #76	; 0x4c
   148e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148e4:	mov	r9, #1
   148e8:	b	1488c <close@plt+0x378c>
   148ec:	mov	r4, #1
   148f0:	b	1488c <close@plt+0x378c>
   148f4:	mov	sl, #1
   148f8:	b	1488c <close@plt+0x378c>
   148fc:	ldr	r2, [pc, #284]	; 14a20 <close@plt+0x3920>
   14900:	add	r3, sp, #48	; 0x30
   14904:	str	r2, [sp]
   14908:	mov	r1, #1
   1490c:	add	r2, sp, #52	; 0x34
   14910:	mov	r0, #0
   14914:	bl	114e4 <close@plt+0x3e4>
   14918:	cmp	fp, #0
   1491c:	blt	149dc <close@plt+0x38dc>
   14920:	mov	r0, fp
   14924:	bl	1e970 <close@plt+0xd870>
   14928:	subs	r6, r0, #0
   1492c:	blt	14a00 <close@plt+0x3900>
   14930:	ldr	r2, [sp, #48]	; 0x30
   14934:	add	r5, sp, #60	; 0x3c
   14938:	mov	r3, #0
   1493c:	strh	r3, [r5, #4]
   14940:	str	r3, [sp, #60]	; 0x3c
   14944:	ldr	r0, [r2]
   14948:	cmp	r0, r3
   1494c:	beq	14958 <close@plt+0x3858>
   14950:	mov	r1, r5
   14954:	bl	17264 <close@plt+0x6164>
   14958:	ldm	r5, {r0, r1}
   1495c:	ldr	lr, [pc, #192]	; 14a24 <close@plt+0x3924>
   14960:	add	r2, sp, #58	; 0x3a
   14964:	str	r4, [sp]
   14968:	str	r0, [sp, #4]
   1496c:	mov	r4, #1
   14970:	mov	ip, #3200	; 0xc80
   14974:	strh	r1, [sp, #8]
   14978:	mov	r0, #0
   1497c:	mov	r1, #15
   14980:	str	r2, [sp, #40]	; 0x28
   14984:	mov	r2, #4
   14988:	str	r0, [sp, #24]
   1498c:	str	r1, [sp, #20]
   14990:	str	r1, [sp, #16]
   14994:	str	sl, [sp, #12]
   14998:	mov	r3, r9
   1499c:	str	lr, [sp, #44]	; 0x2c
   149a0:	str	r4, [sp, #36]	; 0x24
   149a4:	str	r4, [sp, #32]
   149a8:	str	ip, [sp, #28]
   149ac:	mov	r1, r2
   149b0:	mov	r0, r6
   149b4:	bl	22224 <close@plt+0x11124>
   149b8:	cmp	r0, #0
   149bc:	blt	149f0 <close@plt+0x38f0>
   149c0:	mov	r0, r4
   149c4:	ldrh	r2, [sp, #58]	; 0x3a
   149c8:	ldr	r1, [pc, #88]	; 14a28 <close@plt+0x3928>
   149cc:	bl	11070 <__printf_chk@plt>
   149d0:	mov	r0, r6
   149d4:	bl	1ea38 <close@plt+0xd938>
   149d8:	b	148cc <close@plt+0x37cc>
   149dc:	mov	r0, #0
   149e0:	bl	1e554 <close@plt+0xd454>
   149e4:	mov	fp, r0
   149e8:	b	14920 <close@plt+0x3820>
   149ec:	bl	10ee4 <__stack_chk_fail@plt>
   149f0:	ldr	r0, [pc, #52]	; 14a2c <close@plt+0x392c>
   149f4:	bl	10efc <perror@plt>
   149f8:	mov	r0, r4
   149fc:	bl	10fec <exit@plt>
   14a00:	ldr	r0, [pc, #40]	; 14a30 <close@plt+0x3930>
   14a04:	bl	10efc <perror@plt>
   14a08:	mov	r0, #1
   14a0c:	bl	10fec <exit@plt>
   14a10:	andeq	ip, r3, r8, ror #27
   14a14:	andeq	sp, r3, r8, ror #8
   14a18:	andeq	r2, r2, r0, asr #23
   14a1c:	andeq	r3, r2, r8, ror ip
   14a20:			; <UNDEFINED> instruction: 0x00023cb8
   14a24:	andeq	r6, r0, r8, lsr #3
   14a28:	andeq	r3, r2, r4, lsl sp
   14a2c:	strdeq	r3, [r2], -r8
   14a30:	andeq	r2, r2, r4, lsl #28
   14a34:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14a38:	mov	r4, #0
   14a3c:	ldr	r8, [pc, #684]	; 14cf0 <close@plt+0x3bf0>
   14a40:	ldr	r6, [pc, #684]	; 14cf4 <close@plt+0x3bf4>
   14a44:	ldr	r5, [pc, #684]	; 14cf8 <close@plt+0x3bf8>
   14a48:	sub	sp, sp, #96	; 0x60
   14a4c:	ldr	r3, [r8]
   14a50:	mov	sl, r0
   14a54:	mov	r9, r4
   14a58:	mov	r7, r4
   14a5c:	str	r1, [sp, #52]	; 0x34
   14a60:	str	r2, [sp, #48]	; 0x30
   14a64:	str	r3, [sp, #92]	; 0x5c
   14a68:	str	r7, [sp]
   14a6c:	mov	r3, r6
   14a70:	mov	r2, r5
   14a74:	ldr	r1, [sp, #48]	; 0x30
   14a78:	ldr	r0, [sp, #52]	; 0x34
   14a7c:	bl	10fd4 <getopt_long@plt>
   14a80:	cmn	r0, #1
   14a84:	beq	14ac8 <close@plt+0x39c8>
   14a88:	cmp	r0, #114	; 0x72
   14a8c:	beq	14ac0 <close@plt+0x39c0>
   14a90:	cmp	r0, #115	; 0x73
   14a94:	beq	14ab8 <close@plt+0x39b8>
   14a98:	ldr	r0, [pc, #604]	; 14cfc <close@plt+0x3bfc>
   14a9c:	bl	10f80 <puts@plt>
   14aa0:	ldr	r2, [sp, #92]	; 0x5c
   14aa4:	ldr	r3, [r8]
   14aa8:	cmp	r2, r3
   14aac:	bne	14ccc <close@plt+0x3bcc>
   14ab0:	add	sp, sp, #96	; 0x60
   14ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ab8:	mov	r9, #1
   14abc:	b	14a68 <close@plt+0x3968>
   14ac0:	mov	r4, #1
   14ac4:	b	14a68 <close@plt+0x3968>
   14ac8:	ldr	r3, [pc, #560]	; 14d00 <close@plt+0x3c00>
   14acc:	mov	r1, #1
   14ad0:	mov	r0, r1
   14ad4:	add	r2, sp, #52	; 0x34
   14ad8:	str	r3, [sp]
   14adc:	add	r3, sp, #48	; 0x30
   14ae0:	bl	114e4 <close@plt+0x3e4>
   14ae4:	ldr	r3, [sp, #48]	; 0x30
   14ae8:	add	r6, sp, #76	; 0x4c
   14aec:	mov	r1, r6
   14af0:	ldr	r0, [r3]
   14af4:	bl	17264 <close@plt+0x6164>
   14af8:	ldr	r0, [pc, #516]	; 14d04 <close@plt+0x3c04>
   14afc:	bl	10f80 <puts@plt>
   14b00:	cmp	sl, #0
   14b04:	blt	14c84 <close@plt+0x3b84>
   14b08:	mov	r0, sl
   14b0c:	bl	1e970 <close@plt+0xd870>
   14b10:	subs	r5, r0, #0
   14b14:	blt	14ce0 <close@plt+0x3be0>
   14b18:	ldm	r6, {r0, r1}
   14b1c:	ldr	r2, [pc, #484]	; 14d08 <close@plt+0x3c08>
   14b20:	mov	r3, #0
   14b24:	add	ip, sp, #62	; 0x3e
   14b28:	str	r0, [sp, #4]
   14b2c:	strh	r1, [sp, #8]
   14b30:	mov	r0, #3200	; 0xc80
   14b34:	mov	r1, #15
   14b38:	str	r2, [sp, #44]	; 0x2c
   14b3c:	mov	r2, #4
   14b40:	str	r0, [sp, #28]
   14b44:	str	r1, [sp, #20]
   14b48:	str	r1, [sp, #16]
   14b4c:	str	r9, [sp, #12]
   14b50:	str	r4, [sp]
   14b54:	str	ip, [sp, #40]	; 0x28
   14b58:	str	r3, [sp, #36]	; 0x24
   14b5c:	str	r3, [sp, #32]
   14b60:	str	r3, [sp, #24]
   14b64:	mov	r1, r2
   14b68:	mov	r0, r5
   14b6c:	bl	22224 <close@plt+0x11124>
   14b70:	cmp	r0, #0
   14b74:	blt	14cd0 <close@plt+0x3bd0>
   14b78:	ldrh	r3, [sp, #62]	; 0x3e
   14b7c:	ldr	r1, [pc, #392]	; 14d0c <close@plt+0x3c0c>
   14b80:	mov	r0, #1
   14b84:	mov	r2, r3
   14b88:	bl	11070 <__printf_chk@plt>
   14b8c:	ldr	r3, [pc, #380]	; 14d10 <close@plt+0x3c10>
   14b90:	add	r2, sp, #64	; 0x40
   14b94:	ldrh	r1, [sp, #62]	; 0x3e
   14b98:	mov	r0, r5
   14b9c:	bl	1fae4 <close@plt+0xe9e4>
   14ba0:	cmp	r0, #0
   14ba4:	beq	14c34 <close@plt+0x3b34>
   14ba8:	mov	ip, #0
   14bac:	add	r2, sp, #84	; 0x54
   14bb0:	ldrh	r1, [sp, #62]	; 0x3e
   14bb4:	ldr	r3, [pc, #340]	; 14d10 <close@plt+0x3c10>
   14bb8:	mov	r0, r5
   14bbc:	str	ip, [sp, #88]	; 0x58
   14bc0:	str	ip, [sp, #84]	; 0x54
   14bc4:	bl	22470 <close@plt+0x11370>
   14bc8:	ldrb	lr, [sp, #91]	; 0x5b
   14bcc:	ldrb	ip, [sp, #90]	; 0x5a
   14bd0:	ldrb	r0, [sp, #89]	; 0x59
   14bd4:	ldrb	r1, [sp, #88]	; 0x58
   14bd8:	ldrb	r2, [sp, #87]	; 0x57
   14bdc:	ldrb	r3, [sp, #86]	; 0x56
   14be0:	str	lr, [sp, #20]
   14be4:	str	ip, [sp, #16]
   14be8:	str	r0, [sp, #12]
   14bec:	str	r1, [sp, #8]
   14bf0:	str	r2, [sp, #4]
   14bf4:	str	r3, [sp]
   14bf8:	ldrb	r2, [sp, #84]	; 0x54
   14bfc:	ldrb	r3, [sp, #85]	; 0x55
   14c00:	ldr	r1, [pc, #268]	; 14d14 <close@plt+0x3c14>
   14c04:	mov	r0, #1
   14c08:	bl	11070 <__printf_chk@plt>
   14c0c:	ldr	r0, [pc, #260]	; 14d18 <close@plt+0x3c18>
   14c10:	bl	10f74 <usleep@plt>
   14c14:	ldr	r3, [pc, #252]	; 14d18 <close@plt+0x3c18>
   14c18:	mov	r2, #19
   14c1c:	ldrh	r1, [sp, #62]	; 0x3e
   14c20:	mov	r0, r5
   14c24:	bl	1ef8c <close@plt+0xde8c>
   14c28:	mov	r0, r5
   14c2c:	bl	1ea38 <close@plt+0xd938>
   14c30:	b	14aa0 <close@plt+0x39a0>
   14c34:	ldrb	r0, [sp, #70]	; 0x46
   14c38:	bl	1e1cc <close@plt+0xd0cc>
   14c3c:	subs	r4, r0, #0
   14c40:	beq	14c94 <close@plt+0x3b94>
   14c44:	ldrh	r0, [sp, #64]	; 0x40
   14c48:	ldrb	r6, [sp, #70]	; 0x46
   14c4c:	ldrh	r7, [sp, #72]	; 0x48
   14c50:	bl	17590 <close@plt+0x6490>
   14c54:	ldrh	r2, [sp, #64]	; 0x40
   14c58:	str	r7, [sp]
   14c5c:	mov	r3, r6
   14c60:	str	r2, [sp, #8]
   14c64:	ldr	r1, [pc, #176]	; 14d1c <close@plt+0x3c1c>
   14c68:	mov	r2, r4
   14c6c:	str	r0, [sp, #4]
   14c70:	mov	r0, #1
   14c74:	bl	11070 <__printf_chk@plt>
   14c78:	mov	r0, r4
   14c7c:	bl	17568 <close@plt+0x6468>
   14c80:	b	14ba8 <close@plt+0x3aa8>
   14c84:	mov	r0, #0
   14c88:	bl	1e554 <close@plt+0xd454>
   14c8c:	mov	sl, r0
   14c90:	b	14b08 <close@plt+0x3a08>
   14c94:	ldrh	r0, [sp, #64]	; 0x40
   14c98:	ldrb	r4, [sp, #70]	; 0x46
   14c9c:	ldrh	r6, [sp, #72]	; 0x48
   14ca0:	bl	17590 <close@plt+0x6490>
   14ca4:	ldrh	r2, [sp, #64]	; 0x40
   14ca8:	str	r6, [sp]
   14cac:	mov	r3, r4
   14cb0:	str	r2, [sp, #8]
   14cb4:	ldr	r1, [pc, #96]	; 14d1c <close@plt+0x3c1c>
   14cb8:	ldr	r2, [pc, #96]	; 14d20 <close@plt+0x3c20>
   14cbc:	str	r0, [sp, #4]
   14cc0:	mov	r0, #1
   14cc4:	bl	11070 <__printf_chk@plt>
   14cc8:	b	14ba8 <close@plt+0x3aa8>
   14ccc:	bl	10ee4 <__stack_chk_fail@plt>
   14cd0:	ldr	r0, [pc, #76]	; 14d24 <close@plt+0x3c24>
   14cd4:	bl	10efc <perror@plt>
   14cd8:	mov	r0, #1
   14cdc:	bl	10fec <exit@plt>
   14ce0:	ldr	r0, [pc, #64]	; 14d28 <close@plt+0x3c28>
   14ce4:	bl	10efc <perror@plt>
   14ce8:	mov	r0, #1
   14cec:	bl	10fec <exit@plt>
   14cf0:	andeq	ip, r3, r8, ror #27
   14cf4:			; <UNDEFINED> instruction: 0x0003d4b8
   14cf8:	andeq	r2, r2, r0, asr #23
   14cfc:	andeq	r3, r2, ip, lsr #26
   14d00:	andeq	r3, r2, ip, asr sp
   14d04:	andeq	r3, r2, ip, lsl #27
   14d08:	andeq	r6, r0, r8, lsr #3
   14d0c:	andeq	r3, r2, r8, lsr #27
   14d10:	andeq	r4, r0, r0, lsr #28
   14d14:	andeq	r3, r2, r0, asr #27
   14d18:	andeq	r2, r0, r0, lsl r7
   14d1c:	andeq	r3, r2, ip, lsl #28
   14d20:	andeq	r3, r2, r4, asr lr
   14d24:	strdeq	r3, [r2], -r8
   14d28:	andeq	r2, r2, r4, lsl #28
   14d2c:	push	{r4, r5, r6, lr}
   14d30:	sub	sp, sp, #64	; 0x40
   14d34:	ldr	r4, [pc, #312]	; 14e74 <close@plt+0x3d74>
   14d38:	mov	r5, #0
   14d3c:	str	r1, [sp, #12]
   14d40:	ldr	ip, [r4]
   14d44:	str	r2, [sp, #8]
   14d48:	mov	r6, r0
   14d4c:	str	r5, [sp]
   14d50:	mov	r0, r1
   14d54:	ldr	r3, [pc, #284]	; 14e78 <close@plt+0x3d78>
   14d58:	mov	r1, r2
   14d5c:	ldr	r2, [pc, #280]	; 14e7c <close@plt+0x3d7c>
   14d60:	str	ip, [sp, #60]	; 0x3c
   14d64:	bl	10fd4 <getopt_long@plt>
   14d68:	cmn	r0, #1
   14d6c:	beq	14d90 <close@plt+0x3c90>
   14d70:	ldr	r0, [pc, #264]	; 14e80 <close@plt+0x3d80>
   14d74:	bl	10f80 <puts@plt>
   14d78:	ldr	r2, [sp, #60]	; 0x3c
   14d7c:	ldr	r3, [r4]
   14d80:	cmp	r2, r3
   14d84:	bne	14e50 <close@plt+0x3d50>
   14d88:	add	sp, sp, #64	; 0x40
   14d8c:	pop	{r4, r5, r6, pc}
   14d90:	ldr	r2, [pc, #236]	; 14e84 <close@plt+0x3d84>
   14d94:	add	r3, sp, #8
   14d98:	str	r2, [sp]
   14d9c:	mov	r1, r5
   14da0:	add	r2, sp, #12
   14da4:	mov	r0, r5
   14da8:	bl	114e4 <close@plt+0x3e4>
   14dac:	cmp	r6, #0
   14db0:	blt	14e40 <close@plt+0x3d40>
   14db4:	mov	r0, r6
   14db8:	bl	1e970 <close@plt+0xd870>
   14dbc:	subs	r5, r0, #0
   14dc0:	blt	14e54 <close@plt+0x3d54>
   14dc4:	ldr	r2, [pc, #188]	; 14e88 <close@plt+0x3d88>
   14dc8:	mvn	r3, #97	; 0x61
   14dcc:	strh	r2, [sp, #56]	; 0x38
   14dd0:	strb	r3, [sp, #58]	; 0x3a
   14dd4:	ldr	r3, [sp, #56]	; 0x38
   14dd8:	ldr	r2, [pc, #172]	; 14e8c <close@plt+0x3d8c>
   14ddc:	strh	r3, [sp, #48]	; 0x30
   14de0:	lsr	r3, r3, #16
   14de4:	strb	r3, [sp, #50]	; 0x32
   14de8:	ldr	ip, [pc, #160]	; 14e90 <close@plt+0x3d90>
   14dec:	mov	r3, #0
   14df0:	str	r2, [sp, #44]	; 0x2c
   14df4:	mov	r1, #8
   14df8:	add	r2, sp, #44	; 0x2c
   14dfc:	str	r3, [sp, #36]	; 0x24
   14e00:	strb	r3, [sp, #52]	; 0x34
   14e04:	str	r3, [sp, #24]
   14e08:	str	r3, [sp, #40]	; 0x28
   14e0c:	str	r2, [sp, #28]
   14e10:	mov	r3, #9
   14e14:	strb	r1, [sp, #51]	; 0x33
   14e18:	mov	r2, #100	; 0x64
   14e1c:	add	r1, sp, #20
   14e20:	str	ip, [sp, #20]
   14e24:	str	r3, [sp, #32]
   14e28:	bl	1eb0c <close@plt+0xda0c>
   14e2c:	cmp	r0, #0
   14e30:	blt	14e64 <close@plt+0x3d64>
   14e34:	mov	r0, r5
   14e38:	bl	1ea38 <close@plt+0xd938>
   14e3c:	b	14d78 <close@plt+0x3c78>
   14e40:	mov	r0, r5
   14e44:	bl	1e554 <close@plt+0xd454>
   14e48:	mov	r6, r0
   14e4c:	b	14db4 <close@plt+0x3cb4>
   14e50:	bl	10ee4 <__stack_chk_fail@plt>
   14e54:	ldr	r0, [pc, #56]	; 14e94 <close@plt+0x3d94>
   14e58:	bl	10efc <perror@plt>
   14e5c:	mov	r0, #1
   14e60:	bl	10fec <exit@plt>
   14e64:	ldr	r0, [pc, #44]	; 14e98 <close@plt+0x3d98>
   14e68:	bl	10efc <perror@plt>
   14e6c:	mov	r0, #1
   14e70:	bl	10fec <exit@plt>
   14e74:	andeq	ip, r3, r8, ror #27
   14e78:	strdeq	sp, [r3], -r8
   14e7c:	andeq	r2, r2, r0, asr #23
   14e80:	andeq	r3, r2, r8, asr lr
   14e84:	andeq	r3, r2, r8, ror #28
   14e88:			; <UNDEFINED> instruction: 0xffff8b33
   14e8c:	andeq	r0, sl, r0, lsl r0
   14e90:	andeq	r0, r3, r1
   14e94:	ldrdeq	r3, [r2], -r8
   14e98:	andeq	r3, r2, r8, ror lr
   14e9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ea0:	sub	sp, sp, #428	; 0x1ac
   14ea4:	ldr	r9, [pc, #1244]	; 15388 <close@plt+0x4288>
   14ea8:	mov	r4, #0
   14eac:	str	r1, [sp, #36]	; 0x24
   14eb0:	ldr	ip, [r9]
   14eb4:	str	r2, [sp, #32]
   14eb8:	mov	r5, r0
   14ebc:	str	r4, [sp]
   14ec0:	mov	r0, r1
   14ec4:	ldr	r3, [pc, #1216]	; 1538c <close@plt+0x428c>
   14ec8:	mov	r1, r2
   14ecc:	ldr	r2, [pc, #1212]	; 15390 <close@plt+0x4290>
   14ed0:	str	ip, [sp, #420]	; 0x1a4
   14ed4:	strb	r4, [sp, #45]	; 0x2d
   14ed8:	bl	10fd4 <getopt_long@plt>
   14edc:	cmn	r0, #1
   14ee0:	beq	14f04 <close@plt+0x3e04>
   14ee4:	ldr	r0, [pc, #1192]	; 15394 <close@plt+0x4294>
   14ee8:	bl	10f80 <puts@plt>
   14eec:	ldr	r2, [sp, #420]	; 0x1a4
   14ef0:	ldr	r3, [r9]
   14ef4:	cmp	r2, r3
   14ef8:	bne	1532c <close@plt+0x422c>
   14efc:	add	sp, sp, #428	; 0x1ac
   14f00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f04:	ldr	r3, [pc, #1164]	; 15398 <close@plt+0x4298>
   14f08:	mov	r1, #1
   14f0c:	mov	r0, r1
   14f10:	str	r3, [sp]
   14f14:	add	r2, sp, #36	; 0x24
   14f18:	add	r3, sp, #32
   14f1c:	bl	114e4 <close@plt+0x3e4>
   14f20:	ldr	r3, [sp, #32]
   14f24:	add	r7, sp, #60	; 0x3c
   14f28:	mov	r1, r7
   14f2c:	ldr	r0, [r3]
   14f30:	bl	17264 <close@plt+0x6164>
   14f34:	cmp	r5, #0
   14f38:	blt	152ac <close@plt+0x41ac>
   14f3c:	add	r1, sp, #68	; 0x44
   14f40:	mov	r0, r5
   14f44:	bl	1e618 <close@plt+0xd518>
   14f48:	cmp	r0, #0
   14f4c:	blt	15348 <close@plt+0x4248>
   14f50:	ldr	r0, [pc, #1092]	; 1539c <close@plt+0x429c>
   14f54:	bl	10f80 <puts@plt>
   14f58:	mov	r0, r5
   14f5c:	bl	1e970 <close@plt+0xd870>
   14f60:	subs	r5, r0, #0
   14f64:	blt	15358 <close@plt+0x4258>
   14f68:	mov	r0, #24
   14f6c:	bl	10f8c <malloc@plt>
   14f70:	subs	r4, r0, #0
   14f74:	beq	15330 <close@plt+0x4230>
   14f78:	ldm	r7, {r0, r1}
   14f7c:	mov	fp, #1
   14f80:	strb	fp, [r4, #6]
   14f84:	str	r0, [r4]
   14f88:	strh	r1, [r4, #4]
   14f8c:	mov	r2, r4
   14f90:	ldr	r1, [pc, #1032]	; 153a0 <close@plt+0x42a0>
   14f94:	mov	r0, r5
   14f98:	bl	10f5c <ioctl@plt>
   14f9c:	cmp	r0, #0
   14fa0:	blt	15264 <close@plt+0x4164>
   14fa4:	ldrh	r3, [r4, #8]
   14fa8:	add	r6, sp, #48	; 0x30
   14fac:	mov	fp, #0
   14fb0:	strh	r3, [r6, #-2]
   14fb4:	mov	r0, r4
   14fb8:	bl	10e9c <free@plt>
   14fbc:	ldr	r3, [sp, #32]
   14fc0:	ldr	r1, [pc, #988]	; 153a4 <close@plt+0x42a4>
   14fc4:	mov	r0, #1
   14fc8:	ldr	r2, [r3]
   14fcc:	bl	11070 <__printf_chk@plt>
   14fd0:	mov	r0, r7
   14fd4:	bl	17034 <close@plt+0x5f34>
   14fd8:	add	r4, sp, #168	; 0xa8
   14fdc:	subs	r8, r0, #0
   14fe0:	beq	1500c <close@plt+0x3f0c>
   14fe4:	mov	r1, r4
   14fe8:	mov	r0, r7
   14fec:	bl	171a0 <close@plt+0x60a0>
   14ff0:	mov	r3, r4
   14ff4:	mov	r2, r8
   14ff8:	ldr	r1, [pc, #936]	; 153a8 <close@plt+0x42a8>
   14ffc:	mov	r0, #1
   15000:	bl	11070 <__printf_chk@plt>
   15004:	mov	r0, r8
   15008:	bl	10e9c <free@plt>
   1500c:	ldr	r3, [pc, #920]	; 153ac <close@plt+0x42ac>
   15010:	mov	r1, r7
   15014:	str	r3, [sp]
   15018:	mov	r2, #249	; 0xf9
   1501c:	mov	r3, r4
   15020:	mov	r0, r5
   15024:	bl	1fa28 <close@plt+0xe928>
   15028:	cmp	r0, #0
   1502c:	beq	15250 <close@plt+0x4150>
   15030:	ldr	r3, [pc, #888]	; 153b0 <close@plt+0x42b0>
   15034:	mov	r2, r6
   15038:	ldrh	r1, [r6, #-2]
   1503c:	mov	r0, r5
   15040:	bl	1fae4 <close@plt+0xe9e4>
   15044:	cmp	r0, #0
   15048:	beq	15200 <close@plt+0x4100>
   1504c:	add	r7, sp, #160	; 0xa0
   15050:	ldr	r8, [pc, #856]	; 153b0 <close@plt+0x42b0>
   15054:	mov	r4, #0
   15058:	mov	r3, r8
   1505c:	ldrh	r1, [r6, #-2]
   15060:	str	r4, [r7, #4]
   15064:	mov	r2, r7
   15068:	mov	r0, r5
   1506c:	str	r4, [sp, #160]	; 0xa0
   15070:	bl	1fbc4 <close@plt+0xeac4>
   15074:	ldrb	r3, [sp, #96]	; 0x60
   15078:	ldrb	r1, [sp, #167]	; 0xa7
   1507c:	lsrs	r3, r3, #7
   15080:	bne	151b8 <close@plt+0x40b8>
   15084:	ldrb	r2, [sp, #45]	; 0x2d
   15088:	ldrb	r3, [sp, #166]	; 0xa6
   1508c:	cmp	r2, #0
   15090:	beq	151a0 <close@plt+0x40a0>
   15094:	ldr	r2, [pc, #792]	; 153b4 <close@plt+0x42b4>
   15098:	ldrb	lr, [sp, #165]	; 0xa5
   1509c:	ldrb	ip, [sp, #164]	; 0xa4
   150a0:	ldrb	r0, [sp, #163]	; 0xa3
   150a4:	str	r1, [sp, #24]
   150a8:	str	r3, [sp, #20]
   150ac:	ldrb	r1, [sp, #162]	; 0xa2
   150b0:	ldrb	r3, [sp, #161]	; 0xa1
   150b4:	str	lr, [sp, #16]
   150b8:	str	ip, [sp, #12]
   150bc:	str	r0, [sp, #8]
   150c0:	str	r1, [sp, #4]
   150c4:	str	r3, [sp]
   150c8:	ldr	r1, [pc, #744]	; 153b8 <close@plt+0x42b8>
   150cc:	ldrb	r3, [sp, #160]	; 0xa0
   150d0:	mov	r0, #1
   150d4:	bl	11070 <__printf_chk@plt>
   150d8:	mov	r2, #63	; 0x3f
   150dc:	ldr	r1, [pc, #728]	; 153bc <close@plt+0x42bc>
   150e0:	mov	r0, r7
   150e4:	bl	1e210 <close@plt+0xd110>
   150e8:	mov	r4, r0
   150ec:	bl	10f80 <puts@plt>
   150f0:	mov	r0, r4
   150f4:	bl	17568 <close@plt+0x6468>
   150f8:	ldrb	r3, [sp, #45]	; 0x2d
   150fc:	cmp	r3, #0
   15100:	beq	1518c <close@plt+0x408c>
   15104:	ldr	r8, [pc, #676]	; 153b0 <close@plt+0x42b0>
   15108:	ldr	sl, [pc, #688]	; 153c0 <close@plt+0x42c0>
   1510c:	mov	r4, #1
   15110:	stm	sp, {r7, r8}
   15114:	mov	r3, #0
   15118:	uxtb	r2, r4
   1511c:	ldrh	r1, [r6, #-2]
   15120:	mov	r0, r5
   15124:	bl	1fca4 <close@plt+0xeba4>
   15128:	cmp	r0, #0
   1512c:	blt	1517c <close@plt+0x407c>
   15130:	ldrb	r3, [sp, #167]	; 0xa7
   15134:	ldrb	r0, [sp, #164]	; 0xa4
   15138:	ldrb	r1, [sp, #163]	; 0xa3
   1513c:	ldrb	r2, [sp, #162]	; 0xa2
   15140:	ldrb	lr, [sp, #166]	; 0xa6
   15144:	ldrb	ip, [sp, #165]	; 0xa5
   15148:	str	r3, [sp, #24]
   1514c:	ldrb	r3, [sp, #161]	; 0xa1
   15150:	str	r0, [sp, #12]
   15154:	str	r1, [sp, #8]
   15158:	str	r2, [sp, #4]
   1515c:	str	r3, [sp]
   15160:	str	lr, [sp, #20]
   15164:	str	ip, [sp, #16]
   15168:	ldrb	r3, [sp, #160]	; 0xa0
   1516c:	mov	r2, r4
   15170:	mov	r1, sl
   15174:	mov	r0, #1
   15178:	bl	11070 <__printf_chk@plt>
   1517c:	ldrb	r3, [sp, #45]	; 0x2d
   15180:	add	r4, r4, #1
   15184:	cmp	r3, r4
   15188:	bge	15110 <close@plt+0x4010>
   1518c:	cmp	fp, #0
   15190:	bne	151e0 <close@plt+0x40e0>
   15194:	mov	r0, r5
   15198:	bl	1ea38 <close@plt+0xd938>
   1519c:	b	14eec <close@plt+0x3dec>
   151a0:	tst	r3, #8
   151a4:	movne	r2, #1
   151a8:	strbne	r2, [sp, #45]	; 0x2d
   151ac:	bne	15094 <close@plt+0x3f94>
   151b0:	ldr	r2, [pc, #524]	; 153c4 <close@plt+0x42c4>
   151b4:	b	15098 <close@plt+0x3f98>
   151b8:	tst	r1, #128	; 0x80
   151bc:	beq	15084 <close@plt+0x3f84>
   151c0:	stm	sp, {r7, r8}
   151c4:	mov	r2, r4
   151c8:	ldrh	r1, [r6, #-2]
   151cc:	sub	r3, r6, #3
   151d0:	mov	r0, r5
   151d4:	bl	1fca4 <close@plt+0xeba4>
   151d8:	ldrb	r1, [sp, #167]	; 0xa7
   151dc:	b	15084 <close@plt+0x3f84>
   151e0:	ldr	r0, [pc, #480]	; 153c8 <close@plt+0x42c8>
   151e4:	bl	10f74 <usleep@plt>
   151e8:	ldrh	r1, [r6, #-2]
   151ec:	ldr	r3, [pc, #468]	; 153c8 <close@plt+0x42c8>
   151f0:	mov	r2, #19
   151f4:	mov	r0, r5
   151f8:	bl	1ef8c <close@plt+0xde8c>
   151fc:	b	15194 <close@plt+0x4094>
   15200:	ldrb	r0, [sp, #54]	; 0x36
   15204:	bl	1e1cc <close@plt+0xd0cc>
   15208:	subs	r4, r0, #0
   1520c:	beq	152f4 <close@plt+0x41f4>
   15210:	ldrh	r0, [r6]
   15214:	ldrb	r7, [sp, #54]	; 0x36
   15218:	ldrh	r8, [r6, #8]
   1521c:	bl	17590 <close@plt+0x6490>
   15220:	ldrh	r2, [r6]
   15224:	mov	r3, r7
   15228:	str	r8, [sp]
   1522c:	str	r2, [sp, #8]
   15230:	ldr	r1, [pc, #404]	; 153cc <close@plt+0x42cc>
   15234:	mov	r2, r4
   15238:	str	r0, [sp, #4]
   1523c:	mov	r0, #1
   15240:	bl	11070 <__printf_chk@plt>
   15244:	mov	r0, r4
   15248:	bl	17568 <close@plt+0x6468>
   1524c:	b	1504c <close@plt+0x3f4c>
   15250:	mov	r2, r4
   15254:	ldr	r1, [pc, #372]	; 153d0 <close@plt+0x42d0>
   15258:	mov	r0, #1
   1525c:	bl	11070 <__printf_chk@plt>
   15260:	b	15030 <close@plt+0x3f30>
   15264:	ldr	r1, [sp, #100]	; 0x64
   15268:	ldr	r3, [pc, #316]	; 153ac <close@plt+0x42ac>
   1526c:	add	r6, sp, #48	; 0x30
   15270:	ldr	r2, [pc, #348]	; 153d4 <close@plt+0x42d4>
   15274:	sub	r0, r6, #2
   15278:	str	r0, [sp, #4]
   1527c:	and	r2, r2, r1
   15280:	str	r3, [sp, #8]
   15284:	str	fp, [sp]
   15288:	mov	r3, #0
   1528c:	mov	r1, r7
   15290:	mov	r0, r5
   15294:	bl	1ee88 <close@plt+0xdd88>
   15298:	cmp	r0, #0
   1529c:	blt	15368 <close@plt+0x4268>
   152a0:	mov	r0, fp
   152a4:	bl	10ecc <sleep@plt>
   152a8:	b	14fb4 <close@plt+0x3eb4>
   152ac:	mov	r0, r4
   152b0:	mov	r2, r7
   152b4:	ldr	r1, [pc, #284]	; 153d8 <close@plt+0x42d8>
   152b8:	bl	1e3fc <close@plt+0xd2fc>
   152bc:	subs	r5, r0, #0
   152c0:	bge	14f3c <close@plt+0x3e3c>
   152c4:	mov	r0, r7
   152c8:	bl	1e554 <close@plt+0xd454>
   152cc:	subs	r5, r0, #0
   152d0:	bge	14f3c <close@plt+0x3e3c>
   152d4:	ldr	r3, [pc, #256]	; 153dc <close@plt+0x42dc>
   152d8:	mov	r2, #42	; 0x2a
   152dc:	mov	r1, #1
   152e0:	ldr	r3, [r3]
   152e4:	ldr	r0, [pc, #244]	; 153e0 <close@plt+0x42e0>
   152e8:	bl	10f38 <fwrite@plt>
   152ec:	mov	r0, #1
   152f0:	bl	10fec <exit@plt>
   152f4:	ldrh	r0, [r6]
   152f8:	ldrb	r4, [sp, #54]	; 0x36
   152fc:	ldrh	r7, [r6, #8]
   15300:	bl	17590 <close@plt+0x6490>
   15304:	ldrh	r2, [r6]
   15308:	mov	r3, r4
   1530c:	str	r7, [sp]
   15310:	str	r2, [sp, #8]
   15314:	ldr	r1, [pc, #176]	; 153cc <close@plt+0x42cc>
   15318:	ldr	r2, [pc, #196]	; 153e4 <close@plt+0x42e4>
   1531c:	str	r0, [sp, #4]
   15320:	mov	r0, #1
   15324:	bl	11070 <__printf_chk@plt>
   15328:	b	1504c <close@plt+0x3f4c>
   1532c:	bl	10ee4 <__stack_chk_fail@plt>
   15330:	ldr	r0, [pc, #176]	; 153e8 <close@plt+0x42e8>
   15334:	bl	10efc <perror@plt>
   15338:	mov	r0, r5
   1533c:	bl	11100 <close@plt>
   15340:	mov	r0, #1
   15344:	bl	10fec <exit@plt>
   15348:	ldr	r0, [pc, #156]	; 153ec <close@plt+0x42ec>
   1534c:	bl	10efc <perror@plt>
   15350:	mov	r0, #1
   15354:	bl	10fec <exit@plt>
   15358:	ldr	r0, [pc, #144]	; 153f0 <close@plt+0x42f0>
   1535c:	bl	10efc <perror@plt>
   15360:	mov	r0, #1
   15364:	bl	10fec <exit@plt>
   15368:	ldr	r0, [pc, #132]	; 153f4 <close@plt+0x42f4>
   1536c:	bl	10efc <perror@plt>
   15370:	mov	r0, r4
   15374:	bl	10e9c <free@plt>
   15378:	mov	r0, r5
   1537c:	bl	11100 <close@plt>
   15380:	mov	r0, fp
   15384:	bl	10fec <exit@plt>
   15388:	andeq	ip, r3, r8, ror #27
   1538c:	andeq	sp, r3, r8, lsl r5
   15390:	andeq	r2, r2, r0, asr #23
   15394:	muleq	r2, r8, lr
   15398:			; <UNDEFINED> instruction: 0x00023eb0
   1539c:	andeq	r3, r2, ip, lsl #27
   153a0:	ldrdhi	r4, [r4], -r5
   153a4:	andeq	r3, r2, r8, lsr #30
   153a8:	andeq	r3, r2, ip, lsr pc
   153ac:	andeq	r6, r0, r8, lsr #3
   153b0:	andeq	r4, r0, r0, lsr #28
   153b4:	muleq	r2, r0, lr
   153b8:	andeq	r3, r2, r8, ror #30
   153bc:			; <UNDEFINED> instruction: 0x00023fb8
   153c0:			; <UNDEFINED> instruction: 0x00023fbc
   153c4:	andeq	r3, r2, r0, asr lr
   153c8:	andeq	r2, r0, r0, lsl r7
   153cc:	andeq	r3, r2, ip, lsl #28
   153d0:	andeq	r3, r2, r4, asr pc
   153d4:	andeq	ip, r0, r8, lsl ip
   153d8:	andeq	r5, r1, ip, lsr #10
   153dc:	andeq	lr, r3, r0, ror #5
   153e0:	andeq	r3, r2, r8, asr #29
   153e4:	andeq	r3, r2, r4, asr lr
   153e8:	andeq	r3, r2, ip, lsl #30
   153ec:	strdeq	r3, [r2], -r4
   153f0:	andeq	r3, r2, r0, ror r1
   153f4:	andeq	r3, r2, r0, lsr #19
   153f8:	push	{r4, r5, lr}
   153fc:	sub	sp, sp, #20
   15400:	mov	r4, #0
   15404:	str	r1, [sp, #12]
   15408:	str	r2, [sp, #8]
   1540c:	mov	r5, r0
   15410:	str	r4, [sp]
   15414:	mov	r0, r1
   15418:	ldr	r3, [pc, #92]	; 1547c <close@plt+0x437c>
   1541c:	mov	r1, r2
   15420:	ldr	r2, [pc, #88]	; 15480 <close@plt+0x4380>
   15424:	bl	10fd4 <getopt_long@plt>
   15428:	cmn	r0, #1
   1542c:	beq	15440 <close@plt+0x4340>
   15430:	ldr	r0, [pc, #76]	; 15484 <close@plt+0x4384>
   15434:	bl	10f80 <puts@plt>
   15438:	add	sp, sp, #20
   1543c:	pop	{r4, r5, pc}
   15440:	ldr	r2, [pc, #64]	; 15488 <close@plt+0x4388>
   15444:	add	r3, sp, #8
   15448:	mov	r1, r4
   1544c:	str	r2, [sp]
   15450:	mov	r0, r4
   15454:	add	r2, sp, #12
   15458:	bl	114e4 <close@plt+0x3e4>
   1545c:	ldr	r0, [pc, #40]	; 1548c <close@plt+0x438c>
   15460:	bl	10f80 <puts@plt>
   15464:	mov	r2, r5
   15468:	mov	r0, r4
   1546c:	ldr	r1, [pc, #28]	; 15490 <close@plt+0x4390>
   15470:	bl	1e3fc <close@plt+0xd2fc>
   15474:	add	sp, sp, #20
   15478:	pop	{r4, r5, pc}
   1547c:	andeq	sp, r3, r8, lsr r5
   15480:	andeq	r2, r2, r0, asr #23
   15484:	andeq	r4, r2, r0, lsl r0
   15488:	andeq	r4, r2, ip, lsl r0
   1548c:	andeq	r4, r2, ip, lsr #32
   15490:	andeq	r5, r1, r0, lsl #12
   15494:	push	{r4, lr}
   15498:	sub	sp, sp, #16
   1549c:	mov	r4, #0
   154a0:	mov	r0, r1
   154a4:	str	r1, [sp, #12]
   154a8:	str	r2, [sp, #8]
   154ac:	mov	r1, r2
   154b0:	str	r4, [sp]
   154b4:	ldr	r3, [pc, #88]	; 15514 <close@plt+0x4414>
   154b8:	ldr	r2, [pc, #88]	; 15518 <close@plt+0x4418>
   154bc:	bl	10fd4 <getopt_long@plt>
   154c0:	cmn	r0, #1
   154c4:	beq	154d8 <close@plt+0x43d8>
   154c8:	ldr	r0, [pc, #76]	; 1551c <close@plt+0x441c>
   154cc:	bl	10f80 <puts@plt>
   154d0:	add	sp, sp, #16
   154d4:	pop	{r4, pc}
   154d8:	ldr	r2, [pc, #64]	; 15520 <close@plt+0x4420>
   154dc:	add	r3, sp, #8
   154e0:	mov	r1, r4
   154e4:	str	r2, [sp]
   154e8:	mov	r0, r4
   154ec:	add	r2, sp, #12
   154f0:	bl	114e4 <close@plt+0x3e4>
   154f4:	ldr	r0, [pc, #40]	; 15524 <close@plt+0x4424>
   154f8:	bl	10f80 <puts@plt>
   154fc:	mov	r2, r4
   15500:	mov	r0, r4
   15504:	ldr	r1, [pc, #28]	; 15528 <close@plt+0x4428>
   15508:	bl	1e3fc <close@plt+0xd2fc>
   1550c:	add	sp, sp, #16
   15510:	pop	{r4, pc}
   15514:	andeq	sp, r3, r8, asr r5
   15518:	andeq	r2, r2, r0, asr #23
   1551c:	andeq	r4, r2, ip, lsr r0
   15520:	andeq	r4, r2, r8, asr #32
   15524:	andeq	r4, r2, r8, asr r0
   15528:	andeq	r1, r1, r0, asr r4
   1552c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15530:	mov	r4, r0
   15534:	mov	r0, #164	; 0xa4
   15538:	mov	r5, r1
   1553c:	mov	r7, r2
   15540:	bl	10f8c <malloc@plt>
   15544:	subs	r8, r0, #0
   15548:	beq	155e4 <close@plt+0x44e4>
   1554c:	mov	r3, #10
   15550:	strh	r5, [r8]
   15554:	mov	r0, r4
   15558:	strh	r3, [r8, #2]
   1555c:	mov	r2, r8
   15560:	ldr	r1, [pc, #140]	; 155f4 <close@plt+0x44f4>
   15564:	bl	10f5c <ioctl@plt>
   15568:	subs	r9, r0, #0
   1556c:	bne	155d4 <close@plt+0x44d4>
   15570:	ldrh	r6, [r8, #2]
   15574:	cmp	r6, #0
   15578:	addne	r4, r8, #6
   1557c:	movne	r5, r9
   15580:	bne	15598 <close@plt+0x4498>
   15584:	b	155c4 <close@plt+0x44c4>
   15588:	add	r5, r5, #1
   1558c:	cmp	r5, r6
   15590:	add	r4, r4, #16
   15594:	beq	155c4 <close@plt+0x44c4>
   15598:	mov	r2, #6
   1559c:	mov	r1, r4
   155a0:	mov	r0, r7
   155a4:	bl	10ec0 <memcmp@plt>
   155a8:	cmp	r0, #0
   155ac:	bne	15588 <close@plt+0x4488>
   155b0:	mov	r0, r8
   155b4:	mov	r9, #1
   155b8:	bl	10e9c <free@plt>
   155bc:	mov	r0, r9
   155c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   155c4:	mov	r0, r8
   155c8:	bl	10e9c <free@plt>
   155cc:	mov	r0, r9
   155d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   155d4:	ldr	r0, [pc, #28]	; 155f8 <close@plt+0x44f8>
   155d8:	bl	10efc <perror@plt>
   155dc:	mov	r0, #1
   155e0:	bl	10fec <exit@plt>
   155e4:	ldr	r0, [pc, #16]	; 155fc <close@plt+0x44fc>
   155e8:	bl	10efc <perror@plt>
   155ec:	mov	r0, #1
   155f0:	bl	10fec <exit@plt>
   155f4:	ldrdhi	r4, [r4], -r4	; <UNPREDICTABLE>
   155f8:	andeq	r4, r2, r4, rrx
   155fc:	andeq	r3, r2, r8, lsl #3
   15600:	ldr	r3, [pc, #372]	; 1577c <close@plt+0x467c>
   15604:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15608:	sub	sp, sp, #44	; 0x2c
   1560c:	ldr	r3, [r3]
   15610:	cmp	r2, r1
   15614:	cmnne	r2, #1
   15618:	str	r3, [sp, #36]	; 0x24
   1561c:	beq	15640 <close@plt+0x4540>
   15620:	ldr	r3, [pc, #340]	; 1577c <close@plt+0x467c>
   15624:	ldr	r2, [sp, #36]	; 0x24
   15628:	mov	r0, #0
   1562c:	ldr	r3, [r3]
   15630:	cmp	r2, r3
   15634:	bne	15758 <close@plt+0x4658>
   15638:	add	sp, sp, #44	; 0x2c
   1563c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15640:	mov	r5, r0
   15644:	mov	r0, #164	; 0xa4
   15648:	mov	r4, r1
   1564c:	bl	10f8c <malloc@plt>
   15650:	subs	r8, r0, #0
   15654:	beq	1575c <close@plt+0x465c>
   15658:	mov	r3, #10
   1565c:	mov	r0, r5
   15660:	strh	r4, [r8]
   15664:	strh	r3, [r8, #2]
   15668:	mov	r2, r8
   1566c:	ldr	r1, [pc, #268]	; 15780 <close@plt+0x4680>
   15670:	bl	10f5c <ioctl@plt>
   15674:	subs	r5, r0, #0
   15678:	bne	1576c <close@plt+0x466c>
   1567c:	ldrh	r3, [r8, #2]
   15680:	cmp	r3, #0
   15684:	beq	1574c <close@plt+0x464c>
   15688:	ldr	fp, [pc, #244]	; 15784 <close@plt+0x4684>
   1568c:	ldr	sl, [pc, #244]	; 15788 <close@plt+0x4688>
   15690:	ldr	r9, [pc, #244]	; 1578c <close@plt+0x468c>
   15694:	add	r4, r8, #6
   15698:	add	r7, sp, #16
   1569c:	b	156f0 <close@plt+0x45f0>
   156a0:	ldr	r1, [pc, #232]	; 15790 <close@plt+0x4690>
   156a4:	cmp	r3, #128	; 0x80
   156a8:	moveq	r3, r9
   156ac:	movne	r3, r1
   156b0:	str	r6, [sp, #12]
   156b4:	ldrh	r1, [r4, #8]
   156b8:	add	r5, r5, #1
   156bc:	add	r4, r4, #16
   156c0:	str	r1, [sp, #8]
   156c4:	ldrh	r0, [r4, #-18]	; 0xffffffee
   156c8:	ldr	r1, [pc, #196]	; 15794 <close@plt+0x4694>
   156cc:	str	r7, [sp]
   156d0:	str	r0, [sp, #4]
   156d4:	mov	r0, #1
   156d8:	bl	11070 <__printf_chk@plt>
   156dc:	mov	r0, r6
   156e0:	bl	17568 <close@plt+0x6468>
   156e4:	ldrh	r3, [r8, #2]
   156e8:	cmp	r5, r3
   156ec:	bge	1574c <close@plt+0x464c>
   156f0:	mov	r1, r7
   156f4:	mov	r0, r4
   156f8:	bl	1714c <close@plt+0x604c>
   156fc:	ldr	r0, [r4, #10]
   15700:	bl	1defc <close@plt+0xcdfc>
   15704:	ldrb	r2, [r4, #7]
   15708:	ldrb	r3, [r4, #6]
   1570c:	cmp	r2, #0
   15710:	movne	r2, fp
   15714:	moveq	r2, sl
   15718:	cmp	r3, #1
   1571c:	mov	r6, r0
   15720:	beq	15744 <close@plt+0x4644>
   15724:	cmp	r3, #0
   15728:	beq	1573c <close@plt+0x463c>
   1572c:	cmp	r3, #2
   15730:	bne	156a0 <close@plt+0x45a0>
   15734:	ldr	r3, [pc, #92]	; 15798 <close@plt+0x4698>
   15738:	b	156b0 <close@plt+0x45b0>
   1573c:	ldr	r3, [pc, #88]	; 1579c <close@plt+0x469c>
   15740:	b	156b0 <close@plt+0x45b0>
   15744:	ldr	r3, [pc, #84]	; 157a0 <close@plt+0x46a0>
   15748:	b	156b0 <close@plt+0x45b0>
   1574c:	mov	r0, r8
   15750:	bl	10e9c <free@plt>
   15754:	b	15620 <close@plt+0x4520>
   15758:	bl	10ee4 <__stack_chk_fail@plt>
   1575c:	ldr	r0, [pc, #64]	; 157a4 <close@plt+0x46a4>
   15760:	bl	10efc <perror@plt>
   15764:	mov	r0, #1
   15768:	bl	10fec <exit@plt>
   1576c:	ldr	r0, [pc, #52]	; 157a8 <close@plt+0x46a8>
   15770:	bl	10efc <perror@plt>
   15774:	mov	r0, #1
   15778:	bl	10fec <exit@plt>
   1577c:	andeq	ip, r3, r8, ror #27
   15780:	ldrdhi	r4, [r4], -r4	; <UNPREDICTABLE>
   15784:	andeq	r4, r2, r0, lsl #1
   15788:	andeq	sl, r2, r8, lsr #21
   1578c:	muleq	r2, r8, r0
   15790:	andeq	r4, r2, r4, lsl #1
   15794:	andeq	r4, r2, r0, lsr #1
   15798:	muleq	r2, r0, r0
   1579c:	andeq	r4, r2, ip, lsl #1
   157a0:	muleq	r2, ip, r0
   157a4:	andeq	r3, r2, r8, lsl #3
   157a8:	andeq	r4, r2, r4, rrx
   157ac:	ldr	ip, [pc, #2860]	; 162e0 <close@plt+0x51e0>
   157b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   157b4:	sub	sp, sp, #484	; 0x1e4
   157b8:	ldr	r4, [ip]
   157bc:	ldr	r5, [pc, #2848]	; 162e4 <close@plt+0x51e4>
   157c0:	str	r4, [sp, #476]	; 0x1dc
   157c4:	ldr	r7, [pc, #2844]	; 162e8 <close@plt+0x51e8>
   157c8:	ldr	r4, [pc, #2844]	; 162ec <close@plt+0x51ec>
   157cc:	mov	r3, #0
   157d0:	ldr	lr, [pc, #2840]	; 162f0 <close@plt+0x51f0>
   157d4:	mov	r8, r0
   157d8:	mov	sl, r3
   157dc:	mvn	ip, #97	; 0x61
   157e0:	str	r3, [sp, #68]	; 0x44
   157e4:	mov	r9, r3
   157e8:	str	r3, [sp, #24]
   157ec:	str	r3, [sp, #28]
   157f0:	mov	fp, r3
   157f4:	mov	r6, r3
   157f8:	mov	r3, #8
   157fc:	str	r1, [sp, #60]	; 0x3c
   15800:	str	r2, [sp, #56]	; 0x38
   15804:	strh	lr, [sp, #176]	; 0xb0
   15808:	strb	ip, [sp, #178]	; 0xb2
   1580c:	str	r3, [sp, #32]
   15810:	str	r6, [sp]
   15814:	mov	r3, r5
   15818:	mov	r2, r4
   1581c:	ldr	r1, [sp, #56]	; 0x38
   15820:	ldr	r0, [sp, #60]	; 0x3c
   15824:	bl	10fd4 <getopt_long@plt>
   15828:	cmn	r0, #1
   1582c:	beq	15a14 <close@plt+0x4914>
   15830:	sub	r0, r0, #65	; 0x41
   15834:	cmp	r0, #45	; 0x2d
   15838:	ldrls	pc, [pc, r0, lsl #2]
   1583c:	b	159ac <close@plt+0x48ac>
   15840:	andeq	r5, r1, ip, lsl #18
   15844:	andeq	r5, r1, ip, lsr #19
   15848:	andeq	r5, r1, r0, lsl #18
   1584c:	andeq	r5, r1, ip, lsr #19
   15850:	andeq	r5, r1, ip, lsr #19
   15854:	andeq	r5, r1, ip, lsr #19
   15858:	andeq	r5, r1, ip, lsr #19
   1585c:	andeq	r5, r1, ip, lsr #19
   15860:	strdeq	r5, [r1], -r8
   15864:	andeq	r5, r1, ip, lsr #19
   15868:	andeq	r5, r1, ip, lsr #19
   1586c:	andeq	r5, r1, ip, lsr #19
   15870:	andeq	r5, r1, ip, lsr #19
   15874:	andeq	r5, r1, ip, lsr #19
   15878:	andeq	r5, r1, r4, lsr #19
   1587c:	andeq	r5, r1, ip, lsr #19
   15880:	andeq	r5, r1, ip, lsr #19
   15884:	andeq	r5, r1, ip, lsr #19
   15888:	andeq	r5, r1, ip, lsr #19
   1588c:	andeq	r5, r1, ip, lsr #19
   15890:	andeq	r5, r1, ip, lsr #19
   15894:	andeq	r5, r1, ip, lsr #19
   15898:	andeq	r5, r1, ip, lsr #19
   1589c:	andeq	r5, r1, ip, lsr #19
   158a0:	andeq	r5, r1, ip, lsr #19
   158a4:	andeq	r5, r1, ip, lsr #19
   158a8:	andeq	r5, r1, ip, lsr #19
   158ac:	andeq	r5, r1, ip, lsr #19
   158b0:	andeq	r5, r1, ip, lsr #19
   158b4:	andeq	r5, r1, ip, lsr #19
   158b8:	andeq	r5, r1, ip, lsr #19
   158bc:	andeq	r5, r1, ip, lsr #19
   158c0:	andeq	r5, r1, ip, lsr #19
   158c4:	andeq	r5, r1, ip, lsr #19
   158c8:	andeq	r5, r1, ip, lsr #19
   158cc:	andeq	r5, r1, ip, lsr #19
   158d0:	andeq	r5, r1, ip, lsr #19
   158d4:	muleq	r1, r8, r9
   158d8:	andeq	r5, r1, ip, lsr #19
   158dc:	andeq	r5, r1, ip, lsr #19
   158e0:	andeq	r5, r1, ip, asr #18
   158e4:	andeq	r5, r1, ip, lsr #19
   158e8:	andeq	r5, r1, ip, lsr #19
   158ec:	andeq	r5, r1, r4, lsr r9
   158f0:	andeq	r5, r1, ip, lsr #19
   158f4:	andeq	r5, r1, ip, lsl r9
   158f8:	mov	r9, #1
   158fc:	b	15810 <close@plt+0x4710>
   15900:	mov	r3, #1
   15904:	str	r3, [sp, #24]
   15908:	b	15810 <close@plt+0x4710>
   1590c:	mov	sl, #1
   15910:	mov	r9, sl
   15914:	str	sl, [sp, #24]
   15918:	b	15810 <close@plt+0x4710>
   1591c:	mov	r2, #10
   15920:	mov	r1, #0
   15924:	ldr	r0, [r7]
   15928:	bl	10e6c <strtol@plt>
   1592c:	mov	fp, r0
   15930:	b	15810 <close@plt+0x4710>
   15934:	mov	r2, #10
   15938:	mov	r1, #0
   1593c:	ldr	r0, [r7]
   15940:	bl	10e6c <strtol@plt>
   15944:	str	r0, [sp, #32]
   15948:	b	15810 <close@plt+0x4710>
   1594c:	mov	r2, #16
   15950:	mov	r1, #0
   15954:	ldr	r0, [r7]
   15958:	bl	11004 <strtoul@plt>
   1595c:	ldr	r3, [r7]
   15960:	ldr	r1, [pc, #2444]	; 162f4 <close@plt+0x51f4>
   15964:	str	r3, [sp, #36]	; 0x24
   15968:	str	r0, [sp, #40]	; 0x28
   1596c:	mov	r0, r3
   15970:	bl	10ef0 <strcasecmp@plt>
   15974:	cmp	r0, #0
   15978:	bne	159d0 <close@plt+0x48d0>
   1597c:	mov	r3, #158	; 0x9e
   15980:	mov	r2, #139	; 0x8b
   15984:	mov	r0, #51	; 0x33
   15988:	strb	r0, [sp, #176]	; 0xb0
   1598c:	strb	r2, [sp, #177]	; 0xb1
   15990:	strb	r3, [sp, #178]	; 0xb2
   15994:	b	15810 <close@plt+0x4710>
   15998:	mov	r3, #1
   1599c:	str	r3, [sp, #28]
   159a0:	b	15810 <close@plt+0x4710>
   159a4:	mov	sl, #1
   159a8:	b	15810 <close@plt+0x4710>
   159ac:	ldr	r0, [pc, #2372]	; 162f8 <close@plt+0x51f8>
   159b0:	bl	10f80 <puts@plt>
   159b4:	ldr	r3, [pc, #2340]	; 162e0 <close@plt+0x51e0>
   159b8:	ldr	r2, [sp, #476]	; 0x1dc
   159bc:	ldr	r3, [r3]
   159c0:	cmp	r2, r3
   159c4:	bne	16270 <close@plt+0x5170>
   159c8:	add	sp, sp, #484	; 0x1e4
   159cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   159d0:	ldr	r3, [sp, #36]	; 0x24
   159d4:	ldr	r1, [pc, #2336]	; 162fc <close@plt+0x51fc>
   159d8:	mov	r0, r3
   159dc:	bl	10ef0 <strcasecmp@plt>
   159e0:	cmp	r0, #0
   159e4:	beq	15e80 <close@plt+0x4d80>
   159e8:	ldr	r1, [sp, #40]	; 0x28
   159ec:	sub	r3, r1, #10354688	; 0x9e0000
   159f0:	sub	r3, r3, #35584	; 0x8b00
   159f4:	cmp	r3, #63	; 0x3f
   159f8:	bhi	16274 <close@plt+0x5174>
   159fc:	asr	r2, r1, #8
   15a00:	asr	r3, r1, #16
   15a04:	uxtb	r2, r2
   15a08:	uxtb	r3, r3
   15a0c:	uxtb	r0, r1
   15a10:	b	15988 <close@plt+0x4888>
   15a14:	ldr	r3, [pc, #2276]	; 16300 <close@plt+0x5200>
   15a18:	mov	r1, #0
   15a1c:	str	r3, [sp]
   15a20:	mov	r0, r1
   15a24:	add	r3, sp, #56	; 0x38
   15a28:	add	r2, sp, #60	; 0x3c
   15a2c:	bl	114e4 <close@plt+0x3e4>
   15a30:	cmp	r8, #0
   15a34:	blt	15ef4 <close@plt+0x4df4>
   15a38:	add	r1, sp, #84	; 0x54
   15a3c:	mov	r0, r8
   15a40:	bl	1e618 <close@plt+0xd518>
   15a44:	cmp	r0, #0
   15a48:	blt	162b4 <close@plt+0x51b4>
   15a4c:	ldr	r0, [pc, #2224]	; 16304 <close@plt+0x5204>
   15a50:	bl	10f80 <puts@plt>
   15a54:	ldr	r3, [sp, #28]
   15a58:	add	r0, sp, #68	; 0x44
   15a5c:	str	r3, [sp, #4]
   15a60:	str	r0, [sp]
   15a64:	add	r3, sp, #176	; 0xb0
   15a68:	mov	r2, fp
   15a6c:	ldr	r1, [sp, #32]
   15a70:	mov	r0, r8
   15a74:	bl	1e818 <close@plt+0xd718>
   15a78:	subs	r4, r0, #0
   15a7c:	blt	1628c <close@plt+0x518c>
   15a80:	mov	r0, r8
   15a84:	bl	1e970 <close@plt+0xd870>
   15a88:	subs	r3, r0, #0
   15a8c:	str	r3, [sp, #44]	; 0x2c
   15a90:	blt	1629c <close@plt+0x519c>
   15a94:	ldr	r3, [sp, #24]
   15a98:	orr	r3, r3, r9
   15a9c:	orrs	r3, r3, sl
   15aa0:	str	r3, [sp, #28]
   15aa4:	bne	15fd8 <close@plt+0x4ed8>
   15aa8:	cmp	r4, #0
   15aac:	beq	15e6c <close@plt+0x4d6c>
   15ab0:	rsb	r4, r4, r4, lsl #3
   15ab4:	add	fp, sp, #224	; 0xe0
   15ab8:	lsl	r3, r4, #1
   15abc:	str	r3, [sp, #32]
   15ac0:	mov	r4, fp
   15ac4:	mov	r5, #0
   15ac8:	str	sl, [sp, #36]	; 0x24
   15acc:	ldr	r6, [sp, #44]	; 0x2c
   15ad0:	b	15b1c <close@plt+0x4a1c>
   15ad4:	ldrb	r3, [sp, #224]	; 0xe0
   15ad8:	cmp	r3, #0
   15adc:	bne	15c10 <close@plt+0x4b10>
   15ae0:	ldr	r3, [sp, #24]
   15ae4:	cmp	r3, #0
   15ae8:	bne	15c2c <close@plt+0x4b2c>
   15aec:	cmp	r9, #0
   15af0:	beq	15b00 <close@plt+0x4a00>
   15af4:	ldrh	r1, [sp, #66]	; 0x42
   15af8:	cmp	r1, #0
   15afc:	bne	15e10 <close@plt+0x4d10>
   15b00:	mov	r0, #10
   15b04:	bl	11058 <putchar@plt>
   15b08:	ldr	r3, [sp, #32]
   15b0c:	add	r5, r5, #14
   15b10:	cmp	r3, r5
   15b14:	add	r4, r4, #1
   15b18:	beq	15e6c <close@plt+0x4d6c>
   15b1c:	ldr	r3, [sp, #28]
   15b20:	ldr	r0, [sp, #68]	; 0x44
   15b24:	cmp	r3, #0
   15b28:	mov	r3, #0
   15b2c:	add	r1, sp, #204	; 0xcc
   15b30:	add	r0, r0, r5
   15b34:	strh	r3, [sp, #66]	; 0x42
   15b38:	beq	15d38 <close@plt+0x4c38>
   15b3c:	bl	1714c <close@plt+0x604c>
   15b40:	ldr	r3, [sp, #68]	; 0x44
   15b44:	add	r2, sp, #204	; 0xcc
   15b48:	add	r3, r3, r5
   15b4c:	ldr	r1, [pc, #1972]	; 16308 <close@plt+0x5208>
   15b50:	ldrb	ip, [r3, #13]
   15b54:	ldrb	r0, [r3, #12]
   15b58:	ldrb	r3, [r3, #6]
   15b5c:	orr	r0, r0, ip, lsl #8
   15b60:	str	r0, [sp]
   15b64:	mov	r0, #1
   15b68:	bl	11070 <__printf_chk@plt>
   15b6c:	ldr	r3, [sp, #36]	; 0x24
   15b70:	cmp	r3, #0
   15b74:	bne	15cf4 <close@plt+0x4bf4>
   15b78:	ldr	sl, [sp, #68]	; 0x44
   15b7c:	cmp	r9, #0
   15b80:	add	sl, sl, r5
   15b84:	moveq	r8, r9
   15b88:	bne	15c94 <close@plt+0x4b94>
   15b8c:	ldrb	r1, [sl, #13]
   15b90:	ldrb	r3, [sl, #12]
   15b94:	ldr	ip, [pc, #1904]	; 1630c <close@plt+0x520c>
   15b98:	mov	r0, #249	; 0xf9
   15b9c:	orr	r3, r3, r1, lsl #8
   15ba0:	ldrb	r2, [sl, #6]
   15ba4:	orr	r3, r3, #32768	; 0x8000
   15ba8:	str	r0, [sp]
   15bac:	str	fp, [sp, #4]
   15bb0:	mov	r1, sl
   15bb4:	str	ip, [sp, #8]
   15bb8:	mov	r0, r6
   15bbc:	bl	1f930 <close@plt+0xe830>
   15bc0:	cmp	r0, #0
   15bc4:	blt	15ad4 <close@plt+0x49d4>
   15bc8:	sub	r3, fp, #1
   15bcc:	add	r1, fp, #247	; 0xf7
   15bd0:	mov	r0, #46	; 0x2e
   15bd4:	b	15bf0 <close@plt+0x4af0>
   15bd8:	ldrb	r2, [r4]
   15bdc:	cmp	r2, #127	; 0x7f
   15be0:	cmpne	r2, #31
   15be4:	strbls	r0, [r4]
   15be8:	cmp	r1, r3
   15bec:	beq	15bfc <close@plt+0x4afc>
   15bf0:	ldrb	r2, [r3, #1]!
   15bf4:	cmp	r2, #0
   15bf8:	bne	15bd8 <close@plt+0x4ad8>
   15bfc:	mov	r3, #0
   15c00:	strb	r3, [sp, #472]	; 0x1d8
   15c04:	ldrb	r3, [sp, #224]	; 0xe0
   15c08:	cmp	r3, #0
   15c0c:	beq	15ae0 <close@plt+0x49e0>
   15c10:	mov	r2, fp
   15c14:	ldr	r1, [pc, #1780]	; 16310 <close@plt+0x5210>
   15c18:	mov	r0, #1
   15c1c:	bl	11070 <__printf_chk@plt>
   15c20:	ldr	r3, [sp, #24]
   15c24:	cmp	r3, #0
   15c28:	beq	15aec <close@plt+0x49ec>
   15c2c:	ldr	r3, [sp, #68]	; 0x44
   15c30:	ldr	r1, [pc, #1756]	; 16314 <close@plt+0x5214>
   15c34:	add	r3, r3, r5
   15c38:	mov	r0, #1
   15c3c:	ldrh	r2, [r3, #9]!
   15c40:	strh	r2, [sp, #180]	; 0xb4
   15c44:	ldrb	r7, [r3, #2]
   15c48:	ldrb	sl, [sp, #181]	; 0xb5
   15c4c:	ldrb	r3, [sp, #180]	; 0xb4
   15c50:	strb	r7, [sp, #182]	; 0xb6
   15c54:	str	r3, [sp, #40]	; 0x28
   15c58:	bl	11070 <__printf_chk@plt>
   15c5c:	and	r3, sl, #31
   15c60:	cmp	r3, #8
   15c64:	bls	15dc8 <close@plt+0x4cc8>
   15c68:	ldr	r1, [pc, #1704]	; 16318 <close@plt+0x5218>
   15c6c:	mov	r0, #1
   15c70:	bl	11070 <__printf_chk@plt>
   15c74:	ldr	r3, [sp, #40]	; 0x28
   15c78:	mov	r2, r7
   15c7c:	str	r3, [sp]
   15c80:	ldr	r1, [pc, #1684]	; 1631c <close@plt+0x521c>
   15c84:	mov	r3, sl
   15c88:	mov	r0, #1
   15c8c:	bl	11070 <__printf_chk@plt>
   15c90:	b	15aec <close@plt+0x49ec>
   15c94:	mov	r0, #24
   15c98:	bl	10f8c <malloc@plt>
   15c9c:	subs	r8, r0, #0
   15ca0:	beq	15b8c <close@plt+0x4a8c>
   15ca4:	ldr	r0, [sl]
   15ca8:	mov	r7, #1
   15cac:	str	r0, [r8]
   15cb0:	ldrh	r3, [sl, #4]
   15cb4:	mov	r2, r8
   15cb8:	strb	r7, [r8, #6]
   15cbc:	strh	r3, [r8, #4]
   15cc0:	ldr	r1, [pc, #1624]	; 16320 <close@plt+0x5220>
   15cc4:	mov	r0, r6
   15cc8:	bl	10f5c <ioctl@plt>
   15ccc:	cmp	r0, #0
   15cd0:	blt	15e8c <close@plt+0x4d8c>
   15cd4:	ldrh	r3, [r8, #8]
   15cd8:	mov	r0, r8
   15cdc:	mov	r8, #0
   15ce0:	strh	r3, [sp, #66]	; 0x42
   15ce4:	bl	10e9c <free@plt>
   15ce8:	ldr	sl, [sp, #68]	; 0x44
   15cec:	add	sl, sl, r5
   15cf0:	b	15b8c <close@plt+0x4a8c>
   15cf4:	ldr	r0, [sp, #68]	; 0x44
   15cf8:	add	r0, r0, r5
   15cfc:	bl	17034 <close@plt+0x5f34>
   15d00:	subs	r7, r0, #0
   15d04:	beq	15b78 <close@plt+0x4a78>
   15d08:	ldr	r0, [sp, #68]	; 0x44
   15d0c:	add	r1, sp, #192	; 0xc0
   15d10:	add	r0, r0, r5
   15d14:	bl	171a0 <close@plt+0x60a0>
   15d18:	add	r3, sp, #192	; 0xc0
   15d1c:	mov	r2, r7
   15d20:	ldr	r1, [pc, #1532]	; 16324 <close@plt+0x5224>
   15d24:	mov	r0, #1
   15d28:	bl	11070 <__printf_chk@plt>
   15d2c:	mov	r0, r7
   15d30:	bl	10e9c <free@plt>
   15d34:	b	15b78 <close@plt+0x4a78>
   15d38:	bl	1714c <close@plt+0x604c>
   15d3c:	ldr	r1, [sp, #68]	; 0x44
   15d40:	ldr	ip, [pc, #1476]	; 1630c <close@plt+0x520c>
   15d44:	add	r1, r1, r5
   15d48:	mov	r0, #249	; 0xf9
   15d4c:	ldrb	lr, [r1, #13]
   15d50:	ldrb	r3, [r1, #12]
   15d54:	ldrb	r2, [r1, #6]
   15d58:	stm	sp, {r0, fp, ip}
   15d5c:	orr	r3, r3, lr, lsl #8
   15d60:	orr	r3, r3, #32768	; 0x8000
   15d64:	mov	r0, r6
   15d68:	bl	1f930 <close@plt+0xe830>
   15d6c:	cmp	r0, #0
   15d70:	blt	15fe4 <close@plt+0x4ee4>
   15d74:	sub	r3, fp, #1
   15d78:	add	r1, fp, #247	; 0xf7
   15d7c:	mov	r0, #46	; 0x2e
   15d80:	b	15d9c <close@plt+0x4c9c>
   15d84:	ldrb	r2, [r4]
   15d88:	cmp	r2, #127	; 0x7f
   15d8c:	cmpne	r2, #31
   15d90:	strbls	r0, [r4]
   15d94:	cmp	r1, r3
   15d98:	beq	15da8 <close@plt+0x4ca8>
   15d9c:	ldrb	r2, [r3, #1]!
   15da0:	cmp	r2, #0
   15da4:	bne	15d84 <close@plt+0x4c84>
   15da8:	mov	ip, #0
   15dac:	mov	r3, fp
   15db0:	add	r2, sp, #204	; 0xcc
   15db4:	ldr	r1, [pc, #1388]	; 16328 <close@plt+0x5228>
   15db8:	mov	r0, #1
   15dbc:	strb	ip, [sp, #472]	; 0x1d8
   15dc0:	bl	11070 <__printf_chk@plt>
   15dc4:	b	15b08 <close@plt+0x4a08>
   15dc8:	ldr	r0, [pc, #1372]	; 1632c <close@plt+0x522c>
   15dcc:	sub	r1, r3, #1
   15dd0:	add	r2, r0, r3, lsl #2
   15dd4:	ldr	r3, [sp, #40]	; 0x28
   15dd8:	ldr	r2, [r2, #484]	; 0x1e4
   15ddc:	lsr	r3, r3, #2
   15de0:	str	r2, [sp, #48]	; 0x30
   15de4:	cmp	r1, #7
   15de8:	ldrls	pc, [pc, r1, lsl #2]
   15dec:	b	162d8 <close@plt+0x51d8>
   15df0:	andeq	r6, r1, ip, asr r0
   15df4:	andeq	r6, r1, r0, ror r0
   15df8:	andeq	r6, r1, r0, lsr r0
   15dfc:	andeq	r6, r1, r8, asr #32
   15e00:	andeq	r6, r1, r4, lsl #1
   15e04:	ldrdeq	r6, [r1], -ip
   15e08:	strdeq	r5, [r1], -r0
   15e0c:	andeq	r6, r1, r8, lsl r0
   15e10:	add	r2, sp, #72	; 0x48
   15e14:	ldr	r3, [pc, #1300]	; 16330 <close@plt+0x5230>
   15e18:	mov	r0, r6
   15e1c:	bl	1fae4 <close@plt+0xe9e4>
   15e20:	cmp	r0, #0
   15e24:	beq	15f80 <close@plt+0x4e80>
   15e28:	add	r2, sp, #184	; 0xb8
   15e2c:	ldr	r3, [pc, #1276]	; 16330 <close@plt+0x5230>
   15e30:	ldrh	r1, [sp, #66]	; 0x42
   15e34:	mov	r0, r6
   15e38:	bl	1fbc4 <close@plt+0xeac4>
   15e3c:	cmp	r0, #0
   15e40:	beq	15f14 <close@plt+0x4e14>
   15e44:	cmp	r8, #0
   15e48:	beq	15b00 <close@plt+0x4a00>
   15e4c:	ldr	r0, [pc, #1248]	; 16334 <close@plt+0x5234>
   15e50:	bl	10f74 <usleep@plt>
   15e54:	ldr	r3, [pc, #1240]	; 16334 <close@plt+0x5234>
   15e58:	mov	r2, #19
   15e5c:	ldrh	r1, [sp, #66]	; 0x42
   15e60:	mov	r0, r6
   15e64:	bl	1ef8c <close@plt+0xde8c>
   15e68:	b	15b00 <close@plt+0x4a00>
   15e6c:	ldr	r0, [sp, #68]	; 0x44
   15e70:	bl	17568 <close@plt+0x6468>
   15e74:	ldr	r0, [sp, #44]	; 0x2c
   15e78:	bl	1ea38 <close@plt+0xd938>
   15e7c:	b	159b4 <close@plt+0x48b4>
   15e80:	mov	r3, #158	; 0x9e
   15e84:	mov	r2, #139	; 0x8b
   15e88:	b	15988 <close@plt+0x4888>
   15e8c:	mov	r0, r8
   15e90:	mov	r8, #0
   15e94:	strh	r8, [sp, #66]	; 0x42
   15e98:	bl	10e9c <free@plt>
   15e9c:	ldr	r1, [sp, #68]	; 0x44
   15ea0:	ldr	r0, [sp, #116]	; 0x74
   15ea4:	add	r1, r1, r5
   15ea8:	ldr	r2, [pc, #1160]	; 16338 <close@plt+0x5238>
   15eac:	ldrb	ip, [r1, #13]
   15eb0:	ldrb	r3, [r1, #12]
   15eb4:	and	r2, r2, r0
   15eb8:	add	r0, sp, #66	; 0x42
   15ebc:	orr	r3, r3, ip, lsl #8
   15ec0:	ldr	ip, [pc, #1140]	; 1633c <close@plt+0x523c>
   15ec4:	str	r7, [sp]
   15ec8:	orr	r3, r3, #32768	; 0x8000
   15ecc:	stmib	sp, {r0, ip}
   15ed0:	mov	r0, r6
   15ed4:	bl	1ee88 <close@plt+0xdd88>
   15ed8:	ldr	sl, [sp, #68]	; 0x44
   15edc:	cmp	r0, r8
   15ee0:	movge	r8, r9
   15ee4:	addge	sl, sl, r5
   15ee8:	strhlt	r8, [sp, #66]	; 0x42
   15eec:	addlt	sl, sl, r5
   15ef0:	b	15b8c <close@plt+0x4a8c>
   15ef4:	mov	r0, #0
   15ef8:	bl	1e554 <close@plt+0xd454>
   15efc:	subs	r8, r0, #0
   15f00:	bge	15a38 <close@plt+0x4938>
   15f04:	ldr	r0, [pc, #1076]	; 16340 <close@plt+0x5240>
   15f08:	bl	10efc <perror@plt>
   15f0c:	mov	r0, #1
   15f10:	bl	10fec <exit@plt>
   15f14:	add	r0, sp, #184	; 0xb8
   15f18:	mov	r2, #63	; 0x3f
   15f1c:	ldr	r1, [pc, #1056]	; 16344 <close@plt+0x5244>
   15f20:	bl	1e210 <close@plt+0xd110>
   15f24:	ldrb	lr, [sp, #191]	; 0xbf
   15f28:	ldrb	ip, [sp, #190]	; 0xbe
   15f2c:	ldrb	r1, [sp, #188]	; 0xbc
   15f30:	ldrb	r2, [sp, #187]	; 0xbb
   15f34:	ldrb	r3, [sp, #186]	; 0xba
   15f38:	str	lr, [sp, #20]
   15f3c:	str	ip, [sp, #16]
   15f40:	str	r1, [sp, #8]
   15f44:	str	r2, [sp, #4]
   15f48:	str	r3, [sp]
   15f4c:	ldrb	r2, [sp, #184]	; 0xb8
   15f50:	ldrb	r3, [sp, #185]	; 0xb9
   15f54:	ldr	r1, [pc, #1004]	; 16348 <close@plt+0x5248>
   15f58:	mov	r7, r0
   15f5c:	ldrb	r0, [sp, #189]	; 0xbd
   15f60:	str	r0, [sp, #12]
   15f64:	mov	r0, #1
   15f68:	bl	11070 <__printf_chk@plt>
   15f6c:	mov	r0, r7
   15f70:	bl	10f80 <puts@plt>
   15f74:	mov	r0, r7
   15f78:	bl	17568 <close@plt+0x6468>
   15f7c:	b	15e44 <close@plt+0x4d44>
   15f80:	ldrb	r0, [sp, #78]	; 0x4e
   15f84:	bl	1e1cc <close@plt+0xd0cc>
   15f88:	mov	r7, r0
   15f8c:	ldrh	r0, [sp, #72]	; 0x48
   15f90:	bl	17590 <close@plt+0x6490>
   15f94:	ldrh	r3, [sp, #72]	; 0x48
   15f98:	ldr	r1, [pc, #940]	; 1634c <close@plt+0x524c>
   15f9c:	mov	r2, r0
   15fa0:	mov	r0, #1
   15fa4:	bl	11070 <__printf_chk@plt>
   15fa8:	cmp	r7, #0
   15fac:	beq	1619c <close@plt+0x509c>
   15fb0:	ldrh	r1, [sp, #80]	; 0x50
   15fb4:	ldrb	r3, [sp, #78]	; 0x4e
   15fb8:	mov	r2, r7
   15fbc:	str	r1, [sp]
   15fc0:	mov	r0, #1
   15fc4:	ldr	r1, [pc, #900]	; 16350 <close@plt+0x5250>
   15fc8:	bl	11070 <__printf_chk@plt>
   15fcc:	mov	r0, r7
   15fd0:	bl	17568 <close@plt+0x6468>
   15fd4:	b	15e28 <close@plt+0x4d28>
   15fd8:	mov	r0, #10
   15fdc:	bl	11058 <putchar@plt>
   15fe0:	b	15aa8 <close@plt+0x49a8>
   15fe4:	ldr	r3, [pc, #872]	; 16354 <close@plt+0x5254>
   15fe8:	str	r3, [fp]
   15fec:	b	15d74 <close@plt+0x4c74>
   15ff0:	sub	r3, r3, #1
   15ff4:	cmp	r3, #4
   15ff8:	bhi	160fc <close@plt+0x4ffc>
   15ffc:	add	r3, r0, r3, lsl #2
   16000:	ldr	r3, [r3, #680]	; 0x2a8
   16004:	ldr	r2, [sp, #48]	; 0x30
   16008:	ldr	r1, [pc, #840]	; 16358 <close@plt+0x5258>
   1600c:	mov	r0, #1
   16010:	bl	11070 <__printf_chk@plt>
   16014:	b	15c74 <close@plt+0x4b74>
   16018:	sub	r3, r3, #1
   1601c:	cmp	r3, #4
   16020:	bhi	160fc <close@plt+0x4ffc>
   16024:	add	r3, r0, r3, lsl #2
   16028:	ldr	r3, [r3, #700]	; 0x2bc
   1602c:	b	16004 <close@plt+0x4f04>
   16030:	cmp	r3, #0
   16034:	beq	161bc <close@plt+0x50bc>
   16038:	asr	r3, r3, #3
   1603c:	add	r0, r0, r3, lsl #2
   16040:	ldr	r3, [r0, #572]	; 0x23c
   16044:	b	16004 <close@plt+0x4f04>
   16048:	cmp	r3, #18
   1604c:	bhi	160fc <close@plt+0x4ffc>
   16050:	add	r3, r0, r3, lsl #2
   16054:	ldr	r3, [r3, #604]	; 0x25c
   16058:	b	16004 <close@plt+0x4f04>
   1605c:	cmp	r3, #6
   16060:	bhi	160fc <close@plt+0x4ffc>
   16064:	add	r3, r0, r3, lsl #2
   16068:	ldr	r3, [r3, #516]	; 0x204
   1606c:	b	16004 <close@plt+0x4f04>
   16070:	cmp	r3, #6
   16074:	bhi	160fc <close@plt+0x4ffc>
   16078:	add	r3, r0, r3, lsl #2
   1607c:	ldr	r3, [r3, #544]	; 0x220
   16080:	b	16004 <close@plt+0x4f04>
   16084:	and	r2, r3, #48	; 0x30
   16088:	cmp	r2, #32
   1608c:	beq	16238 <close@plt+0x5138>
   16090:	cmp	r2, #48	; 0x30
   16094:	beq	161cc <close@plt+0x50cc>
   16098:	cmp	r2, #16
   1609c:	beq	16248 <close@plt+0x5148>
   160a0:	ldr	r1, [pc, #692]	; 1635c <close@plt+0x525c>
   160a4:	mov	r2, #0
   160a8:	ands	r3, r3, #15
   160ac:	strb	r2, [r1, #4]
   160b0:	beq	160fc <close@plt+0x4ffc>
   160b4:	sub	r3, r3, #1
   160b8:	cmp	r3, #5
   160bc:	ldrls	pc, [pc, r3, lsl #2]
   160c0:	b	162c4 <close@plt+0x51c4>
   160c4:	andeq	r6, r1, r4, lsl #2
   160c8:	andeq	r6, r1, r8, lsl #3
   160cc:	andeq	r6, r1, r4, ror r1
   160d0:	andeq	r6, r1, r0, ror #2
   160d4:	andeq	r6, r1, ip, asr #2
   160d8:	andeq	r6, r1, r8, lsr r1
   160dc:	tst	r3, #4
   160e0:	bne	161c4 <close@plt+0x50c4>
   160e4:	tst	r3, #8
   160e8:	bne	16258 <close@plt+0x5158>
   160ec:	tst	r3, #16
   160f0:	bne	16260 <close@plt+0x5160>
   160f4:	tst	r3, #32
   160f8:	bne	16268 <close@plt+0x5168>
   160fc:	ldr	r3, [pc, #604]	; 16360 <close@plt+0x5260>
   16100:	b	16004 <close@plt+0x4f04>
   16104:	ldr	r0, [pc, #600]	; 16364 <close@plt+0x5264>
   16108:	bl	11010 <strlen@plt>
   1610c:	ldr	r1, [pc, #596]	; 16368 <close@plt+0x5268>
   16110:	mov	r3, #48	; 0x30
   16114:	rsb	r2, r0, #47	; 0x2f
   16118:	ldr	r0, [pc, #580]	; 16364 <close@plt+0x5264>
   1611c:	bl	10e54 <__strncat_chk@plt>
   16120:	ldr	r3, [pc, #564]	; 1635c <close@plt+0x525c>
   16124:	ldrb	r2, [r3, #4]
   16128:	cmp	r2, #0
   1612c:	beq	160fc <close@plt+0x4ffc>
   16130:	ldr	r3, [pc, #556]	; 16364 <close@plt+0x5264>
   16134:	b	16004 <close@plt+0x4f04>
   16138:	ldr	r0, [pc, #548]	; 16364 <close@plt+0x5264>
   1613c:	bl	11010 <strlen@plt>
   16140:	mov	r3, #48	; 0x30
   16144:	ldr	r1, [pc, #544]	; 1636c <close@plt+0x526c>
   16148:	b	16114 <close@plt+0x5014>
   1614c:	ldr	r0, [pc, #528]	; 16364 <close@plt+0x5264>
   16150:	bl	11010 <strlen@plt>
   16154:	mov	r3, #48	; 0x30
   16158:	ldr	r1, [pc, #528]	; 16370 <close@plt+0x5270>
   1615c:	b	16114 <close@plt+0x5014>
   16160:	ldr	r0, [pc, #508]	; 16364 <close@plt+0x5264>
   16164:	bl	11010 <strlen@plt>
   16168:	mov	r3, #48	; 0x30
   1616c:	ldr	r1, [pc, #512]	; 16374 <close@plt+0x5274>
   16170:	b	16114 <close@plt+0x5014>
   16174:	ldr	r0, [pc, #488]	; 16364 <close@plt+0x5264>
   16178:	bl	11010 <strlen@plt>
   1617c:	mov	r3, #48	; 0x30
   16180:	ldr	r1, [pc, #496]	; 16378 <close@plt+0x5278>
   16184:	b	16114 <close@plt+0x5014>
   16188:	ldr	r0, [pc, #468]	; 16364 <close@plt+0x5264>
   1618c:	bl	11010 <strlen@plt>
   16190:	mov	r3, #48	; 0x30
   16194:	ldr	r1, [pc, #480]	; 1637c <close@plt+0x527c>
   16198:	b	16114 <close@plt+0x5014>
   1619c:	ldrh	r1, [sp, #80]	; 0x50
   161a0:	ldrb	r3, [sp, #78]	; 0x4e
   161a4:	ldr	r2, [pc, #468]	; 16380 <close@plt+0x5280>
   161a8:	str	r1, [sp]
   161ac:	mov	r0, #1
   161b0:	ldr	r1, [pc, #408]	; 16350 <close@plt+0x5250>
   161b4:	bl	11070 <__printf_chk@plt>
   161b8:	b	15e28 <close@plt+0x4d28>
   161bc:	ldr	r3, [pc, #448]	; 16384 <close@plt+0x5284>
   161c0:	b	16004 <close@plt+0x4f04>
   161c4:	ldr	r3, [pc, #444]	; 16388 <close@plt+0x5288>
   161c8:	b	16004 <close@plt+0x4f04>
   161cc:	ldr	r1, [pc, #440]	; 1638c <close@plt+0x528c>
   161d0:	str	r3, [sp, #52]	; 0x34
   161d4:	ldr	r0, [pc, #392]	; 16364 <close@plt+0x5264>
   161d8:	bl	11064 <strncpy@plt>
   161dc:	ldr	r3, [pc, #376]	; 1635c <close@plt+0x525c>
   161e0:	ldrb	r2, [r3, #4]
   161e4:	ldr	r3, [sp, #52]	; 0x34
   161e8:	ands	r3, r3, #15
   161ec:	beq	16128 <close@plt+0x5028>
   161f0:	cmp	r2, #0
   161f4:	beq	160b4 <close@plt+0x4fb4>
   161f8:	mov	r2, #48	; 0x30
   161fc:	ldr	r1, [pc, #396]	; 16390 <close@plt+0x5290>
   16200:	ldr	r0, [pc, #348]	; 16364 <close@plt+0x5264>
   16204:	str	r3, [sp, #52]	; 0x34
   16208:	bl	11028 <__strcat_chk@plt>
   1620c:	ldr	r3, [sp, #52]	; 0x34
   16210:	sub	r3, r3, #1
   16214:	cmp	r3, #5
   16218:	ldrls	pc, [pc, r3, lsl #2]
   1621c:	b	162c4 <close@plt+0x51c4>
   16220:	andeq	r6, r1, r4, lsl #2
   16224:	andeq	r6, r1, r8, lsl #3
   16228:	andeq	r6, r1, r4, ror r1
   1622c:	andeq	r6, r1, r0, ror #2
   16230:	andeq	r6, r1, ip, asr #2
   16234:	andeq	r6, r1, r8, lsr r1
   16238:	str	r3, [sp, #52]	; 0x34
   1623c:	mov	r2, #48	; 0x30
   16240:	ldr	r1, [pc, #332]	; 16394 <close@plt+0x5294>
   16244:	b	161d4 <close@plt+0x50d4>
   16248:	str	r3, [sp, #52]	; 0x34
   1624c:	mov	r2, #48	; 0x30
   16250:	ldr	r1, [pc, #320]	; 16398 <close@plt+0x5298>
   16254:	b	161d4 <close@plt+0x50d4>
   16258:	ldr	r3, [pc, #316]	; 1639c <close@plt+0x529c>
   1625c:	b	16004 <close@plt+0x4f04>
   16260:	ldr	r3, [pc, #312]	; 163a0 <close@plt+0x52a0>
   16264:	b	16004 <close@plt+0x4f04>
   16268:	ldr	r3, [pc, #308]	; 163a4 <close@plt+0x52a4>
   1626c:	b	16004 <close@plt+0x4f04>
   16270:	bl	10ee4 <__stack_chk_fail@plt>
   16274:	ldr	r2, [sp, #40]	; 0x28
   16278:	ldr	r1, [pc, #296]	; 163a8 <close@plt+0x52a8>
   1627c:	mov	r0, #1
   16280:	bl	11070 <__printf_chk@plt>
   16284:	mov	r0, #1
   16288:	bl	10fec <exit@plt>
   1628c:	ldr	r0, [pc, #280]	; 163ac <close@plt+0x52ac>
   16290:	bl	10efc <perror@plt>
   16294:	mov	r0, #1
   16298:	bl	10fec <exit@plt>
   1629c:	ldr	r0, [pc, #268]	; 163b0 <close@plt+0x52b0>
   162a0:	bl	10efc <perror@plt>
   162a4:	ldr	r0, [sp, #68]	; 0x44
   162a8:	bl	10e9c <free@plt>
   162ac:	mov	r0, #1
   162b0:	bl	10fec <exit@plt>
   162b4:	ldr	r0, [pc, #248]	; 163b4 <close@plt+0x52b4>
   162b8:	bl	10efc <perror@plt>
   162bc:	mov	r0, #1
   162c0:	bl	10fec <exit@plt>
   162c4:	ldr	r0, [pc, #152]	; 16364 <close@plt+0x5264>
   162c8:	bl	11010 <strlen@plt>
   162cc:	mov	r3, #48	; 0x30
   162d0:	ldr	r1, [pc, #224]	; 163b8 <close@plt+0x52b8>
   162d4:	b	16114 <close@plt+0x5014>
   162d8:	ldr	r3, [pc, #220]	; 163bc <close@plt+0x52bc>
   162dc:	b	16004 <close@plt+0x4f04>
   162e0:	andeq	ip, r3, r8, ror #27
   162e4:	andeq	sp, r3, r8, ror r5
   162e8:	andeq	lr, r3, r8, ror #5
   162ec:	andeq	r2, r2, r0, asr #23
   162f0:			; <UNDEFINED> instruction: 0xffff8b33
   162f4:	andeq	r3, r2, ip, lsr sl
   162f8:	andeq	r4, r2, ip, lsl r1
   162fc:	andeq	r3, r2, r4, asr #20
   16300:	andeq	r4, r2, r0, lsl #3
   16304:	andeq	r4, r2, r0, lsl #4
   16308:	andeq	r4, r2, r0, lsr #4
   1630c:	andeq	r8, r1, r0, lsr #13
   16310:	andeq	r4, r2, r8, ror #4
   16314:	andeq	r4, r2, ip, ror r2
   16318:	andeq	r4, r2, ip, lsl #5
   1631c:	andeq	r4, r2, ip, lsr r3
   16320:	ldrdhi	r4, [r4], -r5
   16324:	andeq	r4, r2, r0, asr r2
   16328:			; <UNDEFINED> instruction: 0x000229b0
   1632c:	andeq	r2, r2, r4, asr #11
   16330:	andeq	r4, r0, r0, lsr #28
   16334:	andeq	r2, r0, r0, lsl r7
   16338:	andeq	ip, r0, r8, lsl ip
   1633c:	andeq	r6, r0, r8, lsr #3
   16340:	andeq	r4, r2, r8, ror #3
   16344:			; <UNDEFINED> instruction: 0x00023fb8
   16348:	andeq	r4, r2, ip, ror #6
   1634c:	andeq	r4, r2, r4, asr r3
   16350:			; <UNDEFINED> instruction: 0x000243bc
   16354:	rsbeq	r2, r1, lr, ror #30
   16358:	andeq	r4, r2, r4, lsr r3
   1635c:	strdeq	lr, [r3], -r0
   16360:	andeq	r4, r2, ip, ror #1
   16364:	strdeq	lr, [r3], -r4
   16368:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1636c:	andeq	r4, r2, ip, lsl r3
   16370:	andeq	r4, r2, r8, lsl #6
   16374:	strdeq	r4, [r2], -r8
   16378:	andeq	r4, r2, r8, ror #5
   1637c:	andeq	r4, r2, r0, ror #5
   16380:	andeq	r3, r2, r4, asr lr
   16384:	andeq	r4, r2, ip, asr #1
   16388:	andeq	r4, r2, r4, asr #1
   1638c:			; <UNDEFINED> instruction: 0x000242b0
   16390:	ldrdeq	r4, [r2], -r0
   16394:	andeq	r4, r2, r0, lsr #5
   16398:	muleq	r2, r4, r2
   1639c:	ldrdeq	r4, [r2], -ip
   163a0:	andeq	r4, r2, r4, ror #1
   163a4:	andeq	r4, r2, r4, lsl r1
   163a8:	andeq	r3, r2, ip, asr #20
   163ac:	andeq	r4, r2, r0, lsl r2
   163b0:	andeq	r3, r2, r0, ror r1
   163b4:	strdeq	r3, [r2], -r4
   163b8:	andeq	r4, r2, r8, lsr #6
   163bc:	andeq	r3, r2, r0, asr lr
   163c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   163c4:	sub	sp, sp, #508	; 0x1fc
   163c8:	ldr	r8, [pc, #848]	; 16720 <close@plt+0x5620>
   163cc:	add	r2, sp, #12
   163d0:	str	r2, [sp]
   163d4:	ldr	ip, [r8]
   163d8:	mov	r6, r1
   163dc:	add	r3, sp, #32
   163e0:	mov	r7, #16
   163e4:	mov	r2, #2
   163e8:	mov	r1, #0
   163ec:	str	ip, [sp, #500]	; 0x1f4
   163f0:	str	r7, [sp, #12]
   163f4:	mov	r4, r0
   163f8:	bl	10f50 <getsockopt@plt>
   163fc:	cmp	r0, #0
   16400:	blt	166fc <close@plt+0x55fc>
   16404:	mov	r5, #0
   16408:	mov	ip, #1073741824	; 0x40000000
   1640c:	str	r7, [sp]
   16410:	mov	r1, r5
   16414:	add	r3, sp, #16
   16418:	mov	r2, #2
   1641c:	mov	r0, r4
   16420:	str	r7, [sp, #16]
   16424:	str	r5, [sp, #28]
   16428:	str	r5, [sp, #20]
   1642c:	str	ip, [sp, #24]
   16430:	bl	10e78 <setsockopt@plt>
   16434:	cmp	r0, r5
   16438:	blt	1670c <close@plt+0x560c>
   1643c:	mov	r2, #136	; 0x88
   16440:	mov	r1, r5
   16444:	add	r0, sp, #52	; 0x34
   16448:	bl	1104c <memset@plt>
   1644c:	ldr	ip, [pc, #720]	; 16724 <close@plt+0x5624>
   16450:	mov	r3, #1
   16454:	mov	r2, r5
   16458:	add	r1, sp, #48	; 0x30
   1645c:	mov	r0, #2
   16460:	str	ip, [sp, #48]	; 0x30
   16464:	str	r3, [sp, #180]	; 0xb4
   16468:	bl	10f20 <sigaction@plt>
   1646c:	ldr	r9, [pc, #692]	; 16728 <close@plt+0x5628>
   16470:	ldr	r7, [pc, #692]	; 1672c <close@plt+0x562c>
   16474:	ldr	fp, [pc, #692]	; 16730 <close@plt+0x5630>
   16478:	ldr	sl, [pc, #692]	; 16734 <close@plt+0x5634>
   1647c:	mov	r2, #260	; 0x104
   16480:	add	r1, sp, #240	; 0xf0
   16484:	mov	r0, r4
   16488:	bl	10e84 <read@plt>
   1648c:	subs	r5, r0, #0
   16490:	blt	16564 <close@plt+0x5464>
   16494:	ldrb	r3, [sp, #243]	; 0xf3
   16498:	cmp	r3, #2
   1649c:	bne	16660 <close@plt+0x5560>
   164a0:	cmp	r6, #0
   164a4:	bne	165b4 <close@plt+0x54b4>
   164a8:	mov	r2, #30
   164ac:	mov	r1, #0
   164b0:	add	r0, sp, #208	; 0xd0
   164b4:	bl	1104c <memset@plt>
   164b8:	add	r1, sp, #188	; 0xbc
   164bc:	add	r0, sp, #247	; 0xf7
   164c0:	bl	1714c <close@plt+0x604c>
   164c4:	ldrb	ip, [sp, #253]	; 0xfd
   164c8:	cmp	ip, #0
   164cc:	beq	1653c <close@plt+0x543c>
   164d0:	ldrb	r2, [sp, #254]	; 0xfe
   164d4:	cmp	r2, #0
   164d8:	beq	1653c <close@plt+0x543c>
   164dc:	cmp	ip, r2
   164e0:	bcc	1653c <close@plt+0x543c>
   164e4:	ldrb	r3, [sp, #255]	; 0xff
   164e8:	sub	r3, r3, #8
   164ec:	cmp	r3, #1
   164f0:	bls	166d0 <close@plt+0x55d0>
   164f4:	mov	r3, r2
   164f8:	add	r1, sp, #254	; 0xfe
   164fc:	b	16528 <close@plt+0x5428>
   16500:	ldrb	r2, [r1]
   16504:	cmp	r2, #0
   16508:	beq	1653c <close@plt+0x543c>
   1650c:	add	r3, r2, r3
   16510:	cmp	ip, r3
   16514:	bcc	1653c <close@plt+0x543c>
   16518:	ldrb	r0, [r1, #1]
   1651c:	sub	r0, r0, #8
   16520:	cmp	r0, #1
   16524:	bls	166d4 <close@plt+0x55d4>
   16528:	add	r3, r3, #1
   1652c:	add	r2, r2, #1
   16530:	cmp	ip, r3
   16534:	add	r1, r1, r2
   16538:	bhi	16500 <close@plt+0x5400>
   1653c:	ldm	r7, {r0, r1, r2}
   16540:	add	r3, sp, #208	; 0xd0
   16544:	stmia	r3!, {r0, r1}
   16548:	strh	r2, [r3]
   1654c:	add	r3, sp, #208	; 0xd0
   16550:	add	r2, sp, #188	; 0xbc
   16554:	mov	r1, r9
   16558:	mov	r0, #1
   1655c:	bl	11070 <__printf_chk@plt>
   16560:	b	1647c <close@plt+0x537c>
   16564:	bl	1101c <__errno_location@plt>
   16568:	ldr	r3, [r0]
   1656c:	cmp	r3, #4
   16570:	beq	1668c <close@plt+0x558c>
   16574:	cmp	r3, #11
   16578:	beq	1647c <close@plt+0x537c>
   1657c:	mov	r2, #16
   16580:	str	r2, [sp]
   16584:	add	r3, sp, #32
   16588:	mov	r0, r4
   1658c:	mov	r2, #2
   16590:	mov	r1, #0
   16594:	bl	10e78 <setsockopt@plt>
   16598:	mvn	r0, #0
   1659c:	ldr	r2, [sp, #500]	; 0x1f4
   165a0:	ldr	r3, [r8]
   165a4:	cmp	r2, r3
   165a8:	bne	1671c <close@plt+0x561c>
   165ac:	add	sp, sp, #508	; 0x1fc
   165b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165b4:	ldrb	r0, [sp, #253]	; 0xfd
   165b8:	cmp	r0, #0
   165bc:	beq	1647c <close@plt+0x537c>
   165c0:	ldrb	r2, [sp, #254]	; 0xfe
   165c4:	cmp	r2, #0
   165c8:	beq	1647c <close@plt+0x537c>
   165cc:	cmp	r0, r2
   165d0:	bcc	1647c <close@plt+0x537c>
   165d4:	ldrb	r1, [sp, #255]	; 0xff
   165d8:	cmp	r1, #1
   165dc:	bne	165e8 <close@plt+0x54e8>
   165e0:	b	166f4 <close@plt+0x55f4>
   165e4:	mov	r2, r3
   165e8:	add	r1, r2, #1
   165ec:	cmp	r0, r1
   165f0:	bls	1647c <close@plt+0x537c>
   165f4:	add	r3, sp, #504	; 0x1f8
   165f8:	add	r3, r3, r1
   165fc:	ldrb	r3, [r3, #-250]	; 0xffffff06
   16600:	cmp	r3, #0
   16604:	beq	1647c <close@plt+0x537c>
   16608:	add	r3, r3, r1
   1660c:	cmp	r0, r3
   16610:	bcc	1647c <close@plt+0x537c>
   16614:	add	r1, sp, #504	; 0x1f8
   16618:	add	r1, r1, r2
   1661c:	ldrb	r1, [r1, #-248]	; 0xffffff08
   16620:	cmp	r1, #1
   16624:	bne	165e4 <close@plt+0x54e4>
   16628:	add	r2, r2, #3
   1662c:	add	r3, sp, #504	; 0x1f8
   16630:	add	r2, r3, r2
   16634:	cmp	r6, #103	; 0x67
   16638:	ldrb	r3, [r2, #-250]	; 0xffffff06
   1663c:	beq	166c4 <close@plt+0x55c4>
   16640:	cmp	r6, #108	; 0x6c
   16644:	beq	166b8 <close@plt+0x55b8>
   16648:	ldr	r3, [fp]
   1664c:	mov	r2, #28
   16650:	mov	r1, #1
   16654:	ldr	r0, [pc, #220]	; 16738 <close@plt+0x5638>
   16658:	bl	10f38 <fwrite@plt>
   1665c:	b	1647c <close@plt+0x537c>
   16660:	mov	r2, #16
   16664:	str	r2, [sp]
   16668:	add	r3, sp, #32
   1666c:	mov	r0, r4
   16670:	mov	r2, #2
   16674:	mov	r1, #0
   16678:	bl	10e78 <setsockopt@plt>
   1667c:	cmp	r5, #2
   16680:	movgt	r0, #0
   16684:	mvnle	r0, #0
   16688:	b	1659c <close@plt+0x549c>
   1668c:	ldr	r2, [sl]
   16690:	cmp	r2, #2
   16694:	bne	1647c <close@plt+0x537c>
   16698:	mov	r1, #16
   1669c:	str	r1, [sp]
   166a0:	add	r3, sp, #32
   166a4:	mov	r0, r4
   166a8:	mov	r1, #0
   166ac:	bl	10e78 <setsockopt@plt>
   166b0:	mov	r0, #0
   166b4:	b	1659c <close@plt+0x549c>
   166b8:	tst	r3, #1
   166bc:	beq	1647c <close@plt+0x537c>
   166c0:	b	164a8 <close@plt+0x53a8>
   166c4:	tst	r3, #3
   166c8:	beq	1647c <close@plt+0x537c>
   166cc:	b	164a8 <close@plt+0x53a8>
   166d0:	add	r1, sp, #254	; 0xfe
   166d4:	sub	r2, r2, #1
   166d8:	cmp	r2, #29
   166dc:	bgt	1653c <close@plt+0x543c>
   166e0:	add	r1, r1, #2
   166e4:	mov	r3, #30
   166e8:	add	r0, sp, #208	; 0xd0
   166ec:	bl	10f2c <__memcpy_chk@plt>
   166f0:	b	1654c <close@plt+0x544c>
   166f4:	mov	r2, r3
   166f8:	b	1662c <close@plt+0x552c>
   166fc:	ldr	r0, [pc, #56]	; 1673c <close@plt+0x563c>
   16700:	bl	10f80 <puts@plt>
   16704:	mvn	r0, #0
   16708:	b	1659c <close@plt+0x549c>
   1670c:	ldr	r0, [pc, #44]	; 16740 <close@plt+0x5640>
   16710:	bl	10f80 <puts@plt>
   16714:	mvn	r0, #0
   16718:	b	1659c <close@plt+0x549c>
   1671c:	bl	10ee4 <__stack_chk_fail@plt>
   16720:	andeq	ip, r3, r8, ror #27
   16724:	andeq	r1, r1, r0, lsr #7
   16728:	andeq	r4, r2, r0, asr r4
   1672c:	andeq	r4, r2, r4, asr #8
   16730:	andeq	lr, r3, r0, ror #5
   16734:	strdeq	lr, [r3], -r0
   16738:	andeq	r4, r2, r4, lsr #8
   1673c:	andeq	r4, r2, r4, ror #7
   16740:	andeq	r4, r2, r4, lsl #8
   16744:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16748:	mov	r7, #0
   1674c:	mov	r9, #1
   16750:	ldr	r6, [pc, #712]	; 16a20 <close@plt+0x5920>
   16754:	ldr	r5, [pc, #712]	; 16a24 <close@plt+0x5924>
   16758:	ldr	fp, [pc, #712]	; 16a28 <close@plt+0x5928>
   1675c:	sub	sp, sp, #44	; 0x2c
   16760:	mov	sl, r9
   16764:	mov	r8, r7
   16768:	mov	r3, #16
   1676c:	str	r0, [sp, #28]
   16770:	str	r1, [sp, #36]	; 0x24
   16774:	str	r2, [sp, #32]
   16778:	str	r7, [sp, #20]
   1677c:	str	r3, [sp, #24]
   16780:	mov	r4, #0
   16784:	str	r4, [sp]
   16788:	mov	r3, r6
   1678c:	mov	r2, r5
   16790:	ldr	r1, [sp, #32]
   16794:	ldr	r0, [sp, #36]	; 0x24
   16798:	bl	10fd4 <getopt_long@plt>
   1679c:	cmn	r0, #1
   167a0:	beq	168d8 <close@plt+0x57d8>
   167a4:	sub	r0, r0, #68	; 0x44
   167a8:	cmp	r0, #51	; 0x33
   167ac:	ldrls	pc, [pc, r0, lsl #2]
   167b0:	b	168c8 <close@plt+0x57c8>
   167b4:			; <UNDEFINED> instruction: 0x000168b4
   167b8:	andeq	r6, r1, r8, asr #17
   167bc:	andeq	r6, r1, r8, asr #17
   167c0:	andeq	r6, r1, r8, asr #17
   167c4:	andeq	r6, r1, r8, asr #17
   167c8:	andeq	r6, r1, r8, asr #17
   167cc:	andeq	r6, r1, r8, asr #17
   167d0:	andeq	r6, r1, r8, asr #17
   167d4:	andeq	r6, r1, r8, asr #17
   167d8:	andeq	r6, r1, r8, asr #17
   167dc:	andeq	r6, r1, r8, asr #17
   167e0:	andeq	r6, r1, r8, asr #17
   167e4:	andeq	r6, r1, ip, lsr #17
   167e8:	andeq	r6, r1, r8, asr #17
   167ec:	andeq	r6, r1, r8, asr #17
   167f0:	andeq	r6, r1, r8, asr #17
   167f4:	andeq	r6, r1, r8, asr #17
   167f8:	andeq	r6, r1, r8, asr #17
   167fc:	andeq	r6, r1, r8, asr #17
   16800:	andeq	r6, r1, r8, asr #17
   16804:	andeq	r6, r1, r8, asr #17
   16808:	andeq	r6, r1, r8, asr #17
   1680c:	andeq	r6, r1, r8, asr #17
   16810:	andeq	r6, r1, r8, asr #17
   16814:	andeq	r6, r1, r8, asr #17
   16818:	andeq	r6, r1, r8, asr #17
   1681c:	andeq	r6, r1, r8, asr #17
   16820:	andeq	r6, r1, r8, asr #17
   16824:	andeq	r6, r1, r8, asr #17
   16828:	andeq	r6, r1, r8, asr #17
   1682c:	andeq	r6, r1, r8, asr #17
   16830:	andeq	r6, r1, r8, asr #17
   16834:	andeq	r6, r1, ip, lsl #17
   16838:	andeq	r6, r1, r8, asr #17
   1683c:	andeq	r6, r1, r8, asr #17
   16840:	andeq	r6, r1, r8, asr #17
   16844:	andeq	r6, r1, r8, asr #17
   16848:	andeq	r6, r1, r8, asr #17
   1684c:	andeq	r6, r1, r8, asr #17
   16850:	andeq	r6, r1, r8, asr #17
   16854:	andeq	r6, r1, r8, asr #17
   16858:	andeq	r6, r1, r8, asr #17
   1685c:	andeq	r6, r1, r8, asr #17
   16860:	andeq	r6, r1, r8, asr #17
   16864:			; <UNDEFINED> instruction: 0x000168bc
   16868:	andeq	r6, r1, r8, asr #17
   1686c:	andeq	r6, r1, r8, asr #17
   16870:			; <UNDEFINED> instruction: 0x000168bc
   16874:	andeq	r6, r1, r8, asr #17
   16878:	andeq	r6, r1, r8, asr #17
   1687c:	andeq	r6, r1, r8, asr #17
   16880:	andeq	r6, r1, r4, lsl #17
   16884:	mov	r7, #1
   16888:	b	16780 <close@plt+0x5680>
   1688c:	ldr	r3, [fp]
   16890:	ldrb	r8, [r3]
   16894:	cmp	r8, #103	; 0x67
   16898:	cmpne	r8, #108	; 0x6c
   1689c:	bne	169b0 <close@plt+0x58b0>
   168a0:	mov	r3, #18
   168a4:	str	r3, [sp, #24]
   168a8:	b	16780 <close@plt+0x5680>
   168ac:	mov	sl, #0
   168b0:	b	16780 <close@plt+0x5680>
   168b4:	mov	r9, #0
   168b8:	b	16780 <close@plt+0x5680>
   168bc:	mov	r3, #1
   168c0:	str	r3, [sp, #20]
   168c4:	b	16780 <close@plt+0x5680>
   168c8:	ldr	r0, [pc, #348]	; 16a2c <close@plt+0x592c>
   168cc:	bl	10f80 <puts@plt>
   168d0:	add	sp, sp, #44	; 0x2c
   168d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168d8:	ldr	r2, [pc, #336]	; 16a30 <close@plt+0x5930>
   168dc:	add	r3, sp, #32
   168e0:	str	r2, [sp]
   168e4:	mov	r1, #1
   168e8:	add	r2, sp, #36	; 0x24
   168ec:	mov	r0, r4
   168f0:	bl	114e4 <close@plt+0x3e4>
   168f4:	ldr	r3, [sp, #28]
   168f8:	cmp	r3, r4
   168fc:	blt	169a0 <close@plt+0x58a0>
   16900:	ldr	r0, [sp, #28]
   16904:	bl	1e970 <close@plt+0xd870>
   16908:	subs	r4, r0, #0
   1690c:	blt	16a10 <close@plt+0x5910>
   16910:	ldr	r3, [sp, #20]
   16914:	ldr	r5, [pc, #280]	; 16a34 <close@plt+0x5934>
   16918:	str	r3, [sp]
   1691c:	ldr	r3, [sp, #24]
   16920:	str	r7, [sp, #4]
   16924:	mov	r1, sl
   16928:	str	r5, [sp, #8]
   1692c:	mov	r2, r3
   16930:	bl	22084 <close@plt+0x10f84>
   16934:	cmp	r0, #0
   16938:	blt	16a00 <close@plt+0x5900>
   1693c:	mov	r3, r5
   16940:	mov	r2, r9
   16944:	mov	r1, #1
   16948:	mov	r0, r4
   1694c:	bl	21fc0 <close@plt+0x10ec0>
   16950:	cmp	r0, #0
   16954:	blt	169f0 <close@plt+0x58f0>
   16958:	ldr	r0, [pc, #216]	; 16a38 <close@plt+0x5938>
   1695c:	bl	10f80 <puts@plt>
   16960:	mov	r1, r8
   16964:	mov	r0, r4
   16968:	bl	163c0 <close@plt+0x52c0>
   1696c:	cmp	r0, #0
   16970:	blt	169e0 <close@plt+0x58e0>
   16974:	mov	r3, r5
   16978:	mov	r2, r9
   1697c:	mov	r1, #0
   16980:	mov	r0, r4
   16984:	bl	21fc0 <close@plt+0x10ec0>
   16988:	cmp	r0, #0
   1698c:	blt	169d0 <close@plt+0x58d0>
   16990:	mov	r0, r4
   16994:	bl	1ea38 <close@plt+0xd938>
   16998:	add	sp, sp, #44	; 0x2c
   1699c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169a0:	mov	r0, r4
   169a4:	bl	1e554 <close@plt+0xd454>
   169a8:	str	r0, [sp, #28]
   169ac:	b	16900 <close@plt+0x5800>
   169b0:	ldr	r3, [pc, #132]	; 16a3c <close@plt+0x593c>
   169b4:	mov	r2, #28
   169b8:	mov	r1, #1
   169bc:	ldr	r3, [r3]
   169c0:	ldr	r0, [pc, #120]	; 16a40 <close@plt+0x5940>
   169c4:	bl	10f38 <fwrite@plt>
   169c8:	mov	r0, #1
   169cc:	bl	10fec <exit@plt>
   169d0:	ldr	r0, [pc, #108]	; 16a44 <close@plt+0x5944>
   169d4:	bl	10efc <perror@plt>
   169d8:	mov	r0, #1
   169dc:	bl	10fec <exit@plt>
   169e0:	ldr	r0, [pc, #96]	; 16a48 <close@plt+0x5948>
   169e4:	bl	10efc <perror@plt>
   169e8:	mov	r0, #1
   169ec:	bl	10fec <exit@plt>
   169f0:	ldr	r0, [pc, #84]	; 16a4c <close@plt+0x594c>
   169f4:	bl	10efc <perror@plt>
   169f8:	mov	r0, #1
   169fc:	bl	10fec <exit@plt>
   16a00:	ldr	r0, [pc, #72]	; 16a50 <close@plt+0x5950>
   16a04:	bl	10efc <perror@plt>
   16a08:	mov	r0, #1
   16a0c:	bl	10fec <exit@plt>
   16a10:	ldr	r0, [pc, #60]	; 16a54 <close@plt+0x5954>
   16a14:	bl	10efc <perror@plt>
   16a18:	mov	r0, #1
   16a1c:	bl	10fec <exit@plt>
   16a20:	andeq	sp, r3, r8, lsr #12
   16a24:	andeq	r2, r2, r0, asr #23
   16a28:	andeq	lr, r3, r8, ror #5
   16a2c:	andeq	r4, r2, r8, asr r4
   16a30:	andeq	r4, r2, r0, ror r5
   16a34:	andeq	r2, r0, r0, lsl r7
   16a38:			; <UNDEFINED> instruction: 0x000246bc
   16a3c:	andeq	lr, r3, r0, ror #5
   16a40:	andeq	r4, r2, r4, lsr #8
   16a44:	strdeq	r4, [r2], -r0
   16a48:	andeq	r4, r2, r8, asr #13
   16a4c:	andeq	r4, r2, r8, lsr #13
   16a50:	andeq	r4, r2, ip, lsl #13
   16a54:	andeq	r2, r2, r4, lsl #28
   16a58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16a5c:	subs	r6, r1, #0
   16a60:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a64:	mov	r4, r0
   16a68:	ldr	r7, [pc, #172]	; 16b1c <close@plt+0x5a1c>
   16a6c:	ldr	r9, [pc, #172]	; 16b20 <close@plt+0x5a20>
   16a70:	ldr	r8, [pc, #172]	; 16b24 <close@plt+0x5a24>
   16a74:	add	r6, r0, r6
   16a78:	mov	r5, #1
   16a7c:	b	16a90 <close@plt+0x5990>
   16a80:	add	r4, r4, #1
   16a84:	cmp	r6, r4
   16a88:	add	r5, r5, #1
   16a8c:	beq	16b10 <close@plt+0x5a10>
   16a90:	mov	r0, #1
   16a94:	cmp	r5, r0
   16a98:	mov	r1, r7
   16a9c:	beq	16ac4 <close@plt+0x59c4>
   16aa0:	ldrb	r2, [r4]
   16aa4:	bl	11070 <__printf_chk@plt>
   16aa8:	cmp	r5, #20
   16aac:	bne	16a80 <close@plt+0x5980>
   16ab0:	add	r4, r4, #1
   16ab4:	mov	r0, #10
   16ab8:	bl	11058 <putchar@plt>
   16abc:	cmp	r6, r4
   16ac0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   16ac4:	mov	r2, r9
   16ac8:	mov	r1, r8
   16acc:	mov	r0, #1
   16ad0:	bl	11070 <__printf_chk@plt>
   16ad4:	ldrb	r2, [r4], #1
   16ad8:	mov	r1, r7
   16adc:	mov	r0, #1
   16ae0:	bl	11070 <__printf_chk@plt>
   16ae4:	cmp	r6, r4
   16ae8:	mov	r1, r7
   16aec:	mov	r0, #1
   16af0:	beq	16b10 <close@plt+0x5a10>
   16af4:	ldrb	r2, [r4]
   16af8:	add	r4, r4, #1
   16afc:	bl	11070 <__printf_chk@plt>
   16b00:	mov	r5, #2
   16b04:	cmp	r6, r4
   16b08:	add	r5, r5, #1
   16b0c:	bne	16a90 <close@plt+0x5990>
   16b10:	mov	r0, #10
   16b14:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16b18:	b	11058 <putchar@plt>
   16b1c:	andeq	r4, r2, r8, lsl #14
   16b20:	andeq	r4, r2, r4, lsl #14
   16b24:	andeq	r4, r2, r8, lsr r3
   16b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b2c:	sub	sp, sp, #300	; 0x12c
   16b30:	ldr	r5, [pc, #628]	; 16dac <close@plt+0x5cac>
   16b34:	mov	r4, #0
   16b38:	str	r1, [sp, #12]
   16b3c:	ldr	ip, [r5]
   16b40:	str	r2, [sp, #8]
   16b44:	mov	r7, r0
   16b48:	str	r4, [sp]
   16b4c:	mov	r0, r1
   16b50:	ldr	r3, [pc, #600]	; 16db0 <close@plt+0x5cb0>
   16b54:	mov	r1, r2
   16b58:	ldr	r2, [pc, #596]	; 16db4 <close@plt+0x5cb4>
   16b5c:	str	ip, [sp, #292]	; 0x124
   16b60:	bl	10fd4 <getopt_long@plt>
   16b64:	cmn	r0, #1
   16b68:	beq	16b8c <close@plt+0x5a8c>
   16b6c:	ldr	r0, [pc, #580]	; 16db8 <close@plt+0x5cb8>
   16b70:	bl	10f80 <puts@plt>
   16b74:	ldr	r2, [sp, #292]	; 0x124
   16b78:	ldr	r3, [r5]
   16b7c:	cmp	r2, r3
   16b80:	bne	16d68 <close@plt+0x5c68>
   16b84:	add	sp, sp, #300	; 0x12c
   16b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b8c:	ldr	r3, [pc, #552]	; 16dbc <close@plt+0x5cbc>
   16b90:	mov	r1, r0
   16b94:	str	r3, [sp]
   16b98:	add	r2, sp, #12
   16b9c:	add	r3, sp, #8
   16ba0:	mov	r0, #2
   16ba4:	bl	114e4 <close@plt+0x3e4>
   16ba8:	cmp	r7, #0
   16bac:	blt	16d50 <close@plt+0x5c50>
   16bb0:	bl	1101c <__errno_location@plt>
   16bb4:	ldr	r3, [sp, #8]
   16bb8:	mov	r4, #0
   16bbc:	mov	r1, r4
   16bc0:	mov	r2, #16
   16bc4:	mov	r6, r0
   16bc8:	str	r4, [r0]
   16bcc:	ldr	r0, [r3]
   16bd0:	bl	10e6c <strtol@plt>
   16bd4:	ldr	r3, [sp, #8]
   16bd8:	mov	r1, r4
   16bdc:	mov	r2, #16
   16be0:	uxtb	r8, r0
   16be4:	ldr	r0, [r3, #4]
   16be8:	bl	10e6c <strtol@plt>
   16bec:	ldr	r3, [r6]
   16bf0:	cmp	r3, #34	; 0x22
   16bf4:	mov	sl, r0
   16bf8:	uxth	r9, r0
   16bfc:	beq	16b6c <close@plt+0x5a6c>
   16c00:	cmp	r8, #63	; 0x3f
   16c04:	cmpls	r9, #1024	; 0x400
   16c08:	movcs	r4, #1
   16c0c:	movcc	r4, #0
   16c10:	bcs	16b6c <close@plt+0x5a6c>
   16c14:	ldr	r3, [sp, #12]
   16c18:	cmp	r3, #2
   16c1c:	movgt	r4, #2
   16c20:	ldrgt	r6, [pc, #408]	; 16dc0 <close@plt+0x5cc0>
   16c24:	addgt	fp, sp, #32
   16c28:	bgt	16c3c <close@plt+0x5b3c>
   16c2c:	b	16c68 <close@plt+0x5b68>
   16c30:	cmp	r3, r6
   16c34:	mov	r4, r3
   16c38:	beq	16d60 <close@plt+0x5c60>
   16c3c:	ldr	r3, [sp, #8]
   16c40:	mov	r2, #16
   16c44:	mov	r1, #0
   16c48:	ldr	r0, [r3, r4, lsl #2]
   16c4c:	bl	10e6c <strtol@plt>
   16c50:	add	r3, r4, #1
   16c54:	sub	r4, r4, #1
   16c58:	strb	r0, [fp], #1
   16c5c:	ldr	r2, [sp, #12]
   16c60:	cmp	r2, r3
   16c64:	bgt	16c30 <close@plt+0x5b30>
   16c68:	mov	r0, r7
   16c6c:	bl	1e970 <close@plt+0xd870>
   16c70:	subs	r7, r0, #0
   16c74:	blt	16d9c <close@plt+0x5c9c>
   16c78:	mov	r2, #16
   16c7c:	mov	r3, #0
   16c80:	mvn	ip, #0
   16c84:	mov	r1, r3
   16c88:	str	r2, [sp]
   16c8c:	str	r3, [sp, #28]
   16c90:	str	r2, [sp, #16]
   16c94:	add	r3, sp, r2
   16c98:	mov	r2, #2
   16c9c:	str	ip, [sp, #20]
   16ca0:	str	ip, [sp, #24]
   16ca4:	bl	10e78 <setsockopt@plt>
   16ca8:	cmp	r0, #0
   16cac:	blt	16d8c <close@plt+0x5c8c>
   16cb0:	ldr	fp, [pc, #268]	; 16dc4 <close@plt+0x5cc4>
   16cb4:	uxth	r3, sl
   16cb8:	mov	r2, r8
   16cbc:	ldr	r1, [pc, #260]	; 16dc8 <close@plt+0x5cc8>
   16cc0:	add	r6, sp, #32
   16cc4:	str	r4, [sp]
   16cc8:	mov	r0, #1
   16ccc:	bl	11070 <__printf_chk@plt>
   16cd0:	mov	r1, r4
   16cd4:	mov	r0, r6
   16cd8:	bl	16a58 <close@plt+0x5958>
   16cdc:	ldr	r0, [fp]
   16ce0:	bl	10e90 <fflush@plt>
   16ce4:	str	r6, [sp]
   16ce8:	uxtb	r3, r4
   16cec:	mov	r2, r9
   16cf0:	mov	r1, r8
   16cf4:	mov	r0, r7
   16cf8:	bl	1ea3c <close@plt+0xd93c>
   16cfc:	cmp	r0, #0
   16d00:	blt	16d7c <close@plt+0x5c7c>
   16d04:	mov	r2, #260	; 0x104
   16d08:	mov	r1, r6
   16d0c:	mov	r0, r7
   16d10:	bl	10e84 <read@plt>
   16d14:	subs	r4, r0, #0
   16d18:	blt	16d6c <close@plt+0x5c6c>
   16d1c:	ldrb	r3, [sp, #34]	; 0x22
   16d20:	ldrb	r2, [sp, #33]	; 0x21
   16d24:	ldr	r1, [pc, #160]	; 16dcc <close@plt+0x5ccc>
   16d28:	mov	r0, #1
   16d2c:	bl	11070 <__printf_chk@plt>
   16d30:	sub	r1, r4, #3
   16d34:	add	r0, r6, #3
   16d38:	bl	16a58 <close@plt+0x5958>
   16d3c:	ldr	r0, [fp]
   16d40:	bl	10e90 <fflush@plt>
   16d44:	mov	r0, r7
   16d48:	bl	1ea38 <close@plt+0xd938>
   16d4c:	b	16b74 <close@plt+0x5a74>
   16d50:	mov	r0, r4
   16d54:	bl	1e554 <close@plt+0xd454>
   16d58:	mov	r7, r0
   16d5c:	b	16bb0 <close@plt+0x5ab0>
   16d60:	mov	r4, #260	; 0x104
   16d64:	b	16c68 <close@plt+0x5b68>
   16d68:	bl	10ee4 <__stack_chk_fail@plt>
   16d6c:	ldr	r0, [pc, #92]	; 16dd0 <close@plt+0x5cd0>
   16d70:	bl	10efc <perror@plt>
   16d74:	mov	r0, #1
   16d78:	bl	10fec <exit@plt>
   16d7c:	ldr	r0, [pc, #80]	; 16dd4 <close@plt+0x5cd4>
   16d80:	bl	10efc <perror@plt>
   16d84:	mov	r0, #1
   16d88:	bl	10fec <exit@plt>
   16d8c:	ldr	r0, [pc, #68]	; 16dd8 <close@plt+0x5cd8>
   16d90:	bl	10efc <perror@plt>
   16d94:	mov	r0, #1
   16d98:	bl	10fec <exit@plt>
   16d9c:	ldr	r0, [pc, #56]	; 16ddc <close@plt+0x5cdc>
   16da0:	bl	10efc <perror@plt>
   16da4:	mov	r0, #1
   16da8:	bl	10fec <exit@plt>
   16dac:	andeq	ip, r3, r8, ror #27
   16db0:	andeq	sp, r3, r8, lsr #13
   16db4:	andeq	r2, r2, r0, asr #23
   16db8:	andeq	r4, r2, r0, lsl r7
   16dbc:	andeq	r4, r2, r4, ror #14
   16dc0:	andeq	r0, r0, r6, lsl #2
   16dc4:	andeq	lr, r3, r4, ror #5
   16dc8:	ldrdeq	r4, [r2], -r0
   16dcc:	andeq	r4, r2, r8, lsl r8
   16dd0:	andeq	r4, r2, ip, lsl #16
   16dd4:	andeq	r4, r2, r0, lsl #16
   16dd8:			; <UNDEFINED> instruction: 0x000247b8
   16ddc:	ldrdeq	r3, [r2], -r8
   16de0:	push	{r4, r5, r6, r7, r8, lr}
   16de4:	subs	r5, r0, #0
   16de8:	beq	16e54 <close@plt+0x5d54>
   16dec:	mov	r3, #0
   16df0:	str	r3, [r1]
   16df4:	str	r3, [r1, #4]
   16df8:	str	r3, [r1, #8]
   16dfc:	str	r3, [r1, #12]
   16e00:	mov	r6, r1
   16e04:	bl	11010 <strlen@plt>
   16e08:	cmp	r0, #31
   16e0c:	bls	16e44 <close@plt+0x5d44>
   16e10:	mov	r7, #16
   16e14:	ldr	r8, [pc, #64]	; 16e5c <close@plt+0x5d5c>
   16e18:	mov	r4, #0
   16e1c:	add	r2, r6, r4
   16e20:	mov	r0, r5
   16e24:	mov	r1, r8
   16e28:	add	r4, r4, #1
   16e2c:	bl	110ac <sscanf@plt>
   16e30:	cmp	r4, r7
   16e34:	add	r5, r5, #2
   16e38:	blt	16e1c <close@plt+0x5d1c>
   16e3c:	mov	r0, #0
   16e40:	pop	{r4, r5, r6, r7, r8, pc}
   16e44:	lsrs	r7, r0, #1
   16e48:	bne	16e14 <close@plt+0x5d14>
   16e4c:	mov	r0, #0
   16e50:	pop	{r4, r5, r6, r7, r8, pc}
   16e54:	mvn	r0, #21
   16e58:	pop	{r4, r5, r6, r7, r8, pc}
   16e5c:	andeq	r4, r2, r8, lsr r8
   16e60:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16e64:	mov	r3, #0
   16e68:	ldr	r8, [pc, #416]	; 17010 <close@plt+0x5f10>
   16e6c:	ldr	r7, [pc, #416]	; 17014 <close@plt+0x5f14>
   16e70:	ldr	r6, [pc, #416]	; 17018 <close@plt+0x5f18>
   16e74:	ldr	sl, [pc, #416]	; 1701c <close@plt+0x5f1c>
   16e78:	sub	sp, sp, #64	; 0x40
   16e7c:	ldr	ip, [r8]
   16e80:	mov	r9, r0
   16e84:	mov	r4, r3
   16e88:	str	r1, [sp, #12]
   16e8c:	str	r2, [sp, #8]
   16e90:	str	ip, [sp, #60]	; 0x3c
   16e94:	str	r3, [sp, #32]
   16e98:	str	r3, [sp, #28]
   16e9c:	str	r3, [sp, #36]	; 0x24
   16ea0:	str	r3, [sp, #40]	; 0x28
   16ea4:	str	r3, [sp, #44]	; 0x2c
   16ea8:	str	r3, [sp, #48]	; 0x30
   16eac:	str	r3, [sp, #52]	; 0x34
   16eb0:	str	r3, [sp, #56]	; 0x38
   16eb4:	mov	r5, #0
   16eb8:	str	r5, [sp]
   16ebc:	mov	r3, r7
   16ec0:	mov	r2, r6
   16ec4:	ldr	r1, [sp, #8]
   16ec8:	ldr	r0, [sp, #12]
   16ecc:	bl	10fd4 <getopt_long@plt>
   16ed0:	cmn	r0, #1
   16ed4:	beq	16f38 <close@plt+0x5e38>
   16ed8:	cmp	r0, #112	; 0x70
   16edc:	beq	16f18 <close@plt+0x5e18>
   16ee0:	cmp	r0, #114	; 0x72
   16ee4:	beq	16f10 <close@plt+0x5e10>
   16ee8:	cmp	r0, #108	; 0x6c
   16eec:	beq	16f28 <close@plt+0x5e28>
   16ef0:	ldr	r0, [pc, #296]	; 17020 <close@plt+0x5f20>
   16ef4:	bl	10f80 <puts@plt>
   16ef8:	ldr	r2, [sp, #60]	; 0x3c
   16efc:	ldr	r3, [r8]
   16f00:	cmp	r2, r3
   16f04:	bne	16ffc <close@plt+0x5efc>
   16f08:	add	sp, sp, #64	; 0x40
   16f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16f10:	mov	r4, #1
   16f14:	b	16eb8 <close@plt+0x5db8>
   16f18:	add	r1, sp, #44	; 0x2c
   16f1c:	ldr	r0, [sl]
   16f20:	bl	16de0 <close@plt+0x5ce0>
   16f24:	b	16eb4 <close@plt+0x5db4>
   16f28:	add	r1, sp, #28
   16f2c:	ldr	r0, [sl]
   16f30:	bl	16de0 <close@plt+0x5ce0>
   16f34:	b	16eb4 <close@plt+0x5db4>
   16f38:	ldr	r3, [pc, #228]	; 17024 <close@plt+0x5f24>
   16f3c:	mov	r1, #1
   16f40:	str	r3, [sp]
   16f44:	mov	r0, r1
   16f48:	add	r3, sp, #8
   16f4c:	add	r2, sp, #12
   16f50:	bl	114e4 <close@plt+0x3e4>
   16f54:	cmp	r9, #0
   16f58:	blt	16fec <close@plt+0x5eec>
   16f5c:	mov	r0, r9
   16f60:	bl	1e970 <close@plt+0xd870>
   16f64:	subs	r5, r0, #0
   16f68:	blt	17000 <close@plt+0x5f00>
   16f6c:	ldr	r3, [sp, #8]
   16f70:	add	r1, sp, #20
   16f74:	ldr	r0, [r3]
   16f78:	bl	17264 <close@plt+0x6164>
   16f7c:	mov	r0, #1000	; 0x3e8
   16f80:	add	r3, sp, #28
   16f84:	mov	r2, r4
   16f88:	add	r1, sp, #20
   16f8c:	str	r3, [sp]
   16f90:	str	r0, [sp, #4]
   16f94:	add	r3, sp, #44	; 0x2c
   16f98:	mov	r0, r5
   16f9c:	bl	1f368 <close@plt+0xe268>
   16fa0:	mov	r4, r0
   16fa4:	mov	r0, r5
   16fa8:	bl	1ea38 <close@plt+0xd938>
   16fac:	cmp	r4, #0
   16fb0:	bge	16ef8 <close@plt+0x5df8>
   16fb4:	bl	1101c <__errno_location@plt>
   16fb8:	ldr	r3, [pc, #104]	; 17028 <close@plt+0x5f28>
   16fbc:	ldr	r5, [r3]
   16fc0:	ldr	r4, [r0]
   16fc4:	mov	r0, r4
   16fc8:	bl	10fa4 <strerror@plt>
   16fcc:	str	r4, [sp]
   16fd0:	ldr	r2, [pc, #84]	; 1702c <close@plt+0x5f2c>
   16fd4:	mov	r1, #1
   16fd8:	mov	r3, r0
   16fdc:	mov	r0, r5
   16fe0:	bl	1107c <__fprintf_chk@plt>
   16fe4:	mov	r0, #1
   16fe8:	bl	10fec <exit@plt>
   16fec:	mov	r0, #0
   16ff0:	bl	1e554 <close@plt+0xd454>
   16ff4:	mov	r9, r0
   16ff8:	b	16f5c <close@plt+0x5e5c>
   16ffc:	bl	10ee4 <__stack_chk_fail@plt>
   17000:	ldr	r0, [pc, #40]	; 17030 <close@plt+0x5f30>
   17004:	bl	10efc <perror@plt>
   17008:	mov	r0, #1
   1700c:	bl	10fec <exit@plt>
   17010:	andeq	ip, r3, r8, ror #27
   17014:	andeq	sp, r3, r8, asr #13
   17018:	andeq	r2, r2, r0, asr #23
   1701c:	andeq	lr, r3, r8, ror #5
   17020:	andeq	r4, r2, r0, asr #16
   17024:	andeq	r4, r2, r0, lsl #17
   17028:	andeq	lr, r3, r0, ror #5
   1702c:	andeq	r4, r2, r0, asr #17
   17030:	andeq	r2, r2, r4, lsl #28
   17034:	push	{r4, r5, r6, r7, r8, lr}
   17038:	sub	sp, sp, #32
   1703c:	ldr	r6, [pc, #224]	; 17124 <close@plt+0x6024>
   17040:	ldrb	r1, [r0, #3]
   17044:	ldrb	r2, [r0, #4]
   17048:	ldrb	r3, [r0, #5]
   1704c:	ldr	ip, [r6]
   17050:	str	r1, [sp, #8]
   17054:	str	r2, [sp, #4]
   17058:	str	r3, [sp]
   1705c:	mov	r2, #11
   17060:	ldr	r3, [pc, #192]	; 17128 <close@plt+0x6028>
   17064:	mov	r1, #1
   17068:	add	r0, sp, #16
   1706c:	str	ip, [sp, #28]
   17070:	bl	11034 <__sprintf_chk@plt>
   17074:	bl	10f68 <udev_new@plt>
   17078:	subs	r7, r0, #0
   1707c:	moveq	r4, r7
   17080:	beq	170f0 <close@plt+0x5ff0>
   17084:	bl	10f14 <udev_hwdb_new@plt>
   17088:	subs	r8, r0, #0
   1708c:	moveq	r4, r8
   17090:	beq	170e8 <close@plt+0x5fe8>
   17094:	add	r1, sp, #16
   17098:	mov	r2, #0
   1709c:	bl	110c4 <udev_hwdb_get_properties_list_entry@plt>
   170a0:	subs	r4, r0, #0
   170a4:	beq	170dc <close@plt+0x5fdc>
   170a8:	ldr	r5, [pc, #124]	; 1712c <close@plt+0x602c>
   170ac:	mov	r0, r4
   170b0:	bl	11094 <udev_list_entry_get_name@plt>
   170b4:	cmp	r0, #0
   170b8:	beq	170cc <close@plt+0x5fcc>
   170bc:	mov	r1, r5
   170c0:	bl	10e60 <strcmp@plt>
   170c4:	cmp	r0, #0
   170c8:	beq	1710c <close@plt+0x600c>
   170cc:	mov	r0, r4
   170d0:	bl	110a0 <udev_list_entry_get_next@plt>
   170d4:	subs	r4, r0, #0
   170d8:	bne	170ac <close@plt+0x5fac>
   170dc:	mov	r4, #0
   170e0:	mov	r0, r8
   170e4:	bl	10e48 <udev_hwdb_unref@plt>
   170e8:	mov	r0, r7
   170ec:	bl	10ff8 <udev_unref@plt>
   170f0:	ldr	r2, [sp, #28]
   170f4:	ldr	r3, [r6]
   170f8:	mov	r0, r4
   170fc:	cmp	r2, r3
   17100:	bne	17120 <close@plt+0x6020>
   17104:	add	sp, sp, #32
   17108:	pop	{r4, r5, r6, r7, r8, pc}
   1710c:	mov	r0, r4
   17110:	bl	110e8 <udev_list_entry_get_value@plt>
   17114:	bl	10ed8 <strdup@plt>
   17118:	mov	r4, r0
   1711c:	b	170e0 <close@plt+0x5fe0>
   17120:	bl	10ee4 <__stack_chk_fail@plt>
   17124:	andeq	ip, r3, r8, ror #27
   17128:	muleq	r2, r0, r1
   1712c:	andeq	r5, r2, r4, lsr #3
   17130:	sub	r0, r0, #1
   17134:	add	r3, r1, #6
   17138:	ldrb	r2, [r3, #-1]!
   1713c:	cmp	r3, r1
   17140:	strb	r2, [r0, #1]!
   17144:	bne	17138 <close@plt+0x6038>
   17148:	bx	lr
   1714c:	push	{r4, r5, lr}
   17150:	sub	sp, sp, #28
   17154:	ldrb	r3, [r0, #5]
   17158:	ldrb	r5, [r0]
   1715c:	ldrb	r4, [r0, #1]
   17160:	ldrb	lr, [r0, #2]
   17164:	ldrb	ip, [r0, #3]
   17168:	ldrb	r2, [r0, #4]
   1716c:	str	r3, [sp]
   17170:	ldr	r3, [pc, #36]	; 1719c <close@plt+0x609c>
   17174:	mov	r0, r1
   17178:	stmib	sp, {r2, ip, lr}
   1717c:	add	r3, pc, r3
   17180:	strd	r4, [sp, #16]
   17184:	mvn	r2, #0
   17188:	mov	r1, #1
   1718c:	bl	11034 <__sprintf_chk@plt>
   17190:	mov	r0, #17
   17194:	add	sp, sp, #28
   17198:	pop	{r4, r5, pc}
   1719c:	andeq	lr, r0, r0, ror r0
   171a0:	push	{lr}		; (str lr, [sp, #-4]!)
   171a4:	sub	sp, sp, #20
   171a8:	ldrb	r3, [r0, #5]
   171ac:	ldrb	ip, [r0, #3]
   171b0:	ldrb	r2, [r0, #4]
   171b4:	str	r3, [sp]
   171b8:	ldr	r3, [pc, #32]	; 171e0 <close@plt+0x60e0>
   171bc:	mov	r0, r1
   171c0:	stmib	sp, {r2, ip}
   171c4:	add	r3, pc, r3
   171c8:	mvn	r2, #0
   171cc:	mov	r1, #1
   171d0:	bl	11034 <__sprintf_chk@plt>
   171d4:	mov	r0, #8
   171d8:	add	sp, sp, #20
   171dc:	pop	{pc}		; (ldr pc, [sp], #4)
   171e0:	andeq	lr, r0, ip, asr #32
   171e4:	push	{r4, r5, r6, lr}
   171e8:	subs	r5, r0, #0
   171ec:	beq	1725c <close@plt+0x615c>
   171f0:	bl	11010 <strlen@plt>
   171f4:	cmp	r0, #17
   171f8:	bne	1725c <close@plt+0x615c>
   171fc:	add	r5, r5, #3
   17200:	b	17248 <close@plt+0x6148>
   17204:	bl	10fe0 <__ctype_b_loc@plt>
   17208:	lsl	r4, r4, #1
   1720c:	ldr	r2, [r0]
   17210:	ldrh	r3, [r2, r4]
   17214:	tst	r3, #4096	; 0x1000
   17218:	beq	1725c <close@plt+0x615c>
   1721c:	ldrb	r3, [r5, #-2]
   17220:	lsl	r3, r3, #1
   17224:	ldrh	r3, [r2, r3]
   17228:	tst	r3, #4096	; 0x1000
   1722c:	beq	1725c <close@plt+0x615c>
   17230:	ldrb	r0, [r5, #-1]
   17234:	add	r5, r5, #3
   17238:	cmp	r0, #0
   1723c:	popeq	{r4, r5, r6, pc}
   17240:	cmp	r0, #58	; 0x3a
   17244:	bne	1725c <close@plt+0x615c>
   17248:	ldrb	r4, [r5, #-3]
   1724c:	cmp	r4, #0
   17250:	bne	17204 <close@plt+0x6104>
   17254:	mov	r0, r4
   17258:	pop	{r4, r5, r6, pc}
   1725c:	mvn	r0, #0
   17260:	pop	{r4, r5, r6, pc}
   17264:	push	{r4, r5, r6, lr}
   17268:	mov	r5, r1
   1726c:	mov	r4, r0
   17270:	bl	171e4 <close@plt+0x60e4>
   17274:	cmp	r0, #0
   17278:	addge	r5, r5, #5
   1727c:	addge	r6, r4, #18
   17280:	blt	172ac <close@plt+0x61ac>
   17284:	mov	r0, r4
   17288:	mov	r2, #16
   1728c:	mov	r1, #0
   17290:	bl	10e6c <strtol@plt>
   17294:	add	r4, r4, #3
   17298:	cmp	r4, r6
   1729c:	strb	r0, [r5], #-1
   172a0:	bne	17284 <close@plt+0x6184>
   172a4:	mov	r0, #0
   172a8:	pop	{r4, r5, r6, pc}
   172ac:	mov	r3, #0
   172b0:	str	r3, [r5]
   172b4:	strh	r3, [r5, #4]
   172b8:	mvn	r0, #0
   172bc:	pop	{r4, r5, r6, pc}
   172c0:	push	{r0, r1, r2, r3}
   172c4:	ldr	r1, [pc, #92]	; 17328 <close@plt+0x6228>
   172c8:	ldr	r2, [pc, #92]	; 1732c <close@plt+0x622c>
   172cc:	add	r1, pc, r1
   172d0:	push	{r4, lr}
   172d4:	sub	sp, sp, #8
   172d8:	ldr	r4, [r1, r2]
   172dc:	ldr	r0, [pc, #76]	; 17330 <close@plt+0x6230>
   172e0:	add	r3, sp, #20
   172e4:	ldr	ip, [r4]
   172e8:	str	r3, [sp]
   172ec:	str	ip, [sp, #4]
   172f0:	ldr	r0, [r1, r0]
   172f4:	ldr	r2, [sp, #16]
   172f8:	mov	r1, #1
   172fc:	ldr	r0, [r0]
   17300:	bl	10fb0 <__vfprintf_chk@plt>
   17304:	ldr	r2, [sp, #4]
   17308:	ldr	r3, [r4]
   1730c:	cmp	r2, r3
   17310:	bne	17324 <close@plt+0x6224>
   17314:	add	sp, sp, #8
   17318:	pop	{r4, lr}
   1731c:	add	sp, sp, #16
   17320:	bx	lr
   17324:	bl	10ee4 <__stack_chk_fail@plt>
   17328:	andeq	r5, r2, r8, lsr #24
   1732c:	strdeq	r0, [r0], -r8
   17330:	andeq	r0, r0, r0, lsl #2
   17334:	push	{r1, r2, r3}
   17338:	ldr	r1, [pc, #84]	; 17394 <close@plt+0x6294>
   1733c:	ldr	r2, [pc, #84]	; 17398 <close@plt+0x6298>
   17340:	add	r1, pc, r1
   17344:	push	{r4, lr}
   17348:	sub	sp, sp, #12
   1734c:	ldr	r4, [r1, r2]
   17350:	add	ip, sp, #24
   17354:	mov	r3, ip
   17358:	str	ip, [sp]
   1735c:	ldr	ip, [r4]
   17360:	ldr	r2, [sp, #20]
   17364:	mov	r1, #1
   17368:	str	ip, [sp, #4]
   1736c:	bl	10fb0 <__vfprintf_chk@plt>
   17370:	ldr	r2, [sp, #4]
   17374:	ldr	r3, [r4]
   17378:	cmp	r2, r3
   1737c:	bne	17390 <close@plt+0x6290>
   17380:	add	sp, sp, #12
   17384:	pop	{r4, lr}
   17388:	add	sp, sp, #12
   1738c:	bx	lr
   17390:	bl	10ee4 <__stack_chk_fail@plt>
   17394:			; <UNDEFINED> instruction: 0x00025bb4
   17398:	strdeq	r0, [r0], -r8
   1739c:	push	{r1, r2, r3}
   173a0:	ldr	r2, [pc, #92]	; 17404 <close@plt+0x6304>
   173a4:	ldr	r3, [pc, #92]	; 17408 <close@plt+0x6308>
   173a8:	push	{r4, lr}
   173ac:	add	r2, pc, r2
   173b0:	sub	sp, sp, #20
   173b4:	ldr	r4, [r2, r3]
   173b8:	ldr	r1, [sp, #28]
   173bc:	add	ip, sp, #32
   173c0:	mvn	r3, #0
   173c4:	stm	sp, {r1, ip}
   173c8:	ldr	r1, [r4]
   173cc:	mov	r2, #1
   173d0:	str	r1, [sp, #12]
   173d4:	mvn	r1, #-2147483648	; 0x80000000
   173d8:	str	ip, [sp, #8]
   173dc:	bl	10ea8 <__vsnprintf_chk@plt>
   173e0:	ldr	r2, [sp, #12]
   173e4:	ldr	r3, [r4]
   173e8:	cmp	r2, r3
   173ec:	bne	17400 <close@plt+0x6300>
   173f0:	add	sp, sp, #20
   173f4:	pop	{r4, lr}
   173f8:	add	sp, sp, #12
   173fc:	bx	lr
   17400:	bl	10ee4 <__stack_chk_fail@plt>
   17404:	andeq	r5, r2, r8, asr #22
   17408:	strdeq	r0, [r0], -r8
   1740c:	push	{r2, r3}
   17410:	ldr	r3, [pc, #92]	; 17474 <close@plt+0x6374>
   17414:	ldr	r2, [pc, #92]	; 17478 <close@plt+0x6378>
   17418:	add	r3, pc, r3
   1741c:	push	{r4, lr}
   17420:	sub	sp, sp, #16
   17424:	ldr	r4, [r3, r2]
   17428:	ldr	lr, [sp, #24]
   1742c:	add	ip, sp, #28
   17430:	str	lr, [sp]
   17434:	str	ip, [sp, #4]
   17438:	ldr	r2, [r4]
   1743c:	mvn	r3, #0
   17440:	str	r2, [sp, #12]
   17444:	mov	r2, #1
   17448:	str	ip, [sp, #8]
   1744c:	bl	10ea8 <__vsnprintf_chk@plt>
   17450:	ldr	r2, [sp, #12]
   17454:	ldr	r3, [r4]
   17458:	cmp	r2, r3
   1745c:	bne	17470 <close@plt+0x6370>
   17460:	add	sp, sp, #16
   17464:	pop	{r4, lr}
   17468:	add	sp, sp, #8
   1746c:	bx	lr
   17470:	bl	10ee4 <__stack_chk_fail@plt>
   17474:	ldrdeq	r5, [r2], -ip
   17478:	strdeq	r0, [r0], -r8
   1747c:	b	10f8c <malloc@plt>
   17480:	push	{r4, r5, lr}
   17484:	mov	r4, r0
   17488:	sub	sp, sp, #28
   1748c:	mov	r0, #18
   17490:	bl	1747c <close@plt+0x637c>
   17494:	subs	r5, r0, #0
   17498:	beq	174e0 <close@plt+0x63e0>
   1749c:	ldrb	r3, [r4, #5]
   174a0:	ldrb	r1, [r4, #2]
   174a4:	ldrb	lr, [r4, #4]
   174a8:	ldrb	ip, [r4, #3]
   174ac:	str	r3, [sp, #20]
   174b0:	ldrb	r3, [r4]
   174b4:	ldrb	r2, [r4, #1]
   174b8:	str	r1, [sp, #8]
   174bc:	str	r3, [sp]
   174c0:	ldr	r3, [pc, #36]	; 174ec <close@plt+0x63ec>
   174c4:	str	r2, [sp, #4]
   174c8:	str	lr, [sp, #16]
   174cc:	str	ip, [sp, #12]
   174d0:	add	r3, pc, r3
   174d4:	mvn	r2, #0
   174d8:	mov	r1, #1
   174dc:	bl	11034 <__sprintf_chk@plt>
   174e0:	mov	r0, r5
   174e4:	add	sp, sp, #28
   174e8:	pop	{r4, r5, pc}
   174ec:	andeq	sp, r0, ip, lsl sp
   174f0:	ldr	r3, [pc, #104]	; 17560 <close@plt+0x6460>
   174f4:	ldr	r2, [pc, #104]	; 17564 <close@plt+0x6464>
   174f8:	add	r3, pc, r3
   174fc:	push	{r4, r5, r6, lr}
   17500:	sub	sp, sp, #16
   17504:	ldr	r4, [r3, r2]
   17508:	mov	r5, r0
   1750c:	mov	r0, #6
   17510:	ldr	r3, [r4]
   17514:	str	r3, [sp, #12]
   17518:	bl	1747c <close@plt+0x637c>
   1751c:	subs	r6, r0, #0
   17520:	beq	17540 <close@plt+0x6440>
   17524:	mov	r0, r5
   17528:	add	r5, sp, #4
   1752c:	mov	r1, r5
   17530:	bl	17264 <close@plt+0x6164>
   17534:	mov	r1, r5
   17538:	mov	r0, r6
   1753c:	bl	17130 <close@plt+0x6030>
   17540:	ldr	r2, [sp, #12]
   17544:	ldr	r3, [r4]
   17548:	mov	r0, r6
   1754c:	cmp	r2, r3
   17550:	bne	1755c <close@plt+0x645c>
   17554:	add	sp, sp, #16
   17558:	pop	{r4, r5, r6, pc}
   1755c:	bl	10ee4 <__stack_chk_fail@plt>
   17560:	strdeq	r5, [r2], -ip
   17564:	strdeq	r0, [r0], -r8
   17568:	b	10e9c <free@plt>
   1756c:	cmp	r0, #52	; 0x34
   17570:	bhi	17584 <close@plt+0x6484>
   17574:	ldr	r3, [pc, #16]	; 1758c <close@plt+0x648c>
   17578:	add	r3, pc, r3
   1757c:	ldrsb	r0, [r3, r0]
   17580:	bx	lr
   17584:	mov	r0, #38	; 0x26
   17588:	bx	lr
   1758c:	andeq	sp, r0, ip, lsr ip
   17590:	ldr	r3, [pc, #3420]	; 182f4 <close@plt+0x71f4>
   17594:	cmp	r0, r3
   17598:	beq	1d818 <close@plt+0xc718>
   1759c:	bgt	17620 <close@plt+0x6520>
   175a0:	sub	r3, r3, #260	; 0x104
   175a4:	cmp	r0, r3
   175a8:	beq	1d80c <close@plt+0xc70c>
   175ac:	bgt	17c14 <close@plt+0x6b14>
   175b0:	cmp	r0, #129	; 0x81
   175b4:	beq	1d7d0 <close@plt+0xc6d0>
   175b8:	bgt	177c8 <close@plt+0x66c8>
   175bc:	cmp	r0, #64	; 0x40
   175c0:	beq	1d7c4 <close@plt+0xc6c4>
   175c4:	bgt	1782c <close@plt+0x672c>
   175c8:	cmp	r0, #31
   175cc:	beq	1d398 <close@plt+0xc298>
   175d0:	ble	1778c <close@plt+0x668c>
   175d4:	cmp	r0, #47	; 0x2f
   175d8:	beq	1d2b4 <close@plt+0xc1b4>
   175dc:	ble	17708 <close@plt+0x6608>
   175e0:	cmp	r0, #55	; 0x37
   175e4:	beq	1d1ac <close@plt+0xc0ac>
   175e8:	ble	176e4 <close@plt+0x65e4>
   175ec:	cmp	r0, #59	; 0x3b
   175f0:	beq	1ce88 <close@plt+0xbd88>
   175f4:	ble	176cc <close@plt+0x65cc>
   175f8:	cmp	r0, #61	; 0x3d
   175fc:	beq	1c864 <close@plt+0xb764>
   17600:	blt	1c384 <close@plt+0xb284>
   17604:	cmp	r0, #62	; 0x3e
   17608:	beq	1a9b8 <close@plt+0x98b8>
   1760c:	cmp	r0, #63	; 0x3f
   17610:	bne	176c0 <close@plt+0x65c0>
   17614:	ldr	r0, [pc, #3292]	; 182f8 <close@plt+0x71f8>
   17618:	add	r0, pc, r0
   1761c:	bx	lr
   17620:	ldr	r3, [pc, #3284]	; 182fc <close@plt+0x71fc>
   17624:	cmp	r0, r3
   17628:	beq	1d800 <close@plt+0xc700>
   1762c:	bgt	19330 <close@plt+0x8230>
   17630:	sub	r3, r3, #130	; 0x82
   17634:	cmp	r0, r3
   17638:	beq	1d7f4 <close@plt+0xc6f4>
   1763c:	bgt	192b0 <close@plt+0x81b0>
   17640:	cmp	r0, #584	; 0x248
   17644:	beq	1d41c <close@plt+0xc31c>
   17648:	bgt	18f34 <close@plt+0x7e34>
   1764c:	sub	r3, r3, #98	; 0x62
   17650:	cmp	r0, r3
   17654:	beq	1d410 <close@plt+0xc310>
   17658:	ble	18ee8 <close@plt+0x7de8>
   1765c:	ldr	r3, [pc, #3228]	; 18300 <close@plt+0x7200>
   17660:	cmp	r0, r3
   17664:	beq	1d2cc <close@plt+0xc1cc>
   17668:	ble	19d78 <close@plt+0x8c78>
   1766c:	ldr	r3, [pc, #3216]	; 18304 <close@plt+0x7204>
   17670:	cmp	r0, r3
   17674:	beq	1d134 <close@plt+0xc034>
   17678:	ble	19d4c <close@plt+0x8c4c>
   1767c:	ldr	r3, [pc, #3204]	; 18308 <close@plt+0x7208>
   17680:	cmp	r0, r3
   17684:	beq	1ce28 <close@plt+0xbd28>
   17688:	ble	19e18 <close@plt+0x8d18>
   1768c:	ldr	r3, [pc, #3192]	; 1830c <close@plt+0x720c>
   17690:	cmp	r0, r3
   17694:	beq	1c8c4 <close@plt+0xb7c4>
   17698:	blt	1b5b8 <close@plt+0xa4b8>
   1769c:	add	r3, r3, #1
   176a0:	cmp	r0, r3
   176a4:	beq	1b5ac <close@plt+0xa4ac>
   176a8:	add	r3, r3, #1
   176ac:	cmp	r0, r3
   176b0:	bne	18c0c <close@plt+0x7b0c>
   176b4:	ldr	r0, [pc, #3156]	; 18310 <close@plt+0x7210>
   176b8:	add	r0, pc, r0
   176bc:	bx	lr
   176c0:	ldr	r0, [pc, #3148]	; 18314 <close@plt+0x7214>
   176c4:	add	r0, pc, r0
   176c8:	bx	lr
   176cc:	cmp	r0, #57	; 0x39
   176d0:	beq	1b5c4 <close@plt+0xa4c4>
   176d4:	bgt	1b5a0 <close@plt+0xa4a0>
   176d8:	ldr	r0, [pc, #3128]	; 18318 <close@plt+0x7218>
   176dc:	add	r0, pc, r0
   176e0:	bx	lr
   176e4:	cmp	r0, #51	; 0x33
   176e8:	beq	1cdc8 <close@plt+0xbcc8>
   176ec:	ble	17738 <close@plt+0x6638>
   176f0:	cmp	r0, #53	; 0x35
   176f4:	beq	1b5dc <close@plt+0xa4dc>
   176f8:	bgt	1b594 <close@plt+0xa494>
   176fc:	ldr	r0, [pc, #3096]	; 1831c <close@plt+0x721c>
   17700:	add	r0, pc, r0
   17704:	bx	lr
   17708:	cmp	r0, #39	; 0x27
   1770c:	beq	1d020 <close@plt+0xbf20>
   17710:	ble	17768 <close@plt+0x6668>
   17714:	cmp	r0, #43	; 0x2b
   17718:	beq	1c8dc <close@plt+0xb7dc>
   1771c:	ble	17750 <close@plt+0x6650>
   17720:	cmp	r0, #45	; 0x2d
   17724:	beq	1b654 <close@plt+0xa554>
   17728:	bgt	1b588 <close@plt+0xa488>
   1772c:	ldr	r0, [pc, #3052]	; 18320 <close@plt+0x7220>
   17730:	add	r0, pc, r0
   17734:	bx	lr
   17738:	cmp	r0, #49	; 0x31
   1773c:	beq	1b648 <close@plt+0xa548>
   17740:	bgt	1b57c <close@plt+0xa47c>
   17744:	ldr	r0, [pc, #3032]	; 18324 <close@plt+0x7224>
   17748:	add	r0, pc, r0
   1774c:	bx	lr
   17750:	cmp	r0, #41	; 0x29
   17754:	beq	1b63c <close@plt+0xa53c>
   17758:	bgt	1b570 <close@plt+0xa470>
   1775c:	ldr	r0, [pc, #3012]	; 18328 <close@plt+0x7228>
   17760:	add	r0, pc, r0
   17764:	bx	lr
   17768:	cmp	r0, #35	; 0x23
   1776c:	beq	1cdd4 <close@plt+0xbcd4>
   17770:	ble	17884 <close@plt+0x6784>
   17774:	cmp	r0, #37	; 0x25
   17778:	beq	1b5d0 <close@plt+0xa4d0>
   1777c:	bgt	1b564 <close@plt+0xa464>
   17780:	ldr	r0, [pc, #2980]	; 1832c <close@plt+0x722c>
   17784:	add	r0, pc, r0
   17788:	bx	lr
   1778c:	cmp	r0, #15
   17790:	beq	1d1dc <close@plt+0xc0dc>
   17794:	ble	181a0 <close@plt+0x70a0>
   17798:	cmp	r0, #23
   1779c:	beq	1cedc <close@plt+0xbddc>
   177a0:	ble	1817c <close@plt+0x707c>
   177a4:	cmp	r0, #27
   177a8:	beq	1ce10 <close@plt+0xbd10>
   177ac:	ble	17ca4 <close@plt+0x6ba4>
   177b0:	cmp	r0, #29
   177b4:	beq	1b66c <close@plt+0xa56c>
   177b8:	bgt	1b558 <close@plt+0xa458>
   177bc:	ldr	r0, [pc, #2924]	; 18330 <close@plt+0x7230>
   177c0:	add	r0, pc, r0
   177c4:	bx	lr
   177c8:	cmp	r0, #194	; 0xc2
   177cc:	beq	1d428 <close@plt+0xc328>
   177d0:	bgt	17b9c <close@plt+0x6a9c>
   177d4:	cmp	r0, #161	; 0xa1
   177d8:	beq	1d35c <close@plt+0xc25c>
   177dc:	ble	17b60 <close@plt+0x6a60>
   177e0:	cmp	r0, #177	; 0xb1
   177e4:	beq	1d350 <close@plt+0xc250>
   177e8:	ble	17adc <close@plt+0x69dc>
   177ec:	cmp	r0, #185	; 0xb9
   177f0:	beq	1d158 <close@plt+0xc058>
   177f4:	ble	17ab8 <close@plt+0x69b8>
   177f8:	cmp	r0, #189	; 0xbd
   177fc:	beq	1ce40 <close@plt+0xbd40>
   17800:	ble	17920 <close@plt+0x6820>
   17804:	cmp	r0, #191	; 0xbf
   17808:	beq	1c8d0 <close@plt+0xb7d0>
   1780c:	blt	1b660 <close@plt+0xa560>
   17810:	cmp	r0, #192	; 0xc0
   17814:	beq	1b54c <close@plt+0xa44c>
   17818:	cmp	r0, #193	; 0xc1
   1781c:	bne	17914 <close@plt+0x6814>
   17820:	ldr	r0, [pc, #2828]	; 18334 <close@plt+0x7234>
   17824:	add	r0, pc, r0
   17828:	bx	lr
   1782c:	cmp	r0, #96	; 0x60
   17830:	beq	1d404 <close@plt+0xc304>
   17834:	ble	17938 <close@plt+0x6838>
   17838:	cmp	r0, #112	; 0x70
   1783c:	beq	1d344 <close@plt+0xc244>
   17840:	ble	178e4 <close@plt+0x67e4>
   17844:	cmp	r0, #120	; 0x78
   17848:	beq	1d14c <close@plt+0xc04c>
   1784c:	ble	178c0 <close@plt+0x67c0>
   17850:	cmp	r0, #124	; 0x7c
   17854:	beq	1ce58 <close@plt+0xbd58>
   17858:	ble	178a8 <close@plt+0x67a8>
   1785c:	cmp	r0, #126	; 0x7e
   17860:	beq	1c8ac <close@plt+0xb7ac>
   17864:	blt	1b6cc <close@plt+0xa5cc>
   17868:	cmp	r0, #127	; 0x7f
   1786c:	beq	1b540 <close@plt+0xa440>
   17870:	cmp	r0, #128	; 0x80
   17874:	bne	1789c <close@plt+0x679c>
   17878:	ldr	r0, [pc, #2744]	; 18338 <close@plt+0x7238>
   1787c:	add	r0, pc, r0
   17880:	bx	lr
   17884:	cmp	r0, #33	; 0x21
   17888:	beq	1b6c0 <close@plt+0xa5c0>
   1788c:	bgt	1b534 <close@plt+0xa434>
   17890:	ldr	r0, [pc, #2724]	; 1833c <close@plt+0x723c>
   17894:	add	r0, pc, r0
   17898:	bx	lr
   1789c:	ldr	r0, [pc, #2716]	; 18340 <close@plt+0x7240>
   178a0:	add	r0, pc, r0
   178a4:	bx	lr
   178a8:	cmp	r0, #122	; 0x7a
   178ac:	beq	1b6e4 <close@plt+0xa5e4>
   178b0:	bgt	1b528 <close@plt+0xa428>
   178b4:	ldr	r0, [pc, #2696]	; 18344 <close@plt+0x7244>
   178b8:	add	r0, pc, r0
   178bc:	bx	lr
   178c0:	cmp	r0, #116	; 0x74
   178c4:	beq	1cd44 <close@plt+0xbc44>
   178c8:	ble	17974 <close@plt+0x6874>
   178cc:	cmp	r0, #118	; 0x76
   178d0:	beq	1b6f0 <close@plt+0xa5f0>
   178d4:	bgt	1b51c <close@plt+0xa41c>
   178d8:	ldr	r0, [pc, #2664]	; 18348 <close@plt+0x7248>
   178dc:	add	r0, pc, r0
   178e0:	bx	lr
   178e4:	cmp	r0, #104	; 0x68
   178e8:	beq	1d044 <close@plt+0xbf44>
   178ec:	ble	17a64 <close@plt+0x6964>
   178f0:	cmp	r0, #108	; 0x6c
   178f4:	beq	1cd2c <close@plt+0xbc2c>
   178f8:	ble	17a4c <close@plt+0x694c>
   178fc:	cmp	r0, #110	; 0x6e
   17900:	beq	1b6d8 <close@plt+0xa5d8>
   17904:	bgt	1b510 <close@plt+0xa410>
   17908:	ldr	r0, [pc, #2620]	; 1834c <close@plt+0x724c>
   1790c:	add	r0, pc, r0
   17910:	bx	lr
   17914:	ldr	r0, [pc, #2612]	; 18350 <close@plt+0x7250>
   17918:	add	r0, pc, r0
   1791c:	bx	lr
   17920:	cmp	r0, #187	; 0xbb
   17924:	beq	1b714 <close@plt+0xa614>
   17928:	bgt	1b504 <close@plt+0xa404>
   1792c:	ldr	r0, [pc, #2592]	; 18354 <close@plt+0x7254>
   17930:	add	r0, pc, r0
   17934:	bx	lr
   17938:	cmp	r0, #80	; 0x50
   1793c:	beq	1d230 <close@plt+0xc130>
   17940:	ble	179c8 <close@plt+0x68c8>
   17944:	cmp	r0, #88	; 0x58
   17948:	beq	1d0b0 <close@plt+0xbfb0>
   1794c:	ble	179a4 <close@plt+0x68a4>
   17950:	cmp	r0, #92	; 0x5c
   17954:	beq	1cccc <close@plt+0xbbcc>
   17958:	ble	1798c <close@plt+0x688c>
   1795c:	cmp	r0, #94	; 0x5e
   17960:	beq	1b738 <close@plt+0xa638>
   17964:	bgt	1b4f8 <close@plt+0xa3f8>
   17968:	ldr	r0, [pc, #2536]	; 18358 <close@plt+0x7258>
   1796c:	add	r0, pc, r0
   17970:	bx	lr
   17974:	cmp	r0, #114	; 0x72
   17978:	beq	1b72c <close@plt+0xa62c>
   1797c:	bgt	1b4ec <close@plt+0xa3ec>
   17980:	ldr	r0, [pc, #2516]	; 1835c <close@plt+0x725c>
   17984:	add	r0, pc, r0
   17988:	bx	lr
   1798c:	cmp	r0, #90	; 0x5a
   17990:	beq	1b720 <close@plt+0xa620>
   17994:	bgt	1b4e0 <close@plt+0xa3e0>
   17998:	ldr	r0, [pc, #2496]	; 18360 <close@plt+0x7260>
   1799c:	add	r0, pc, r0
   179a0:	bx	lr
   179a4:	cmp	r0, #84	; 0x54
   179a8:	beq	1cce4 <close@plt+0xbbe4>
   179ac:	ble	179f8 <close@plt+0x68f8>
   179b0:	cmp	r0, #86	; 0x56
   179b4:	beq	1b708 <close@plt+0xa608>
   179b8:	bgt	1b4d4 <close@plt+0xa3d4>
   179bc:	ldr	r0, [pc, #2464]	; 18364 <close@plt+0x7264>
   179c0:	add	r0, pc, r0
   179c4:	bx	lr
   179c8:	cmp	r0, #72	; 0x48
   179cc:	beq	1d038 <close@plt+0xbf38>
   179d0:	ble	17a28 <close@plt+0x6928>
   179d4:	cmp	r0, #76	; 0x4c
   179d8:	beq	1ce04 <close@plt+0xbd04>
   179dc:	ble	17a10 <close@plt+0x6910>
   179e0:	cmp	r0, #78	; 0x4e
   179e4:	beq	1b690 <close@plt+0xa590>
   179e8:	bgt	1b4c8 <close@plt+0xa3c8>
   179ec:	ldr	r0, [pc, #2420]	; 18368 <close@plt+0x7268>
   179f0:	add	r0, pc, r0
   179f4:	bx	lr
   179f8:	cmp	r0, #82	; 0x52
   179fc:	beq	1b684 <close@plt+0xa584>
   17a00:	bgt	1b4bc <close@plt+0xa3bc>
   17a04:	ldr	r0, [pc, #2400]	; 1836c <close@plt+0x726c>
   17a08:	add	r0, pc, r0
   17a0c:	bx	lr
   17a10:	cmp	r0, #74	; 0x4a
   17a14:	beq	1b678 <close@plt+0xa578>
   17a18:	bgt	1b4b0 <close@plt+0xa3b0>
   17a1c:	ldr	r0, [pc, #2380]	; 18370 <close@plt+0x7270>
   17a20:	add	r0, pc, r0
   17a24:	bx	lr
   17a28:	cmp	r0, #68	; 0x44
   17a2c:	beq	1ccf0 <close@plt+0xbbf0>
   17a30:	ble	17a88 <close@plt+0x6988>
   17a34:	cmp	r0, #70	; 0x46
   17a38:	beq	1b6fc <close@plt+0xa5fc>
   17a3c:	bgt	1b4a4 <close@plt+0xa3a4>
   17a40:	ldr	r0, [pc, #2348]	; 18374 <close@plt+0x7274>
   17a44:	add	r0, pc, r0
   17a48:	bx	lr
   17a4c:	cmp	r0, #106	; 0x6a
   17a50:	beq	1b6b4 <close@plt+0xa5b4>
   17a54:	bgt	1b498 <close@plt+0xa398>
   17a58:	ldr	r0, [pc, #2328]	; 18378 <close@plt+0x7278>
   17a5c:	add	r0, pc, r0
   17a60:	bx	lr
   17a64:	cmp	r0, #100	; 0x64
   17a68:	beq	1cd38 <close@plt+0xbc38>
   17a6c:	ble	17aa0 <close@plt+0x69a0>
   17a70:	cmp	r0, #102	; 0x66
   17a74:	beq	1b69c <close@plt+0xa59c>
   17a78:	bgt	1b48c <close@plt+0xa38c>
   17a7c:	ldr	r0, [pc, #2296]	; 1837c <close@plt+0x727c>
   17a80:	add	r0, pc, r0
   17a84:	bx	lr
   17a88:	cmp	r0, #66	; 0x42
   17a8c:	beq	1b6a8 <close@plt+0xa5a8>
   17a90:	bgt	1b480 <close@plt+0xa380>
   17a94:	ldr	r0, [pc, #2276]	; 18380 <close@plt+0x7280>
   17a98:	add	r0, pc, r0
   17a9c:	bx	lr
   17aa0:	cmp	r0, #98	; 0x62
   17aa4:	beq	1b600 <close@plt+0xa500>
   17aa8:	bgt	1b474 <close@plt+0xa374>
   17aac:	ldr	r0, [pc, #2256]	; 18384 <close@plt+0x7284>
   17ab0:	add	r0, pc, r0
   17ab4:	bx	lr
   17ab8:	cmp	r0, #181	; 0xb5
   17abc:	beq	1cdec <close@plt+0xbcec>
   17ac0:	ble	17b0c <close@plt+0x6a0c>
   17ac4:	cmp	r0, #183	; 0xb7
   17ac8:	beq	1b630 <close@plt+0xa530>
   17acc:	bgt	1b468 <close@plt+0xa368>
   17ad0:	ldr	r0, [pc, #2224]	; 18388 <close@plt+0x7288>
   17ad4:	add	r0, pc, r0
   17ad8:	bx	lr
   17adc:	cmp	r0, #169	; 0xa9
   17ae0:	beq	1d02c <close@plt+0xbf2c>
   17ae4:	ble	17b3c <close@plt+0x6a3c>
   17ae8:	cmp	r0, #173	; 0xad
   17aec:	beq	1cde0 <close@plt+0xbce0>
   17af0:	ble	17b24 <close@plt+0x6a24>
   17af4:	cmp	r0, #175	; 0xaf
   17af8:	beq	1b624 <close@plt+0xa524>
   17afc:	bgt	1b45c <close@plt+0xa35c>
   17b00:	ldr	r0, [pc, #2180]	; 1838c <close@plt+0x728c>
   17b04:	add	r0, pc, r0
   17b08:	bx	lr
   17b0c:	cmp	r0, #179	; 0xb3
   17b10:	beq	1b618 <close@plt+0xa518>
   17b14:	bgt	1b450 <close@plt+0xa350>
   17b18:	ldr	r0, [pc, #2160]	; 18390 <close@plt+0x7290>
   17b1c:	add	r0, pc, r0
   17b20:	bx	lr
   17b24:	cmp	r0, #171	; 0xab
   17b28:	beq	1b60c <close@plt+0xa50c>
   17b2c:	bgt	1b444 <close@plt+0xa344>
   17b30:	ldr	r0, [pc, #2140]	; 18394 <close@plt+0x7294>
   17b34:	add	r0, pc, r0
   17b38:	bx	lr
   17b3c:	cmp	r0, #165	; 0xa5
   17b40:	beq	1cdf8 <close@plt+0xbcf8>
   17b44:	ble	17bfc <close@plt+0x6afc>
   17b48:	cmp	r0, #167	; 0xa7
   17b4c:	beq	1b5f4 <close@plt+0xa4f4>
   17b50:	bgt	1b438 <close@plt+0xa338>
   17b54:	ldr	r0, [pc, #2108]	; 18398 <close@plt+0x7298>
   17b58:	add	r0, pc, r0
   17b5c:	bx	lr
   17b60:	cmp	r0, #145	; 0x91
   17b64:	beq	1d290 <close@plt+0xc190>
   17b68:	ble	18c3c <close@plt+0x7b3c>
   17b6c:	cmp	r0, #153	; 0x99
   17b70:	beq	1d0d4 <close@plt+0xbfd4>
   17b74:	ble	18c18 <close@plt+0x7b18>
   17b78:	cmp	r0, #157	; 0x9d
   17b7c:	beq	1cdbc <close@plt+0xbcbc>
   17b80:	ble	18cc0 <close@plt+0x7bc0>
   17b84:	cmp	r0, #159	; 0x9f
   17b88:	beq	1b5e8 <close@plt+0xa4e8>
   17b8c:	bgt	1b42c <close@plt+0xa32c>
   17b90:	ldr	r0, [pc, #2052]	; 1839c <close@plt+0x729c>
   17b94:	add	r0, pc, r0
   17b98:	bx	lr
   17b9c:	cmp	r0, #226	; 0xe2
   17ba0:	beq	1d3b0 <close@plt+0xc2b0>
   17ba4:	ble	18d68 <close@plt+0x7c68>
   17ba8:	cmp	r0, #242	; 0xf2
   17bac:	beq	1d2d8 <close@plt+0xc1d8>
   17bb0:	ble	18d38 <close@plt+0x7c38>
   17bb4:	cmp	r0, #250	; 0xfa
   17bb8:	beq	1d140 <close@plt+0xc040>
   17bbc:	ble	18d14 <close@plt+0x7c14>
   17bc0:	cmp	r0, #254	; 0xfe
   17bc4:	beq	1ce4c <close@plt+0xbd4c>
   17bc8:	ble	18cfc <close@plt+0x7bfc>
   17bcc:	cmp	r0, #256	; 0x100
   17bd0:	beq	1c894 <close@plt+0xb794>
   17bd4:	blt	1b864 <close@plt+0xa764>
   17bd8:	ldr	r3, [pc, #1984]	; 183a0 <close@plt+0x72a0>
   17bdc:	cmp	r0, r3
   17be0:	beq	1b420 <close@plt+0xa320>
   17be4:	add	r3, r3, #1
   17be8:	cmp	r0, r3
   17bec:	bne	18cd8 <close@plt+0x7bd8>
   17bf0:	ldr	r0, [pc, #1964]	; 183a4 <close@plt+0x72a4>
   17bf4:	add	r0, pc, r0
   17bf8:	bx	lr
   17bfc:	cmp	r0, #163	; 0xa3
   17c00:	beq	1b84c <close@plt+0xa74c>
   17c04:	bgt	1b414 <close@plt+0xa314>
   17c08:	ldr	r0, [pc, #1944]	; 183a8 <close@plt+0x72a8>
   17c0c:	add	r0, pc, r0
   17c10:	bx	lr
   17c14:	ldr	r3, [pc, #1936]	; 183ac <close@plt+0x72ac>
   17c18:	cmp	r0, r3
   17c1c:	beq	1d7dc <close@plt+0xc6dc>
   17c20:	bgt	17f7c <close@plt+0x6e7c>
   17c24:	cmp	r0, #324	; 0x144
   17c28:	beq	1d458 <close@plt+0xc358>
   17c2c:	bgt	17f1c <close@plt+0x6e1c>
   17c30:	sub	r3, r3, #98	; 0x62
   17c34:	cmp	r0, r3
   17c38:	beq	1d3a4 <close@plt+0xc2a4>
   17c3c:	ble	17d4c <close@plt+0x6c4c>
   17c40:	ldr	r3, [pc, #1896]	; 183b0 <close@plt+0x72b0>
   17c44:	cmp	r0, r3
   17c48:	beq	1d338 <close@plt+0xc238>
   17c4c:	ble	17d10 <close@plt+0x6c10>
   17c50:	ldr	r3, [pc, #1884]	; 183b4 <close@plt+0x72b4>
   17c54:	cmp	r0, r3
   17c58:	beq	1d128 <close@plt+0xc028>
   17c5c:	ble	17ce4 <close@plt+0x6be4>
   17c60:	ldr	r3, [pc, #1872]	; 183b8 <close@plt+0x72b8>
   17c64:	cmp	r0, r3
   17c68:	beq	1ce70 <close@plt+0xbd70>
   17c6c:	ble	17cc8 <close@plt+0x6bc8>
   17c70:	ldr	r3, [pc, #1860]	; 183bc <close@plt+0x72bc>
   17c74:	cmp	r0, r3
   17c78:	beq	1c888 <close@plt+0xb788>
   17c7c:	blt	1b87c <close@plt+0xa77c>
   17c80:	add	r3, r3, #1
   17c84:	cmp	r0, r3
   17c88:	beq	1b408 <close@plt+0xa308>
   17c8c:	add	r3, r3, #1
   17c90:	cmp	r0, r3
   17c94:	bne	17cbc <close@plt+0x6bbc>
   17c98:	ldr	r0, [pc, #1824]	; 183c0 <close@plt+0x72c0>
   17c9c:	add	r0, pc, r0
   17ca0:	bx	lr
   17ca4:	cmp	r0, #25
   17ca8:	beq	1b870 <close@plt+0xa770>
   17cac:	bgt	1b3fc <close@plt+0xa2fc>
   17cb0:	ldr	r0, [pc, #1804]	; 183c4 <close@plt+0x72c4>
   17cb4:	add	r0, pc, r0
   17cb8:	bx	lr
   17cbc:	ldr	r0, [pc, #1796]	; 183c8 <close@plt+0x72c8>
   17cc0:	add	r0, pc, r0
   17cc4:	bx	lr
   17cc8:	sub	r3, r3, #2
   17ccc:	cmp	r0, r3
   17cd0:	beq	1b858 <close@plt+0xa758>
   17cd4:	bgt	1b3f0 <close@plt+0xa2f0>
   17cd8:	ldr	r0, [pc, #1772]	; 183cc <close@plt+0x72cc>
   17cdc:	add	r0, pc, r0
   17ce0:	bx	lr
   17ce4:	sub	r3, r3, #4
   17ce8:	cmp	r0, r3
   17cec:	beq	1ccfc <close@plt+0xbbfc>
   17cf0:	ble	17d98 <close@plt+0x6c98>
   17cf4:	ldr	r3, [pc, #1748]	; 183d0 <close@plt+0x72d0>
   17cf8:	cmp	r0, r3
   17cfc:	beq	1b75c <close@plt+0xa65c>
   17d00:	bgt	1b3e4 <close@plt+0xa2e4>
   17d04:	ldr	r0, [pc, #1736]	; 183d4 <close@plt+0x72d4>
   17d08:	add	r0, pc, r0
   17d0c:	bx	lr
   17d10:	sub	r3, r3, #8
   17d14:	cmp	r0, r3
   17d18:	beq	1d104 <close@plt+0xc004>
   17d1c:	ble	17eb8 <close@plt+0x6db8>
   17d20:	ldr	r3, [pc, #1712]	; 183d8 <close@plt+0x72d8>
   17d24:	cmp	r0, r3
   17d28:	beq	1ccd8 <close@plt+0xbbd8>
   17d2c:	ble	17e9c <close@plt+0x6d9c>
   17d30:	ldr	r3, [pc, #1700]	; 183dc <close@plt+0x72dc>
   17d34:	cmp	r0, r3
   17d38:	beq	1b750 <close@plt+0xa650>
   17d3c:	bgt	1b3d8 <close@plt+0xa2d8>
   17d40:	ldr	r0, [pc, #1688]	; 183e0 <close@plt+0x72e0>
   17d44:	add	r0, pc, r0
   17d48:	bx	lr
   17d4c:	sub	r3, r3, #16
   17d50:	cmp	r0, r3
   17d54:	beq	1d26c <close@plt+0xc16c>
   17d58:	ble	17dfc <close@plt+0x6cfc>
   17d5c:	ldr	r3, [pc, #1664]	; 183e4 <close@plt+0x72e4>
   17d60:	cmp	r0, r3
   17d64:	beq	1d0bc <close@plt+0xbfbc>
   17d68:	ble	17dd0 <close@plt+0x6cd0>
   17d6c:	ldr	r3, [pc, #1652]	; 183e8 <close@plt+0x72e8>
   17d70:	cmp	r0, r3
   17d74:	beq	1cd5c <close@plt+0xbc5c>
   17d78:	ble	17db4 <close@plt+0x6cb4>
   17d7c:	ldr	r3, [pc, #1640]	; 183ec <close@plt+0x72ec>
   17d80:	cmp	r0, r3
   17d84:	beq	1b744 <close@plt+0xa644>
   17d88:	bgt	1b3cc <close@plt+0xa2cc>
   17d8c:	ldr	r0, [pc, #1628]	; 183f0 <close@plt+0x72f0>
   17d90:	add	r0, pc, r0
   17d94:	bx	lr
   17d98:	sub	r3, r3, #2
   17d9c:	cmp	r0, r3
   17da0:	beq	1b780 <close@plt+0xa680>
   17da4:	bgt	1b3c0 <close@plt+0xa2c0>
   17da8:	ldr	r0, [pc, #1604]	; 183f4 <close@plt+0x72f4>
   17dac:	add	r0, pc, r0
   17db0:	bx	lr
   17db4:	sub	r3, r3, #2
   17db8:	cmp	r0, r3
   17dbc:	beq	1b774 <close@plt+0xa674>
   17dc0:	bgt	1b3b4 <close@plt+0xa2b4>
   17dc4:	ldr	r0, [pc, #1580]	; 183f8 <close@plt+0x72f8>
   17dc8:	add	r0, pc, r0
   17dcc:	bx	lr
   17dd0:	sub	r3, r3, #4
   17dd4:	cmp	r0, r3
   17dd8:	beq	1cdb0 <close@plt+0xbcb0>
   17ddc:	ble	17e38 <close@plt+0x6d38>
   17de0:	ldr	r3, [pc, #1556]	; 183fc <close@plt+0x72fc>
   17de4:	cmp	r0, r3
   17de8:	beq	1b7a4 <close@plt+0xa6a4>
   17dec:	bgt	1b3a8 <close@plt+0xa2a8>
   17df0:	ldr	r0, [pc, #1544]	; 18400 <close@plt+0x7300>
   17df4:	add	r0, pc, r0
   17df8:	bx	lr
   17dfc:	sub	r3, r3, #8
   17e00:	cmp	r0, r3
   17e04:	beq	1d050 <close@plt+0xbf50>
   17e08:	ble	17e70 <close@plt+0x6d70>
   17e0c:	ldr	r3, [pc, #1520]	; 18404 <close@plt+0x7304>
   17e10:	cmp	r0, r3
   17e14:	beq	1cd50 <close@plt+0xbc50>
   17e18:	ble	17e54 <close@plt+0x6d54>
   17e1c:	ldr	r3, [pc, #1508]	; 18408 <close@plt+0x7308>
   17e20:	cmp	r0, r3
   17e24:	beq	1b78c <close@plt+0xa68c>
   17e28:	bgt	1b39c <close@plt+0xa29c>
   17e2c:	ldr	r0, [pc, #1496]	; 1840c <close@plt+0x730c>
   17e30:	add	r0, pc, r0
   17e34:	bx	lr
   17e38:	sub	r3, r3, #2
   17e3c:	cmp	r0, r3
   17e40:	beq	1b798 <close@plt+0xa698>
   17e44:	bgt	1b390 <close@plt+0xa290>
   17e48:	ldr	r0, [pc, #1472]	; 18410 <close@plt+0x7310>
   17e4c:	add	r0, pc, r0
   17e50:	bx	lr
   17e54:	sub	r3, r3, #2
   17e58:	cmp	r0, r3
   17e5c:	beq	1b7d4 <close@plt+0xa6d4>
   17e60:	bgt	1b384 <close@plt+0xa284>
   17e64:	ldr	r0, [pc, #1448]	; 18414 <close@plt+0x7314>
   17e68:	add	r0, pc, r0
   17e6c:	bx	lr
   17e70:	sub	r3, r3, #4
   17e74:	cmp	r0, r3
   17e78:	beq	1cd98 <close@plt+0xbc98>
   17e7c:	ble	17ee4 <close@plt+0x6de4>
   17e80:	ldr	r3, [pc, #1424]	; 18418 <close@plt+0x7318>
   17e84:	cmp	r0, r3
   17e88:	beq	1b7ec <close@plt+0xa6ec>
   17e8c:	bgt	1b378 <close@plt+0xa278>
   17e90:	ldr	r0, [pc, #1412]	; 1841c <close@plt+0x731c>
   17e94:	add	r0, pc, r0
   17e98:	bx	lr
   17e9c:	sub	r3, r3, #2
   17ea0:	cmp	r0, r3
   17ea4:	beq	1b7e0 <close@plt+0xa6e0>
   17ea8:	bgt	1b36c <close@plt+0xa26c>
   17eac:	ldr	r0, [pc, #1388]	; 18420 <close@plt+0x7320>
   17eb0:	add	r0, pc, r0
   17eb4:	bx	lr
   17eb8:	sub	r3, r3, #4
   17ebc:	cmp	r0, r3
   17ec0:	beq	1cda4 <close@plt+0xbca4>
   17ec4:	ble	17f00 <close@plt+0x6e00>
   17ec8:	ldr	r3, [pc, #1364]	; 18424 <close@plt+0x7324>
   17ecc:	cmp	r0, r3
   17ed0:	beq	1b7c8 <close@plt+0xa6c8>
   17ed4:	bgt	1b360 <close@plt+0xa260>
   17ed8:	ldr	r0, [pc, #1352]	; 18428 <close@plt+0x7328>
   17edc:	add	r0, pc, r0
   17ee0:	bx	lr
   17ee4:	sub	r3, r3, #2
   17ee8:	cmp	r0, r3
   17eec:	beq	1b7bc <close@plt+0xa6bc>
   17ef0:	bgt	1b354 <close@plt+0xa254>
   17ef4:	ldr	r0, [pc, #1328]	; 1842c <close@plt+0x732c>
   17ef8:	add	r0, pc, r0
   17efc:	bx	lr
   17f00:	sub	r3, r3, #2
   17f04:	cmp	r0, r3
   17f08:	beq	1b7b0 <close@plt+0xa6b0>
   17f0c:	bgt	1b348 <close@plt+0xa248>
   17f10:	ldr	r0, [pc, #1304]	; 18430 <close@plt+0x7330>
   17f14:	add	r0, pc, r0
   17f18:	bx	lr
   17f1c:	cmp	r0, #356	; 0x164
   17f20:	beq	1d3d4 <close@plt+0xc2d4>
   17f24:	ble	189f0 <close@plt+0x78f0>
   17f28:	cmp	r0, #372	; 0x174
   17f2c:	beq	1d2e4 <close@plt+0xc1e4>
   17f30:	ble	18148 <close@plt+0x7048>
   17f34:	cmp	r0, #380	; 0x17c
   17f38:	beq	1d170 <close@plt+0xc070>
   17f3c:	ble	182cc <close@plt+0x71cc>
   17f40:	cmp	r0, #384	; 0x180
   17f44:	beq	1ce64 <close@plt+0xbd64>
   17f48:	ble	182b0 <close@plt+0x71b0>
   17f4c:	ldr	r3, [pc, #1248]	; 18434 <close@plt+0x7334>
   17f50:	cmp	r0, r3
   17f54:	beq	1c8a0 <close@plt+0xb7a0>
   17f58:	blt	1b768 <close@plt+0xa668>
   17f5c:	add	r3, r3, #1
   17f60:	cmp	r0, r3
   17f64:	beq	1b33c <close@plt+0xa23c>
   17f68:	cmp	r0, #388	; 0x184
   17f6c:	bne	17ffc <close@plt+0x6efc>
   17f70:	ldr	r0, [pc, #1216]	; 18438 <close@plt+0x7338>
   17f74:	add	r0, pc, r0
   17f78:	bx	lr
   17f7c:	ldr	r3, [pc, #1208]	; 1843c <close@plt+0x733c>
   17f80:	cmp	r0, r3
   17f84:	beq	1d440 <close@plt+0xc340>
   17f88:	bgt	18724 <close@plt+0x7624>
   17f8c:	sub	r3, r3, #33	; 0x21
   17f90:	cmp	r0, r3
   17f94:	beq	1d3ec <close@plt+0xc2ec>
   17f98:	ble	180fc <close@plt+0x6ffc>
   17f9c:	ldr	r3, [pc, #1180]	; 18440 <close@plt+0x7340>
   17fa0:	cmp	r0, r3
   17fa4:	beq	1d2f0 <close@plt+0xc1f0>
   17fa8:	ble	1805c <close@plt+0x6f5c>
   17fac:	ldr	r3, [pc, #1168]	; 18444 <close@plt+0x7344>
   17fb0:	cmp	r0, r3
   17fb4:	beq	1d164 <close@plt+0xc064>
   17fb8:	ble	18030 <close@plt+0x6f30>
   17fbc:	ldr	r3, [pc, #1156]	; 18448 <close@plt+0x7348>
   17fc0:	cmp	r0, r3
   17fc4:	beq	1ce34 <close@plt+0xbd34>
   17fc8:	ble	18014 <close@plt+0x6f14>
   17fcc:	ldr	r3, [pc, #1144]	; 1844c <close@plt+0x734c>
   17fd0:	cmp	r0, r3
   17fd4:	beq	1c8b8 <close@plt+0xb7b8>
   17fd8:	blt	1b81c <close@plt+0xa71c>
   17fdc:	cmp	r0, #452	; 0x1c4
   17fe0:	beq	1b330 <close@plt+0xa230>
   17fe4:	add	r3, r3, #2
   17fe8:	cmp	r0, r3
   17fec:	bne	18008 <close@plt+0x6f08>
   17ff0:	ldr	r0, [pc, #1112]	; 18450 <close@plt+0x7350>
   17ff4:	add	r0, pc, r0
   17ff8:	bx	lr
   17ffc:	ldr	r0, [pc, #1104]	; 18454 <close@plt+0x7354>
   18000:	add	r0, pc, r0
   18004:	bx	lr
   18008:	ldr	r0, [pc, #1096]	; 18458 <close@plt+0x7358>
   1800c:	add	r0, pc, r0
   18010:	bx	lr
   18014:	sub	r3, r3, #2
   18018:	cmp	r0, r3
   1801c:	beq	1b810 <close@plt+0xa710>
   18020:	bgt	1b324 <close@plt+0xa224>
   18024:	ldr	r0, [pc, #1072]	; 1845c <close@plt+0x735c>
   18028:	add	r0, pc, r0
   1802c:	bx	lr
   18030:	sub	r3, r3, #4
   18034:	cmp	r0, r3
   18038:	beq	1cd80 <close@plt+0xbc80>
   1803c:	ble	18098 <close@plt+0x6f98>
   18040:	ldr	r3, [pc, #1048]	; 18460 <close@plt+0x7360>
   18044:	cmp	r0, r3
   18048:	beq	1b840 <close@plt+0xa740>
   1804c:	bgt	1b318 <close@plt+0xa218>
   18050:	ldr	r0, [pc, #1036]	; 18464 <close@plt+0x7364>
   18054:	add	r0, pc, r0
   18058:	bx	lr
   1805c:	sub	r3, r3, #8
   18060:	cmp	r0, r3
   18064:	beq	1d0c8 <close@plt+0xbfc8>
   18068:	ble	180d0 <close@plt+0x6fd0>
   1806c:	ldr	r3, [pc, #1012]	; 18468 <close@plt+0x7368>
   18070:	cmp	r0, r3
   18074:	beq	1cd68 <close@plt+0xbc68>
   18078:	ble	180b4 <close@plt+0x6fb4>
   1807c:	ldr	r3, [pc, #1000]	; 1846c <close@plt+0x736c>
   18080:	cmp	r0, r3
   18084:	beq	1b828 <close@plt+0xa728>
   18088:	bgt	1b30c <close@plt+0xa20c>
   1808c:	ldr	r0, [pc, #988]	; 18470 <close@plt+0x7370>
   18090:	add	r0, pc, r0
   18094:	bx	lr
   18098:	sub	r3, r3, #2
   1809c:	cmp	r0, r3
   180a0:	beq	1b834 <close@plt+0xa734>
   180a4:	bgt	1b300 <close@plt+0xa200>
   180a8:	ldr	r0, [pc, #964]	; 18474 <close@plt+0x7374>
   180ac:	add	r0, pc, r0
   180b0:	bx	lr
   180b4:	sub	r3, r3, #2
   180b8:	cmp	r0, r3
   180bc:	beq	1b7f8 <close@plt+0xa6f8>
   180c0:	bgt	1b2f4 <close@plt+0xa1f4>
   180c4:	ldr	r0, [pc, #940]	; 18478 <close@plt+0x7378>
   180c8:	add	r0, pc, r0
   180cc:	bx	lr
   180d0:	sub	r3, r3, #4
   180d4:	cmp	r0, r3
   180d8:	beq	1cd8c <close@plt+0xbc8c>
   180dc:	ble	18794 <close@plt+0x7694>
   180e0:	ldr	r3, [pc, #916]	; 1847c <close@plt+0x737c>
   180e4:	cmp	r0, r3
   180e8:	beq	1ba68 <close@plt+0xa968>
   180ec:	bgt	1b2e8 <close@plt+0xa1e8>
   180f0:	ldr	r0, [pc, #904]	; 18480 <close@plt+0x7380>
   180f4:	add	r0, pc, r0
   180f8:	bx	lr
   180fc:	sub	r3, r3, #16
   18100:	cmp	r0, r3
   18104:	beq	1d254 <close@plt+0xc154>
   18108:	ble	18b50 <close@plt+0x7a50>
   1810c:	ldr	r3, [pc, #880]	; 18484 <close@plt+0x7384>
   18110:	cmp	r0, r3
   18114:	beq	1cf90 <close@plt+0xbe90>
   18118:	ble	18b24 <close@plt+0x7a24>
   1811c:	ldr	r3, [pc, #868]	; 18488 <close@plt+0x7388>
   18120:	cmp	r0, r3
   18124:	beq	1cd74 <close@plt+0xbc74>
   18128:	ble	18a30 <close@plt+0x7930>
   1812c:	ldr	r3, [pc, #856]	; 1848c <close@plt+0x738c>
   18130:	cmp	r0, r3
   18134:	beq	1b804 <close@plt+0xa704>
   18138:	bgt	1b2dc <close@plt+0xa1dc>
   1813c:	ldr	r0, [pc, #844]	; 18490 <close@plt+0x7390>
   18140:	add	r0, pc, r0
   18144:	bx	lr
   18148:	cmp	r0, #364	; 0x16c
   1814c:	beq	1cf9c <close@plt+0xbe9c>
   18150:	ble	18240 <close@plt+0x7140>
   18154:	cmp	r0, #368	; 0x170
   18158:	beq	1cbac <close@plt+0xbaac>
   1815c:	ble	18224 <close@plt+0x7124>
   18160:	ldr	r3, [pc, #812]	; 18494 <close@plt+0x7394>
   18164:	cmp	r0, r3
   18168:	beq	1ba44 <close@plt+0xa944>
   1816c:	bgt	1b2d0 <close@plt+0xa1d0>
   18170:	ldr	r0, [pc, #800]	; 18498 <close@plt+0x7398>
   18174:	add	r0, pc, r0
   18178:	bx	lr
   1817c:	cmp	r0, #19
   18180:	beq	1cbf4 <close@plt+0xbaf4>
   18184:	ble	181d0 <close@plt+0x70d0>
   18188:	cmp	r0, #21
   1818c:	beq	1ba38 <close@plt+0xa938>
   18190:	bgt	1b2c4 <close@plt+0xa1c4>
   18194:	ldr	r0, [pc, #768]	; 1849c <close@plt+0x739c>
   18198:	add	r0, pc, r0
   1819c:	bx	lr
   181a0:	cmp	r0, #7
   181a4:	beq	1cfe4 <close@plt+0xbee4>
   181a8:	ble	18200 <close@plt+0x7100>
   181ac:	cmp	r0, #11
   181b0:	beq	1cb88 <close@plt+0xba88>
   181b4:	ble	181e8 <close@plt+0x70e8>
   181b8:	cmp	r0, #13
   181bc:	beq	1ba5c <close@plt+0xa95c>
   181c0:	bgt	1b2b8 <close@plt+0xa1b8>
   181c4:	ldr	r0, [pc, #724]	; 184a0 <close@plt+0x73a0>
   181c8:	add	r0, pc, r0
   181cc:	bx	lr
   181d0:	cmp	r0, #17
   181d4:	beq	1ba50 <close@plt+0xa950>
   181d8:	bgt	1b2ac <close@plt+0xa1ac>
   181dc:	ldr	r0, [pc, #704]	; 184a4 <close@plt+0x73a4>
   181e0:	add	r0, pc, r0
   181e4:	bx	lr
   181e8:	cmp	r0, #9
   181ec:	beq	1ba80 <close@plt+0xa980>
   181f0:	bgt	1b2a0 <close@plt+0xa1a0>
   181f4:	ldr	r0, [pc, #684]	; 184a8 <close@plt+0x73a8>
   181f8:	add	r0, pc, r0
   181fc:	bx	lr
   18200:	cmp	r0, #3
   18204:	beq	1cba0 <close@plt+0xbaa0>
   18208:	ble	18268 <close@plt+0x7168>
   1820c:	cmp	r0, #5
   18210:	beq	1ba8c <close@plt+0xa98c>
   18214:	bgt	1b294 <close@plt+0xa194>
   18218:	ldr	r0, [pc, #652]	; 184ac <close@plt+0x73ac>
   1821c:	add	r0, pc, r0
   18220:	bx	lr
   18224:	ldr	r3, [pc, #644]	; 184b0 <close@plt+0x73b0>
   18228:	cmp	r0, r3
   1822c:	beq	1ba74 <close@plt+0xa974>
   18230:	bgt	1b288 <close@plt+0xa188>
   18234:	ldr	r0, [pc, #632]	; 184b4 <close@plt+0x73b4>
   18238:	add	r0, pc, r0
   1823c:	bx	lr
   18240:	cmp	r0, #360	; 0x168
   18244:	beq	1cbc4 <close@plt+0xbac4>
   18248:	ble	18288 <close@plt+0x7188>
   1824c:	ldr	r3, [pc, #612]	; 184b8 <close@plt+0x73b8>
   18250:	cmp	r0, r3
   18254:	beq	1c198 <close@plt+0xb098>
   18258:	bgt	1b27c <close@plt+0xa17c>
   1825c:	ldr	r0, [pc, #600]	; 184bc <close@plt+0x73bc>
   18260:	add	r0, pc, r0
   18264:	bx	lr
   18268:	cmp	r0, #1
   1826c:	beq	1c18c <close@plt+0xb08c>
   18270:	bgt	1b270 <close@plt+0xa170>
   18274:	cmp	r0, #0
   18278:	bne	182a4 <close@plt+0x71a4>
   1827c:	ldr	r0, [pc, #572]	; 184c0 <close@plt+0x73c0>
   18280:	add	r0, pc, r0
   18284:	bx	lr
   18288:	ldr	r3, [pc, #564]	; 184c4 <close@plt+0x73c4>
   1828c:	cmp	r0, r3
   18290:	beq	1c180 <close@plt+0xb080>
   18294:	bgt	1b264 <close@plt+0xa164>
   18298:	ldr	r0, [pc, #552]	; 184c8 <close@plt+0x73c8>
   1829c:	add	r0, pc, r0
   182a0:	bx	lr
   182a4:	ldr	r0, [pc, #544]	; 184cc <close@plt+0x73cc>
   182a8:	add	r0, pc, r0
   182ac:	bx	lr
   182b0:	ldr	r3, [pc, #536]	; 184d0 <close@plt+0x73d0>
   182b4:	cmp	r0, r3
   182b8:	beq	1c1b0 <close@plt+0xb0b0>
   182bc:	bgt	1b258 <close@plt+0xa158>
   182c0:	ldr	r0, [pc, #524]	; 184d4 <close@plt+0x73d4>
   182c4:	add	r0, pc, r0
   182c8:	bx	lr
   182cc:	cmp	r0, #376	; 0x178
   182d0:	beq	1cbb8 <close@plt+0xbab8>
   182d4:	ble	187b0 <close@plt+0x76b0>
   182d8:	ldr	r3, [pc, #504]	; 184d8 <close@plt+0x73d8>
   182dc:	cmp	r0, r3
   182e0:	beq	1c1a4 <close@plt+0xb0a4>
   182e4:	bgt	1b24c <close@plt+0xa14c>
   182e8:	ldr	r0, [pc, #492]	; 184dc <close@plt+0x73dc>
   182ec:	add	r0, pc, r0
   182f0:	bx	lr
   182f4:	andeq	r0, r0, r7, lsl #4
   182f8:	andeq	lr, r0, ip, asr r1
   182fc:	andeq	r0, r0, fp, lsl #6
   18300:	andeq	r0, r0, r7, lsr r2
   18304:	andeq	r0, r0, pc, lsr r2
   18308:	andeq	r0, r0, r3, asr #4
   1830c:	andeq	r0, r0, r5, asr #4
   18310:	andeq	r0, r1, r8, ror fp
   18314:	andeq	sp, r0, r0, ror #22
   18318:	ldrdeq	sp, [r0], -r0
   1831c:	andeq	sp, r0, r8, lsr #30
   18320:	andeq	sp, r0, r0, asr lr
   18324:	muleq	r0, r4, lr
   18328:	ldrdeq	sp, [r0], -ip
   1832c:	andeq	sp, r0, r8, asr sp
   18330:	muleq	r0, r0, ip
   18334:	andeq	lr, r0, r8, asr #22
   18338:	ldrdeq	lr, [r0], -r0
   1833c:	strdeq	sp, [r0], -r8
   18340:	andeq	sp, r0, r4, lsl #19
   18344:	strdeq	lr, [r0], -r4
   18348:	andeq	lr, r0, r4, ror r3
   1834c:	muleq	r0, r8, r2
   18350:	andeq	sp, r0, ip, lsl #18
   18354:	muleq	r0, r4, r9
   18358:	andeq	lr, r0, r0, ror #1
   1835c:	andeq	lr, r0, r0, ror r2
   18360:	andeq	lr, r0, ip, lsr r0
   18364:	andeq	sp, r0, ip, lsr #31
   18368:	ldrdeq	sp, [r0], -r4
   1836c:	andeq	sp, r0, r4, lsl pc
   18370:	andeq	sp, r0, r8, asr #28
   18374:	andeq	sp, r0, r8, asr #27
   18378:	andeq	lr, r0, ip, ror #1
   1837c:	andeq	lr, r0, r0, lsl #1
   18380:	andeq	sp, r0, r8, lsl #26
   18384:	strdeq	sp, [r0], -ip
   18388:	muleq	r0, r0, r7
   1838c:			; <UNDEFINED> instruction: 0x0000e6b8
   18390:	strdeq	lr, [r0], -r0
   18394:	andeq	lr, r0, r0, lsr #12
   18398:	andeq	lr, r0, r8, lsr #11
   1839c:	andeq	lr, r0, r4, asr #9
   183a0:	andeq	r0, r0, r1, lsl #2
   183a4:	muleq	r0, ip, ip
   183a8:	andeq	lr, r0, r8, lsr #9
   183ac:	andeq	r0, r0, r5, lsl #3
   183b0:	andeq	r0, r0, r3, lsr r1
   183b4:	andeq	r0, r0, fp, lsr r1
   183b8:	andeq	r0, r0, pc, lsr r1
   183bc:	andeq	r0, r0, r1, asr #2
   183c0:	andeq	pc, r0, r8, asr #2
   183c4:	andeq	sp, r0, ip, lsr r7
   183c8:	andeq	sp, r0, r4, ror #10
   183cc:	andeq	pc, r0, r8, rrx
   183d0:	andeq	r0, r0, r9, lsr r1
   183d4:	andeq	lr, r0, ip, ror #31
   183d8:	andeq	r0, r0, pc, lsr #2
   183dc:	andeq	r0, r0, r1, lsr r1
   183e0:	andeq	lr, r0, r0, ror #29
   183e4:	andeq	r0, r0, fp, lsl r1
   183e8:	andeq	r0, r0, pc, lsl r1
   183ec:	andeq	r0, r0, r1, lsr #2
   183f0:	andeq	lr, r0, r0, ror sp
   183f4:	ldrdeq	lr, [r0], -r8
   183f8:	andeq	lr, r0, r4, lsl #26
   183fc:	andeq	r0, r0, r9, lsl r1
   18400:	andeq	lr, r0, r0, lsl #25
   18404:	andeq	r0, r0, pc, lsl #2
   18408:	andeq	r0, r0, r1, lsl r1
   1840c:	andeq	lr, r0, ip, lsr #23
   18410:	andeq	lr, r0, r8, ror #23
   18414:	andeq	lr, r0, ip, lsl fp
   18418:	andeq	r0, r0, r9, lsl #2
   1841c:	andeq	lr, r0, ip, lsr #21
   18420:	andeq	lr, r0, r8, lsr #26
   18424:	andeq	r0, r0, r9, lsr #2
   18428:	andeq	lr, r0, r8, lsr #25
   1842c:	andeq	lr, r0, r0, asr #19
   18430:	andeq	lr, r0, r0, lsr ip
   18434:	andeq	r0, r0, r2, lsl #3
   18438:	andeq	pc, r0, r0, ror #6
   1843c:	andeq	r0, r0, r6, asr #3
   18440:			; <UNDEFINED> instruction: 0x000001b5
   18444:			; <UNDEFINED> instruction: 0x000001bd
   18448:	andeq	r0, r0, r1, asr #3
   1844c:	andeq	r0, r0, r3, asr #3
   18450:	strdeq	pc, [r0], -r4
   18454:	andeq	sp, r0, r4, lsr #4
   18458:	andeq	sp, r0, r8, lsl r2
   1845c:	andeq	pc, r0, r0, lsr r7	; <UNPREDICTABLE>
   18460:			; <UNDEFINED> instruction: 0x000001bb
   18464:	andeq	pc, r0, r8, lsr #13
   18468:			; <UNDEFINED> instruction: 0x000001b1
   1846c:			; <UNDEFINED> instruction: 0x000001b3
   18470:	andeq	pc, r0, r8, ror #11
   18474:	andeq	pc, r0, r8, lsl #12
   18478:	andeq	pc, r0, r0, asr r5	; <UNPREDICTABLE>
   1847c:	andeq	r0, r0, fp, lsr #3
   18480:	andeq	pc, r0, r4, asr #9
   18484:	muleq	r0, sp, r1
   18488:	andeq	r0, r0, r1, lsr #3
   1848c:	andeq	r0, r0, r3, lsr #3
   18490:	strdeq	pc, [r0], -r0
   18494:	andeq	r0, r0, r2, ror r1
   18498:	andeq	lr, r0, r8, ror #31
   1849c:	andeq	sp, r0, r8, lsl #4
   184a0:	andeq	sp, r0, r0, lsr #2
   184a4:	andeq	sp, r0, ip, ror r1
   184a8:	andeq	sp, r0, r0, lsr #1
   184ac:	andeq	sp, r0, r0, asr r0
   184b0:	andeq	r0, r0, lr, ror #2
   184b4:	andeq	lr, r0, r0, ror #29
   184b8:	andeq	r0, r0, sl, ror #2
   184bc:	andeq	lr, r0, ip, ror lr
   184c0:			; <UNDEFINED> instruction: 0x0000cfb4
   184c4:	andeq	r0, r0, r6, ror #2
   184c8:	ldrdeq	lr, [r0], -r8
   184cc:	andeq	ip, r0, ip, ror pc
   184d0:	andeq	r0, r0, lr, ror r1
   184d4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   184d8:	andeq	r0, r0, sl, ror r1
   184dc:	andeq	lr, r0, ip, lsl pc
   184e0:	andeq	r0, r0, r6, ror #3
   184e4:	strdeq	r0, [r0], -r6
   184e8:	strdeq	r0, [r0], -lr
   184ec:	andeq	r0, r0, r2, lsl #4
   184f0:	andeq	r0, r0, r5, lsl #4
   184f4:	muleq	r0, r0, r5
   184f8:	ldrdeq	lr, [r0], -r4
   184fc:	andeq	r0, r0, r6, ror r1
   18500:	strdeq	lr, [r0], -ip
   18504:	andeq	ip, r0, r4, asr sl
   18508:	andeq	pc, r0, r4, lsr #9
   1850c:	andeq	pc, r0, r4, lsl r4	; <UNPREDICTABLE>
   18510:	strdeq	r0, [r0], -r2
   18514:	andeq	pc, r0, r0, lsr #6
   18518:	ldrdeq	r0, [r0], -lr
   1851c:	andeq	r0, r0, r2, ror #3
   18520:	andeq	pc, r0, ip, lsl #3
   18524:	andeq	pc, r0, r4, lsl r3	; <UNPREDICTABLE>
   18528:	andeq	pc, r0, r0, lsr #2
   1852c:	andeq	pc, r0, ip, lsl #1
   18530:	ldrdeq	r0, [r0], -r2
   18534:			; <UNDEFINED> instruction: 0x0000efb8
   18538:	andeq	lr, r0, r0, ror #31
   1853c:	andeq	lr, r0, r0, asr pc
   18540:	andeq	lr, r0, ip, asr #29
   18544:	andeq	pc, r0, r0, lsl #3
   18548:	andeq	pc, r0, r4, lsl #2
   1854c:	andeq	lr, r0, r4, lsr lr
   18550:	andeq	pc, r0, ip, lsl #1
   18554:	andeq	r0, r0, r2, ror #2
   18558:	andeq	lr, r0, r8, ror #11
   1855c:	andeq	lr, r0, ip, lsr #21
   18560:	andeq	r0, r0, lr, asr r1
   18564:	andeq	lr, r0, ip, ror #10
   18568:	andeq	r0, r0, sl, asr r1
   1856c:	strdeq	lr, [r0], -ip
   18570:	andeq	r0, r0, r2, asr r1
   18574:	andeq	lr, r0, r8, lsr #8
   18578:	andeq	r0, r0, r6, asr r1
   1857c:	andeq	lr, r0, r4, asr r4
   18580:	andeq	r0, r0, lr, asr #2
   18584:	muleq	r0, r4, r3
   18588:	andeq	r0, r0, sl, asr #2
   1858c:	andeq	lr, r0, ip, lsr #6
   18590:	muleq	r0, fp, r1
   18594:	andeq	lr, r0, r0, asr r9
   18598:	muleq	r0, r1, r1
   1859c:	muleq	r0, r3, r1
   185a0:	andeq	lr, r0, r4, ror #16
   185a4:	andeq	r0, r0, r6, asr #2
   185a8:	andeq	lr, r0, r4, ror #4
   185ac:	andeq	lr, r0, r8, ror r8
   185b0:			; <UNDEFINED> instruction: 0x0000e7bc
   185b4:	andeq	r0, r0, fp, lsl #3
   185b8:	andeq	lr, r0, r8, lsr r7
   185bc:	andeq	ip, r0, r4, lsl r6
   185c0:	andeq	sp, r0, r4, ror #6
   185c4:	andeq	sp, r0, r8, asr #4
   185c8:	andeq	sp, r0, r0, asr #5
   185cc:	muleq	r0, r0, r1
   185d0:	andeq	sp, r0, ip, lsr #2
   185d4:	andeq	sp, r0, ip, lsr #6
   185d8:	andeq	ip, r0, r8, asr #10
   185dc:	andeq	sp, r0, ip, lsl #1
   185e0:	andeq	sp, r0, r8, lsl #22
   185e4:	muleq	r0, ip, sl
   185e8:			; <UNDEFINED> instruction: 0x0000d9b0
   185ec:	andeq	sp, r0, r0, lsr r8
   185f0:	ldrdeq	sp, [r0], -r0
   185f4:			; <UNDEFINED> instruction: 0x0000d7bc
   185f8:	andeq	sp, r0, r0, lsr r7
   185fc:	andeq	sp, r0, r0, asr #12
   18600:	andeq	sp, r0, ip, ror r6
   18604:	andeq	sp, r0, r0, asr #11
   18608:	andeq	sp, r0, r4, ror r5
   1860c:	andeq	sp, r0, r0, lsr #16
   18610:	andeq	sp, r0, ip, lsr #15
   18614:	ldrdeq	sp, [r0], -ip
   18618:	andeq	sp, r0, r8, lsr #14
   1861c:	andeq	r0, r0, pc, lsl r2
   18620:	andeq	r0, r0, r3, lsr #4
   18624:	andeq	r0, r0, r5, lsr #4
   18628:	andeq	pc, r0, ip, lsr r0	; <UNPREDICTABLE>
   1862c:	andeq	r0, r0, r6, lsl #5
   18630:	strdeq	pc, [r0], -r0
   18634:	andeq	lr, r0, r8, ror #30
   18638:	andeq	ip, r0, r0, ror r2
   1863c:	andeq	r0, r0, r2, lsl #5
   18640:	andeq	pc, r0, ip, lsr #14
   18644:	andeq	r0, r0, lr, ror r2
   18648:	muleq	r0, r0, r6
   1864c:	andeq	r0, r0, r6, ror r2
   18650:	andeq	pc, r0, r4, asr #11
   18654:	andeq	r0, r0, r6, ror #4
   18658:	andeq	pc, r0, ip, asr r4	; <UNPREDICTABLE>
   1865c:	andeq	r0, r0, sl, ror r2
   18660:			; <UNDEFINED> instruction: 0x0000f5b4
   18664:	andeq	r0, r0, r2, ror #4
   18668:	andeq	pc, r0, r0, ror #7
   1866c:	andeq	r0, r0, lr, asr r2
   18670:	andeq	pc, r0, r8, ror #6
   18674:	andeq	r0, r0, r6, asr r2
   18678:	andeq	pc, r0, r8, asr #4
   1867c:	andeq	r0, r0, sl, asr r2
   18680:	andeq	pc, r0, ip, lsl #5
   18684:	andeq	r0, r0, r2, asr r2
   18688:	ldrdeq	pc, [r0], -r0
   1868c:	andeq	r0, r0, lr, asr #4
   18690:	andeq	pc, r0, r8, lsr r1	; <UNPREDICTABLE>
   18694:	andeq	r0, r0, r2, ror r2
   18698:	andeq	pc, r0, r4, lsr r4	; <UNPREDICTABLE>
   1869c:	andeq	r0, r0, lr, ror #4
   186a0:	andeq	pc, r0, r4, asr #7
   186a4:	andeq	r0, r0, sl, asr #4
   186a8:	muleq	r0, r8, r0
   186ac:	andeq	r0, r0, sl, ror #4
   186b0:	andeq	pc, r0, r0, lsr r3	; <UNPREDICTABLE>
   186b4:	andeq	r0, r0, sp, lsl r2
   186b8:	andeq	lr, r0, r8, asr #25
   186bc:	andeq	r0, r0, r3, lsl r2
   186c0:	andeq	r0, r0, r5, lsl r2
   186c4:	strdeq	lr, [r0], -r4
   186c8:	andeq	lr, r0, r8, lsr #24
   186cc:	andeq	lr, r0, r4, ror fp
   186d0:	andeq	r0, r0, sp, lsl #4
   186d4:	andeq	lr, r0, r4, ror #21
   186d8:	andeq	r0, r0, sl, asr #5
   186dc:			; <UNDEFINED> instruction: 0x000002b9
   186e0:	andeq	r0, r0, r1, asr #5
   186e4:	andeq	r0, r0, r5, asr #5
   186e8:	andeq	r0, r0, r7, asr #5
   186ec:			; <UNDEFINED> instruction: 0x0000f9b4
   186f0:	andeq	r0, r0, sp, lsl #7
   186f4:	andeq	r0, r0, fp, lsr r3
   186f8:	andeq	r0, r0, r3, asr #6
   186fc:	andeq	r0, r0, r7, asr #6
   18700:	andeq	r0, r0, r9, asr #6
   18704:	andeq	r0, r1, r0, ror #6
   18708:	andeq	lr, r0, r8, ror #18
   1870c:	andeq	fp, r0, r4, asr #28
   18710:			; <UNDEFINED> instruction: 0x000102b4
   18714:	andeq	r0, r0, r1, asr #6
   18718:	andeq	r0, r1, r8, lsr #4
   1871c:	andeq	r0, r0, r7, lsr r3
   18720:	andeq	r0, r0, r9, lsr r3
   18724:	ldr	r3, [pc, #-588]	; 184e0 <close@plt+0x73e0>
   18728:	cmp	r0, r3
   1872c:	beq	1d3c8 <close@plt+0xc2c8>
   18730:	ble	18850 <close@plt+0x7750>
   18734:	ldr	r3, [pc, #-600]	; 184e4 <close@plt+0x73e4>
   18738:	cmp	r0, r3
   1873c:	beq	1d320 <close@plt+0xc220>
   18740:	ble	18818 <close@plt+0x7718>
   18744:	ldr	r3, [pc, #-612]	; 184e8 <close@plt+0x73e8>
   18748:	cmp	r0, r3
   1874c:	beq	1d1b8 <close@plt+0xc0b8>
   18750:	ble	187f0 <close@plt+0x76f0>
   18754:	ldr	r3, [pc, #-624]	; 184ec <close@plt+0x73ec>
   18758:	cmp	r0, r3
   1875c:	beq	1cea0 <close@plt+0xbda0>
   18760:	ble	187d8 <close@plt+0x76d8>
   18764:	cmp	r0, #516	; 0x204
   18768:	beq	1c870 <close@plt+0xb770>
   1876c:	blt	1c1f8 <close@plt+0xb0f8>
   18770:	ldr	r3, [pc, #-648]	; 184f0 <close@plt+0x73f0>
   18774:	cmp	r0, r3
   18778:	beq	1b240 <close@plt+0xa140>
   1877c:	add	r3, r3, #1
   18780:	cmp	r0, r3
   18784:	bne	187cc <close@plt+0x76cc>
   18788:	ldr	r0, [pc, #-668]	; 184f4 <close@plt+0x73f4>
   1878c:	add	r0, pc, r0
   18790:	bx	lr
   18794:	sub	r3, r3, #2
   18798:	cmp	r0, r3
   1879c:	beq	1c1ec <close@plt+0xb0ec>
   187a0:	bgt	1b234 <close@plt+0xa134>
   187a4:	ldr	r0, [pc, #-692]	; 184f8 <close@plt+0x73f8>
   187a8:	add	r0, pc, r0
   187ac:	bx	lr
   187b0:	ldr	r3, [pc, #-700]	; 184fc <close@plt+0x73fc>
   187b4:	cmp	r0, r3
   187b8:	beq	1c210 <close@plt+0xb110>
   187bc:	bgt	1b228 <close@plt+0xa128>
   187c0:	ldr	r0, [pc, #-712]	; 18500 <close@plt+0x7400>
   187c4:	add	r0, pc, r0
   187c8:	bx	lr
   187cc:	ldr	r0, [pc, #-720]	; 18504 <close@plt+0x7404>
   187d0:	add	r0, pc, r0
   187d4:	bx	lr
   187d8:	cmp	r0, #512	; 0x200
   187dc:	beq	1c204 <close@plt+0xb104>
   187e0:	bgt	1b21c <close@plt+0xa11c>
   187e4:	ldr	r0, [pc, #-740]	; 18508 <close@plt+0x7408>
   187e8:	add	r0, pc, r0
   187ec:	bx	lr
   187f0:	sub	r3, r3, #4
   187f4:	cmp	r0, r3
   187f8:	beq	1caec <close@plt+0xb9ec>
   187fc:	ble	18898 <close@plt+0x7798>
   18800:	cmp	r0, #508	; 0x1fc
   18804:	beq	1c234 <close@plt+0xb134>
   18808:	bgt	1b210 <close@plt+0xa110>
   1880c:	ldr	r0, [pc, #-776]	; 1850c <close@plt+0x740c>
   18810:	add	r0, pc, r0
   18814:	bx	lr
   18818:	sub	r3, r3, #8
   1881c:	cmp	r0, r3
   18820:	beq	1cf0c <close@plt+0xbe0c>
   18824:	ble	18998 <close@plt+0x7898>
   18828:	ldr	r3, [pc, #-800]	; 18510 <close@plt+0x7410>
   1882c:	cmp	r0, r3
   18830:	beq	1cad4 <close@plt+0xb9d4>
   18834:	ble	18980 <close@plt+0x7880>
   18838:	cmp	r0, #500	; 0x1f4
   1883c:	beq	1c1c8 <close@plt+0xb0c8>
   18840:	bgt	1b204 <close@plt+0xa104>
   18844:	ldr	r0, [pc, #-824]	; 18514 <close@plt+0x7414>
   18848:	add	r0, pc, r0
   1884c:	bx	lr
   18850:	sub	r3, r3, #16
   18854:	cmp	r0, r3
   18858:	beq	1d218 <close@plt+0xc118>
   1885c:	ble	188f0 <close@plt+0x77f0>
   18860:	ldr	r3, [pc, #-848]	; 18518 <close@plt+0x7418>
   18864:	cmp	r0, r3
   18868:	beq	1d0f8 <close@plt+0xbff8>
   1886c:	ble	188c8 <close@plt+0x77c8>
   18870:	ldr	r3, [pc, #-860]	; 1851c <close@plt+0x741c>
   18874:	cmp	r0, r3
   18878:	beq	1cae0 <close@plt+0xb9e0>
   1887c:	ble	188b0 <close@plt+0x77b0>
   18880:	cmp	r0, #484	; 0x1e4
   18884:	beq	1c1e0 <close@plt+0xb0e0>
   18888:	bgt	1b1f8 <close@plt+0xa0f8>
   1888c:	ldr	r0, [pc, #-884]	; 18520 <close@plt+0x7420>
   18890:	add	r0, pc, r0
   18894:	bx	lr
   18898:	cmp	r0, #504	; 0x1f8
   1889c:	beq	1c1d4 <close@plt+0xb0d4>
   188a0:	bgt	1b1ec <close@plt+0xa0ec>
   188a4:	ldr	r0, [pc, #-904]	; 18524 <close@plt+0x7424>
   188a8:	add	r0, pc, r0
   188ac:	bx	lr
   188b0:	cmp	r0, #480	; 0x1e0
   188b4:	beq	1c1bc <close@plt+0xb0bc>
   188b8:	bgt	1b1e0 <close@plt+0xa0e0>
   188bc:	ldr	r0, [pc, #-924]	; 18528 <close@plt+0x7428>
   188c0:	add	r0, pc, r0
   188c4:	bx	lr
   188c8:	sub	r3, r3, #4
   188cc:	cmp	r0, r3
   188d0:	beq	1caf8 <close@plt+0xb9f8>
   188d4:	ble	18928 <close@plt+0x7828>
   188d8:	cmp	r0, #476	; 0x1dc
   188dc:	beq	1c228 <close@plt+0xb128>
   188e0:	bgt	1b1d4 <close@plt+0xa0d4>
   188e4:	ldr	r0, [pc, #-960]	; 1852c <close@plt+0x742c>
   188e8:	add	r0, pc, r0
   188ec:	bx	lr
   188f0:	sub	r3, r3, #8
   188f4:	cmp	r0, r3
   188f8:	beq	1cfd8 <close@plt+0xbed8>
   188fc:	ble	18958 <close@plt+0x7858>
   18900:	ldr	r3, [pc, #-984]	; 18530 <close@plt+0x7430>
   18904:	cmp	r0, r3
   18908:	beq	1cb94 <close@plt+0xba94>
   1890c:	ble	18940 <close@plt+0x7840>
   18910:	cmp	r0, #468	; 0x1d4
   18914:	beq	1bab0 <close@plt+0xa9b0>
   18918:	bgt	1b1c8 <close@plt+0xa0c8>
   1891c:	ldr	r0, [pc, #-1008]	; 18534 <close@plt+0x7434>
   18920:	add	r0, pc, r0
   18924:	bx	lr
   18928:	cmp	r0, #472	; 0x1d8
   1892c:	beq	1baa4 <close@plt+0xa9a4>
   18930:	bgt	1b1bc <close@plt+0xa0bc>
   18934:	ldr	r0, [pc, #-1028]	; 18538 <close@plt+0x7438>
   18938:	add	r0, pc, r0
   1893c:	bx	lr
   18940:	cmp	r0, #464	; 0x1d0
   18944:	beq	1ba98 <close@plt+0xa998>
   18948:	bgt	1b1b0 <close@plt+0xa0b0>
   1894c:	ldr	r0, [pc, #-1048]	; 1853c <close@plt+0x743c>
   18950:	add	r0, pc, r0
   18954:	bx	lr
   18958:	sub	r3, r3, #4
   1895c:	cmp	r0, r3
   18960:	beq	1cac8 <close@plt+0xb9c8>
   18964:	ble	189c0 <close@plt+0x78c0>
   18968:	cmp	r0, #460	; 0x1cc
   1896c:	beq	1c21c <close@plt+0xb11c>
   18970:	bgt	1b1a4 <close@plt+0xa0a4>
   18974:	ldr	r0, [pc, #-1084]	; 18540 <close@plt+0x7440>
   18978:	add	r0, pc, r0
   1897c:	bx	lr
   18980:	cmp	r0, #496	; 0x1f0
   18984:	beq	1c138 <close@plt+0xb038>
   18988:	bgt	1b198 <close@plt+0xa098>
   1898c:	ldr	r0, [pc, #-1104]	; 18544 <close@plt+0x7444>
   18990:	add	r0, pc, r0
   18994:	bx	lr
   18998:	sub	r3, r3, #4
   1899c:	cmp	r0, r3
   189a0:	beq	1cbdc <close@plt+0xbadc>
   189a4:	ble	189d8 <close@plt+0x78d8>
   189a8:	cmp	r0, #492	; 0x1ec
   189ac:	beq	1babc <close@plt+0xa9bc>
   189b0:	bgt	1b18c <close@plt+0xa08c>
   189b4:	ldr	r0, [pc, #-1140]	; 18548 <close@plt+0x7448>
   189b8:	add	r0, pc, r0
   189bc:	bx	lr
   189c0:	cmp	r0, #456	; 0x1c8
   189c4:	beq	1bac8 <close@plt+0xa9c8>
   189c8:	bgt	1b180 <close@plt+0xa080>
   189cc:	ldr	r0, [pc, #-1160]	; 1854c <close@plt+0x744c>
   189d0:	add	r0, pc, r0
   189d4:	bx	lr
   189d8:	cmp	r0, #488	; 0x1e8
   189dc:	beq	1b954 <close@plt+0xa854>
   189e0:	bgt	1b174 <close@plt+0xa074>
   189e4:	ldr	r0, [pc, #-1180]	; 18550 <close@plt+0x7450>
   189e8:	add	r0, pc, r0
   189ec:	bx	lr
   189f0:	cmp	r0, #340	; 0x154
   189f4:	beq	1d1f4 <close@plt+0xc0f4>
   189f8:	ble	18a90 <close@plt+0x7990>
   189fc:	cmp	r0, #348	; 0x15c
   18a00:	beq	1d080 <close@plt+0xbf80>
   18a04:	ble	18a68 <close@plt+0x7968>
   18a08:	cmp	r0, #352	; 0x160
   18a0c:	beq	1cc6c <close@plt+0xbb6c>
   18a10:	ble	18a4c <close@plt+0x794c>
   18a14:	ldr	r3, [pc, #-1224]	; 18554 <close@plt+0x7454>
   18a18:	cmp	r0, r3
   18a1c:	beq	1b978 <close@plt+0xa878>
   18a20:	bgt	1b168 <close@plt+0xa068>
   18a24:	ldr	r0, [pc, #-1236]	; 18558 <close@plt+0x7458>
   18a28:	add	r0, pc, r0
   18a2c:	bx	lr
   18a30:	sub	r3, r3, #2
   18a34:	cmp	r0, r3
   18a38:	beq	1b96c <close@plt+0xa86c>
   18a3c:	bgt	1b15c <close@plt+0xa05c>
   18a40:	ldr	r0, [pc, #-1260]	; 1855c <close@plt+0x745c>
   18a44:	add	r0, pc, r0
   18a48:	bx	lr
   18a4c:	ldr	r3, [pc, #-1268]	; 18560 <close@plt+0x7460>
   18a50:	cmp	r0, r3
   18a54:	beq	1b960 <close@plt+0xa860>
   18a58:	bgt	1b150 <close@plt+0xa050>
   18a5c:	ldr	r0, [pc, #-1280]	; 18564 <close@plt+0x7464>
   18a60:	add	r0, pc, r0
   18a64:	bx	lr
   18a68:	cmp	r0, #344	; 0x158
   18a6c:	beq	1cc3c <close@plt+0xbb3c>
   18a70:	ble	18ac4 <close@plt+0x79c4>
   18a74:	ldr	r3, [pc, #-1300]	; 18568 <close@plt+0x7468>
   18a78:	cmp	r0, r3
   18a7c:	beq	1b9b4 <close@plt+0xa8b4>
   18a80:	bgt	1b144 <close@plt+0xa044>
   18a84:	ldr	r0, [pc, #-1312]	; 1856c <close@plt+0x746c>
   18a88:	add	r0, pc, r0
   18a8c:	bx	lr
   18a90:	cmp	r0, #332	; 0x14c
   18a94:	beq	1d074 <close@plt+0xbf74>
   18a98:	ble	18afc <close@plt+0x79fc>
   18a9c:	cmp	r0, #336	; 0x150
   18aa0:	beq	1cc60 <close@plt+0xbb60>
   18aa4:	ble	18ae0 <close@plt+0x79e0>
   18aa8:	ldr	r3, [pc, #-1344]	; 18570 <close@plt+0x7470>
   18aac:	cmp	r0, r3
   18ab0:	beq	1b99c <close@plt+0xa89c>
   18ab4:	bgt	1b138 <close@plt+0xa038>
   18ab8:	ldr	r0, [pc, #-1356]	; 18574 <close@plt+0x7474>
   18abc:	add	r0, pc, r0
   18ac0:	bx	lr
   18ac4:	ldr	r3, [pc, #-1364]	; 18578 <close@plt+0x7478>
   18ac8:	cmp	r0, r3
   18acc:	beq	1b990 <close@plt+0xa890>
   18ad0:	bgt	1b12c <close@plt+0xa02c>
   18ad4:	ldr	r0, [pc, #-1376]	; 1857c <close@plt+0x747c>
   18ad8:	add	r0, pc, r0
   18adc:	bx	lr
   18ae0:	ldr	r3, [pc, #-1384]	; 18580 <close@plt+0x7480>
   18ae4:	cmp	r0, r3
   18ae8:	beq	1b984 <close@plt+0xa884>
   18aec:	bgt	1b120 <close@plt+0xa020>
   18af0:	ldr	r0, [pc, #-1396]	; 18584 <close@plt+0x7484>
   18af4:	add	r0, pc, r0
   18af8:	bx	lr
   18afc:	cmp	r0, #328	; 0x148
   18b00:	beq	1cc54 <close@plt+0xbb54>
   18b04:	ble	18b8c <close@plt+0x7a8c>
   18b08:	ldr	r3, [pc, #-1416]	; 18588 <close@plt+0x7488>
   18b0c:	cmp	r0, r3
   18b10:	beq	1b9a8 <close@plt+0xa8a8>
   18b14:	bgt	1b114 <close@plt+0xa014>
   18b18:	ldr	r0, [pc, #-1428]	; 1858c <close@plt+0x748c>
   18b1c:	add	r0, pc, r0
   18b20:	bx	lr
   18b24:	sub	r3, r3, #4
   18b28:	cmp	r0, r3
   18b2c:	beq	1cbd0 <close@plt+0xbad0>
   18b30:	ble	18ba8 <close@plt+0x7aa8>
   18b34:	ldr	r3, [pc, #-1452]	; 18590 <close@plt+0x7490>
   18b38:	cmp	r0, r3
   18b3c:	beq	1c15c <close@plt+0xb05c>
   18b40:	bgt	1b108 <close@plt+0xa008>
   18b44:	ldr	r0, [pc, #-1464]	; 18594 <close@plt+0x7494>
   18b48:	add	r0, pc, r0
   18b4c:	bx	lr
   18b50:	sub	r3, r3, #8
   18b54:	cmp	r0, r3
   18b58:	beq	1cfa8 <close@plt+0xbea8>
   18b5c:	ble	18be0 <close@plt+0x7ae0>
   18b60:	ldr	r3, [pc, #-1488]	; 18598 <close@plt+0x7498>
   18b64:	cmp	r0, r3
   18b68:	beq	1cbe8 <close@plt+0xbae8>
   18b6c:	ble	18bc4 <close@plt+0x7ac4>
   18b70:	ldr	r3, [pc, #-1500]	; 1859c <close@plt+0x749c>
   18b74:	cmp	r0, r3
   18b78:	beq	1c174 <close@plt+0xb074>
   18b7c:	bgt	1b0fc <close@plt+0x9ffc>
   18b80:	ldr	r0, [pc, #-1512]	; 185a0 <close@plt+0x74a0>
   18b84:	add	r0, pc, r0
   18b88:	bx	lr
   18b8c:	ldr	r3, [pc, #-1520]	; 185a4 <close@plt+0x74a4>
   18b90:	cmp	r0, r3
   18b94:	beq	1c168 <close@plt+0xb068>
   18b98:	bgt	1b0f0 <close@plt+0x9ff0>
   18b9c:	ldr	r0, [pc, #-1532]	; 185a8 <close@plt+0x74a8>
   18ba0:	add	r0, pc, r0
   18ba4:	bx	lr
   18ba8:	sub	r3, r3, #2
   18bac:	cmp	r0, r3
   18bb0:	beq	1c150 <close@plt+0xb050>
   18bb4:	bgt	1b0e4 <close@plt+0x9fe4>
   18bb8:	ldr	r0, [pc, #-1556]	; 185ac <close@plt+0x74ac>
   18bbc:	add	r0, pc, r0
   18bc0:	bx	lr
   18bc4:	sub	r3, r3, #2
   18bc8:	cmp	r0, r3
   18bcc:	beq	1c144 <close@plt+0xb044>
   18bd0:	bgt	1b0d8 <close@plt+0x9fd8>
   18bd4:	ldr	r0, [pc, #-1580]	; 185b0 <close@plt+0x74b0>
   18bd8:	add	r0, pc, r0
   18bdc:	bx	lr
   18be0:	sub	r3, r3, #4
   18be4:	cmp	r0, r3
   18be8:	beq	1cc18 <close@plt+0xbb18>
   18bec:	ble	19e34 <close@plt+0x8d34>
   18bf0:	ldr	r3, [pc, #-1604]	; 185b4 <close@plt+0x74b4>
   18bf4:	cmp	r0, r3
   18bf8:	beq	1b9e4 <close@plt+0xa8e4>
   18bfc:	bgt	1b0cc <close@plt+0x9fcc>
   18c00:	ldr	r0, [pc, #-1616]	; 185b8 <close@plt+0x74b8>
   18c04:	add	r0, pc, r0
   18c08:	bx	lr
   18c0c:	ldr	r0, [pc, #-1624]	; 185bc <close@plt+0x74bc>
   18c10:	add	r0, pc, r0
   18c14:	bx	lr
   18c18:	cmp	r0, #149	; 0x95
   18c1c:	beq	1cc24 <close@plt+0xbb24>
   18c20:	ble	18c6c <close@plt+0x7b6c>
   18c24:	cmp	r0, #151	; 0x97
   18c28:	beq	1b9d8 <close@plt+0xa8d8>
   18c2c:	bgt	1b0c0 <close@plt+0x9fc0>
   18c30:	ldr	r0, [pc, #-1656]	; 185c0 <close@plt+0x74c0>
   18c34:	add	r0, pc, r0
   18c38:	bx	lr
   18c3c:	cmp	r0, #137	; 0x89
   18c40:	beq	1d068 <close@plt+0xbf68>
   18c44:	ble	18c9c <close@plt+0x7b9c>
   18c48:	cmp	r0, #141	; 0x8d
   18c4c:	beq	1cc30 <close@plt+0xbb30>
   18c50:	ble	18c84 <close@plt+0x7b84>
   18c54:	cmp	r0, #143	; 0x8f
   18c58:	beq	1b9cc <close@plt+0xa8cc>
   18c5c:	bgt	1b0b4 <close@plt+0x9fb4>
   18c60:	ldr	r0, [pc, #-1700]	; 185c4 <close@plt+0x74c4>
   18c64:	add	r0, pc, r0
   18c68:	bx	lr
   18c6c:	cmp	r0, #147	; 0x93
   18c70:	beq	1b9c0 <close@plt+0xa8c0>
   18c74:	bgt	1b0a8 <close@plt+0x9fa8>
   18c78:	ldr	r0, [pc, #-1720]	; 185c8 <close@plt+0x74c8>
   18c7c:	add	r0, pc, r0
   18c80:	bx	lr
   18c84:	cmp	r0, #139	; 0x8b
   18c88:	beq	1ba08 <close@plt+0xa908>
   18c8c:	bgt	1b09c <close@plt+0x9f9c>
   18c90:	ldr	r0, [pc, #-1740]	; 185cc <close@plt+0x74cc>
   18c94:	add	r0, pc, r0
   18c98:	bx	lr
   18c9c:	cmp	r0, #133	; 0x85
   18ca0:	beq	1cc0c <close@plt+0xbb0c>
   18ca4:	ble	18ce4 <close@plt+0x7be4>
   18ca8:	cmp	r0, #135	; 0x87
   18cac:	beq	1b9fc <close@plt+0xa8fc>
   18cb0:	bgt	1b090 <close@plt+0x9f90>
   18cb4:	ldr	r0, [pc, #-1772]	; 185d0 <close@plt+0x74d0>
   18cb8:	add	r0, pc, r0
   18cbc:	bx	lr
   18cc0:	cmp	r0, #155	; 0x9b
   18cc4:	beq	1b9f0 <close@plt+0xa8f0>
   18cc8:	bgt	1b084 <close@plt+0x9f84>
   18ccc:	ldr	r0, [pc, #-1792]	; 185d4 <close@plt+0x74d4>
   18cd0:	add	r0, pc, r0
   18cd4:	bx	lr
   18cd8:	ldr	r0, [pc, #-1800]	; 185d8 <close@plt+0x74d8>
   18cdc:	add	r0, pc, r0
   18ce0:	bx	lr
   18ce4:	cmp	r0, #131	; 0x83
   18ce8:	beq	1ba2c <close@plt+0xa92c>
   18cec:	bgt	1b078 <close@plt+0x9f78>
   18cf0:	ldr	r0, [pc, #-1820]	; 185dc <close@plt+0x74dc>
   18cf4:	add	r0, pc, r0
   18cf8:	bx	lr
   18cfc:	cmp	r0, #252	; 0xfc
   18d00:	beq	1ba20 <close@plt+0xa920>
   18d04:	bgt	1b06c <close@plt+0x9f6c>
   18d08:	ldr	r0, [pc, #-1840]	; 185e0 <close@plt+0x74e0>
   18d0c:	add	r0, pc, r0
   18d10:	bx	lr
   18d14:	cmp	r0, #246	; 0xf6
   18d18:	beq	1cc00 <close@plt+0xbb00>
   18d1c:	ble	18da4 <close@plt+0x7ca4>
   18d20:	cmp	r0, #248	; 0xf8
   18d24:	beq	1ba14 <close@plt+0xa914>
   18d28:	bgt	1b060 <close@plt+0x9f60>
   18d2c:	ldr	r0, [pc, #-1872]	; 185e4 <close@plt+0x74e4>
   18d30:	add	r0, pc, r0
   18d34:	bx	lr
   18d38:	cmp	r0, #234	; 0xea
   18d3c:	beq	1d0a4 <close@plt+0xbfa4>
   18d40:	ble	18e94 <close@plt+0x7d94>
   18d44:	cmp	r0, #238	; 0xee
   18d48:	beq	1ccc0 <close@plt+0xbbc0>
   18d4c:	ble	18e7c <close@plt+0x7d7c>
   18d50:	cmp	r0, #240	; 0xf0
   18d54:	beq	1b888 <close@plt+0xa788>
   18d58:	bgt	1b054 <close@plt+0x9f54>
   18d5c:	ldr	r0, [pc, #-1916]	; 185e8 <close@plt+0x74e8>
   18d60:	add	r0, pc, r0
   18d64:	bx	lr
   18d68:	cmp	r0, #210	; 0xd2
   18d6c:	beq	1d278 <close@plt+0xc178>
   18d70:	ble	18df8 <close@plt+0x7cf8>
   18d74:	cmp	r0, #218	; 0xda
   18d78:	beq	1d110 <close@plt+0xc010>
   18d7c:	ble	18dd4 <close@plt+0x7cd4>
   18d80:	cmp	r0, #222	; 0xde
   18d84:	beq	1ccb4 <close@plt+0xbbb4>
   18d88:	ble	18dbc <close@plt+0x7cbc>
   18d8c:	cmp	r0, #224	; 0xe0
   18d90:	beq	1b8a0 <close@plt+0xa7a0>
   18d94:	bgt	1b048 <close@plt+0x9f48>
   18d98:	ldr	r0, [pc, #-1972]	; 185ec <close@plt+0x74ec>
   18d9c:	add	r0, pc, r0
   18da0:	bx	lr
   18da4:	cmp	r0, #244	; 0xf4
   18da8:	beq	1b894 <close@plt+0xa794>
   18dac:	bgt	1b03c <close@plt+0x9f3c>
   18db0:	ldr	r0, [pc, #-1992]	; 185f0 <close@plt+0x74f0>
   18db4:	add	r0, pc, r0
   18db8:	bx	lr
   18dbc:	cmp	r0, #220	; 0xdc
   18dc0:	beq	1b8d0 <close@plt+0xa7d0>
   18dc4:	bgt	1b030 <close@plt+0x9f30>
   18dc8:	ldr	r0, [pc, #-2012]	; 185f4 <close@plt+0x74f4>
   18dcc:	add	r0, pc, r0
   18dd0:	bx	lr
   18dd4:	cmp	r0, #214	; 0xd6
   18dd8:	beq	1cca8 <close@plt+0xbba8>
   18ddc:	ble	18e28 <close@plt+0x7d28>
   18de0:	cmp	r0, #216	; 0xd8
   18de4:	beq	1b8dc <close@plt+0xa7dc>
   18de8:	bgt	1b024 <close@plt+0x9f24>
   18dec:	ldr	r0, [pc, #-2044]	; 185f8 <close@plt+0x74f8>
   18df0:	add	r0, pc, r0
   18df4:	bx	lr
   18df8:	cmp	r0, #202	; 0xca
   18dfc:	beq	1d08c <close@plt+0xbf8c>
   18e00:	ble	18e58 <close@plt+0x7d58>
   18e04:	cmp	r0, #206	; 0xce
   18e08:	beq	1cc90 <close@plt+0xbb90>
   18e0c:	ble	18e40 <close@plt+0x7d40>
   18e10:	cmp	r0, #208	; 0xd0
   18e14:	beq	1b8c4 <close@plt+0xa7c4>
   18e18:	bgt	1b018 <close@plt+0x9f18>
   18e1c:	ldr	r0, [pc, #-2088]	; 185fc <close@plt+0x74fc>
   18e20:	add	r0, pc, r0
   18e24:	bx	lr
   18e28:	cmp	r0, #212	; 0xd4
   18e2c:	beq	1b8b8 <close@plt+0xa7b8>
   18e30:	bgt	1b00c <close@plt+0x9f0c>
   18e34:	ldr	r0, [pc, #-2108]	; 18600 <close@plt+0x7500>
   18e38:	add	r0, pc, r0
   18e3c:	bx	lr
   18e40:	cmp	r0, #204	; 0xcc
   18e44:	beq	1b8ac <close@plt+0xa7ac>
   18e48:	bgt	1b000 <close@plt+0x9f00>
   18e4c:	ldr	r0, [pc, #-2128]	; 18604 <close@plt+0x7504>
   18e50:	add	r0, pc, r0
   18e54:	bx	lr
   18e58:	cmp	r0, #198	; 0xc6
   18e5c:	beq	1cc78 <close@plt+0xbb78>
   18e60:	ble	18eb8 <close@plt+0x7db8>
   18e64:	cmp	r0, #200	; 0xc8
   18e68:	beq	1b918 <close@plt+0xa818>
   18e6c:	bgt	1aff4 <close@plt+0x9ef4>
   18e70:	ldr	r0, [pc, #-2160]	; 18608 <close@plt+0x7508>
   18e74:	add	r0, pc, r0
   18e78:	bx	lr
   18e7c:	cmp	r0, #236	; 0xec
   18e80:	beq	1b93c <close@plt+0xa83c>
   18e84:	bgt	1afe8 <close@plt+0x9ee8>
   18e88:	ldr	r0, [pc, #-2180]	; 1860c <close@plt+0x750c>
   18e8c:	add	r0, pc, r0
   18e90:	bx	lr
   18e94:	cmp	r0, #230	; 0xe6
   18e98:	beq	1cc48 <close@plt+0xbb48>
   18e9c:	ble	18ed0 <close@plt+0x7dd0>
   18ea0:	cmp	r0, #232	; 0xe8
   18ea4:	beq	1b948 <close@plt+0xa848>
   18ea8:	bgt	1afdc <close@plt+0x9edc>
   18eac:	ldr	r0, [pc, #-2212]	; 18610 <close@plt+0x7510>
   18eb0:	add	r0, pc, r0
   18eb4:	bx	lr
   18eb8:	cmp	r0, #196	; 0xc4
   18ebc:	beq	1b930 <close@plt+0xa830>
   18ec0:	bgt	1afd0 <close@plt+0x9ed0>
   18ec4:	ldr	r0, [pc, #-2232]	; 18614 <close@plt+0x7514>
   18ec8:	add	r0, pc, r0
   18ecc:	bx	lr
   18ed0:	cmp	r0, #228	; 0xe4
   18ed4:	beq	1b924 <close@plt+0xa824>
   18ed8:	bgt	1afc4 <close@plt+0x9ec4>
   18edc:	ldr	r0, [pc, #-2252]	; 18618 <close@plt+0x7518>
   18ee0:	add	r0, pc, r0
   18ee4:	bx	lr
   18ee8:	sub	r3, r3, #16
   18eec:	cmp	r0, r3
   18ef0:	beq	1d200 <close@plt+0xc100>
   18ef4:	ble	19210 <close@plt+0x8110>
   18ef8:	ldr	r3, [pc, #-2276]	; 1861c <close@plt+0x751c>
   18efc:	cmp	r0, r3
   18f00:	beq	1cf00 <close@plt+0xbe00>
   18f04:	ble	191e4 <close@plt+0x80e4>
   18f08:	ldr	r3, [pc, #-2288]	; 18620 <close@plt+0x7520>
   18f0c:	cmp	r0, r3
   18f10:	beq	1c9f0 <close@plt+0xb8f0>
   18f14:	ble	18f94 <close@plt+0x7e94>
   18f18:	ldr	r3, [pc, #-2300]	; 18624 <close@plt+0x7524>
   18f1c:	cmp	r0, r3
   18f20:	beq	1c5b8 <close@plt+0xb4b8>
   18f24:	bgt	1afb8 <close@plt+0x9eb8>
   18f28:	ldr	r0, [pc, #-2312]	; 18628 <close@plt+0x7528>
   18f2c:	add	r0, pc, r0
   18f30:	bx	lr
   18f34:	cmp	r0, #616	; 0x268
   18f38:	beq	1d38c <close@plt+0xc28c>
   18f3c:	ble	19034 <close@plt+0x7f34>
   18f40:	cmp	r0, #632	; 0x278
   18f44:	beq	1d2a8 <close@plt+0xc1a8>
   18f48:	ble	19000 <close@plt+0x7f00>
   18f4c:	cmp	r0, #640	; 0x280
   18f50:	beq	1d188 <close@plt+0xc088>
   18f54:	ble	18fd8 <close@plt+0x7ed8>
   18f58:	cmp	r0, #644	; 0x284
   18f5c:	beq	1ceb8 <close@plt+0xbdb8>
   18f60:	ble	18fbc <close@plt+0x7ebc>
   18f64:	ldr	r3, [pc, #-2368]	; 1862c <close@plt+0x752c>
   18f68:	cmp	r0, r3
   18f6c:	beq	1c858 <close@plt+0xb758>
   18f70:	blt	1c5c4 <close@plt+0xb4c4>
   18f74:	add	r3, r3, #1
   18f78:	cmp	r0, r3
   18f7c:	beq	1afac <close@plt+0x9eac>
   18f80:	cmp	r0, #648	; 0x288
   18f84:	bne	18fb0 <close@plt+0x7eb0>
   18f88:	ldr	r0, [pc, #-2400]	; 18630 <close@plt+0x7530>
   18f8c:	add	r0, pc, r0
   18f90:	bx	lr
   18f94:	sub	r3, r3, #2
   18f98:	cmp	r0, r3
   18f9c:	beq	1c5ac <close@plt+0xb4ac>
   18fa0:	bgt	1afa0 <close@plt+0x9ea0>
   18fa4:	ldr	r0, [pc, #-2424]	; 18634 <close@plt+0x7534>
   18fa8:	add	r0, pc, r0
   18fac:	bx	lr
   18fb0:	ldr	r0, [pc, #-2432]	; 18638 <close@plt+0x7538>
   18fb4:	add	r0, pc, r0
   18fb8:	bx	lr
   18fbc:	ldr	r3, [pc, #-2440]	; 1863c <close@plt+0x753c>
   18fc0:	cmp	r0, r3
   18fc4:	beq	1c5a0 <close@plt+0xb4a0>
   18fc8:	bgt	1af94 <close@plt+0x9e94>
   18fcc:	ldr	r0, [pc, #-2452]	; 18640 <close@plt+0x7540>
   18fd0:	add	r0, pc, r0
   18fd4:	bx	lr
   18fd8:	cmp	r0, #636	; 0x27c
   18fdc:	beq	1cabc <close@plt+0xb9bc>
   18fe0:	ble	19074 <close@plt+0x7f74>
   18fe4:	ldr	r3, [pc, #-2472]	; 18644 <close@plt+0x7544>
   18fe8:	cmp	r0, r3
   18fec:	beq	1c594 <close@plt+0xb494>
   18ff0:	bgt	1af88 <close@plt+0x9e88>
   18ff4:	ldr	r0, [pc, #-2484]	; 18648 <close@plt+0x7548>
   18ff8:	add	r0, pc, r0
   18ffc:	bx	lr
   19000:	cmp	r0, #624	; 0x270
   19004:	beq	1cf60 <close@plt+0xbe60>
   19008:	ble	19184 <close@plt+0x8084>
   1900c:	cmp	r0, #628	; 0x274
   19010:	beq	1c9c0 <close@plt+0xb8c0>
   19014:	ble	19168 <close@plt+0x8068>
   19018:	ldr	r3, [pc, #-2516]	; 1864c <close@plt+0x754c>
   1901c:	cmp	r0, r3
   19020:	beq	1c588 <close@plt+0xb488>
   19024:	bgt	1af7c <close@plt+0x9e7c>
   19028:	ldr	r0, [pc, #-2528]	; 18650 <close@plt+0x7550>
   1902c:	add	r0, pc, r0
   19030:	bx	lr
   19034:	cmp	r0, #600	; 0x258
   19038:	beq	1d1e8 <close@plt+0xc0e8>
   1903c:	ble	190d4 <close@plt+0x7fd4>
   19040:	cmp	r0, #608	; 0x260
   19044:	beq	1d098 <close@plt+0xbf98>
   19048:	ble	190ac <close@plt+0x7fac>
   1904c:	cmp	r0, #612	; 0x264
   19050:	beq	1cc84 <close@plt+0xbb84>
   19054:	ble	19090 <close@plt+0x7f90>
   19058:	ldr	r3, [pc, #-2572]	; 18654 <close@plt+0x7554>
   1905c:	cmp	r0, r3
   19060:	beq	1b90c <close@plt+0xa80c>
   19064:	bgt	1af70 <close@plt+0x9e70>
   19068:	ldr	r0, [pc, #-2584]	; 18658 <close@plt+0x7558>
   1906c:	add	r0, pc, r0
   19070:	bx	lr
   19074:	ldr	r3, [pc, #-2592]	; 1865c <close@plt+0x755c>
   19078:	cmp	r0, r3
   1907c:	beq	1b8f4 <close@plt+0xa7f4>
   19080:	bgt	1af64 <close@plt+0x9e64>
   19084:	ldr	r0, [pc, #-2604]	; 18660 <close@plt+0x7560>
   19088:	add	r0, pc, r0
   1908c:	bx	lr
   19090:	ldr	r3, [pc, #-2612]	; 18664 <close@plt+0x7564>
   19094:	cmp	r0, r3
   19098:	beq	1b8e8 <close@plt+0xa7e8>
   1909c:	bgt	1af58 <close@plt+0x9e58>
   190a0:	ldr	r0, [pc, #-2624]	; 18668 <close@plt+0x7568>
   190a4:	add	r0, pc, r0
   190a8:	bx	lr
   190ac:	cmp	r0, #604	; 0x25c
   190b0:	beq	1cc9c <close@plt+0xbb9c>
   190b4:	ble	19108 <close@plt+0x8008>
   190b8:	ldr	r3, [pc, #-2644]	; 1866c <close@plt+0x756c>
   190bc:	cmp	r0, r3
   190c0:	beq	1b900 <close@plt+0xa800>
   190c4:	bgt	1af4c <close@plt+0x9e4c>
   190c8:	ldr	r0, [pc, #-2656]	; 18670 <close@plt+0x7570>
   190cc:	add	r0, pc, r0
   190d0:	bx	lr
   190d4:	cmp	r0, #592	; 0x250
   190d8:	beq	1cf6c <close@plt+0xbe6c>
   190dc:	ble	19140 <close@plt+0x8040>
   190e0:	cmp	r0, #596	; 0x254
   190e4:	beq	1c984 <close@plt+0xb884>
   190e8:	ble	19124 <close@plt+0x8024>
   190ec:	ldr	r3, [pc, #-2688]	; 18674 <close@plt+0x7574>
   190f0:	cmp	r0, r3
   190f4:	beq	1c618 <close@plt+0xb518>
   190f8:	bgt	1af40 <close@plt+0x9e40>
   190fc:	ldr	r0, [pc, #-2700]	; 18678 <close@plt+0x7578>
   19100:	add	r0, pc, r0
   19104:	bx	lr
   19108:	ldr	r3, [pc, #-2708]	; 1867c <close@plt+0x757c>
   1910c:	cmp	r0, r3
   19110:	beq	1c60c <close@plt+0xb50c>
   19114:	bgt	1af34 <close@plt+0x9e34>
   19118:	ldr	r0, [pc, #-2720]	; 18680 <close@plt+0x7580>
   1911c:	add	r0, pc, r0
   19120:	bx	lr
   19124:	ldr	r3, [pc, #-2728]	; 18684 <close@plt+0x7584>
   19128:	cmp	r0, r3
   1912c:	beq	1c63c <close@plt+0xb53c>
   19130:	bgt	1af28 <close@plt+0x9e28>
   19134:	ldr	r0, [pc, #-2740]	; 18688 <close@plt+0x7588>
   19138:	add	r0, pc, r0
   1913c:	bx	lr
   19140:	cmp	r0, #588	; 0x24c
   19144:	beq	1c96c <close@plt+0xb86c>
   19148:	ble	191ac <close@plt+0x80ac>
   1914c:	ldr	r3, [pc, #-2760]	; 1868c <close@plt+0x758c>
   19150:	cmp	r0, r3
   19154:	beq	1c624 <close@plt+0xb524>
   19158:	bgt	1af1c <close@plt+0x9e1c>
   1915c:	ldr	r0, [pc, #-2772]	; 18690 <close@plt+0x7590>
   19160:	add	r0, pc, r0
   19164:	bx	lr
   19168:	ldr	r3, [pc, #-2780]	; 18694 <close@plt+0x7594>
   1916c:	cmp	r0, r3
   19170:	beq	1c630 <close@plt+0xb530>
   19174:	bgt	1af10 <close@plt+0x9e10>
   19178:	ldr	r0, [pc, #-2792]	; 18698 <close@plt+0x7598>
   1917c:	add	r0, pc, r0
   19180:	bx	lr
   19184:	cmp	r0, #620	; 0x26c
   19188:	beq	1c978 <close@plt+0xb878>
   1918c:	ble	191c8 <close@plt+0x80c8>
   19190:	ldr	r3, [pc, #-2812]	; 1869c <close@plt+0x759c>
   19194:	cmp	r0, r3
   19198:	beq	1c5e8 <close@plt+0xb4e8>
   1919c:	bgt	1af04 <close@plt+0x9e04>
   191a0:	ldr	r0, [pc, #-2824]	; 186a0 <close@plt+0x75a0>
   191a4:	add	r0, pc, r0
   191a8:	bx	lr
   191ac:	ldr	r3, [pc, #-2832]	; 186a4 <close@plt+0x75a4>
   191b0:	cmp	r0, r3
   191b4:	beq	1c600 <close@plt+0xb500>
   191b8:	bgt	1aef8 <close@plt+0x9df8>
   191bc:	ldr	r0, [pc, #-2844]	; 186a8 <close@plt+0x75a8>
   191c0:	add	r0, pc, r0
   191c4:	bx	lr
   191c8:	ldr	r3, [pc, #-2852]	; 186ac <close@plt+0x75ac>
   191cc:	cmp	r0, r3
   191d0:	beq	1c5f4 <close@plt+0xb4f4>
   191d4:	bgt	1aeec <close@plt+0x9dec>
   191d8:	ldr	r0, [pc, #-2864]	; 186b0 <close@plt+0x75b0>
   191dc:	add	r0, pc, r0
   191e0:	bx	lr
   191e4:	sub	r3, r3, #4
   191e8:	cmp	r0, r3
   191ec:	beq	1c990 <close@plt+0xb890>
   191f0:	ble	1924c <close@plt+0x814c>
   191f4:	ldr	r3, [pc, #-2888]	; 186b4 <close@plt+0x75b4>
   191f8:	cmp	r0, r3
   191fc:	beq	1c5dc <close@plt+0xb4dc>
   19200:	bgt	1aee0 <close@plt+0x9de0>
   19204:	ldr	r0, [pc, #-2900]	; 186b8 <close@plt+0x75b8>
   19208:	add	r0, pc, r0
   1920c:	bx	lr
   19210:	sub	r3, r3, #8
   19214:	cmp	r0, r3
   19218:	beq	1cf78 <close@plt+0xbe78>
   1921c:	ble	19284 <close@plt+0x8184>
   19220:	ldr	r3, [pc, #-2924]	; 186bc <close@plt+0x75bc>
   19224:	cmp	r0, r3
   19228:	beq	1c900 <close@plt+0xb800>
   1922c:	ble	19268 <close@plt+0x8168>
   19230:	ldr	r3, [pc, #-2936]	; 186c0 <close@plt+0x75c0>
   19234:	cmp	r0, r3
   19238:	beq	1c6f0 <close@plt+0xb5f0>
   1923c:	bgt	1aed4 <close@plt+0x9dd4>
   19240:	ldr	r0, [pc, #-2948]	; 186c4 <close@plt+0x75c4>
   19244:	add	r0, pc, r0
   19248:	bx	lr
   1924c:	sub	r3, r3, #2
   19250:	cmp	r0, r3
   19254:	beq	1c5d0 <close@plt+0xb4d0>
   19258:	bgt	1aec8 <close@plt+0x9dc8>
   1925c:	ldr	r0, [pc, #-2972]	; 186c8 <close@plt+0x75c8>
   19260:	add	r0, pc, r0
   19264:	bx	lr
   19268:	sub	r3, r3, #2
   1926c:	cmp	r0, r3
   19270:	beq	1c6e4 <close@plt+0xb5e4>
   19274:	bgt	1aebc <close@plt+0x9dbc>
   19278:	ldr	r0, [pc, #-2996]	; 186cc <close@plt+0x75cc>
   1927c:	add	r0, pc, r0
   19280:	bx	lr
   19284:	sub	r3, r3, #4
   19288:	cmp	r0, r3
   1928c:	beq	1c8e8 <close@plt+0xb7e8>
   19290:	ble	193c0 <close@plt+0x82c0>
   19294:	ldr	r3, [pc, #-3020]	; 186d0 <close@plt+0x75d0>
   19298:	cmp	r0, r3
   1929c:	beq	1c72c <close@plt+0xb62c>
   192a0:	bgt	1aeb0 <close@plt+0x9db0>
   192a4:	ldr	r0, [pc, #-3032]	; 186d4 <close@plt+0x75d4>
   192a8:	add	r0, pc, r0
   192ac:	bx	lr
   192b0:	ldr	r3, [pc, #-3040]	; 186d8 <close@plt+0x75d8>
   192b4:	cmp	r0, r3
   192b8:	beq	1d44c <close@plt+0xc34c>
   192bc:	bgt	198e0 <close@plt+0x87e0>
   192c0:	sub	r3, r3, #33	; 0x21
   192c4:	cmp	r0, r3
   192c8:	beq	1d380 <close@plt+0xc280>
   192cc:	ble	19894 <close@plt+0x8794>
   192d0:	ldr	r3, [pc, #-3068]	; 186dc <close@plt+0x75dc>
   192d4:	cmp	r0, r3
   192d8:	beq	1d29c <close@plt+0xc19c>
   192dc:	ble	19e6c <close@plt+0x8d6c>
   192e0:	ldr	r3, [pc, #-3080]	; 186e0 <close@plt+0x75e0>
   192e4:	cmp	r0, r3
   192e8:	beq	1d11c <close@plt+0xc01c>
   192ec:	ble	19868 <close@plt+0x8768>
   192f0:	ldr	r3, [pc, #-3092]	; 186e4 <close@plt+0x75e4>
   192f4:	cmp	r0, r3
   192f8:	beq	1ce1c <close@plt+0xbd1c>
   192fc:	ble	19d30 <close@plt+0x8c30>
   19300:	ldr	r3, [pc, #-3104]	; 186e8 <close@plt+0x75e8>
   19304:	cmp	r0, r3
   19308:	beq	1c834 <close@plt+0xb734>
   1930c:	blt	1c720 <close@plt+0xb620>
   19310:	cmp	r0, #712	; 0x2c8
   19314:	beq	1aea4 <close@plt+0x9da4>
   19318:	add	r3, r3, #2
   1931c:	cmp	r0, r3
   19320:	bne	19d24 <close@plt+0x8c24>
   19324:	ldr	r0, [pc, #-3136]	; 186ec <close@plt+0x75ec>
   19328:	add	r0, pc, r0
   1932c:	bx	lr
   19330:	ldr	r3, [pc, #-3144]	; 186f0 <close@plt+0x75f0>
   19334:	cmp	r0, r3
   19338:	beq	1d7e8 <close@plt+0xc6e8>
   1933c:	bgt	1969c <close@plt+0x859c>
   19340:	cmp	r0, #844	; 0x34c
   19344:	beq	1d7b8 <close@plt+0xc6b8>
   19348:	bgt	1963c <close@plt+0x853c>
   1934c:	sub	r3, r3, #98	; 0x62
   19350:	cmp	r0, r3
   19354:	beq	1d3bc <close@plt+0xc2bc>
   19358:	ble	1946c <close@plt+0x836c>
   1935c:	ldr	r3, [pc, #-3184]	; 186f4 <close@plt+0x75f4>
   19360:	cmp	r0, r3
   19364:	beq	1d2fc <close@plt+0xc1fc>
   19368:	ble	19430 <close@plt+0x8330>
   1936c:	ldr	r3, [pc, #-3196]	; 186f8 <close@plt+0x75f8>
   19370:	cmp	r0, r3
   19374:	beq	1d17c <close@plt+0xc07c>
   19378:	ble	19404 <close@plt+0x8304>
   1937c:	ldr	r3, [pc, #-3208]	; 186fc <close@plt+0x75fc>
   19380:	cmp	r0, r3
   19384:	beq	1ceac <close@plt+0xbdac>
   19388:	ble	193e8 <close@plt+0x82e8>
   1938c:	ldr	r3, [pc, #-3220]	; 18700 <close@plt+0x7600>
   19390:	cmp	r0, r3
   19394:	beq	1c828 <close@plt+0xb728>
   19398:	blt	1c714 <close@plt+0xb614>
   1939c:	add	r3, r3, #1
   193a0:	cmp	r0, r3
   193a4:	beq	1ae98 <close@plt+0x9d98>
   193a8:	add	r3, r3, #1
   193ac:	cmp	r0, r3
   193b0:	bne	193dc <close@plt+0x82dc>
   193b4:	ldr	r0, [pc, #-3256]	; 18704 <close@plt+0x7604>
   193b8:	add	r0, pc, r0
   193bc:	bx	lr
   193c0:	sub	r3, r3, #2
   193c4:	cmp	r0, r3
   193c8:	beq	1c708 <close@plt+0xb608>
   193cc:	bgt	1ae8c <close@plt+0x9d8c>
   193d0:	ldr	r0, [pc, #-3280]	; 18708 <close@plt+0x7608>
   193d4:	add	r0, pc, r0
   193d8:	bx	lr
   193dc:	ldr	r0, [pc, #-3288]	; 1870c <close@plt+0x760c>
   193e0:	add	r0, pc, r0
   193e4:	bx	lr
   193e8:	sub	r3, r3, #2
   193ec:	cmp	r0, r3
   193f0:	beq	1c6fc <close@plt+0xb5fc>
   193f4:	bgt	1ae80 <close@plt+0x9d80>
   193f8:	ldr	r0, [pc, #-3312]	; 18710 <close@plt+0x7610>
   193fc:	add	r0, pc, r0
   19400:	bx	lr
   19404:	sub	r3, r3, #4
   19408:	cmp	r0, r3
   1940c:	beq	1c948 <close@plt+0xb848>
   19410:	ble	194b8 <close@plt+0x83b8>
   19414:	ldr	r3, [pc, #-3336]	; 18714 <close@plt+0x7614>
   19418:	cmp	r0, r3
   1941c:	beq	1c738 <close@plt+0xb638>
   19420:	bgt	1ae74 <close@plt+0x9d74>
   19424:	ldr	r0, [pc, #-3348]	; 18718 <close@plt+0x7618>
   19428:	add	r0, pc, r0
   1942c:	bx	lr
   19430:	sub	r3, r3, #8
   19434:	cmp	r0, r3
   19438:	beq	1d008 <close@plt+0xbf08>
   1943c:	ble	195d8 <close@plt+0x84d8>
   19440:	ldr	r3, [pc, #-3372]	; 1871c <close@plt+0x761c>
   19444:	cmp	r0, r3
   19448:	beq	1c930 <close@plt+0xb830>
   1944c:	ble	195bc <close@plt+0x84bc>
   19450:	ldr	r3, [pc, #-3384]	; 18720 <close@plt+0x7620>
   19454:	cmp	r0, r3
   19458:	beq	1c780 <close@plt+0xb680>
   1945c:	bgt	1ae68 <close@plt+0x9d68>
   19460:	ldr	r0, [pc, #3384]	; 1a1a0 <close@plt+0x90a0>
   19464:	add	r0, pc, r0
   19468:	bx	lr
   1946c:	sub	r3, r3, #16
   19470:	cmp	r0, r3
   19474:	beq	1d224 <close@plt+0xc124>
   19478:	ble	1951c <close@plt+0x841c>
   1947c:	ldr	r3, [pc, #3360]	; 1a1a4 <close@plt+0x90a4>
   19480:	cmp	r0, r3
   19484:	beq	1cff0 <close@plt+0xbef0>
   19488:	ble	194f0 <close@plt+0x83f0>
   1948c:	ldr	r3, [pc, #3348]	; 1a1a8 <close@plt+0x90a8>
   19490:	cmp	r0, r3
   19494:	beq	1cb10 <close@plt+0xba10>
   19498:	ble	194d4 <close@plt+0x83d4>
   1949c:	ldr	r3, [pc, #3336]	; 1a1ac <close@plt+0x90ac>
   194a0:	cmp	r0, r3
   194a4:	beq	1c768 <close@plt+0xb668>
   194a8:	bgt	1ae5c <close@plt+0x9d5c>
   194ac:	ldr	r0, [pc, #3324]	; 1a1b0 <close@plt+0x90b0>
   194b0:	add	r0, pc, r0
   194b4:	bx	lr
   194b8:	sub	r3, r3, #2
   194bc:	cmp	r0, r3
   194c0:	beq	1c774 <close@plt+0xb674>
   194c4:	bgt	1ae50 <close@plt+0x9d50>
   194c8:	ldr	r0, [pc, #3300]	; 1a1b4 <close@plt+0x90b4>
   194cc:	add	r0, pc, r0
   194d0:	bx	lr
   194d4:	sub	r3, r3, #2
   194d8:	cmp	r0, r3
   194dc:	beq	1c7a4 <close@plt+0xb6a4>
   194e0:	bgt	1ae44 <close@plt+0x9d44>
   194e4:	ldr	r0, [pc, #3276]	; 1a1b8 <close@plt+0x90b8>
   194e8:	add	r0, pc, r0
   194ec:	bx	lr
   194f0:	sub	r3, r3, #4
   194f4:	cmp	r0, r3
   194f8:	beq	1cb04 <close@plt+0xba04>
   194fc:	ble	19558 <close@plt+0x8458>
   19500:	ldr	r3, [pc, #3252]	; 1a1bc <close@plt+0x90bc>
   19504:	cmp	r0, r3
   19508:	beq	1c798 <close@plt+0xb698>
   1950c:	bgt	1ae38 <close@plt+0x9d38>
   19510:	ldr	r0, [pc, #3240]	; 1a1c0 <close@plt+0x90c0>
   19514:	add	r0, pc, r0
   19518:	bx	lr
   1951c:	sub	r3, r3, #8
   19520:	cmp	r0, r3
   19524:	beq	1cffc <close@plt+0xbefc>
   19528:	ble	19590 <close@plt+0x8490>
   1952c:	ldr	r3, [pc, #3216]	; 1a1c4 <close@plt+0x90c4>
   19530:	cmp	r0, r3
   19534:	beq	1c924 <close@plt+0xb824>
   19538:	ble	19574 <close@plt+0x8474>
   1953c:	ldr	r3, [pc, #3204]	; 1a1c8 <close@plt+0x90c8>
   19540:	cmp	r0, r3
   19544:	beq	1c78c <close@plt+0xb68c>
   19548:	bgt	1ae2c <close@plt+0x9d2c>
   1954c:	ldr	r0, [pc, #3192]	; 1a1cc <close@plt+0x90cc>
   19550:	add	r0, pc, r0
   19554:	bx	lr
   19558:	sub	r3, r3, #2
   1955c:	cmp	r0, r3
   19560:	beq	1c7bc <close@plt+0xb6bc>
   19564:	bgt	1ae20 <close@plt+0x9d20>
   19568:	ldr	r0, [pc, #3168]	; 1a1d0 <close@plt+0x90d0>
   1956c:	add	r0, pc, r0
   19570:	bx	lr
   19574:	sub	r3, r3, #2
   19578:	cmp	r0, r3
   1957c:	beq	1c7b0 <close@plt+0xb6b0>
   19580:	bgt	1ae14 <close@plt+0x9d14>
   19584:	ldr	r0, [pc, #3144]	; 1a1d4 <close@plt+0x90d4>
   19588:	add	r0, pc, r0
   1958c:	bx	lr
   19590:	sub	r3, r3, #4
   19594:	cmp	r0, r3
   19598:	beq	1c954 <close@plt+0xb854>
   1959c:	ble	19604 <close@plt+0x8504>
   195a0:	ldr	r3, [pc, #3120]	; 1a1d8 <close@plt+0x90d8>
   195a4:	cmp	r0, r3
   195a8:	beq	1c750 <close@plt+0xb650>
   195ac:	bgt	1ae08 <close@plt+0x9d08>
   195b0:	ldr	r0, [pc, #3108]	; 1a1dc <close@plt+0x90dc>
   195b4:	add	r0, pc, r0
   195b8:	bx	lr
   195bc:	sub	r3, r3, #2
   195c0:	cmp	r0, r3
   195c4:	beq	1c744 <close@plt+0xb644>
   195c8:	bgt	1adfc <close@plt+0x9cfc>
   195cc:	ldr	r0, [pc, #3084]	; 1a1e0 <close@plt+0x90e0>
   195d0:	add	r0, pc, r0
   195d4:	bx	lr
   195d8:	sub	r3, r3, #4
   195dc:	cmp	r0, r3
   195e0:	beq	1c93c <close@plt+0xb83c>
   195e4:	ble	19620 <close@plt+0x8520>
   195e8:	ldr	r3, [pc, #3060]	; 1a1e4 <close@plt+0x90e4>
   195ec:	cmp	r0, r3
   195f0:	beq	1c654 <close@plt+0xb554>
   195f4:	bgt	1adf0 <close@plt+0x9cf0>
   195f8:	ldr	r0, [pc, #3048]	; 1a1e8 <close@plt+0x90e8>
   195fc:	add	r0, pc, r0
   19600:	bx	lr
   19604:	sub	r3, r3, #2
   19608:	cmp	r0, r3
   1960c:	beq	1c648 <close@plt+0xb548>
   19610:	bgt	1ade4 <close@plt+0x9ce4>
   19614:	ldr	r0, [pc, #3024]	; 1a1ec <close@plt+0x90ec>
   19618:	add	r0, pc, r0
   1961c:	bx	lr
   19620:	sub	r3, r3, #2
   19624:	cmp	r0, r3
   19628:	beq	1c660 <close@plt+0xb560>
   1962c:	bgt	1add8 <close@plt+0x9cd8>
   19630:	ldr	r0, [pc, #3000]	; 1a1f0 <close@plt+0x90f0>
   19634:	add	r0, pc, r0
   19638:	bx	lr
   1963c:	cmp	r0, #876	; 0x36c
   19640:	beq	1d368 <close@plt+0xc268>
   19644:	ble	19cc8 <close@plt+0x8bc8>
   19648:	cmp	r0, #892	; 0x37c
   1964c:	beq	1d308 <close@plt+0xc208>
   19650:	ble	19c94 <close@plt+0x8b94>
   19654:	cmp	r0, #900	; 0x384
   19658:	beq	1d1d0 <close@plt+0xc0d0>
   1965c:	ble	1a6f4 <close@plt+0x95f4>
   19660:	cmp	r0, #904	; 0x388
   19664:	beq	1ced0 <close@plt+0xbdd0>
   19668:	ble	19ff4 <close@plt+0x8ef4>
   1966c:	ldr	r3, [pc, #2944]	; 1a1f4 <close@plt+0x90f4>
   19670:	cmp	r0, r3
   19674:	beq	1c84c <close@plt+0xb74c>
   19678:	blt	1c75c <close@plt+0xb65c>
   1967c:	add	r3, r3, #1
   19680:	cmp	r0, r3
   19684:	beq	1adcc <close@plt+0x9ccc>
   19688:	cmp	r0, #908	; 0x38c
   1968c:	bne	1971c <close@plt+0x861c>
   19690:	ldr	r0, [pc, #2912]	; 1a1f8 <close@plt+0x90f8>
   19694:	add	r0, pc, r0
   19698:	bx	lr
   1969c:	ldr	r3, [pc, #2904]	; 1a1fc <close@plt+0x90fc>
   196a0:	cmp	r0, r3
   196a4:	beq	1d434 <close@plt+0xc334>
   196a8:	bgt	1a12c <close@plt+0x902c>
   196ac:	sub	r3, r3, #33	; 0x21
   196b0:	cmp	r0, r3
   196b4:	beq	1d374 <close@plt+0xc274>
   196b8:	ble	1981c <close@plt+0x871c>
   196bc:	ldr	r3, [pc, #2876]	; 1a200 <close@plt+0x9100>
   196c0:	cmp	r0, r3
   196c4:	beq	1d314 <close@plt+0xc214>
   196c8:	ble	1977c <close@plt+0x867c>
   196cc:	ldr	r3, [pc, #2864]	; 1a204 <close@plt+0x9104>
   196d0:	cmp	r0, r3
   196d4:	beq	1d1c4 <close@plt+0xc0c4>
   196d8:	ble	19750 <close@plt+0x8650>
   196dc:	ldr	r3, [pc, #2852]	; 1a208 <close@plt+0x9108>
   196e0:	cmp	r0, r3
   196e4:	beq	1cec4 <close@plt+0xbdc4>
   196e8:	ble	19734 <close@plt+0x8634>
   196ec:	ldr	r3, [pc, #2840]	; 1a20c <close@plt+0x910c>
   196f0:	cmp	r0, r3
   196f4:	beq	1c840 <close@plt+0xb740>
   196f8:	blt	1c6b4 <close@plt+0xb5b4>
   196fc:	cmp	r0, #972	; 0x3cc
   19700:	beq	1adc0 <close@plt+0x9cc0>
   19704:	add	r3, r3, #2
   19708:	cmp	r0, r3
   1970c:	bne	19728 <close@plt+0x8628>
   19710:	ldr	r0, [pc, #2808]	; 1a210 <close@plt+0x9110>
   19714:	add	r0, pc, r0
   19718:	bx	lr
   1971c:	ldr	r0, [pc, #2800]	; 1a214 <close@plt+0x9114>
   19720:	add	r0, pc, r0
   19724:	bx	lr
   19728:	ldr	r0, [pc, #2792]	; 1a218 <close@plt+0x9118>
   1972c:	add	r0, pc, r0
   19730:	bx	lr
   19734:	sub	r3, r3, #2
   19738:	cmp	r0, r3
   1973c:	beq	1c690 <close@plt+0xb590>
   19740:	bgt	1adb4 <close@plt+0x9cb4>
   19744:	ldr	r0, [pc, #2768]	; 1a21c <close@plt+0x911c>
   19748:	add	r0, pc, r0
   1974c:	bx	lr
   19750:	sub	r3, r3, #4
   19754:	cmp	r0, r3
   19758:	beq	1c960 <close@plt+0xb860>
   1975c:	ble	197b8 <close@plt+0x86b8>
   19760:	ldr	r3, [pc, #2744]	; 1a220 <close@plt+0x9120>
   19764:	cmp	r0, r3
   19768:	beq	1c6cc <close@plt+0xb5cc>
   1976c:	bgt	1ada8 <close@plt+0x9ca8>
   19770:	ldr	r0, [pc, #2732]	; 1a224 <close@plt+0x9124>
   19774:	add	r0, pc, r0
   19778:	bx	lr
   1977c:	sub	r3, r3, #8
   19780:	cmp	r0, r3
   19784:	beq	1cf54 <close@plt+0xbe54>
   19788:	ble	197f0 <close@plt+0x86f0>
   1978c:	ldr	r3, [pc, #2708]	; 1a228 <close@plt+0x9128>
   19790:	cmp	r0, r3
   19794:	beq	1c918 <close@plt+0xb818>
   19798:	ble	197d4 <close@plt+0x86d4>
   1979c:	ldr	r3, [pc, #2696]	; 1a22c <close@plt+0x912c>
   197a0:	cmp	r0, r3
   197a4:	beq	1c6c0 <close@plt+0xb5c0>
   197a8:	bgt	1ad9c <close@plt+0x9c9c>
   197ac:	ldr	r0, [pc, #2684]	; 1a230 <close@plt+0x9130>
   197b0:	add	r0, pc, r0
   197b4:	bx	lr
   197b8:	sub	r3, r3, #2
   197bc:	cmp	r0, r3
   197c0:	beq	1c6a8 <close@plt+0xb5a8>
   197c4:	bgt	1ad90 <close@plt+0x9c90>
   197c8:	ldr	r0, [pc, #2660]	; 1a234 <close@plt+0x9134>
   197cc:	add	r0, pc, r0
   197d0:	bx	lr
   197d4:	sub	r3, r3, #2
   197d8:	cmp	r0, r3
   197dc:	beq	1c69c <close@plt+0xb59c>
   197e0:	bgt	1ad84 <close@plt+0x9c84>
   197e4:	ldr	r0, [pc, #2636]	; 1a238 <close@plt+0x9138>
   197e8:	add	r0, pc, r0
   197ec:	bx	lr
   197f0:	sub	r3, r3, #4
   197f4:	cmp	r0, r3
   197f8:	beq	1c9b4 <close@plt+0xb8b4>
   197fc:	ble	1a71c <close@plt+0x961c>
   19800:	ldr	r3, [pc, #2612]	; 1a23c <close@plt+0x913c>
   19804:	cmp	r0, r3
   19808:	beq	1c678 <close@plt+0xb578>
   1980c:	bgt	1ad78 <close@plt+0x9c78>
   19810:	ldr	r0, [pc, #2600]	; 1a240 <close@plt+0x9140>
   19814:	add	r0, pc, r0
   19818:	bx	lr
   1981c:	sub	r3, r3, #16
   19820:	cmp	r0, r3
   19824:	beq	1d20c <close@plt+0xc10c>
   19828:	ble	19f38 <close@plt+0x8e38>
   1982c:	ldr	r3, [pc, #2576]	; 1a244 <close@plt+0x9144>
   19830:	cmp	r0, r3
   19834:	beq	1cf84 <close@plt+0xbe84>
   19838:	ble	19f0c <close@plt+0x8e0c>
   1983c:	ldr	r3, [pc, #2564]	; 1a248 <close@plt+0x9148>
   19840:	cmp	r0, r3
   19844:	beq	1c9a8 <close@plt+0xb8a8>
   19848:	ble	19ea8 <close@plt+0x8da8>
   1984c:	ldr	r3, [pc, #2552]	; 1a24c <close@plt+0x914c>
   19850:	cmp	r0, r3
   19854:	beq	1c684 <close@plt+0xb584>
   19858:	bgt	1ad6c <close@plt+0x9c6c>
   1985c:	ldr	r0, [pc, #2540]	; 1a250 <close@plt+0x9150>
   19860:	add	r0, pc, r0
   19864:	bx	lr
   19868:	sub	r3, r3, #4
   1986c:	cmp	r0, r3
   19870:	beq	1c99c <close@plt+0xb89c>
   19874:	ble	19950 <close@plt+0x8850>
   19878:	ldr	r3, [pc, #2516]	; 1a254 <close@plt+0x9154>
   1987c:	cmp	r0, r3
   19880:	beq	1c66c <close@plt+0xb56c>
   19884:	bgt	1ad60 <close@plt+0x9c60>
   19888:	ldr	r0, [pc, #2504]	; 1a258 <close@plt+0x9158>
   1988c:	add	r0, pc, r0
   19890:	bx	lr
   19894:	sub	r3, r3, #16
   19898:	cmp	r0, r3
   1989c:	beq	1d23c <close@plt+0xc13c>
   198a0:	ble	19998 <close@plt+0x8898>
   198a4:	ldr	r3, [pc, #2480]	; 1a25c <close@plt+0x915c>
   198a8:	cmp	r0, r3
   198ac:	beq	1cf48 <close@plt+0xbe48>
   198b0:	ble	1996c <close@plt+0x886c>
   198b4:	ldr	r3, [pc, #2468]	; 1a260 <close@plt+0x9160>
   198b8:	cmp	r0, r3
   198bc:	beq	1c90c <close@plt+0xb80c>
   198c0:	ble	19a38 <close@plt+0x8938>
   198c4:	ldr	r3, [pc, #2456]	; 1a264 <close@plt+0x9164>
   198c8:	cmp	r0, r3
   198cc:	beq	1c6d8 <close@plt+0xb5d8>
   198d0:	bgt	1ad54 <close@plt+0x9c54>
   198d4:	ldr	r0, [pc, #2444]	; 1a268 <close@plt+0x9168>
   198d8:	add	r0, pc, r0
   198dc:	bx	lr
   198e0:	ldr	r3, [pc, #2436]	; 1a26c <close@plt+0x916c>
   198e4:	cmp	r0, r3
   198e8:	beq	1d3f8 <close@plt+0xc2f8>
   198ec:	ble	19af4 <close@plt+0x89f4>
   198f0:	ldr	r3, [pc, #2424]	; 1a270 <close@plt+0x9170>
   198f4:	cmp	r0, r3
   198f8:	beq	1d2c0 <close@plt+0xc1c0>
   198fc:	ble	19abc <close@plt+0x89bc>
   19900:	ldr	r3, [pc, #2412]	; 1a274 <close@plt+0x9174>
   19904:	cmp	r0, r3
   19908:	beq	1d1a0 <close@plt+0xc0a0>
   1990c:	ble	19a94 <close@plt+0x8994>
   19910:	ldr	r3, [pc, #2400]	; 1a278 <close@plt+0x9178>
   19914:	cmp	r0, r3
   19918:	beq	1ce7c <close@plt+0xbd7c>
   1991c:	ble	19a7c <close@plt+0x897c>
   19920:	cmp	r0, #776	; 0x308
   19924:	beq	1c81c <close@plt+0xb71c>
   19928:	blt	1c7d4 <close@plt+0xb6d4>
   1992c:	ldr	r3, [pc, #2376]	; 1a27c <close@plt+0x917c>
   19930:	cmp	r0, r3
   19934:	beq	1ad48 <close@plt+0x9c48>
   19938:	add	r3, r3, #1
   1993c:	cmp	r0, r3
   19940:	bne	19a54 <close@plt+0x8954>
   19944:	ldr	r0, [pc, #2356]	; 1a280 <close@plt+0x9180>
   19948:	add	r0, pc, r0
   1994c:	bx	lr
   19950:	sub	r3, r3, #2
   19954:	cmp	r0, r3
   19958:	beq	1c7c8 <close@plt+0xb6c8>
   1995c:	bgt	1ad3c <close@plt+0x9c3c>
   19960:	ldr	r0, [pc, #2332]	; 1a284 <close@plt+0x9184>
   19964:	add	r0, pc, r0
   19968:	bx	lr
   1996c:	sub	r3, r3, #4
   19970:	cmp	r0, r3
   19974:	beq	1cb1c <close@plt+0xba1c>
   19978:	ble	199d4 <close@plt+0x88d4>
   1997c:	ldr	r3, [pc, #2308]	; 1a288 <close@plt+0x9188>
   19980:	cmp	r0, r3
   19984:	beq	1c810 <close@plt+0xb710>
   19988:	bgt	1ad30 <close@plt+0x9c30>
   1998c:	ldr	r0, [pc, #2296]	; 1a28c <close@plt+0x918c>
   19990:	add	r0, pc, r0
   19994:	bx	lr
   19998:	sub	r3, r3, #8
   1999c:	cmp	r0, r3
   199a0:	beq	1d014 <close@plt+0xbf14>
   199a4:	ble	19a0c <close@plt+0x890c>
   199a8:	ldr	r3, [pc, #2272]	; 1a290 <close@plt+0x9190>
   199ac:	cmp	r0, r3
   199b0:	beq	1c8f4 <close@plt+0xb7f4>
   199b4:	ble	199f0 <close@plt+0x88f0>
   199b8:	ldr	r3, [pc, #2260]	; 1a294 <close@plt+0x9194>
   199bc:	cmp	r0, r3
   199c0:	beq	1c804 <close@plt+0xb704>
   199c4:	bgt	1ad24 <close@plt+0x9c24>
   199c8:	ldr	r0, [pc, #2248]	; 1a298 <close@plt+0x9198>
   199cc:	add	r0, pc, r0
   199d0:	bx	lr
   199d4:	sub	r3, r3, #2
   199d8:	cmp	r0, r3
   199dc:	beq	1c7f8 <close@plt+0xb6f8>
   199e0:	bgt	1ad18 <close@plt+0x9c18>
   199e4:	ldr	r0, [pc, #2224]	; 1a29c <close@plt+0x919c>
   199e8:	add	r0, pc, r0
   199ec:	bx	lr
   199f0:	sub	r3, r3, #2
   199f4:	cmp	r0, r3
   199f8:	beq	1c7ec <close@plt+0xb6ec>
   199fc:	bgt	1ad0c <close@plt+0x9c0c>
   19a00:	ldr	r0, [pc, #2200]	; 1a2a0 <close@plt+0x91a0>
   19a04:	add	r0, pc, r0
   19a08:	bx	lr
   19a0c:	sub	r3, r3, #4
   19a10:	cmp	r0, r3
   19a14:	beq	1cb28 <close@plt+0xba28>
   19a18:	ble	19a60 <close@plt+0x8960>
   19a1c:	ldr	r3, [pc, #2176]	; 1a2a4 <close@plt+0x91a4>
   19a20:	cmp	r0, r3
   19a24:	beq	1c7e0 <close@plt+0xb6e0>
   19a28:	bgt	1ad00 <close@plt+0x9c00>
   19a2c:	ldr	r0, [pc, #2164]	; 1a2a8 <close@plt+0x91a8>
   19a30:	add	r0, pc, r0
   19a34:	bx	lr
   19a38:	sub	r3, r3, #2
   19a3c:	cmp	r0, r3
   19a40:	beq	1c3f0 <close@plt+0xb2f0>
   19a44:	bgt	1acf4 <close@plt+0x9bf4>
   19a48:	ldr	r0, [pc, #2140]	; 1a2ac <close@plt+0x91ac>
   19a4c:	add	r0, pc, r0
   19a50:	bx	lr
   19a54:	ldr	r0, [pc, #2132]	; 1a2b0 <close@plt+0x91b0>
   19a58:	add	r0, pc, r0
   19a5c:	bx	lr
   19a60:	sub	r3, r3, #2
   19a64:	cmp	r0, r3
   19a68:	beq	1c3e4 <close@plt+0xb2e4>
   19a6c:	bgt	1ace8 <close@plt+0x9be8>
   19a70:	ldr	r0, [pc, #2108]	; 1a2b4 <close@plt+0x91b4>
   19a74:	add	r0, pc, r0
   19a78:	bx	lr
   19a7c:	cmp	r0, #772	; 0x304
   19a80:	beq	1c3fc <close@plt+0xb2fc>
   19a84:	bgt	1acdc <close@plt+0x9bdc>
   19a88:	ldr	r0, [pc, #2088]	; 1a2b8 <close@plt+0x91b8>
   19a8c:	add	r0, pc, r0
   19a90:	bx	lr
   19a94:	sub	r3, r3, #4
   19a98:	cmp	r0, r3
   19a9c:	beq	1c9fc <close@plt+0xb8fc>
   19aa0:	ble	19b3c <close@plt+0x8a3c>
   19aa4:	cmp	r0, #768	; 0x300
   19aa8:	beq	1c3cc <close@plt+0xb2cc>
   19aac:	bgt	1acd0 <close@plt+0x9bd0>
   19ab0:	ldr	r0, [pc, #2052]	; 1a2bc <close@plt+0x91bc>
   19ab4:	add	r0, pc, r0
   19ab8:	bx	lr
   19abc:	sub	r3, r3, #8
   19ac0:	cmp	r0, r3
   19ac4:	beq	1d0ec <close@plt+0xbfec>
   19ac8:	ble	19c3c <close@plt+0x8b3c>
   19acc:	ldr	r3, [pc, #2028]	; 1a2c0 <close@plt+0x91c0>
   19ad0:	cmp	r0, r3
   19ad4:	beq	1ca8c <close@plt+0xb98c>
   19ad8:	ble	19c24 <close@plt+0x8b24>
   19adc:	cmp	r0, #760	; 0x2f8
   19ae0:	beq	1c3c0 <close@plt+0xb2c0>
   19ae4:	bgt	1acc4 <close@plt+0x9bc4>
   19ae8:	ldr	r0, [pc, #2004]	; 1a2c4 <close@plt+0x91c4>
   19aec:	add	r0, pc, r0
   19af0:	bx	lr
   19af4:	sub	r3, r3, #16
   19af8:	cmp	r0, r3
   19afc:	beq	1d284 <close@plt+0xc184>
   19b00:	ble	19b94 <close@plt+0x8a94>
   19b04:	ldr	r3, [pc, #1980]	; 1a2c8 <close@plt+0x91c8>
   19b08:	cmp	r0, r3
   19b0c:	beq	1d0e0 <close@plt+0xbfe0>
   19b10:	ble	19b6c <close@plt+0x8a6c>
   19b14:	ldr	r3, [pc, #1968]	; 1a2cc <close@plt+0x91cc>
   19b18:	cmp	r0, r3
   19b1c:	beq	1ca20 <close@plt+0xb920>
   19b20:	ble	19b54 <close@plt+0x8a54>
   19b24:	cmp	r0, #744	; 0x2e8
   19b28:	beq	1c420 <close@plt+0xb320>
   19b2c:	bgt	1acb8 <close@plt+0x9bb8>
   19b30:	ldr	r0, [pc, #1944]	; 1a2d0 <close@plt+0x91d0>
   19b34:	add	r0, pc, r0
   19b38:	bx	lr
   19b3c:	cmp	r0, #764	; 0x2fc
   19b40:	beq	1c414 <close@plt+0xb314>
   19b44:	bgt	1acac <close@plt+0x9bac>
   19b48:	ldr	r0, [pc, #1924]	; 1a2d4 <close@plt+0x91d4>
   19b4c:	add	r0, pc, r0
   19b50:	bx	lr
   19b54:	cmp	r0, #740	; 0x2e4
   19b58:	beq	1c408 <close@plt+0xb308>
   19b5c:	bgt	1aca0 <close@plt+0x9ba0>
   19b60:	ldr	r0, [pc, #1904]	; 1a2d8 <close@plt+0x91d8>
   19b64:	add	r0, pc, r0
   19b68:	bx	lr
   19b6c:	sub	r3, r3, #4
   19b70:	cmp	r0, r3
   19b74:	beq	1ca08 <close@plt+0xb908>
   19b78:	ble	19bcc <close@plt+0x8acc>
   19b7c:	cmp	r0, #736	; 0x2e0
   19b80:	beq	1c3d8 <close@plt+0xb2d8>
   19b84:	bgt	1ac94 <close@plt+0x9b94>
   19b88:	ldr	r0, [pc, #1868]	; 1a2dc <close@plt+0x91dc>
   19b8c:	add	r0, pc, r0
   19b90:	bx	lr
   19b94:	sub	r3, r3, #8
   19b98:	cmp	r0, r3
   19b9c:	beq	1cf24 <close@plt+0xbe24>
   19ba0:	ble	19bfc <close@plt+0x8afc>
   19ba4:	ldr	r3, [pc, #1844]	; 1a2e0 <close@plt+0x91e0>
   19ba8:	cmp	r0, r3
   19bac:	beq	1ca68 <close@plt+0xb968>
   19bb0:	ble	19be4 <close@plt+0x8ae4>
   19bb4:	cmp	r0, #728	; 0x2d8
   19bb8:	beq	1c4b0 <close@plt+0xb3b0>
   19bbc:	bgt	1ac88 <close@plt+0x9b88>
   19bc0:	ldr	r0, [pc, #1820]	; 1a2e4 <close@plt+0x91e4>
   19bc4:	add	r0, pc, r0
   19bc8:	bx	lr
   19bcc:	cmp	r0, #732	; 0x2dc
   19bd0:	beq	1c4a4 <close@plt+0xb3a4>
   19bd4:	bgt	1ac7c <close@plt+0x9b7c>
   19bd8:	ldr	r0, [pc, #1800]	; 1a2e8 <close@plt+0x91e8>
   19bdc:	add	r0, pc, r0
   19be0:	bx	lr
   19be4:	cmp	r0, #724	; 0x2d4
   19be8:	beq	1c4d4 <close@plt+0xb3d4>
   19bec:	bgt	1ac70 <close@plt+0x9b70>
   19bf0:	ldr	r0, [pc, #1780]	; 1a2ec <close@plt+0x91ec>
   19bf4:	add	r0, pc, r0
   19bf8:	bx	lr
   19bfc:	sub	r3, r3, #4
   19c00:	cmp	r0, r3
   19c04:	beq	1ca80 <close@plt+0xb980>
   19c08:	ble	19c64 <close@plt+0x8b64>
   19c0c:	cmp	r0, #720	; 0x2d0
   19c10:	beq	1c4e0 <close@plt+0xb3e0>
   19c14:	bgt	1ac64 <close@plt+0x9b64>
   19c18:	ldr	r0, [pc, #1744]	; 1a2f0 <close@plt+0x91f0>
   19c1c:	add	r0, pc, r0
   19c20:	bx	lr
   19c24:	cmp	r0, #756	; 0x2f4
   19c28:	beq	1c4c8 <close@plt+0xb3c8>
   19c2c:	bgt	1ac58 <close@plt+0x9b58>
   19c30:	ldr	r0, [pc, #1724]	; 1a2f4 <close@plt+0x91f4>
   19c34:	add	r0, pc, r0
   19c38:	bx	lr
   19c3c:	sub	r3, r3, #4
   19c40:	cmp	r0, r3
   19c44:	beq	1ca74 <close@plt+0xb974>
   19c48:	ble	19c7c <close@plt+0x8b7c>
   19c4c:	cmp	r0, #752	; 0x2f0
   19c50:	beq	1c504 <close@plt+0xb404>
   19c54:	bgt	1ac4c <close@plt+0x9b4c>
   19c58:	ldr	r0, [pc, #1688]	; 1a2f8 <close@plt+0x91f8>
   19c5c:	add	r0, pc, r0
   19c60:	bx	lr
   19c64:	cmp	r0, #716	; 0x2cc
   19c68:	beq	1c4f8 <close@plt+0xb3f8>
   19c6c:	bgt	1ac40 <close@plt+0x9b40>
   19c70:	ldr	r0, [pc, #1668]	; 1a2fc <close@plt+0x91fc>
   19c74:	add	r0, pc, r0
   19c78:	bx	lr
   19c7c:	cmp	r0, #748	; 0x2ec
   19c80:	beq	1c4ec <close@plt+0xb3ec>
   19c84:	bgt	1ac34 <close@plt+0x9b34>
   19c88:	ldr	r0, [pc, #1648]	; 1a300 <close@plt+0x9200>
   19c8c:	add	r0, pc, r0
   19c90:	bx	lr
   19c94:	cmp	r0, #884	; 0x374
   19c98:	beq	1cf18 <close@plt+0xbe18>
   19c9c:	ble	1a010 <close@plt+0x8f10>
   19ca0:	cmp	r0, #888	; 0x378
   19ca4:	beq	1ca44 <close@plt+0xb944>
   19ca8:	ble	19d08 <close@plt+0x8c08>
   19cac:	ldr	r3, [pc, #1616]	; 1a304 <close@plt+0x9204>
   19cb0:	cmp	r0, r3
   19cb4:	beq	1c558 <close@plt+0xb458>
   19cb8:	bgt	1ac28 <close@plt+0x9b28>
   19cbc:	ldr	r0, [pc, #1604]	; 1a308 <close@plt+0x9208>
   19cc0:	add	r0, pc, r0
   19cc4:	bx	lr
   19cc8:	cmp	r0, #860	; 0x35c
   19ccc:	beq	1d260 <close@plt+0xc160>
   19cd0:	ble	1a098 <close@plt+0x8f98>
   19cd4:	cmp	r0, #868	; 0x364
   19cd8:	beq	1cee8 <close@plt+0xbde8>
   19cdc:	ble	1a070 <close@plt+0x8f70>
   19ce0:	cmp	r0, #872	; 0x368
   19ce4:	beq	1ca50 <close@plt+0xb950>
   19ce8:	ble	1a038 <close@plt+0x8f38>
   19cec:	ldr	r3, [pc, #1560]	; 1a30c <close@plt+0x920c>
   19cf0:	cmp	r0, r3
   19cf4:	beq	1c4bc <close@plt+0xb3bc>
   19cf8:	bgt	1ac1c <close@plt+0x9b1c>
   19cfc:	ldr	r0, [pc, #1548]	; 1a310 <close@plt+0x9210>
   19d00:	add	r0, pc, r0
   19d04:	bx	lr
   19d08:	ldr	r3, [pc, #1540]	; 1a314 <close@plt+0x9214>
   19d0c:	cmp	r0, r3
   19d10:	beq	1c54c <close@plt+0xb44c>
   19d14:	bgt	1ac10 <close@plt+0x9b10>
   19d18:	ldr	r0, [pc, #1528]	; 1a318 <close@plt+0x9218>
   19d1c:	add	r0, pc, r0
   19d20:	bx	lr
   19d24:	ldr	r0, [pc, #1520]	; 1a31c <close@plt+0x921c>
   19d28:	add	r0, pc, r0
   19d2c:	bx	lr
   19d30:	sub	r3, r3, #2
   19d34:	cmp	r0, r3
   19d38:	beq	1c510 <close@plt+0xb410>
   19d3c:	bgt	1ac04 <close@plt+0x9b04>
   19d40:	ldr	r0, [pc, #1496]	; 1a320 <close@plt+0x9220>
   19d44:	add	r0, pc, r0
   19d48:	bx	lr
   19d4c:	sub	r3, r3, #4
   19d50:	cmp	r0, r3
   19d54:	beq	1c9d8 <close@plt+0xb8d8>
   19d58:	ble	19db4 <close@plt+0x8cb4>
   19d5c:	ldr	r3, [pc, #1472]	; 1a324 <close@plt+0x9224>
   19d60:	cmp	r0, r3
   19d64:	beq	1c540 <close@plt+0xb440>
   19d68:	bgt	1abf8 <close@plt+0x9af8>
   19d6c:	ldr	r0, [pc, #1460]	; 1a328 <close@plt+0x9228>
   19d70:	add	r0, pc, r0
   19d74:	bx	lr
   19d78:	sub	r3, r3, #8
   19d7c:	cmp	r0, r3
   19d80:	beq	1cef4 <close@plt+0xbdf4>
   19d84:	ble	19dec <close@plt+0x8cec>
   19d88:	ldr	r3, [pc, #1436]	; 1a32c <close@plt+0x922c>
   19d8c:	cmp	r0, r3
   19d90:	beq	1c9e4 <close@plt+0xb8e4>
   19d94:	ble	19dd0 <close@plt+0x8cd0>
   19d98:	ldr	r3, [pc, #1424]	; 1a330 <close@plt+0x9230>
   19d9c:	cmp	r0, r3
   19da0:	beq	1c534 <close@plt+0xb434>
   19da4:	bgt	1abec <close@plt+0x9aec>
   19da8:	ldr	r0, [pc, #1412]	; 1a334 <close@plt+0x9234>
   19dac:	add	r0, pc, r0
   19db0:	bx	lr
   19db4:	sub	r3, r3, #2
   19db8:	cmp	r0, r3
   19dbc:	beq	1c528 <close@plt+0xb428>
   19dc0:	bgt	1abe0 <close@plt+0x9ae0>
   19dc4:	ldr	r0, [pc, #1388]	; 1a338 <close@plt+0x9238>
   19dc8:	add	r0, pc, r0
   19dcc:	bx	lr
   19dd0:	sub	r3, r3, #2
   19dd4:	cmp	r0, r3
   19dd8:	beq	1c51c <close@plt+0xb41c>
   19ddc:	bgt	1abd4 <close@plt+0x9ad4>
   19de0:	ldr	r0, [pc, #1364]	; 1a33c <close@plt+0x923c>
   19de4:	add	r0, pc, r0
   19de8:	bx	lr
   19dec:	sub	r3, r3, #4
   19df0:	cmp	r0, r3
   19df4:	beq	1c9cc <close@plt+0xb8cc>
   19df8:	ble	19e50 <close@plt+0x8d50>
   19dfc:	ldr	r3, [pc, #1340]	; 1a340 <close@plt+0x9240>
   19e00:	cmp	r0, r3
   19e04:	beq	1c57c <close@plt+0xb47c>
   19e08:	bgt	1abc8 <close@plt+0x9ac8>
   19e0c:	ldr	r0, [pc, #1328]	; 1a344 <close@plt+0x9244>
   19e10:	add	r0, pc, r0
   19e14:	bx	lr
   19e18:	sub	r3, r3, #2
   19e1c:	cmp	r0, r3
   19e20:	beq	1c570 <close@plt+0xb470>
   19e24:	bgt	1abbc <close@plt+0x9abc>
   19e28:	ldr	r0, [pc, #1304]	; 1a348 <close@plt+0x9248>
   19e2c:	add	r0, pc, r0
   19e30:	bx	lr
   19e34:	sub	r3, r3, #2
   19e38:	cmp	r0, r3
   19e3c:	beq	1c564 <close@plt+0xb464>
   19e40:	bgt	1abb0 <close@plt+0x9ab0>
   19e44:	ldr	r0, [pc, #1280]	; 1a34c <close@plt+0x924c>
   19e48:	add	r0, pc, r0
   19e4c:	bx	lr
   19e50:	sub	r3, r3, #2
   19e54:	cmp	r0, r3
   19e58:	beq	1c450 <close@plt+0xb350>
   19e5c:	bgt	1aba4 <close@plt+0x9aa4>
   19e60:	ldr	r0, [pc, #1256]	; 1a350 <close@plt+0x9250>
   19e64:	add	r0, pc, r0
   19e68:	bx	lr
   19e6c:	sub	r3, r3, #8
   19e70:	cmp	r0, r3
   19e74:	beq	1cf3c <close@plt+0xbe3c>
   19e78:	ble	19ee0 <close@plt+0x8de0>
   19e7c:	ldr	r3, [pc, #1232]	; 1a354 <close@plt+0x9254>
   19e80:	cmp	r0, r3
   19e84:	beq	1ca14 <close@plt+0xb914>
   19e88:	ble	19ec4 <close@plt+0x8dc4>
   19e8c:	ldr	r3, [pc, #1220]	; 1a358 <close@plt+0x9258>
   19e90:	cmp	r0, r3
   19e94:	beq	1c444 <close@plt+0xb344>
   19e98:	bgt	1ab98 <close@plt+0x9a98>
   19e9c:	ldr	r0, [pc, #1208]	; 1a35c <close@plt+0x925c>
   19ea0:	add	r0, pc, r0
   19ea4:	bx	lr
   19ea8:	sub	r3, r3, #2
   19eac:	cmp	r0, r3
   19eb0:	beq	1c438 <close@plt+0xb338>
   19eb4:	bgt	1ab8c <close@plt+0x9a8c>
   19eb8:	ldr	r0, [pc, #1184]	; 1a360 <close@plt+0x9260>
   19ebc:	add	r0, pc, r0
   19ec0:	bx	lr
   19ec4:	sub	r3, r3, #2
   19ec8:	cmp	r0, r3
   19ecc:	beq	1c42c <close@plt+0xb32c>
   19ed0:	bgt	1ab80 <close@plt+0x9a80>
   19ed4:	ldr	r0, [pc, #1160]	; 1a364 <close@plt+0x9264>
   19ed8:	add	r0, pc, r0
   19edc:	bx	lr
   19ee0:	sub	r3, r3, #4
   19ee4:	cmp	r0, r3
   19ee8:	beq	1ca38 <close@plt+0xb938>
   19eec:	ble	19f74 <close@plt+0x8e74>
   19ef0:	ldr	r3, [pc, #1136]	; 1a368 <close@plt+0x9268>
   19ef4:	cmp	r0, r3
   19ef8:	beq	1c45c <close@plt+0xb35c>
   19efc:	bgt	1ab74 <close@plt+0x9a74>
   19f00:	ldr	r0, [pc, #1124]	; 1a36c <close@plt+0x926c>
   19f04:	add	r0, pc, r0
   19f08:	bx	lr
   19f0c:	sub	r3, r3, #4
   19f10:	cmp	r0, r3
   19f14:	beq	1cb40 <close@plt+0xba40>
   19f18:	ble	19f90 <close@plt+0x8e90>
   19f1c:	ldr	r3, [pc, #1100]	; 1a370 <close@plt+0x9270>
   19f20:	cmp	r0, r3
   19f24:	beq	1c30c <close@plt+0xb20c>
   19f28:	bgt	1ab68 <close@plt+0x9a68>
   19f2c:	ldr	r0, [pc, #1088]	; 1a374 <close@plt+0x9274>
   19f30:	add	r0, pc, r0
   19f34:	bx	lr
   19f38:	sub	r3, r3, #8
   19f3c:	cmp	r0, r3
   19f40:	beq	1cfcc <close@plt+0xbecc>
   19f44:	ble	19fc8 <close@plt+0x8ec8>
   19f48:	ldr	r3, [pc, #1064]	; 1a378 <close@plt+0x9278>
   19f4c:	cmp	r0, r3
   19f50:	beq	1cb58 <close@plt+0xba58>
   19f54:	ble	19fac <close@plt+0x8eac>
   19f58:	ldr	r3, [pc, #1052]	; 1a37c <close@plt+0x927c>
   19f5c:	cmp	r0, r3
   19f60:	beq	1c324 <close@plt+0xb224>
   19f64:	bgt	1ab5c <close@plt+0x9a5c>
   19f68:	ldr	r0, [pc, #1040]	; 1a380 <close@plt+0x9280>
   19f6c:	add	r0, pc, r0
   19f70:	bx	lr
   19f74:	sub	r3, r3, #2
   19f78:	cmp	r0, r3
   19f7c:	beq	1c318 <close@plt+0xb218>
   19f80:	bgt	1ab50 <close@plt+0x9a50>
   19f84:	ldr	r0, [pc, #1016]	; 1a384 <close@plt+0x9284>
   19f88:	add	r0, pc, r0
   19f8c:	bx	lr
   19f90:	sub	r3, r3, #2
   19f94:	cmp	r0, r3
   19f98:	beq	1c300 <close@plt+0xb200>
   19f9c:	bgt	1ab44 <close@plt+0x9a44>
   19fa0:	ldr	r0, [pc, #992]	; 1a388 <close@plt+0x9288>
   19fa4:	add	r0, pc, r0
   19fa8:	bx	lr
   19fac:	sub	r3, r3, #2
   19fb0:	cmp	r0, r3
   19fb4:	beq	1c2f4 <close@plt+0xb1f4>
   19fb8:	bgt	1ab38 <close@plt+0x9a38>
   19fbc:	ldr	r0, [pc, #968]	; 1a38c <close@plt+0x928c>
   19fc0:	add	r0, pc, r0
   19fc4:	bx	lr
   19fc8:	sub	r3, r3, #4
   19fcc:	cmp	r0, r3
   19fd0:	beq	1cab0 <close@plt+0xb9b0>
   19fd4:	ble	1a958 <close@plt+0x9858>
   19fd8:	ldr	r3, [pc, #944]	; 1a390 <close@plt+0x9290>
   19fdc:	cmp	r0, r3
   19fe0:	beq	1c360 <close@plt+0xb260>
   19fe4:	bgt	1ab2c <close@plt+0x9a2c>
   19fe8:	ldr	r0, [pc, #932]	; 1a394 <close@plt+0x9294>
   19fec:	add	r0, pc, r0
   19ff0:	bx	lr
   19ff4:	ldr	r3, [pc, #924]	; 1a398 <close@plt+0x9298>
   19ff8:	cmp	r0, r3
   19ffc:	beq	1c354 <close@plt+0xb254>
   1a000:	bgt	1ab20 <close@plt+0x9a20>
   1a004:	ldr	r0, [pc, #912]	; 1a39c <close@plt+0x929c>
   1a008:	add	r0, pc, r0
   1a00c:	bx	lr
   1a010:	cmp	r0, #880	; 0x370
   1a014:	beq	1ca98 <close@plt+0xb998>
   1a018:	ble	1a054 <close@plt+0x8f54>
   1a01c:	ldr	r3, [pc, #892]	; 1a3a0 <close@plt+0x92a0>
   1a020:	cmp	r0, r3
   1a024:	beq	1c33c <close@plt+0xb23c>
   1a028:	bgt	1ab14 <close@plt+0x9a14>
   1a02c:	ldr	r0, [pc, #880]	; 1a3a4 <close@plt+0x92a4>
   1a030:	add	r0, pc, r0
   1a034:	bx	lr
   1a038:	ldr	r3, [pc, #872]	; 1a3a8 <close@plt+0x92a8>
   1a03c:	cmp	r0, r3
   1a040:	beq	1c348 <close@plt+0xb248>
   1a044:	bgt	1ab08 <close@plt+0x9a08>
   1a048:	ldr	r0, [pc, #860]	; 1a3ac <close@plt+0x92ac>
   1a04c:	add	r0, pc, r0
   1a050:	bx	lr
   1a054:	ldr	r3, [pc, #852]	; 1a3b0 <close@plt+0x92b0>
   1a058:	cmp	r0, r3
   1a05c:	beq	1c330 <close@plt+0xb230>
   1a060:	bgt	1aafc <close@plt+0x99fc>
   1a064:	ldr	r0, [pc, #840]	; 1a3b4 <close@plt+0x92b4>
   1a068:	add	r0, pc, r0
   1a06c:	bx	lr
   1a070:	cmp	r0, #864	; 0x360
   1a074:	beq	1caa4 <close@plt+0xb9a4>
   1a078:	ble	1a0cc <close@plt+0x8fcc>
   1a07c:	ldr	r3, [pc, #820]	; 1a3b8 <close@plt+0x92b8>
   1a080:	cmp	r0, r3
   1a084:	beq	1c498 <close@plt+0xb398>
   1a088:	bgt	1aaf0 <close@plt+0x99f0>
   1a08c:	ldr	r0, [pc, #808]	; 1a3bc <close@plt+0x92bc>
   1a090:	add	r0, pc, r0
   1a094:	bx	lr
   1a098:	cmp	r0, #852	; 0x354
   1a09c:	beq	1cf30 <close@plt+0xbe30>
   1a0a0:	ble	1a104 <close@plt+0x9004>
   1a0a4:	cmp	r0, #856	; 0x358
   1a0a8:	beq	1ca2c <close@plt+0xb92c>
   1a0ac:	ble	1a0e8 <close@plt+0x8fe8>
   1a0b0:	ldr	r3, [pc, #776]	; 1a3c0 <close@plt+0x92c0>
   1a0b4:	cmp	r0, r3
   1a0b8:	beq	1c48c <close@plt+0xb38c>
   1a0bc:	bgt	1aae4 <close@plt+0x99e4>
   1a0c0:	ldr	r0, [pc, #764]	; 1a3c4 <close@plt+0x92c4>
   1a0c4:	add	r0, pc, r0
   1a0c8:	bx	lr
   1a0cc:	ldr	r3, [pc, #756]	; 1a3c8 <close@plt+0x92c8>
   1a0d0:	cmp	r0, r3
   1a0d4:	beq	1c480 <close@plt+0xb380>
   1a0d8:	bgt	1aad8 <close@plt+0x99d8>
   1a0dc:	ldr	r0, [pc, #744]	; 1a3cc <close@plt+0x92cc>
   1a0e0:	add	r0, pc, r0
   1a0e4:	bx	lr
   1a0e8:	ldr	r3, [pc, #736]	; 1a3d0 <close@plt+0x92d0>
   1a0ec:	cmp	r0, r3
   1a0f0:	beq	1c474 <close@plt+0xb374>
   1a0f4:	bgt	1aacc <close@plt+0x99cc>
   1a0f8:	ldr	r0, [pc, #724]	; 1a3d4 <close@plt+0x92d4>
   1a0fc:	add	r0, pc, r0
   1a100:	bx	lr
   1a104:	cmp	r0, #848	; 0x350
   1a108:	beq	1ca5c <close@plt+0xb95c>
   1a10c:	ble	1a980 <close@plt+0x9880>
   1a110:	ldr	r3, [pc, #704]	; 1a3d8 <close@plt+0x92d8>
   1a114:	cmp	r0, r3
   1a118:	beq	1c468 <close@plt+0xb368>
   1a11c:	bgt	1aac0 <close@plt+0x99c0>
   1a120:	ldr	r0, [pc, #692]	; 1a3dc <close@plt+0x92dc>
   1a124:	add	r0, pc, r0
   1a128:	bx	lr
   1a12c:	ldr	r3, [pc, #684]	; 1a3e0 <close@plt+0x92e0>
   1a130:	cmp	r0, r3
   1a134:	beq	1d3e0 <close@plt+0xc2e0>
   1a138:	ble	1a7b8 <close@plt+0x96b8>
   1a13c:	ldr	r3, [pc, #672]	; 1a3e4 <close@plt+0x92e4>
   1a140:	cmp	r0, r3
   1a144:	beq	1d32c <close@plt+0xc22c>
   1a148:	ble	1a780 <close@plt+0x9680>
   1a14c:	ldr	r3, [pc, #660]	; 1a3e8 <close@plt+0x92e8>
   1a150:	cmp	r0, r3
   1a154:	beq	1d194 <close@plt+0xc094>
   1a158:	ble	1a754 <close@plt+0x9654>
   1a15c:	ldr	r3, [pc, #648]	; 1a3ec <close@plt+0x92ec>
   1a160:	cmp	r0, r3
   1a164:	beq	1ce94 <close@plt+0xbd94>
   1a168:	ble	1a738 <close@plt+0x9638>
   1a16c:	ldr	r3, [pc, #636]	; 1a3f0 <close@plt+0x92f0>
   1a170:	cmp	r0, r3
   1a174:	beq	1c87c <close@plt+0xb77c>
   1a178:	blt	1c270 <close@plt+0xb170>
   1a17c:	add	r3, r3, #1
   1a180:	cmp	r0, r3
   1a184:	beq	1aab4 <close@plt+0x99b4>
   1a188:	ldr	r3, [pc, #612]	; 1a3f4 <close@plt+0x92f4>
   1a18c:	cmp	r0, r3
   1a190:	bne	1a974 <close@plt+0x9874>
   1a194:	ldr	r0, [pc, #604]	; 1a3f8 <close@plt+0x92f8>
   1a198:	add	r0, pc, r0
   1a19c:	bx	lr
   1a1a0:	andeq	r0, r1, r8, ror #2
   1a1a4:	andeq	r0, r0, r3, lsr #6
   1a1a8:	andeq	r0, r0, r7, lsr #6
   1a1ac:	andeq	r0, r0, r9, lsr #6
   1a1b0:	andeq	r0, r1, ip
   1a1b4:	andeq	r0, r1, r8, lsr r1
   1a1b8:	andeq	pc, r0, r8, ror pc	; <UNPREDICTABLE>
   1a1bc:	andeq	r0, r0, r1, lsr #6
   1a1c0:	strdeq	pc, [r0], -r8
   1a1c4:	andeq	r0, r0, r7, lsl r3
   1a1c8:	andeq	r0, r0, r9, lsl r3
   1a1cc:	andeq	pc, r0, ip, lsr #28
   1a1d0:	andeq	pc, r0, r8, asr lr	; <UNPREDICTABLE>
   1a1d4:	andeq	pc, r0, ip, lsl #27
   1a1d8:	andeq	r0, r0, r1, lsl r3
   1a1dc:	andeq	pc, r0, r4, lsl sp	; <UNPREDICTABLE>
   1a1e0:	andeq	pc, r0, r0, asr #31
   1a1e4:	andeq	r0, r0, r1, lsr r3
   1a1e8:	andeq	pc, r0, ip, lsr pc	; <UNPREDICTABLE>
   1a1ec:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
   1a1f0:	andeq	pc, r0, r4, asr #29
   1a1f4:	andeq	r0, r0, sl, lsl #7
   1a1f8:	andeq	r0, r1, r8, lsr #11
   1a1fc:	andeq	r0, r0, lr, asr #7
   1a200:			; <UNDEFINED> instruction: 0x000003bd
   1a204:	andeq	r0, r0, r5, asr #7
   1a208:	andeq	r0, r0, r9, asr #7
   1a20c:	andeq	r0, r0, fp, asr #7
   1a210:	andeq	r0, r1, r4, lsr sl
   1a214:	andeq	fp, r0, r4, lsl #22
   1a218:	strdeq	fp, [r0], -r8
   1a21c:	andeq	r0, r1, ip, ror #18
   1a220:	andeq	r0, r0, r3, asr #7
   1a224:	andeq	r0, r1, r8, ror #17
   1a228:			; <UNDEFINED> instruction: 0x000003b9
   1a22c:			; <UNDEFINED> instruction: 0x000003bb
   1a230:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1a234:	andeq	r0, r1, r0, lsr r8
   1a238:	andeq	r0, r1, ip, ror r7
   1a23c:			; <UNDEFINED> instruction: 0x000003b3
   1a240:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1a244:	andeq	r0, r0, r5, lsr #7
   1a248:	andeq	r0, r0, r9, lsr #7
   1a24c:	andeq	r0, r0, fp, lsr #7
   1a250:	andeq	r0, r1, r8, lsl #12
   1a254:			; <UNDEFINED> instruction: 0x000002bf
   1a258:	andeq	pc, r0, r4, lsl #6
   1a25c:	andeq	r0, r0, r1, lsr #5
   1a260:	andeq	r0, r0, r5, lsr #5
   1a264:	andeq	r0, r0, r7, lsr #5
   1a268:	ldrdeq	pc, [r0], -ip
   1a26c:	andeq	r0, r0, sl, ror #5
   1a270:	strdeq	r0, [r0], -sl
   1a274:	andeq	r0, r0, r2, lsl #6
   1a278:	andeq	r0, r0, r6, lsl #6
   1a27c:	andeq	r0, r0, r9, lsl #6
   1a280:	andeq	pc, r0, r0, lsr #18
   1a284:	andeq	pc, r0, r8, ror #3
   1a288:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   1a28c:	andeq	lr, r0, r0, ror #30
   1a290:	muleq	r0, r5, r2
   1a294:	muleq	r0, r7, r2
   1a298:	andeq	lr, r0, ip, lsl #29
   1a29c:			; <UNDEFINED> instruction: 0x0000eeb0
   1a2a0:	andeq	lr, r0, ip, lsl lr
   1a2a4:	andeq	r0, r0, pc, lsl #5
   1a2a8:	andeq	lr, r0, r8, lsr #27
   1a2ac:	andeq	lr, r0, r0, lsl #30
   1a2b0:	andeq	fp, r0, ip, asr #15
   1a2b4:	andeq	lr, r0, r0, lsr sp
   1a2b8:	andeq	pc, r0, ip, asr r7	; <UNPREDICTABLE>
   1a2bc:	andeq	pc, r0, r0, ror #13
   1a2c0:	strdeq	r0, [r0], -r6
   1a2c4:	andeq	pc, r0, r8, asr #11
   1a2c8:	andeq	r0, r0, r2, ror #5
   1a2cc:	andeq	r0, r0, r6, ror #5
   1a2d0:	andeq	pc, r0, r8, lsr r4	; <UNPREDICTABLE>
   1a2d4:	andeq	pc, r0, r4, asr #11
   1a2d8:	muleq	r0, r0, r3
   1a2dc:	andeq	pc, r0, r4, lsl r3	; <UNPREDICTABLE>
   1a2e0:	ldrdeq	r0, [r0], -r6
   1a2e4:	andeq	pc, r0, ip, lsl r2	; <UNPREDICTABLE>
   1a2e8:	andeq	pc, r0, r0, asr r2	; <UNPREDICTABLE>
   1a2ec:	andeq	pc, r0, r4, lsr #3
   1a2f0:	andeq	pc, r0, r4, asr r1	; <UNPREDICTABLE>
   1a2f4:	andeq	pc, r0, ip, lsr r4	; <UNPREDICTABLE>
   1a2f8:	andeq	pc, r0, r8, asr #7
   1a2fc:	andeq	pc, r0, ip, lsl #1
   1a300:	andeq	pc, r0, r4, asr #6
   1a304:	andeq	r0, r0, sl, ror r3
   1a308:	andeq	pc, r0, r0, ror #27
   1a30c:	andeq	r0, r0, sl, ror #6
   1a310:	andeq	pc, r0, ip, lsl #25
   1a314:	andeq	r0, r0, r6, ror r3
   1a318:	andeq	pc, r0, r0, lsr sp	; <UNPREDICTABLE>
   1a31c:	strdeq	fp, [r0], -ip
   1a320:	andeq	lr, r0, ip, lsr #29
   1a324:	andeq	r0, r0, sp, lsr r2
   1a328:	andeq	lr, r0, r8, lsl #8
   1a32c:	andeq	r0, r0, r3, lsr r2
   1a330:	andeq	r0, r0, r5, lsr r2
   1a334:	andeq	lr, r0, ip, lsl r3
   1a338:	andeq	lr, r0, r4, asr r3
   1a33c:	andeq	lr, r0, r0, lsl #5
   1a340:	andeq	r0, r0, sp, lsr #4
   1a344:	strdeq	lr, [r0], -r8
   1a348:	muleq	r0, r4, r3
   1a34c:	andeq	sp, r0, r4, lsr #9
   1a350:	andeq	lr, r0, r0, asr r1
   1a354:			; <UNDEFINED> instruction: 0x000002b5
   1a358:			; <UNDEFINED> instruction: 0x000002b7
   1a35c:	andeq	lr, r0, r8, asr ip
   1a360:	andeq	pc, r0, r4, ror pc	; <UNPREDICTABLE>
   1a364:	ldrdeq	lr, [r0], -r0
   1a368:	andeq	r0, r0, pc, lsr #5
   1a36c:	andeq	lr, r0, r0, asr fp
   1a370:	andeq	r0, r0, r3, lsr #7
   1a374:	muleq	r0, r4, lr
   1a378:	muleq	r0, r9, r3
   1a37c:	muleq	r0, fp, r3
   1a380:	andeq	pc, r0, r4, lsr #27
   1a384:	andeq	lr, r0, ip, ror sl
   1a388:	ldrdeq	pc, [r0], -r0
   1a38c:	andeq	pc, r0, ip, lsl #26
   1a390:	muleq	r0, r3, r3
   1a394:	andeq	pc, r0, r4, lsr #25
   1a398:	andeq	r0, r0, r6, lsl #7
   1a39c:	muleq	r0, r0, fp
   1a3a0:	andeq	r0, r0, r2, ror r3
   1a3a4:	ldrdeq	pc, [r0], -ip
   1a3a8:	andeq	r0, r0, r6, ror #6
   1a3ac:	ldrdeq	pc, [r0], -ip
   1a3b0:	andeq	r0, r0, lr, ror #6
   1a3b4:	andeq	pc, r0, r4, ror #18
   1a3b8:	andeq	r0, r0, r2, ror #6
   1a3bc:	andeq	pc, r0, r0, asr r8	; <UNPREDICTABLE>
   1a3c0:	andeq	r0, r0, sl, asr r3
   1a3c4:	muleq	r0, r0, r7
   1a3c8:	andeq	r0, r0, lr, asr r3
   1a3cc:	andeq	pc, r0, ip, asr #15
   1a3d0:	andeq	r0, r0, r6, asr r3
   1a3d4:	andeq	pc, r0, r8, lsl #14
   1a3d8:	andeq	r0, r0, r2, asr r3
   1a3dc:	andeq	pc, r0, ip, ror r6	; <UNPREDICTABLE>
   1a3e0:	andeq	r0, r0, lr, ror #7
   1a3e4:	strdeq	r0, [r0], -lr
   1a3e8:	andeq	r0, r0, r6, lsl #8
   1a3ec:	andeq	r0, r0, sl, lsl #8
   1a3f0:	andeq	r0, r0, ip, lsl #8
   1a3f4:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   1a3f8:	andeq	r0, r1, r0, asr #9
   1a3fc:	andeq	r0, r0, r2, lsl #7
   1a400:	andeq	pc, r0, r0, lsr r4	; <UNPREDICTABLE>
   1a404:	andeq	pc, r0, r4, ror r7	; <UNPREDICTABLE>
   1a408:	muleq	r0, r4, lr
   1a40c:	andeq	r0, r0, r4, lsl #8
   1a410:	andeq	pc, r0, ip, lsl lr	; <UNPREDICTABLE>
   1a414:	strdeq	r0, [r0], -sl
   1a418:	andeq	pc, r0, ip, lsr sp	; <UNPREDICTABLE>
   1a41c:	andeq	r0, r0, r6, ror #7
   1a420:	andeq	r0, r0, sl, ror #7
   1a424:			; <UNDEFINED> instruction: 0x0000fbb8
   1a428:	andeq	pc, r0, ip, lsl sp	; <UNPREDICTABLE>
   1a42c:	andeq	pc, r0, r8, lsl fp	; <UNPREDICTABLE>
   1a430:			; <UNDEFINED> instruction: 0x0000fab4
   1a434:	ldrdeq	r0, [r0], -sl
   1a438:	andeq	pc, r0, r4, asr #19
   1a43c:	strdeq	pc, [r0], -r8
   1a440:	andeq	pc, r0, r4, asr r9	; <UNPREDICTABLE>
   1a444:	ldrdeq	pc, [r0], -r8
   1a448:	muleq	r0, ip, fp
   1a44c:	andeq	pc, r0, r8, lsr #22
   1a450:	andeq	pc, r0, r8, lsr r8	; <UNPREDICTABLE>
   1a454:	andeq	pc, r0, ip, lsr #21
   1a458:	andeq	pc, r0, r8, ror #5
   1a45c:	andeq	sl, r0, ip, lsr #17
   1a460:	andeq	r0, r0, lr, asr #6
   1a464:	andeq	lr, r0, ip, lsr #27
   1a468:	andeq	r0, r0, lr, ror r3
   1a46c:	andeq	pc, r0, r0, asr r1	; <UNPREDICTABLE>
   1a470:	andeq	sl, r0, r0, lsr #27
   1a474:	andeq	pc, r0, r8, asr r1	; <UNPREDICTABLE>
   1a478:	muleq	r0, r8, sp
   1a47c:	muleq	r0, r0, r2
   1a480:	andeq	pc, r0, ip, lsr #20
   1a484:	muleq	r0, r0, r7
   1a488:	andeq	pc, r0, ip, ror #20
   1a48c:	andeq	pc, r0, r4, lsr #21
   1a490:	andeq	pc, r0, r4, asr #15
   1a494:	andeq	pc, r0, r0, lsl #16
   1a498:	andeq	pc, r0, r8, lsr #17
   1a49c:	andeq	pc, r0, r8, lsr #16
   1a4a0:	ldrdeq	pc, [r0], -r8
   1a4a4:	andeq	pc, r0, r4, lsr #18
   1a4a8:	strdeq	pc, [r0], -r0
   1a4ac:	andeq	pc, r0, r0, ror #18
   1a4b0:	andeq	pc, r0, ip, lsl #21
   1a4b4:	andeq	pc, r0, r4, lsr fp	; <UNPREDICTABLE>
   1a4b8:	andeq	pc, r0, ip, ror #22
   1a4bc:	andeq	pc, r0, r4, lsr r4	; <UNPREDICTABLE>
   1a4c0:	andeq	pc, r0, r4, asr #1
   1a4c4:	andeq	pc, r0, r0, lsl #23
   1a4c8:	andeq	lr, r0, ip, lsl #26
   1a4cc:	andeq	lr, r0, r0, ror #26
   1a4d0:	andeq	lr, r0, r8, ror #27
   1a4d4:	andeq	lr, r0, r4, lsr #27
   1a4d8:	andeq	lr, r0, r0, lsl lr
   1a4dc:	andeq	lr, r0, ip, ror #29
   1a4e0:	andeq	lr, r0, ip, asr lr
   1a4e4:	andeq	lr, r0, r0, lsl pc
   1a4e8:	strheq	pc, [r0], -r8	; <UNPREDICTABLE>
   1a4ec:	andeq	pc, r0, r4, ror r1	; <UNPREDICTABLE>
   1a4f0:	andeq	pc, r0, ip, lsr #3
   1a4f4:	andeq	pc, r0, r4, asr r2	; <UNPREDICTABLE>
   1a4f8:	andeq	sp, r0, ip, asr #29
   1a4fc:	andeq	pc, r0, r0, ror #3
   1a500:	andeq	pc, r0, ip, lsl #5
   1a504:	andeq	sp, r0, r8, lsl #30
   1a508:	andeq	sp, r0, r0, asr #30
   1a50c:			; <UNDEFINED> instruction: 0x0000f2b8
   1a510:	andeq	sp, r0, r8, lsl #31
   1a514:	andeq	sp, r0, r4, lsr r4
   1a518:	andeq	ip, r0, r0, ror #14
   1a51c:	andeq	sp, r0, r4, lsr #12
   1a520:	andeq	sp, r0, ip, asr r4
   1a524:			; <UNDEFINED> instruction: 0x0000d4b4
   1a528:	andeq	sp, r0, r0, asr r5
   1a52c:	andeq	sp, r0, ip, lsl #10
   1a530:	muleq	r0, r8, r5
   1a534:	andeq	lr, r0, ip, lsr #32
   1a538:	andeq	lr, r0, ip, ror #28
   1a53c:	andeq	lr, r0, ip, lsl #27
   1a540:	andeq	lr, r0, r8, lsr #29
   1a544:	andeq	lr, r0, r0, asr #7
   1a548:	andeq	lr, r0, r8, ror #1
   1a54c:	andeq	lr, r0, r0, lsl #8
   1a550:	andeq	lr, r0, r0, lsr r4
   1a554:	andeq	lr, r0, r4, lsl r1
   1a558:	andeq	lr, r0, r8, asr #2
   1a55c:	andeq	lr, r0, r4, ror #3
   1a560:	andeq	lr, r0, r8, ror r1
   1a564:	andeq	lr, r0, ip, lsr r2
   1a568:	andeq	lr, r0, ip, ror r2
   1a56c:	andeq	lr, r0, r8, lsr #9
   1a570:	andeq	lr, r0, r4, ror #5
   1a574:	andeq	lr, r0, r4, lsl r4
   1a578:	andeq	lr, r0, r8, ror #9
   1a57c:	andeq	lr, r0, ip, lsr #10
   1a580:	ldrdeq	sp, [r0], -r4
   1a584:	andeq	sp, r0, r8, ror #24
   1a588:	andeq	sp, r0, r0, lsl #22
   1a58c:	andeq	sp, r0, ip, lsr #22
   1a590:	andeq	sp, r0, r4, lsr #23
   1a594:	andeq	sp, r0, r8, asr #22
   1a598:	andeq	sp, r0, r8, ror #23
   1a59c:	andeq	sp, r0, r8, lsr lr
   1a5a0:	andeq	lr, r0, r0, lsl r5
   1a5a4:	muleq	r0, r0, ip
   1a5a8:	andeq	sp, r0, r8, ror #28
   1a5ac:	andeq	pc, r0, r4, lsr #2
   1a5b0:	andeq	pc, r0, r4, asr #3
   1a5b4:	strdeq	pc, [r0], -r0
   1a5b8:	muleq	r0, r8, r2
   1a5bc:	andeq	pc, r0, r4, asr #4
   1a5c0:	ldrdeq	pc, [r0], -r8
   1a5c4:	andeq	pc, r0, r8, lsr #6
   1a5c8:	andeq	pc, r0, ip, ror #6
   1a5cc:	andeq	lr, r0, r4, ror #28
   1a5d0:	andeq	lr, r0, r4, asr #14
   1a5d4:	andeq	lr, r0, r4, asr #9
   1a5d8:	andeq	lr, r0, r8, ror r7
   1a5dc:			; <UNDEFINED> instruction: 0x0000e7b0
   1a5e0:	ldrdeq	lr, [r0], -ip
   1a5e4:	andeq	lr, r0, ip, lsr #10
   1a5e8:	andeq	lr, r0, r8, asr #11
   1a5ec:	andeq	lr, r0, r8, ror r5
   1a5f0:	strdeq	lr, [r0], -r8
   1a5f4:	andeq	lr, r0, r8, lsr r6
   1a5f8:	ldrdeq	lr, [r0], -r4
   1a5fc:	andeq	lr, r0, r8, ror r6
   1a600:	andeq	lr, r0, ip, ror #14
   1a604:	andeq	lr, r0, r4, lsl #16
   1a608:	andeq	lr, r0, ip, asr #16
   1a60c:	ldrdeq	ip, [r0], -r0
   1a610:	andeq	lr, r0, r4, ror r8
   1a614:	andeq	sp, r0, ip, lsl #28
   1a618:	andeq	ip, r0, r0, lsl pc
   1a61c:	andeq	ip, r0, r8, asr pc
   1a620:	ldrdeq	ip, [r0], -r8
   1a624:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   1a628:	andeq	sp, r0, r4
   1a62c:	andeq	sp, r0, r8, lsr r6
   1a630:	andeq	sp, r0, ip, ror r3
   1a634:	andeq	sp, r0, r0, lsl #13
   1a638:	andeq	sp, r0, r0, asr #13
   1a63c:			; <UNDEFINED> instruction: 0x0000d3b0
   1a640:	andeq	sp, r0, r4, lsl #8
   1a644:			; <UNDEFINED> instruction: 0x0000d4b8
   1a648:	andeq	sp, r0, r8, lsr r4
   1a64c:	andeq	sp, r0, r4, lsl r5
   1a650:	andeq	sp, r0, r0, asr r5
   1a654:	andeq	sp, r0, r8, lsl #14
   1a658:	andeq	sp, r0, r0, lsl #11
   1a65c:	muleq	r0, r8, r6
   1a660:	andeq	sp, r0, r8, asr #14
   1a664:	andeq	sp, r0, r8, ror r7
   1a668:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   1a66c:			; <UNDEFINED> instruction: 0x0000d7b8
   1a670:	ldrdeq	ip, [r0], -r0
   1a674:	andeq	fp, r0, r8, ror #12
   1a678:	andeq	fp, r0, ip, ror #7
   1a67c:	andeq	fp, r0, r0, lsr #13
   1a680:	strdeq	fp, [r0], -r0
   1a684:	andeq	fp, r0, r8, lsl #8
   1a688:	andeq	fp, r0, ip, lsr #8
   1a68c:	ldrdeq	fp, [r0], -r8
   1a690:	andeq	fp, r0, r0, ror #8
   1a694:	andeq	fp, r0, ip, lsr r5
   1a698:	andeq	fp, r0, r8, ror r5
   1a69c:	andeq	fp, r0, r8, ror #14
   1a6a0:	andeq	fp, r0, r0, lsr #11
   1a6a4:	ldrdeq	fp, [r0], -ip
   1a6a8:	muleq	r0, r4, r7
   1a6ac:	andeq	fp, r0, r8, asr #15
   1a6b0:	andeq	sl, r0, r0, asr #26
   1a6b4:			; <UNDEFINED> instruction: 0x0000afb0
   1a6b8:	andeq	sl, r0, r8, ror sp
   1a6bc:	andeq	sl, r0, ip, lsr #27
   1a6c0:	andeq	sl, r0, r0, asr #29
   1a6c4:	andeq	sl, r0, r0, asr #28
   1a6c8:	andeq	sl, r0, r0, lsl #30
   1a6cc:	andeq	ip, r0, r4, lsr #5
   1a6d0:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1a6d4:	andeq	ip, r0, r0, ror r3
   1a6d8:	andeq	fp, r0, ip, lsr #26
   1a6dc:	andeq	ip, r0, r0, lsl r3
   1a6e0:	andeq	ip, r0, r4, asr #7
   1a6e4:	andeq	fp, r0, r4, asr sp
   1a6e8:	muleq	r0, ip, sp
   1a6ec:	andeq	fp, r0, r4, lsl lr
   1a6f0:	ldrdeq	fp, [r0], -r0
   1a6f4:	cmp	r0, #896	; 0x380
   1a6f8:	beq	1cb70 <close@plt+0xba70>
   1a6fc:	ble	1a99c <close@plt+0x989c>
   1a700:	ldr	r3, [pc, #-780]	; 1a3fc <close@plt+0x92fc>
   1a704:	cmp	r0, r3
   1a708:	beq	1c2a0 <close@plt+0xb1a0>
   1a70c:	bgt	1aaa8 <close@plt+0x99a8>
   1a710:	ldr	r0, [pc, #-792]	; 1a400 <close@plt+0x9300>
   1a714:	add	r0, pc, r0
   1a718:	bx	lr
   1a71c:	sub	r3, r3, #2
   1a720:	cmp	r0, r3
   1a724:	beq	1c294 <close@plt+0xb194>
   1a728:	bgt	1aa9c <close@plt+0x999c>
   1a72c:	ldr	r0, [pc, #-816]	; 1a404 <close@plt+0x9304>
   1a730:	add	r0, pc, r0
   1a734:	bx	lr
   1a738:	sub	r3, r3, #2
   1a73c:	cmp	r0, r3
   1a740:	beq	1c288 <close@plt+0xb188>
   1a744:	bgt	1aa90 <close@plt+0x9990>
   1a748:	ldr	r0, [pc, #-840]	; 1a408 <close@plt+0x9308>
   1a74c:	add	r0, pc, r0
   1a750:	bx	lr
   1a754:	sub	r3, r3, #4
   1a758:	cmp	r0, r3
   1a75c:	beq	1cb7c <close@plt+0xba7c>
   1a760:	ble	1a800 <close@plt+0x9700>
   1a764:	ldr	r3, [pc, #-864]	; 1a40c <close@plt+0x930c>
   1a768:	cmp	r0, r3
   1a76c:	beq	1c27c <close@plt+0xb17c>
   1a770:	bgt	1aa84 <close@plt+0x9984>
   1a774:	ldr	r0, [pc, #-876]	; 1a410 <close@plt+0x9310>
   1a778:	add	r0, pc, r0
   1a77c:	bx	lr
   1a780:	sub	r3, r3, #8
   1a784:	cmp	r0, r3
   1a788:	beq	1cfc0 <close@plt+0xbec0>
   1a78c:	ble	1a900 <close@plt+0x9800>
   1a790:	ldr	r3, [pc, #-900]	; 1a414 <close@plt+0x9314>
   1a794:	cmp	r0, r3
   1a798:	beq	1cb34 <close@plt+0xba34>
   1a79c:	ble	1a8e8 <close@plt+0x97e8>
   1a7a0:	cmp	r0, #1020	; 0x3fc
   1a7a4:	beq	1c2e8 <close@plt+0xb1e8>
   1a7a8:	bgt	1aa78 <close@plt+0x9978>
   1a7ac:	ldr	r0, [pc, #-924]	; 1a418 <close@plt+0x9318>
   1a7b0:	add	r0, pc, r0
   1a7b4:	bx	lr
   1a7b8:	sub	r3, r3, #16
   1a7bc:	cmp	r0, r3
   1a7c0:	beq	1d248 <close@plt+0xc148>
   1a7c4:	ble	1a858 <close@plt+0x9758>
   1a7c8:	ldr	r3, [pc, #-948]	; 1a41c <close@plt+0x931c>
   1a7cc:	cmp	r0, r3
   1a7d0:	beq	1cfb4 <close@plt+0xbeb4>
   1a7d4:	ble	1a830 <close@plt+0x9730>
   1a7d8:	ldr	r3, [pc, #-960]	; 1a420 <close@plt+0x9320>
   1a7dc:	cmp	r0, r3
   1a7e0:	beq	1cb4c <close@plt+0xba4c>
   1a7e4:	ble	1a818 <close@plt+0x9718>
   1a7e8:	cmp	r0, #1004	; 0x3ec
   1a7ec:	beq	1c2d0 <close@plt+0xb1d0>
   1a7f0:	bgt	1aa6c <close@plt+0x996c>
   1a7f4:	ldr	r0, [pc, #-984]	; 1a424 <close@plt+0x9324>
   1a7f8:	add	r0, pc, r0
   1a7fc:	bx	lr
   1a800:	cmp	r0, #1024	; 0x400
   1a804:	beq	1c2dc <close@plt+0xb1dc>
   1a808:	bgt	1aa60 <close@plt+0x9960>
   1a80c:	ldr	r0, [pc, #-1004]	; 1a428 <close@plt+0x9328>
   1a810:	add	r0, pc, r0
   1a814:	bx	lr
   1a818:	cmp	r0, #1000	; 0x3e8
   1a81c:	beq	1c2ac <close@plt+0xb1ac>
   1a820:	bgt	1aa54 <close@plt+0x9954>
   1a824:	ldr	r0, [pc, #-1024]	; 1a42c <close@plt+0x932c>
   1a828:	add	r0, pc, r0
   1a82c:	bx	lr
   1a830:	sub	r3, r3, #4
   1a834:	cmp	r0, r3
   1a838:	beq	1cb64 <close@plt+0xba64>
   1a83c:	ble	1a890 <close@plt+0x9790>
   1a840:	cmp	r0, #996	; 0x3e4
   1a844:	beq	1c24c <close@plt+0xb14c>
   1a848:	bgt	1aa48 <close@plt+0x9948>
   1a84c:	ldr	r0, [pc, #-1060]	; 1a430 <close@plt+0x9330>
   1a850:	add	r0, pc, r0
   1a854:	bx	lr
   1a858:	sub	r3, r3, #8
   1a85c:	cmp	r0, r3
   1a860:	beq	1d05c <close@plt+0xbf5c>
   1a864:	ble	1a8c0 <close@plt+0x97c0>
   1a868:	ldr	r3, [pc, #-1084]	; 1a434 <close@plt+0x9334>
   1a86c:	cmp	r0, r3
   1a870:	beq	1cd08 <close@plt+0xbc08>
   1a874:	ble	1a8a8 <close@plt+0x97a8>
   1a878:	cmp	r0, #988	; 0x3dc
   1a87c:	beq	1c240 <close@plt+0xb140>
   1a880:	bgt	1aa3c <close@plt+0x993c>
   1a884:	ldr	r0, [pc, #-1108]	; 1a438 <close@plt+0x9338>
   1a888:	add	r0, pc, r0
   1a88c:	bx	lr
   1a890:	cmp	r0, #992	; 0x3e0
   1a894:	beq	1c2c4 <close@plt+0xb1c4>
   1a898:	bgt	1aa30 <close@plt+0x9930>
   1a89c:	ldr	r0, [pc, #-1128]	; 1a43c <close@plt+0x933c>
   1a8a0:	add	r0, pc, r0
   1a8a4:	bx	lr
   1a8a8:	cmp	r0, #984	; 0x3d8
   1a8ac:	beq	1c2b8 <close@plt+0xb1b8>
   1a8b0:	bgt	1aa24 <close@plt+0x9924>
   1a8b4:	ldr	r0, [pc, #-1148]	; 1a440 <close@plt+0x9340>
   1a8b8:	add	r0, pc, r0
   1a8bc:	bx	lr
   1a8c0:	sub	r3, r3, #4
   1a8c4:	cmp	r0, r3
   1a8c8:	beq	1cd14 <close@plt+0xbc14>
   1a8cc:	ble	1a928 <close@plt+0x9828>
   1a8d0:	cmp	r0, #980	; 0x3d4
   1a8d4:	beq	1c264 <close@plt+0xb164>
   1a8d8:	bgt	1aa18 <close@plt+0x9918>
   1a8dc:	ldr	r0, [pc, #-1184]	; 1a444 <close@plt+0x9344>
   1a8e0:	add	r0, pc, r0
   1a8e4:	bx	lr
   1a8e8:	cmp	r0, #1016	; 0x3f8
   1a8ec:	beq	1c258 <close@plt+0xb158>
   1a8f0:	bgt	1aa0c <close@plt+0x990c>
   1a8f4:	ldr	r0, [pc, #-1204]	; 1a448 <close@plt+0x9348>
   1a8f8:	add	r0, pc, r0
   1a8fc:	bx	lr
   1a900:	sub	r3, r3, #4
   1a904:	cmp	r0, r3
   1a908:	beq	1cd20 <close@plt+0xbc20>
   1a90c:	ble	1a940 <close@plt+0x9840>
   1a910:	cmp	r0, #1012	; 0x3f4
   1a914:	beq	1c39c <close@plt+0xb29c>
   1a918:	bgt	1aa00 <close@plt+0x9900>
   1a91c:	ldr	r0, [pc, #-1240]	; 1a44c <close@plt+0x934c>
   1a920:	add	r0, pc, r0
   1a924:	bx	lr
   1a928:	cmp	r0, #976	; 0x3d0
   1a92c:	beq	1c390 <close@plt+0xb290>
   1a930:	bgt	1a9f4 <close@plt+0x98f4>
   1a934:	ldr	r0, [pc, #-1260]	; 1a450 <close@plt+0x9350>
   1a938:	add	r0, pc, r0
   1a93c:	bx	lr
   1a940:	cmp	r0, #1008	; 0x3f0
   1a944:	beq	1c3b4 <close@plt+0xb2b4>
   1a948:	bgt	1a9e8 <close@plt+0x98e8>
   1a94c:	ldr	r0, [pc, #-1280]	; 1a454 <close@plt+0x9354>
   1a950:	add	r0, pc, r0
   1a954:	bx	lr
   1a958:	sub	r3, r3, #2
   1a95c:	cmp	r0, r3
   1a960:	beq	1c3a8 <close@plt+0xb2a8>
   1a964:	bgt	1a9dc <close@plt+0x98dc>
   1a968:	ldr	r0, [pc, #-1304]	; 1a458 <close@plt+0x9358>
   1a96c:	add	r0, pc, r0
   1a970:	bx	lr
   1a974:	ldr	r0, [pc, #-1312]	; 1a45c <close@plt+0x935c>
   1a978:	add	r0, pc, r0
   1a97c:	bx	lr
   1a980:	ldr	r3, [pc, #-1320]	; 1a460 <close@plt+0x9360>
   1a984:	cmp	r0, r3
   1a988:	beq	1c378 <close@plt+0xb278>
   1a98c:	bgt	1a9d0 <close@plt+0x98d0>
   1a990:	ldr	r0, [pc, #-1332]	; 1a464 <close@plt+0x9364>
   1a994:	add	r0, pc, r0
   1a998:	bx	lr
   1a99c:	ldr	r3, [pc, #-1340]	; 1a468 <close@plt+0x9368>
   1a9a0:	cmp	r0, r3
   1a9a4:	beq	1c36c <close@plt+0xb26c>
   1a9a8:	bgt	1a9c4 <close@plt+0x98c4>
   1a9ac:	ldr	r0, [pc, #-1352]	; 1a46c <close@plt+0x936c>
   1a9b0:	add	r0, pc, r0
   1a9b4:	bx	lr
   1a9b8:	ldr	r0, [pc, #-1360]	; 1a470 <close@plt+0x9370>
   1a9bc:	add	r0, pc, r0
   1a9c0:	bx	lr
   1a9c4:	ldr	r0, [pc, #-1368]	; 1a474 <close@plt+0x9374>
   1a9c8:	add	r0, pc, r0
   1a9cc:	bx	lr
   1a9d0:	ldr	r0, [pc, #-1376]	; 1a478 <close@plt+0x9378>
   1a9d4:	add	r0, pc, r0
   1a9d8:	bx	lr
   1a9dc:	ldr	r0, [pc, #-1384]	; 1a47c <close@plt+0x937c>
   1a9e0:	add	r0, pc, r0
   1a9e4:	bx	lr
   1a9e8:	ldr	r0, [pc, #-1392]	; 1a480 <close@plt+0x9380>
   1a9ec:	add	r0, pc, r0
   1a9f0:	bx	lr
   1a9f4:	ldr	r0, [pc, #-1400]	; 1a484 <close@plt+0x9384>
   1a9f8:	add	r0, pc, r0
   1a9fc:	bx	lr
   1aa00:	ldr	r0, [pc, #-1408]	; 1a488 <close@plt+0x9388>
   1aa04:	add	r0, pc, r0
   1aa08:	bx	lr
   1aa0c:	ldr	r0, [pc, #-1416]	; 1a48c <close@plt+0x938c>
   1aa10:	add	r0, pc, r0
   1aa14:	bx	lr
   1aa18:	ldr	r0, [pc, #-1424]	; 1a490 <close@plt+0x9390>
   1aa1c:	add	r0, pc, r0
   1aa20:	bx	lr
   1aa24:	ldr	r0, [pc, #-1432]	; 1a494 <close@plt+0x9394>
   1aa28:	add	r0, pc, r0
   1aa2c:	bx	lr
   1aa30:	ldr	r0, [pc, #-1440]	; 1a498 <close@plt+0x9398>
   1aa34:	add	r0, pc, r0
   1aa38:	bx	lr
   1aa3c:	ldr	r0, [pc, #-1448]	; 1a49c <close@plt+0x939c>
   1aa40:	add	r0, pc, r0
   1aa44:	bx	lr
   1aa48:	ldr	r0, [pc, #-1456]	; 1a4a0 <close@plt+0x93a0>
   1aa4c:	add	r0, pc, r0
   1aa50:	bx	lr
   1aa54:	ldr	r0, [pc, #-1464]	; 1a4a4 <close@plt+0x93a4>
   1aa58:	add	r0, pc, r0
   1aa5c:	bx	lr
   1aa60:	ldr	r0, [pc, #-1472]	; 1a4a8 <close@plt+0x93a8>
   1aa64:	add	r0, pc, r0
   1aa68:	bx	lr
   1aa6c:	ldr	r0, [pc, #-1480]	; 1a4ac <close@plt+0x93ac>
   1aa70:	add	r0, pc, r0
   1aa74:	bx	lr
   1aa78:	ldr	r0, [pc, #-1488]	; 1a4b0 <close@plt+0x93b0>
   1aa7c:	add	r0, pc, r0
   1aa80:	bx	lr
   1aa84:	ldr	r0, [pc, #-1496]	; 1a4b4 <close@plt+0x93b4>
   1aa88:	add	r0, pc, r0
   1aa8c:	bx	lr
   1aa90:	ldr	r0, [pc, #-1504]	; 1a4b8 <close@plt+0x93b8>
   1aa94:	add	r0, pc, r0
   1aa98:	bx	lr
   1aa9c:	ldr	r0, [pc, #-1512]	; 1a4bc <close@plt+0x93bc>
   1aaa0:	add	r0, pc, r0
   1aaa4:	bx	lr
   1aaa8:	ldr	r0, [pc, #-1520]	; 1a4c0 <close@plt+0x93c0>
   1aaac:	add	r0, pc, r0
   1aab0:	bx	lr
   1aab4:	ldr	r0, [pc, #-1528]	; 1a4c4 <close@plt+0x93c4>
   1aab8:	add	r0, pc, r0
   1aabc:	bx	lr
   1aac0:	ldr	r0, [pc, #-1536]	; 1a4c8 <close@plt+0x93c8>
   1aac4:	add	r0, pc, r0
   1aac8:	bx	lr
   1aacc:	ldr	r0, [pc, #-1544]	; 1a4cc <close@plt+0x93cc>
   1aad0:	add	r0, pc, r0
   1aad4:	bx	lr
   1aad8:	ldr	r0, [pc, #-1552]	; 1a4d0 <close@plt+0x93d0>
   1aadc:	add	r0, pc, r0
   1aae0:	bx	lr
   1aae4:	ldr	r0, [pc, #-1560]	; 1a4d4 <close@plt+0x93d4>
   1aae8:	add	r0, pc, r0
   1aaec:	bx	lr
   1aaf0:	ldr	r0, [pc, #-1568]	; 1a4d8 <close@plt+0x93d8>
   1aaf4:	add	r0, pc, r0
   1aaf8:	bx	lr
   1aafc:	ldr	r0, [pc, #-1576]	; 1a4dc <close@plt+0x93dc>
   1ab00:	add	r0, pc, r0
   1ab04:	bx	lr
   1ab08:	ldr	r0, [pc, #-1584]	; 1a4e0 <close@plt+0x93e0>
   1ab0c:	add	r0, pc, r0
   1ab10:	bx	lr
   1ab14:	ldr	r0, [pc, #-1592]	; 1a4e4 <close@plt+0x93e4>
   1ab18:	add	r0, pc, r0
   1ab1c:	bx	lr
   1ab20:	ldr	r0, [pc, #-1600]	; 1a4e8 <close@plt+0x93e8>
   1ab24:	add	r0, pc, r0
   1ab28:	bx	lr
   1ab2c:	ldr	r0, [pc, #-1608]	; 1a4ec <close@plt+0x93ec>
   1ab30:	add	r0, pc, r0
   1ab34:	bx	lr
   1ab38:	ldr	r0, [pc, #-1616]	; 1a4f0 <close@plt+0x93f0>
   1ab3c:	add	r0, pc, r0
   1ab40:	bx	lr
   1ab44:	ldr	r0, [pc, #-1624]	; 1a4f4 <close@plt+0x93f4>
   1ab48:	add	r0, pc, r0
   1ab4c:	bx	lr
   1ab50:	ldr	r0, [pc, #-1632]	; 1a4f8 <close@plt+0x93f8>
   1ab54:	add	r0, pc, r0
   1ab58:	bx	lr
   1ab5c:	ldr	r0, [pc, #-1640]	; 1a4fc <close@plt+0x93fc>
   1ab60:	add	r0, pc, r0
   1ab64:	bx	lr
   1ab68:	ldr	r0, [pc, #-1648]	; 1a500 <close@plt+0x9400>
   1ab6c:	add	r0, pc, r0
   1ab70:	bx	lr
   1ab74:	ldr	r0, [pc, #-1656]	; 1a504 <close@plt+0x9404>
   1ab78:	add	r0, pc, r0
   1ab7c:	bx	lr
   1ab80:	ldr	r0, [pc, #-1664]	; 1a508 <close@plt+0x9408>
   1ab84:	add	r0, pc, r0
   1ab88:	bx	lr
   1ab8c:	ldr	r0, [pc, #-1672]	; 1a50c <close@plt+0x940c>
   1ab90:	add	r0, pc, r0
   1ab94:	bx	lr
   1ab98:	ldr	r0, [pc, #-1680]	; 1a510 <close@plt+0x9410>
   1ab9c:	add	r0, pc, r0
   1aba0:	bx	lr
   1aba4:	ldr	r0, [pc, #-1688]	; 1a514 <close@plt+0x9414>
   1aba8:	add	r0, pc, r0
   1abac:	bx	lr
   1abb0:	ldr	r0, [pc, #-1696]	; 1a518 <close@plt+0x9418>
   1abb4:	add	r0, pc, r0
   1abb8:	bx	lr
   1abbc:	ldr	r0, [pc, #-1704]	; 1a51c <close@plt+0x941c>
   1abc0:	add	r0, pc, r0
   1abc4:	bx	lr
   1abc8:	ldr	r0, [pc, #-1712]	; 1a520 <close@plt+0x9420>
   1abcc:	add	r0, pc, r0
   1abd0:	bx	lr
   1abd4:	ldr	r0, [pc, #-1720]	; 1a524 <close@plt+0x9424>
   1abd8:	add	r0, pc, r0
   1abdc:	bx	lr
   1abe0:	ldr	r0, [pc, #-1728]	; 1a528 <close@plt+0x9428>
   1abe4:	add	r0, pc, r0
   1abe8:	bx	lr
   1abec:	ldr	r0, [pc, #-1736]	; 1a52c <close@plt+0x942c>
   1abf0:	add	r0, pc, r0
   1abf4:	bx	lr
   1abf8:	ldr	r0, [pc, #-1744]	; 1a530 <close@plt+0x9430>
   1abfc:	add	r0, pc, r0
   1ac00:	bx	lr
   1ac04:	ldr	r0, [pc, #-1752]	; 1a534 <close@plt+0x9434>
   1ac08:	add	r0, pc, r0
   1ac0c:	bx	lr
   1ac10:	ldr	r0, [pc, #-1760]	; 1a538 <close@plt+0x9438>
   1ac14:	add	r0, pc, r0
   1ac18:	bx	lr
   1ac1c:	ldr	r0, [pc, #-1768]	; 1a53c <close@plt+0x943c>
   1ac20:	add	r0, pc, r0
   1ac24:	bx	lr
   1ac28:	ldr	r0, [pc, #-1776]	; 1a540 <close@plt+0x9440>
   1ac2c:	add	r0, pc, r0
   1ac30:	bx	lr
   1ac34:	ldr	r0, [pc, #-1784]	; 1a544 <close@plt+0x9444>
   1ac38:	add	r0, pc, r0
   1ac3c:	bx	lr
   1ac40:	ldr	r0, [pc, #-1792]	; 1a548 <close@plt+0x9448>
   1ac44:	add	r0, pc, r0
   1ac48:	bx	lr
   1ac4c:	ldr	r0, [pc, #-1800]	; 1a54c <close@plt+0x944c>
   1ac50:	add	r0, pc, r0
   1ac54:	bx	lr
   1ac58:	ldr	r0, [pc, #-1808]	; 1a550 <close@plt+0x9450>
   1ac5c:	add	r0, pc, r0
   1ac60:	bx	lr
   1ac64:	ldr	r0, [pc, #-1816]	; 1a554 <close@plt+0x9454>
   1ac68:	add	r0, pc, r0
   1ac6c:	bx	lr
   1ac70:	ldr	r0, [pc, #-1824]	; 1a558 <close@plt+0x9458>
   1ac74:	add	r0, pc, r0
   1ac78:	bx	lr
   1ac7c:	ldr	r0, [pc, #-1832]	; 1a55c <close@plt+0x945c>
   1ac80:	add	r0, pc, r0
   1ac84:	bx	lr
   1ac88:	ldr	r0, [pc, #-1840]	; 1a560 <close@plt+0x9460>
   1ac8c:	add	r0, pc, r0
   1ac90:	bx	lr
   1ac94:	ldr	r0, [pc, #-1848]	; 1a564 <close@plt+0x9464>
   1ac98:	add	r0, pc, r0
   1ac9c:	bx	lr
   1aca0:	ldr	r0, [pc, #-1856]	; 1a568 <close@plt+0x9468>
   1aca4:	add	r0, pc, r0
   1aca8:	bx	lr
   1acac:	ldr	r0, [pc, #-1864]	; 1a56c <close@plt+0x946c>
   1acb0:	add	r0, pc, r0
   1acb4:	bx	lr
   1acb8:	ldr	r0, [pc, #-1872]	; 1a570 <close@plt+0x9470>
   1acbc:	add	r0, pc, r0
   1acc0:	bx	lr
   1acc4:	ldr	r0, [pc, #-1880]	; 1a574 <close@plt+0x9474>
   1acc8:	add	r0, pc, r0
   1accc:	bx	lr
   1acd0:	ldr	r0, [pc, #-1888]	; 1a578 <close@plt+0x9478>
   1acd4:	add	r0, pc, r0
   1acd8:	bx	lr
   1acdc:	ldr	r0, [pc, #-1896]	; 1a57c <close@plt+0x947c>
   1ace0:	add	r0, pc, r0
   1ace4:	bx	lr
   1ace8:	ldr	r0, [pc, #-1904]	; 1a580 <close@plt+0x9480>
   1acec:	add	r0, pc, r0
   1acf0:	bx	lr
   1acf4:	ldr	r0, [pc, #-1912]	; 1a584 <close@plt+0x9484>
   1acf8:	add	r0, pc, r0
   1acfc:	bx	lr
   1ad00:	ldr	r0, [pc, #-1920]	; 1a588 <close@plt+0x9488>
   1ad04:	add	r0, pc, r0
   1ad08:	bx	lr
   1ad0c:	ldr	r0, [pc, #-1928]	; 1a58c <close@plt+0x948c>
   1ad10:	add	r0, pc, r0
   1ad14:	bx	lr
   1ad18:	ldr	r0, [pc, #-1936]	; 1a590 <close@plt+0x9490>
   1ad1c:	add	r0, pc, r0
   1ad20:	bx	lr
   1ad24:	ldr	r0, [pc, #-1944]	; 1a594 <close@plt+0x9494>
   1ad28:	add	r0, pc, r0
   1ad2c:	bx	lr
   1ad30:	ldr	r0, [pc, #-1952]	; 1a598 <close@plt+0x9498>
   1ad34:	add	r0, pc, r0
   1ad38:	bx	lr
   1ad3c:	ldr	r0, [pc, #-1960]	; 1a59c <close@plt+0x949c>
   1ad40:	add	r0, pc, r0
   1ad44:	bx	lr
   1ad48:	ldr	r0, [pc, #-1968]	; 1a5a0 <close@plt+0x94a0>
   1ad4c:	add	r0, pc, r0
   1ad50:	bx	lr
   1ad54:	ldr	r0, [pc, #-1976]	; 1a5a4 <close@plt+0x94a4>
   1ad58:	add	r0, pc, r0
   1ad5c:	bx	lr
   1ad60:	ldr	r0, [pc, #-1984]	; 1a5a8 <close@plt+0x94a8>
   1ad64:	add	r0, pc, r0
   1ad68:	bx	lr
   1ad6c:	ldr	r0, [pc, #-1992]	; 1a5ac <close@plt+0x94ac>
   1ad70:	add	r0, pc, r0
   1ad74:	bx	lr
   1ad78:	ldr	r0, [pc, #-2000]	; 1a5b0 <close@plt+0x94b0>
   1ad7c:	add	r0, pc, r0
   1ad80:	bx	lr
   1ad84:	ldr	r0, [pc, #-2008]	; 1a5b4 <close@plt+0x94b4>
   1ad88:	add	r0, pc, r0
   1ad8c:	bx	lr
   1ad90:	ldr	r0, [pc, #-2016]	; 1a5b8 <close@plt+0x94b8>
   1ad94:	add	r0, pc, r0
   1ad98:	bx	lr
   1ad9c:	ldr	r0, [pc, #-2024]	; 1a5bc <close@plt+0x94bc>
   1ada0:	add	r0, pc, r0
   1ada4:	bx	lr
   1ada8:	ldr	r0, [pc, #-2032]	; 1a5c0 <close@plt+0x94c0>
   1adac:	add	r0, pc, r0
   1adb0:	bx	lr
   1adb4:	ldr	r0, [pc, #-2040]	; 1a5c4 <close@plt+0x94c4>
   1adb8:	add	r0, pc, r0
   1adbc:	bx	lr
   1adc0:	ldr	r0, [pc, #-2048]	; 1a5c8 <close@plt+0x94c8>
   1adc4:	add	r0, pc, r0
   1adc8:	bx	lr
   1adcc:	ldr	r0, [pc, #-2056]	; 1a5cc <close@plt+0x94cc>
   1add0:	add	r0, pc, r0
   1add4:	bx	lr
   1add8:	ldr	r0, [pc, #-2064]	; 1a5d0 <close@plt+0x94d0>
   1addc:	add	r0, pc, r0
   1ade0:	bx	lr
   1ade4:	ldr	r0, [pc, #-2072]	; 1a5d4 <close@plt+0x94d4>
   1ade8:	add	r0, pc, r0
   1adec:	bx	lr
   1adf0:	ldr	r0, [pc, #-2080]	; 1a5d8 <close@plt+0x94d8>
   1adf4:	add	r0, pc, r0
   1adf8:	bx	lr
   1adfc:	ldr	r0, [pc, #-2088]	; 1a5dc <close@plt+0x94dc>
   1ae00:	add	r0, pc, r0
   1ae04:	bx	lr
   1ae08:	ldr	r0, [pc, #-2096]	; 1a5e0 <close@plt+0x94e0>
   1ae0c:	add	r0, pc, r0
   1ae10:	bx	lr
   1ae14:	ldr	r0, [pc, #-2104]	; 1a5e4 <close@plt+0x94e4>
   1ae18:	add	r0, pc, r0
   1ae1c:	bx	lr
   1ae20:	ldr	r0, [pc, #-2112]	; 1a5e8 <close@plt+0x94e8>
   1ae24:	add	r0, pc, r0
   1ae28:	bx	lr
   1ae2c:	ldr	r0, [pc, #-2120]	; 1a5ec <close@plt+0x94ec>
   1ae30:	add	r0, pc, r0
   1ae34:	bx	lr
   1ae38:	ldr	r0, [pc, #-2128]	; 1a5f0 <close@plt+0x94f0>
   1ae3c:	add	r0, pc, r0
   1ae40:	bx	lr
   1ae44:	ldr	r0, [pc, #-2136]	; 1a5f4 <close@plt+0x94f4>
   1ae48:	add	r0, pc, r0
   1ae4c:	bx	lr
   1ae50:	ldr	r0, [pc, #-2144]	; 1a5f8 <close@plt+0x94f8>
   1ae54:	add	r0, pc, r0
   1ae58:	bx	lr
   1ae5c:	ldr	r0, [pc, #-2152]	; 1a5fc <close@plt+0x94fc>
   1ae60:	add	r0, pc, r0
   1ae64:	bx	lr
   1ae68:	ldr	r0, [pc, #-2160]	; 1a600 <close@plt+0x9500>
   1ae6c:	add	r0, pc, r0
   1ae70:	bx	lr
   1ae74:	ldr	r0, [pc, #-2168]	; 1a604 <close@plt+0x9504>
   1ae78:	add	r0, pc, r0
   1ae7c:	bx	lr
   1ae80:	ldr	r0, [pc, #-2176]	; 1a608 <close@plt+0x9508>
   1ae84:	add	r0, pc, r0
   1ae88:	bx	lr
   1ae8c:	ldr	r0, [pc, #-2184]	; 1a60c <close@plt+0x950c>
   1ae90:	add	r0, pc, r0
   1ae94:	bx	lr
   1ae98:	ldr	r0, [pc, #-2192]	; 1a610 <close@plt+0x9510>
   1ae9c:	add	r0, pc, r0
   1aea0:	bx	lr
   1aea4:	ldr	r0, [pc, #-2200]	; 1a614 <close@plt+0x9514>
   1aea8:	add	r0, pc, r0
   1aeac:	bx	lr
   1aeb0:	ldr	r0, [pc, #-2208]	; 1a618 <close@plt+0x9518>
   1aeb4:	add	r0, pc, r0
   1aeb8:	bx	lr
   1aebc:	ldr	r0, [pc, #-2216]	; 1a61c <close@plt+0x951c>
   1aec0:	add	r0, pc, r0
   1aec4:	bx	lr
   1aec8:	ldr	r0, [pc, #-2224]	; 1a620 <close@plt+0x9520>
   1aecc:	add	r0, pc, r0
   1aed0:	bx	lr
   1aed4:	ldr	r0, [pc, #-2232]	; 1a624 <close@plt+0x9524>
   1aed8:	add	r0, pc, r0
   1aedc:	bx	lr
   1aee0:	ldr	r0, [pc, #-2240]	; 1a628 <close@plt+0x9528>
   1aee4:	add	r0, pc, r0
   1aee8:	bx	lr
   1aeec:	ldr	r0, [pc, #-2248]	; 1a62c <close@plt+0x952c>
   1aef0:	add	r0, pc, r0
   1aef4:	bx	lr
   1aef8:	ldr	r0, [pc, #-2256]	; 1a630 <close@plt+0x9530>
   1aefc:	add	r0, pc, r0
   1af00:	bx	lr
   1af04:	ldr	r0, [pc, #-2264]	; 1a634 <close@plt+0x9534>
   1af08:	add	r0, pc, r0
   1af0c:	bx	lr
   1af10:	ldr	r0, [pc, #-2272]	; 1a638 <close@plt+0x9538>
   1af14:	add	r0, pc, r0
   1af18:	bx	lr
   1af1c:	ldr	r0, [pc, #-2280]	; 1a63c <close@plt+0x953c>
   1af20:	add	r0, pc, r0
   1af24:	bx	lr
   1af28:	ldr	r0, [pc, #-2288]	; 1a640 <close@plt+0x9540>
   1af2c:	add	r0, pc, r0
   1af30:	bx	lr
   1af34:	ldr	r0, [pc, #-2296]	; 1a644 <close@plt+0x9544>
   1af38:	add	r0, pc, r0
   1af3c:	bx	lr
   1af40:	ldr	r0, [pc, #-2304]	; 1a648 <close@plt+0x9548>
   1af44:	add	r0, pc, r0
   1af48:	bx	lr
   1af4c:	ldr	r0, [pc, #-2312]	; 1a64c <close@plt+0x954c>
   1af50:	add	r0, pc, r0
   1af54:	bx	lr
   1af58:	ldr	r0, [pc, #-2320]	; 1a650 <close@plt+0x9550>
   1af5c:	add	r0, pc, r0
   1af60:	bx	lr
   1af64:	ldr	r0, [pc, #-2328]	; 1a654 <close@plt+0x9554>
   1af68:	add	r0, pc, r0
   1af6c:	bx	lr
   1af70:	ldr	r0, [pc, #-2336]	; 1a658 <close@plt+0x9558>
   1af74:	add	r0, pc, r0
   1af78:	bx	lr
   1af7c:	ldr	r0, [pc, #-2344]	; 1a65c <close@plt+0x955c>
   1af80:	add	r0, pc, r0
   1af84:	bx	lr
   1af88:	ldr	r0, [pc, #-2352]	; 1a660 <close@plt+0x9560>
   1af8c:	add	r0, pc, r0
   1af90:	bx	lr
   1af94:	ldr	r0, [pc, #-2360]	; 1a664 <close@plt+0x9564>
   1af98:	add	r0, pc, r0
   1af9c:	bx	lr
   1afa0:	ldr	r0, [pc, #-2368]	; 1a668 <close@plt+0x9568>
   1afa4:	add	r0, pc, r0
   1afa8:	bx	lr
   1afac:	ldr	r0, [pc, #-2376]	; 1a66c <close@plt+0x956c>
   1afb0:	add	r0, pc, r0
   1afb4:	bx	lr
   1afb8:	ldr	r0, [pc, #-2384]	; 1a670 <close@plt+0x9570>
   1afbc:	add	r0, pc, r0
   1afc0:	bx	lr
   1afc4:	ldr	r0, [pc, #-2392]	; 1a674 <close@plt+0x9574>
   1afc8:	add	r0, pc, r0
   1afcc:	bx	lr
   1afd0:	ldr	r0, [pc, #-2400]	; 1a678 <close@plt+0x9578>
   1afd4:	add	r0, pc, r0
   1afd8:	bx	lr
   1afdc:	ldr	r0, [pc, #-2408]	; 1a67c <close@plt+0x957c>
   1afe0:	add	r0, pc, r0
   1afe4:	bx	lr
   1afe8:	ldr	r0, [pc, #-2416]	; 1a680 <close@plt+0x9580>
   1afec:	add	r0, pc, r0
   1aff0:	bx	lr
   1aff4:	ldr	r0, [pc, #-2424]	; 1a684 <close@plt+0x9584>
   1aff8:	add	r0, pc, r0
   1affc:	bx	lr
   1b000:	ldr	r0, [pc, #-2432]	; 1a688 <close@plt+0x9588>
   1b004:	add	r0, pc, r0
   1b008:	bx	lr
   1b00c:	ldr	r0, [pc, #-2440]	; 1a68c <close@plt+0x958c>
   1b010:	add	r0, pc, r0
   1b014:	bx	lr
   1b018:	ldr	r0, [pc, #-2448]	; 1a690 <close@plt+0x9590>
   1b01c:	add	r0, pc, r0
   1b020:	bx	lr
   1b024:	ldr	r0, [pc, #-2456]	; 1a694 <close@plt+0x9594>
   1b028:	add	r0, pc, r0
   1b02c:	bx	lr
   1b030:	ldr	r0, [pc, #-2464]	; 1a698 <close@plt+0x9598>
   1b034:	add	r0, pc, r0
   1b038:	bx	lr
   1b03c:	ldr	r0, [pc, #-2472]	; 1a69c <close@plt+0x959c>
   1b040:	add	r0, pc, r0
   1b044:	bx	lr
   1b048:	ldr	r0, [pc, #-2480]	; 1a6a0 <close@plt+0x95a0>
   1b04c:	add	r0, pc, r0
   1b050:	bx	lr
   1b054:	ldr	r0, [pc, #-2488]	; 1a6a4 <close@plt+0x95a4>
   1b058:	add	r0, pc, r0
   1b05c:	bx	lr
   1b060:	ldr	r0, [pc, #-2496]	; 1a6a8 <close@plt+0x95a8>
   1b064:	add	r0, pc, r0
   1b068:	bx	lr
   1b06c:	ldr	r0, [pc, #-2504]	; 1a6ac <close@plt+0x95ac>
   1b070:	add	r0, pc, r0
   1b074:	bx	lr
   1b078:	ldr	r0, [pc, #-2512]	; 1a6b0 <close@plt+0x95b0>
   1b07c:	add	r0, pc, r0
   1b080:	bx	lr
   1b084:	ldr	r0, [pc, #-2520]	; 1a6b4 <close@plt+0x95b4>
   1b088:	add	r0, pc, r0
   1b08c:	bx	lr
   1b090:	ldr	r0, [pc, #-2528]	; 1a6b8 <close@plt+0x95b8>
   1b094:	add	r0, pc, r0
   1b098:	bx	lr
   1b09c:	ldr	r0, [pc, #-2536]	; 1a6bc <close@plt+0x95bc>
   1b0a0:	add	r0, pc, r0
   1b0a4:	bx	lr
   1b0a8:	ldr	r0, [pc, #-2544]	; 1a6c0 <close@plt+0x95c0>
   1b0ac:	add	r0, pc, r0
   1b0b0:	bx	lr
   1b0b4:	ldr	r0, [pc, #-2552]	; 1a6c4 <close@plt+0x95c4>
   1b0b8:	add	r0, pc, r0
   1b0bc:	bx	lr
   1b0c0:	ldr	r0, [pc, #-2560]	; 1a6c8 <close@plt+0x95c8>
   1b0c4:	add	r0, pc, r0
   1b0c8:	bx	lr
   1b0cc:	ldr	r0, [pc, #-2568]	; 1a6cc <close@plt+0x95cc>
   1b0d0:	add	r0, pc, r0
   1b0d4:	bx	lr
   1b0d8:	ldr	r0, [pc, #-2576]	; 1a6d0 <close@plt+0x95d0>
   1b0dc:	add	r0, pc, r0
   1b0e0:	bx	lr
   1b0e4:	ldr	r0, [pc, #-2584]	; 1a6d4 <close@plt+0x95d4>
   1b0e8:	add	r0, pc, r0
   1b0ec:	bx	lr
   1b0f0:	ldr	r0, [pc, #-2592]	; 1a6d8 <close@plt+0x95d8>
   1b0f4:	add	r0, pc, r0
   1b0f8:	bx	lr
   1b0fc:	ldr	r0, [pc, #-2600]	; 1a6dc <close@plt+0x95dc>
   1b100:	add	r0, pc, r0
   1b104:	bx	lr
   1b108:	ldr	r0, [pc, #-2608]	; 1a6e0 <close@plt+0x95e0>
   1b10c:	add	r0, pc, r0
   1b110:	bx	lr
   1b114:	ldr	r0, [pc, #-2616]	; 1a6e4 <close@plt+0x95e4>
   1b118:	add	r0, pc, r0
   1b11c:	bx	lr
   1b120:	ldr	r0, [pc, #-2624]	; 1a6e8 <close@plt+0x95e8>
   1b124:	add	r0, pc, r0
   1b128:	bx	lr
   1b12c:	ldr	r0, [pc, #-2632]	; 1a6ec <close@plt+0x95ec>
   1b130:	add	r0, pc, r0
   1b134:	bx	lr
   1b138:	ldr	r0, [pc, #-2640]	; 1a6f0 <close@plt+0x95f0>
   1b13c:	add	r0, pc, r0
   1b140:	bx	lr
   1b144:	ldr	r0, [pc, #2440]	; 1bad4 <close@plt+0xa9d4>
   1b148:	add	r0, pc, r0
   1b14c:	bx	lr
   1b150:	ldr	r0, [pc, #2432]	; 1bad8 <close@plt+0xa9d8>
   1b154:	add	r0, pc, r0
   1b158:	bx	lr
   1b15c:	ldr	r0, [pc, #2424]	; 1badc <close@plt+0xa9dc>
   1b160:	add	r0, pc, r0
   1b164:	bx	lr
   1b168:	ldr	r0, [pc, #2416]	; 1bae0 <close@plt+0xa9e0>
   1b16c:	add	r0, pc, r0
   1b170:	bx	lr
   1b174:	ldr	r0, [pc, #2408]	; 1bae4 <close@plt+0xa9e4>
   1b178:	add	r0, pc, r0
   1b17c:	bx	lr
   1b180:	ldr	r0, [pc, #2400]	; 1bae8 <close@plt+0xa9e8>
   1b184:	add	r0, pc, r0
   1b188:	bx	lr
   1b18c:	ldr	r0, [pc, #2392]	; 1baec <close@plt+0xa9ec>
   1b190:	add	r0, pc, r0
   1b194:	bx	lr
   1b198:	ldr	r0, [pc, #2384]	; 1baf0 <close@plt+0xa9f0>
   1b19c:	add	r0, pc, r0
   1b1a0:	bx	lr
   1b1a4:	ldr	r0, [pc, #2376]	; 1baf4 <close@plt+0xa9f4>
   1b1a8:	add	r0, pc, r0
   1b1ac:	bx	lr
   1b1b0:	ldr	r0, [pc, #2368]	; 1baf8 <close@plt+0xa9f8>
   1b1b4:	add	r0, pc, r0
   1b1b8:	bx	lr
   1b1bc:	ldr	r0, [pc, #2360]	; 1bafc <close@plt+0xa9fc>
   1b1c0:	add	r0, pc, r0
   1b1c4:	bx	lr
   1b1c8:	ldr	r0, [pc, #2352]	; 1bb00 <close@plt+0xaa00>
   1b1cc:	add	r0, pc, r0
   1b1d0:	bx	lr
   1b1d4:	ldr	r0, [pc, #2344]	; 1bb04 <close@plt+0xaa04>
   1b1d8:	add	r0, pc, r0
   1b1dc:	bx	lr
   1b1e0:	ldr	r0, [pc, #2336]	; 1bb08 <close@plt+0xaa08>
   1b1e4:	add	r0, pc, r0
   1b1e8:	bx	lr
   1b1ec:	ldr	r0, [pc, #2328]	; 1bb0c <close@plt+0xaa0c>
   1b1f0:	add	r0, pc, r0
   1b1f4:	bx	lr
   1b1f8:	ldr	r0, [pc, #2320]	; 1bb10 <close@plt+0xaa10>
   1b1fc:	add	r0, pc, r0
   1b200:	bx	lr
   1b204:	ldr	r0, [pc, #2312]	; 1bb14 <close@plt+0xaa14>
   1b208:	add	r0, pc, r0
   1b20c:	bx	lr
   1b210:	ldr	r0, [pc, #2304]	; 1bb18 <close@plt+0xaa18>
   1b214:	add	r0, pc, r0
   1b218:	bx	lr
   1b21c:	ldr	r0, [pc, #2296]	; 1bb1c <close@plt+0xaa1c>
   1b220:	add	r0, pc, r0
   1b224:	bx	lr
   1b228:	ldr	r0, [pc, #2288]	; 1bb20 <close@plt+0xaa20>
   1b22c:	add	r0, pc, r0
   1b230:	bx	lr
   1b234:	ldr	r0, [pc, #2280]	; 1bb24 <close@plt+0xaa24>
   1b238:	add	r0, pc, r0
   1b23c:	bx	lr
   1b240:	ldr	r0, [pc, #2272]	; 1bb28 <close@plt+0xaa28>
   1b244:	add	r0, pc, r0
   1b248:	bx	lr
   1b24c:	ldr	r0, [pc, #2264]	; 1bb2c <close@plt+0xaa2c>
   1b250:	add	r0, pc, r0
   1b254:	bx	lr
   1b258:	ldr	r0, [pc, #2256]	; 1bb30 <close@plt+0xaa30>
   1b25c:	add	r0, pc, r0
   1b260:	bx	lr
   1b264:	ldr	r0, [pc, #2248]	; 1bb34 <close@plt+0xaa34>
   1b268:	add	r0, pc, r0
   1b26c:	bx	lr
   1b270:	ldr	r0, [pc, #2240]	; 1bb38 <close@plt+0xaa38>
   1b274:	add	r0, pc, r0
   1b278:	bx	lr
   1b27c:	ldr	r0, [pc, #2232]	; 1bb3c <close@plt+0xaa3c>
   1b280:	add	r0, pc, r0
   1b284:	bx	lr
   1b288:	ldr	r0, [pc, #2224]	; 1bb40 <close@plt+0xaa40>
   1b28c:	add	r0, pc, r0
   1b290:	bx	lr
   1b294:	ldr	r0, [pc, #2216]	; 1bb44 <close@plt+0xaa44>
   1b298:	add	r0, pc, r0
   1b29c:	bx	lr
   1b2a0:	ldr	r0, [pc, #2208]	; 1bb48 <close@plt+0xaa48>
   1b2a4:	add	r0, pc, r0
   1b2a8:	bx	lr
   1b2ac:	ldr	r0, [pc, #2200]	; 1bb4c <close@plt+0xaa4c>
   1b2b0:	add	r0, pc, r0
   1b2b4:	bx	lr
   1b2b8:	ldr	r0, [pc, #2192]	; 1bb50 <close@plt+0xaa50>
   1b2bc:	add	r0, pc, r0
   1b2c0:	bx	lr
   1b2c4:	ldr	r0, [pc, #2184]	; 1bb54 <close@plt+0xaa54>
   1b2c8:	add	r0, pc, r0
   1b2cc:	bx	lr
   1b2d0:	ldr	r0, [pc, #2176]	; 1bb58 <close@plt+0xaa58>
   1b2d4:	add	r0, pc, r0
   1b2d8:	bx	lr
   1b2dc:	ldr	r0, [pc, #2168]	; 1bb5c <close@plt+0xaa5c>
   1b2e0:	add	r0, pc, r0
   1b2e4:	bx	lr
   1b2e8:	ldr	r0, [pc, #2160]	; 1bb60 <close@plt+0xaa60>
   1b2ec:	add	r0, pc, r0
   1b2f0:	bx	lr
   1b2f4:	ldr	r0, [pc, #2152]	; 1bb64 <close@plt+0xaa64>
   1b2f8:	add	r0, pc, r0
   1b2fc:	bx	lr
   1b300:	ldr	r0, [pc, #2144]	; 1bb68 <close@plt+0xaa68>
   1b304:	add	r0, pc, r0
   1b308:	bx	lr
   1b30c:	ldr	r0, [pc, #2136]	; 1bb6c <close@plt+0xaa6c>
   1b310:	add	r0, pc, r0
   1b314:	bx	lr
   1b318:	ldr	r0, [pc, #2128]	; 1bb70 <close@plt+0xaa70>
   1b31c:	add	r0, pc, r0
   1b320:	bx	lr
   1b324:	ldr	r0, [pc, #2120]	; 1bb74 <close@plt+0xaa74>
   1b328:	add	r0, pc, r0
   1b32c:	bx	lr
   1b330:	ldr	r0, [pc, #2112]	; 1bb78 <close@plt+0xaa78>
   1b334:	add	r0, pc, r0
   1b338:	bx	lr
   1b33c:	ldr	r0, [pc, #2104]	; 1bb7c <close@plt+0xaa7c>
   1b340:	add	r0, pc, r0
   1b344:	bx	lr
   1b348:	ldr	r0, [pc, #2096]	; 1bb80 <close@plt+0xaa80>
   1b34c:	add	r0, pc, r0
   1b350:	bx	lr
   1b354:	ldr	r0, [pc, #2088]	; 1bb84 <close@plt+0xaa84>
   1b358:	add	r0, pc, r0
   1b35c:	bx	lr
   1b360:	ldr	r0, [pc, #2080]	; 1bb88 <close@plt+0xaa88>
   1b364:	add	r0, pc, r0
   1b368:	bx	lr
   1b36c:	ldr	r0, [pc, #2072]	; 1bb8c <close@plt+0xaa8c>
   1b370:	add	r0, pc, r0
   1b374:	bx	lr
   1b378:	ldr	r0, [pc, #2064]	; 1bb90 <close@plt+0xaa90>
   1b37c:	add	r0, pc, r0
   1b380:	bx	lr
   1b384:	ldr	r0, [pc, #2056]	; 1bb94 <close@plt+0xaa94>
   1b388:	add	r0, pc, r0
   1b38c:	bx	lr
   1b390:	ldr	r0, [pc, #2048]	; 1bb98 <close@plt+0xaa98>
   1b394:	add	r0, pc, r0
   1b398:	bx	lr
   1b39c:	ldr	r0, [pc, #2040]	; 1bb9c <close@plt+0xaa9c>
   1b3a0:	add	r0, pc, r0
   1b3a4:	bx	lr
   1b3a8:	ldr	r0, [pc, #2032]	; 1bba0 <close@plt+0xaaa0>
   1b3ac:	add	r0, pc, r0
   1b3b0:	bx	lr
   1b3b4:	ldr	r0, [pc, #2024]	; 1bba4 <close@plt+0xaaa4>
   1b3b8:	add	r0, pc, r0
   1b3bc:	bx	lr
   1b3c0:	ldr	r0, [pc, #2016]	; 1bba8 <close@plt+0xaaa8>
   1b3c4:	add	r0, pc, r0
   1b3c8:	bx	lr
   1b3cc:	ldr	r0, [pc, #2008]	; 1bbac <close@plt+0xaaac>
   1b3d0:	add	r0, pc, r0
   1b3d4:	bx	lr
   1b3d8:	ldr	r0, [pc, #2000]	; 1bbb0 <close@plt+0xaab0>
   1b3dc:	add	r0, pc, r0
   1b3e0:	bx	lr
   1b3e4:	ldr	r0, [pc, #1992]	; 1bbb4 <close@plt+0xaab4>
   1b3e8:	add	r0, pc, r0
   1b3ec:	bx	lr
   1b3f0:	ldr	r0, [pc, #1984]	; 1bbb8 <close@plt+0xaab8>
   1b3f4:	add	r0, pc, r0
   1b3f8:	bx	lr
   1b3fc:	ldr	r0, [pc, #1976]	; 1bbbc <close@plt+0xaabc>
   1b400:	add	r0, pc, r0
   1b404:	bx	lr
   1b408:	ldr	r0, [pc, #1968]	; 1bbc0 <close@plt+0xaac0>
   1b40c:	add	r0, pc, r0
   1b410:	bx	lr
   1b414:	ldr	r0, [pc, #1960]	; 1bbc4 <close@plt+0xaac4>
   1b418:	add	r0, pc, r0
   1b41c:	bx	lr
   1b420:	ldr	r0, [pc, #1952]	; 1bbc8 <close@plt+0xaac8>
   1b424:	add	r0, pc, r0
   1b428:	bx	lr
   1b42c:	ldr	r0, [pc, #1944]	; 1bbcc <close@plt+0xaacc>
   1b430:	add	r0, pc, r0
   1b434:	bx	lr
   1b438:	ldr	r0, [pc, #1936]	; 1bbd0 <close@plt+0xaad0>
   1b43c:	add	r0, pc, r0
   1b440:	bx	lr
   1b444:	ldr	r0, [pc, #1928]	; 1bbd4 <close@plt+0xaad4>
   1b448:	add	r0, pc, r0
   1b44c:	bx	lr
   1b450:	ldr	r0, [pc, #1920]	; 1bbd8 <close@plt+0xaad8>
   1b454:	add	r0, pc, r0
   1b458:	bx	lr
   1b45c:	ldr	r0, [pc, #1912]	; 1bbdc <close@plt+0xaadc>
   1b460:	add	r0, pc, r0
   1b464:	bx	lr
   1b468:	ldr	r0, [pc, #1904]	; 1bbe0 <close@plt+0xaae0>
   1b46c:	add	r0, pc, r0
   1b470:	bx	lr
   1b474:	ldr	r0, [pc, #1896]	; 1bbe4 <close@plt+0xaae4>
   1b478:	add	r0, pc, r0
   1b47c:	bx	lr
   1b480:	ldr	r0, [pc, #1888]	; 1bbe8 <close@plt+0xaae8>
   1b484:	add	r0, pc, r0
   1b488:	bx	lr
   1b48c:	ldr	r0, [pc, #1880]	; 1bbec <close@plt+0xaaec>
   1b490:	add	r0, pc, r0
   1b494:	bx	lr
   1b498:	ldr	r0, [pc, #1872]	; 1bbf0 <close@plt+0xaaf0>
   1b49c:	add	r0, pc, r0
   1b4a0:	bx	lr
   1b4a4:	ldr	r0, [pc, #1864]	; 1bbf4 <close@plt+0xaaf4>
   1b4a8:	add	r0, pc, r0
   1b4ac:	bx	lr
   1b4b0:	ldr	r0, [pc, #1856]	; 1bbf8 <close@plt+0xaaf8>
   1b4b4:	add	r0, pc, r0
   1b4b8:	bx	lr
   1b4bc:	ldr	r0, [pc, #1848]	; 1bbfc <close@plt+0xaafc>
   1b4c0:	add	r0, pc, r0
   1b4c4:	bx	lr
   1b4c8:	ldr	r0, [pc, #1840]	; 1bc00 <close@plt+0xab00>
   1b4cc:	add	r0, pc, r0
   1b4d0:	bx	lr
   1b4d4:	ldr	r0, [pc, #1832]	; 1bc04 <close@plt+0xab04>
   1b4d8:	add	r0, pc, r0
   1b4dc:	bx	lr
   1b4e0:	ldr	r0, [pc, #1824]	; 1bc08 <close@plt+0xab08>
   1b4e4:	add	r0, pc, r0
   1b4e8:	bx	lr
   1b4ec:	ldr	r0, [pc, #1816]	; 1bc0c <close@plt+0xab0c>
   1b4f0:	add	r0, pc, r0
   1b4f4:	bx	lr
   1b4f8:	ldr	r0, [pc, #1808]	; 1bc10 <close@plt+0xab10>
   1b4fc:	add	r0, pc, r0
   1b500:	bx	lr
   1b504:	ldr	r0, [pc, #1800]	; 1bc14 <close@plt+0xab14>
   1b508:	add	r0, pc, r0
   1b50c:	bx	lr
   1b510:	ldr	r0, [pc, #1792]	; 1bc18 <close@plt+0xab18>
   1b514:	add	r0, pc, r0
   1b518:	bx	lr
   1b51c:	ldr	r0, [pc, #1784]	; 1bc1c <close@plt+0xab1c>
   1b520:	add	r0, pc, r0
   1b524:	bx	lr
   1b528:	ldr	r0, [pc, #1776]	; 1bc20 <close@plt+0xab20>
   1b52c:	add	r0, pc, r0
   1b530:	bx	lr
   1b534:	ldr	r0, [pc, #1768]	; 1bc24 <close@plt+0xab24>
   1b538:	add	r0, pc, r0
   1b53c:	bx	lr
   1b540:	ldr	r0, [pc, #1760]	; 1bc28 <close@plt+0xab28>
   1b544:	add	r0, pc, r0
   1b548:	bx	lr
   1b54c:	ldr	r0, [pc, #1752]	; 1bc2c <close@plt+0xab2c>
   1b550:	add	r0, pc, r0
   1b554:	bx	lr
   1b558:	ldr	r0, [pc, #1744]	; 1bc30 <close@plt+0xab30>
   1b55c:	add	r0, pc, r0
   1b560:	bx	lr
   1b564:	ldr	r0, [pc, #1736]	; 1bc34 <close@plt+0xab34>
   1b568:	add	r0, pc, r0
   1b56c:	bx	lr
   1b570:	ldr	r0, [pc, #1728]	; 1bc38 <close@plt+0xab38>
   1b574:	add	r0, pc, r0
   1b578:	bx	lr
   1b57c:	ldr	r0, [pc, #1720]	; 1bc3c <close@plt+0xab3c>
   1b580:	add	r0, pc, r0
   1b584:	bx	lr
   1b588:	ldr	r0, [pc, #1712]	; 1bc40 <close@plt+0xab40>
   1b58c:	add	r0, pc, r0
   1b590:	bx	lr
   1b594:	ldr	r0, [pc, #1704]	; 1bc44 <close@plt+0xab44>
   1b598:	add	r0, pc, r0
   1b59c:	bx	lr
   1b5a0:	ldr	r0, [pc, #1696]	; 1bc48 <close@plt+0xab48>
   1b5a4:	add	r0, pc, r0
   1b5a8:	bx	lr
   1b5ac:	ldr	r0, [pc, #1688]	; 1bc4c <close@plt+0xab4c>
   1b5b0:	add	r0, pc, r0
   1b5b4:	bx	lr
   1b5b8:	ldr	r0, [pc, #1680]	; 1bc50 <close@plt+0xab50>
   1b5bc:	add	r0, pc, r0
   1b5c0:	bx	lr
   1b5c4:	ldr	r0, [pc, #1672]	; 1bc54 <close@plt+0xab54>
   1b5c8:	add	r0, pc, r0
   1b5cc:	bx	lr
   1b5d0:	ldr	r0, [pc, #1664]	; 1bc58 <close@plt+0xab58>
   1b5d4:	add	r0, pc, r0
   1b5d8:	bx	lr
   1b5dc:	ldr	r0, [pc, #1656]	; 1bc5c <close@plt+0xab5c>
   1b5e0:	add	r0, pc, r0
   1b5e4:	bx	lr
   1b5e8:	ldr	r0, [pc, #1648]	; 1bc60 <close@plt+0xab60>
   1b5ec:	add	r0, pc, r0
   1b5f0:	bx	lr
   1b5f4:	ldr	r0, [pc, #1640]	; 1bc64 <close@plt+0xab64>
   1b5f8:	add	r0, pc, r0
   1b5fc:	bx	lr
   1b600:	ldr	r0, [pc, #1632]	; 1bc68 <close@plt+0xab68>
   1b604:	add	r0, pc, r0
   1b608:	bx	lr
   1b60c:	ldr	r0, [pc, #1624]	; 1bc6c <close@plt+0xab6c>
   1b610:	add	r0, pc, r0
   1b614:	bx	lr
   1b618:	ldr	r0, [pc, #1616]	; 1bc70 <close@plt+0xab70>
   1b61c:	add	r0, pc, r0
   1b620:	bx	lr
   1b624:	ldr	r0, [pc, #1608]	; 1bc74 <close@plt+0xab74>
   1b628:	add	r0, pc, r0
   1b62c:	bx	lr
   1b630:	ldr	r0, [pc, #1600]	; 1bc78 <close@plt+0xab78>
   1b634:	add	r0, pc, r0
   1b638:	bx	lr
   1b63c:	ldr	r0, [pc, #1592]	; 1bc7c <close@plt+0xab7c>
   1b640:	add	r0, pc, r0
   1b644:	bx	lr
   1b648:	ldr	r0, [pc, #1584]	; 1bc80 <close@plt+0xab80>
   1b64c:	add	r0, pc, r0
   1b650:	bx	lr
   1b654:	ldr	r0, [pc, #1576]	; 1bc84 <close@plt+0xab84>
   1b658:	add	r0, pc, r0
   1b65c:	bx	lr
   1b660:	ldr	r0, [pc, #1568]	; 1bc88 <close@plt+0xab88>
   1b664:	add	r0, pc, r0
   1b668:	bx	lr
   1b66c:	ldr	r0, [pc, #1560]	; 1bc8c <close@plt+0xab8c>
   1b670:	add	r0, pc, r0
   1b674:	bx	lr
   1b678:	ldr	r0, [pc, #1552]	; 1bc90 <close@plt+0xab90>
   1b67c:	add	r0, pc, r0
   1b680:	bx	lr
   1b684:	ldr	r0, [pc, #1544]	; 1bc94 <close@plt+0xab94>
   1b688:	add	r0, pc, r0
   1b68c:	bx	lr
   1b690:	ldr	r0, [pc, #1536]	; 1bc98 <close@plt+0xab98>
   1b694:	add	r0, pc, r0
   1b698:	bx	lr
   1b69c:	ldr	r0, [pc, #1528]	; 1bc9c <close@plt+0xab9c>
   1b6a0:	add	r0, pc, r0
   1b6a4:	bx	lr
   1b6a8:	ldr	r0, [pc, #1520]	; 1bca0 <close@plt+0xaba0>
   1b6ac:	add	r0, pc, r0
   1b6b0:	bx	lr
   1b6b4:	ldr	r0, [pc, #1512]	; 1bca4 <close@plt+0xaba4>
   1b6b8:	add	r0, pc, r0
   1b6bc:	bx	lr
   1b6c0:	ldr	r0, [pc, #1504]	; 1bca8 <close@plt+0xaba8>
   1b6c4:	add	r0, pc, r0
   1b6c8:	bx	lr
   1b6cc:	ldr	r0, [pc, #1496]	; 1bcac <close@plt+0xabac>
   1b6d0:	add	r0, pc, r0
   1b6d4:	bx	lr
   1b6d8:	ldr	r0, [pc, #1488]	; 1bcb0 <close@plt+0xabb0>
   1b6dc:	add	r0, pc, r0
   1b6e0:	bx	lr
   1b6e4:	ldr	r0, [pc, #1480]	; 1bcb4 <close@plt+0xabb4>
   1b6e8:	add	r0, pc, r0
   1b6ec:	bx	lr
   1b6f0:	ldr	r0, [pc, #1472]	; 1bcb8 <close@plt+0xabb8>
   1b6f4:	add	r0, pc, r0
   1b6f8:	bx	lr
   1b6fc:	ldr	r0, [pc, #1464]	; 1bcbc <close@plt+0xabbc>
   1b700:	add	r0, pc, r0
   1b704:	bx	lr
   1b708:	ldr	r0, [pc, #1456]	; 1bcc0 <close@plt+0xabc0>
   1b70c:	add	r0, pc, r0
   1b710:	bx	lr
   1b714:	ldr	r0, [pc, #1448]	; 1bcc4 <close@plt+0xabc4>
   1b718:	add	r0, pc, r0
   1b71c:	bx	lr
   1b720:	ldr	r0, [pc, #1440]	; 1bcc8 <close@plt+0xabc8>
   1b724:	add	r0, pc, r0
   1b728:	bx	lr
   1b72c:	ldr	r0, [pc, #1432]	; 1bccc <close@plt+0xabcc>
   1b730:	add	r0, pc, r0
   1b734:	bx	lr
   1b738:	ldr	r0, [pc, #1424]	; 1bcd0 <close@plt+0xabd0>
   1b73c:	add	r0, pc, r0
   1b740:	bx	lr
   1b744:	ldr	r0, [pc, #1416]	; 1bcd4 <close@plt+0xabd4>
   1b748:	add	r0, pc, r0
   1b74c:	bx	lr
   1b750:	ldr	r0, [pc, #1408]	; 1bcd8 <close@plt+0xabd8>
   1b754:	add	r0, pc, r0
   1b758:	bx	lr
   1b75c:	ldr	r0, [pc, #1400]	; 1bcdc <close@plt+0xabdc>
   1b760:	add	r0, pc, r0
   1b764:	bx	lr
   1b768:	ldr	r0, [pc, #1392]	; 1bce0 <close@plt+0xabe0>
   1b76c:	add	r0, pc, r0
   1b770:	bx	lr
   1b774:	ldr	r0, [pc, #1384]	; 1bce4 <close@plt+0xabe4>
   1b778:	add	r0, pc, r0
   1b77c:	bx	lr
   1b780:	ldr	r0, [pc, #1376]	; 1bce8 <close@plt+0xabe8>
   1b784:	add	r0, pc, r0
   1b788:	bx	lr
   1b78c:	ldr	r0, [pc, #1368]	; 1bcec <close@plt+0xabec>
   1b790:	add	r0, pc, r0
   1b794:	bx	lr
   1b798:	ldr	r0, [pc, #1360]	; 1bcf0 <close@plt+0xabf0>
   1b79c:	add	r0, pc, r0
   1b7a0:	bx	lr
   1b7a4:	ldr	r0, [pc, #1352]	; 1bcf4 <close@plt+0xabf4>
   1b7a8:	add	r0, pc, r0
   1b7ac:	bx	lr
   1b7b0:	ldr	r0, [pc, #1344]	; 1bcf8 <close@plt+0xabf8>
   1b7b4:	add	r0, pc, r0
   1b7b8:	bx	lr
   1b7bc:	ldr	r0, [pc, #1336]	; 1bcfc <close@plt+0xabfc>
   1b7c0:	add	r0, pc, r0
   1b7c4:	bx	lr
   1b7c8:	ldr	r0, [pc, #1328]	; 1bd00 <close@plt+0xac00>
   1b7cc:	add	r0, pc, r0
   1b7d0:	bx	lr
   1b7d4:	ldr	r0, [pc, #1320]	; 1bd04 <close@plt+0xac04>
   1b7d8:	add	r0, pc, r0
   1b7dc:	bx	lr
   1b7e0:	ldr	r0, [pc, #1312]	; 1bd08 <close@plt+0xac08>
   1b7e4:	add	r0, pc, r0
   1b7e8:	bx	lr
   1b7ec:	ldr	r0, [pc, #1304]	; 1bd0c <close@plt+0xac0c>
   1b7f0:	add	r0, pc, r0
   1b7f4:	bx	lr
   1b7f8:	ldr	r0, [pc, #1296]	; 1bd10 <close@plt+0xac10>
   1b7fc:	add	r0, pc, r0
   1b800:	bx	lr
   1b804:	ldr	r0, [pc, #1288]	; 1bd14 <close@plt+0xac14>
   1b808:	add	r0, pc, r0
   1b80c:	bx	lr
   1b810:	ldr	r0, [pc, #1280]	; 1bd18 <close@plt+0xac18>
   1b814:	add	r0, pc, r0
   1b818:	bx	lr
   1b81c:	ldr	r0, [pc, #1272]	; 1bd1c <close@plt+0xac1c>
   1b820:	add	r0, pc, r0
   1b824:	bx	lr
   1b828:	ldr	r0, [pc, #1264]	; 1bd20 <close@plt+0xac20>
   1b82c:	add	r0, pc, r0
   1b830:	bx	lr
   1b834:	ldr	r0, [pc, #1256]	; 1bd24 <close@plt+0xac24>
   1b838:	add	r0, pc, r0
   1b83c:	bx	lr
   1b840:	ldr	r0, [pc, #1248]	; 1bd28 <close@plt+0xac28>
   1b844:	add	r0, pc, r0
   1b848:	bx	lr
   1b84c:	ldr	r0, [pc, #1240]	; 1bd2c <close@plt+0xac2c>
   1b850:	add	r0, pc, r0
   1b854:	bx	lr
   1b858:	ldr	r0, [pc, #1232]	; 1bd30 <close@plt+0xac30>
   1b85c:	add	r0, pc, r0
   1b860:	bx	lr
   1b864:	ldr	r0, [pc, #1224]	; 1bd34 <close@plt+0xac34>
   1b868:	add	r0, pc, r0
   1b86c:	bx	lr
   1b870:	ldr	r0, [pc, #1216]	; 1bd38 <close@plt+0xac38>
   1b874:	add	r0, pc, r0
   1b878:	bx	lr
   1b87c:	ldr	r0, [pc, #1208]	; 1bd3c <close@plt+0xac3c>
   1b880:	add	r0, pc, r0
   1b884:	bx	lr
   1b888:	ldr	r0, [pc, #1200]	; 1bd40 <close@plt+0xac40>
   1b88c:	add	r0, pc, r0
   1b890:	bx	lr
   1b894:	ldr	r0, [pc, #1192]	; 1bd44 <close@plt+0xac44>
   1b898:	add	r0, pc, r0
   1b89c:	bx	lr
   1b8a0:	ldr	r0, [pc, #1184]	; 1bd48 <close@plt+0xac48>
   1b8a4:	add	r0, pc, r0
   1b8a8:	bx	lr
   1b8ac:	ldr	r0, [pc, #1176]	; 1bd4c <close@plt+0xac4c>
   1b8b0:	add	r0, pc, r0
   1b8b4:	bx	lr
   1b8b8:	ldr	r0, [pc, #1168]	; 1bd50 <close@plt+0xac50>
   1b8bc:	add	r0, pc, r0
   1b8c0:	bx	lr
   1b8c4:	ldr	r0, [pc, #1160]	; 1bd54 <close@plt+0xac54>
   1b8c8:	add	r0, pc, r0
   1b8cc:	bx	lr
   1b8d0:	ldr	r0, [pc, #1152]	; 1bd58 <close@plt+0xac58>
   1b8d4:	add	r0, pc, r0
   1b8d8:	bx	lr
   1b8dc:	ldr	r0, [pc, #1144]	; 1bd5c <close@plt+0xac5c>
   1b8e0:	add	r0, pc, r0
   1b8e4:	bx	lr
   1b8e8:	ldr	r0, [pc, #1136]	; 1bd60 <close@plt+0xac60>
   1b8ec:	add	r0, pc, r0
   1b8f0:	bx	lr
   1b8f4:	ldr	r0, [pc, #1128]	; 1bd64 <close@plt+0xac64>
   1b8f8:	add	r0, pc, r0
   1b8fc:	bx	lr
   1b900:	ldr	r0, [pc, #1120]	; 1bd68 <close@plt+0xac68>
   1b904:	add	r0, pc, r0
   1b908:	bx	lr
   1b90c:	ldr	r0, [pc, #1112]	; 1bd6c <close@plt+0xac6c>
   1b910:	add	r0, pc, r0
   1b914:	bx	lr
   1b918:	ldr	r0, [pc, #1104]	; 1bd70 <close@plt+0xac70>
   1b91c:	add	r0, pc, r0
   1b920:	bx	lr
   1b924:	ldr	r0, [pc, #1096]	; 1bd74 <close@plt+0xac74>
   1b928:	add	r0, pc, r0
   1b92c:	bx	lr
   1b930:	ldr	r0, [pc, #1088]	; 1bd78 <close@plt+0xac78>
   1b934:	add	r0, pc, r0
   1b938:	bx	lr
   1b93c:	ldr	r0, [pc, #1080]	; 1bd7c <close@plt+0xac7c>
   1b940:	add	r0, pc, r0
   1b944:	bx	lr
   1b948:	ldr	r0, [pc, #1072]	; 1bd80 <close@plt+0xac80>
   1b94c:	add	r0, pc, r0
   1b950:	bx	lr
   1b954:	ldr	r0, [pc, #1064]	; 1bd84 <close@plt+0xac84>
   1b958:	add	r0, pc, r0
   1b95c:	bx	lr
   1b960:	ldr	r0, [pc, #1056]	; 1bd88 <close@plt+0xac88>
   1b964:	add	r0, pc, r0
   1b968:	bx	lr
   1b96c:	ldr	r0, [pc, #1048]	; 1bd8c <close@plt+0xac8c>
   1b970:	add	r0, pc, r0
   1b974:	bx	lr
   1b978:	ldr	r0, [pc, #1040]	; 1bd90 <close@plt+0xac90>
   1b97c:	add	r0, pc, r0
   1b980:	bx	lr
   1b984:	ldr	r0, [pc, #1032]	; 1bd94 <close@plt+0xac94>
   1b988:	add	r0, pc, r0
   1b98c:	bx	lr
   1b990:	ldr	r0, [pc, #1024]	; 1bd98 <close@plt+0xac98>
   1b994:	add	r0, pc, r0
   1b998:	bx	lr
   1b99c:	ldr	r0, [pc, #1016]	; 1bd9c <close@plt+0xac9c>
   1b9a0:	add	r0, pc, r0
   1b9a4:	bx	lr
   1b9a8:	ldr	r0, [pc, #1008]	; 1bda0 <close@plt+0xaca0>
   1b9ac:	add	r0, pc, r0
   1b9b0:	bx	lr
   1b9b4:	ldr	r0, [pc, #1000]	; 1bda4 <close@plt+0xaca4>
   1b9b8:	add	r0, pc, r0
   1b9bc:	bx	lr
   1b9c0:	ldr	r0, [pc, #992]	; 1bda8 <close@plt+0xaca8>
   1b9c4:	add	r0, pc, r0
   1b9c8:	bx	lr
   1b9cc:	ldr	r0, [pc, #984]	; 1bdac <close@plt+0xacac>
   1b9d0:	add	r0, pc, r0
   1b9d4:	bx	lr
   1b9d8:	ldr	r0, [pc, #976]	; 1bdb0 <close@plt+0xacb0>
   1b9dc:	add	r0, pc, r0
   1b9e0:	bx	lr
   1b9e4:	ldr	r0, [pc, #968]	; 1bdb4 <close@plt+0xacb4>
   1b9e8:	add	r0, pc, r0
   1b9ec:	bx	lr
   1b9f0:	ldr	r0, [pc, #960]	; 1bdb8 <close@plt+0xacb8>
   1b9f4:	add	r0, pc, r0
   1b9f8:	bx	lr
   1b9fc:	ldr	r0, [pc, #952]	; 1bdbc <close@plt+0xacbc>
   1ba00:	add	r0, pc, r0
   1ba04:	bx	lr
   1ba08:	ldr	r0, [pc, #944]	; 1bdc0 <close@plt+0xacc0>
   1ba0c:	add	r0, pc, r0
   1ba10:	bx	lr
   1ba14:	ldr	r0, [pc, #936]	; 1bdc4 <close@plt+0xacc4>
   1ba18:	add	r0, pc, r0
   1ba1c:	bx	lr
   1ba20:	ldr	r0, [pc, #928]	; 1bdc8 <close@plt+0xacc8>
   1ba24:	add	r0, pc, r0
   1ba28:	bx	lr
   1ba2c:	ldr	r0, [pc, #920]	; 1bdcc <close@plt+0xaccc>
   1ba30:	add	r0, pc, r0
   1ba34:	bx	lr
   1ba38:	ldr	r0, [pc, #912]	; 1bdd0 <close@plt+0xacd0>
   1ba3c:	add	r0, pc, r0
   1ba40:	bx	lr
   1ba44:	ldr	r0, [pc, #904]	; 1bdd4 <close@plt+0xacd4>
   1ba48:	add	r0, pc, r0
   1ba4c:	bx	lr
   1ba50:	ldr	r0, [pc, #896]	; 1bdd8 <close@plt+0xacd8>
   1ba54:	add	r0, pc, r0
   1ba58:	bx	lr
   1ba5c:	ldr	r0, [pc, #888]	; 1bddc <close@plt+0xacdc>
   1ba60:	add	r0, pc, r0
   1ba64:	bx	lr
   1ba68:	ldr	r0, [pc, #880]	; 1bde0 <close@plt+0xace0>
   1ba6c:	add	r0, pc, r0
   1ba70:	bx	lr
   1ba74:	ldr	r0, [pc, #872]	; 1bde4 <close@plt+0xace4>
   1ba78:	add	r0, pc, r0
   1ba7c:	bx	lr
   1ba80:	ldr	r0, [pc, #864]	; 1bde8 <close@plt+0xace8>
   1ba84:	add	r0, pc, r0
   1ba88:	bx	lr
   1ba8c:	ldr	r0, [pc, #856]	; 1bdec <close@plt+0xacec>
   1ba90:	add	r0, pc, r0
   1ba94:	bx	lr
   1ba98:	ldr	r0, [pc, #848]	; 1bdf0 <close@plt+0xacf0>
   1ba9c:	add	r0, pc, r0
   1baa0:	bx	lr
   1baa4:	ldr	r0, [pc, #840]	; 1bdf4 <close@plt+0xacf4>
   1baa8:	add	r0, pc, r0
   1baac:	bx	lr
   1bab0:	ldr	r0, [pc, #832]	; 1bdf8 <close@plt+0xacf8>
   1bab4:	add	r0, pc, r0
   1bab8:	bx	lr
   1babc:	ldr	r0, [pc, #824]	; 1bdfc <close@plt+0xacfc>
   1bac0:	add	r0, pc, r0
   1bac4:	bx	lr
   1bac8:	ldr	r0, [pc, #816]	; 1be00 <close@plt+0xad00>
   1bacc:	add	r0, pc, r0
   1bad0:	bx	lr
   1bad4:	andeq	fp, r0, r8, asr lr
   1bad8:	andeq	fp, r0, r4, lsr #29
   1badc:	andeq	ip, r0, r8, lsr #7
   1bae0:	andeq	fp, r0, r0, asr #29
   1bae4:	andeq	ip, r0, r4, lsl r9
   1bae8:	andeq	ip, r0, r4, lsr #13
   1baec:	andeq	ip, r0, r0, ror #18
   1baf0:	andeq	ip, r0, r0, lsr #19
   1baf4:			; <UNDEFINED> instruction: 0x0000c6bc
   1baf8:	andeq	ip, r0, r8, lsl #14
   1bafc:	andeq	ip, r0, r4, lsl #15
   1bb00:	andeq	ip, r0, ip, lsr #14
   1bb04:	andeq	ip, r0, r0, asr #15
   1bb08:	andeq	ip, r0, ip, lsl r8
   1bb0c:	andeq	ip, r0, r8, lsl sl
   1bb10:	andeq	ip, r0, r4, asr #16
   1bb14:	muleq	r0, r0, r9
   1bb18:	andeq	ip, r0, r8, lsr sl
   1bb1c:			; <UNDEFINED> instruction: 0x0000cab4
   1bb20:			; <UNDEFINED> instruction: 0x0000bfb4
   1bb24:	andeq	ip, r0, ip, ror #6
   1bb28:	andeq	ip, r0, r4, asr #21
   1bb2c:	andeq	fp, r0, ip, ror #31
   1bb30:	andeq	ip, r0, r0, lsl r0
   1bb34:	andeq	fp, r0, r0, asr lr
   1bb38:	andeq	r9, r0, r0, ror #31
   1bb3c:	andeq	fp, r0, r4, lsl #29
   1bb40:	andeq	fp, r0, r8, lsr #29
   1bb44:	andeq	r9, r0, ip, ror #31
   1bb48:	andeq	sl, r0, ip, lsl r0
   1bb4c:	ldrdeq	sl, [r0], -r0
   1bb50:	andeq	sl, r0, r4, asr r0
   1bb54:	andeq	sl, r0, r8, lsl #2
   1bb58:	andeq	fp, r0, ip, asr #29
   1bb5c:	andeq	ip, r0, ip, ror #4
   1bb60:	strdeq	ip, [r0], -r8
   1bb64:	andeq	ip, r0, r0, asr r3
   1bb68:	andeq	ip, r0, r0, ror #7
   1bb6c:	andeq	ip, r0, r0, lsl #7
   1bb70:	andeq	ip, r0, r8, lsl r4
   1bb74:	andeq	ip, r0, ip, ror #8
   1bb78:	muleq	r0, ip, r4
   1bb7c:	andeq	fp, r0, r4, lsl #31
   1bb80:	andeq	fp, r0, ip, lsl #16
   1bb84:	andeq	fp, r0, ip, lsr #11
   1bb88:	andeq	fp, r0, r8, asr #16
   1bb8c:	muleq	r0, r4, r8
   1bb90:	andeq	fp, r0, ip, ror #11
   1bb94:	andeq	fp, r0, r8, lsr #12
   1bb98:			; <UNDEFINED> instruction: 0x0000b6b4
   1bb9c:	andeq	fp, r0, r4, ror #12
   1bba0:	strdeq	fp, [r0], -ip
   1bba4:	andeq	fp, r0, r8, lsr #14
   1bba8:	andeq	fp, r0, ip, ror #17
   1bbac:	andeq	fp, r0, r8, asr r7
   1bbb0:	andeq	fp, r0, r4, lsl #17
   1bbb4:	andeq	fp, r0, r4, lsr r9
   1bbb8:	andeq	fp, r0, r0, lsl #19
   1bbbc:	andeq	sl, r0, r4, lsr #32
   1bbc0:	andeq	fp, r0, r4, asr #19
   1bbc4:	andeq	sl, r0, r8, asr #25
   1bbc8:	andeq	fp, r0, r0, ror #8
   1bbcc:	andeq	sl, r0, r8, asr #24
   1bbd0:	andeq	sl, r0, ip, ror #25
   1bbd4:	andeq	sl, r0, r0, asr #26
   1bbd8:	andeq	sl, r0, r4, ror #27
   1bbdc:	andeq	sl, r0, r4, ror sp
   1bbe0:	andeq	sl, r0, r8, lsl lr
   1bbe4:	andeq	sl, r0, ip, asr r6
   1bbe8:	andeq	sl, r0, ip, ror #6
   1bbec:	muleq	r0, r8, r6
   1bbf0:	ldrdeq	sl, [r0], -r4
   1bbf4:	muleq	r0, r4, r3
   1bbf8:	andeq	sl, r0, r4, ror #7
   1bbfc:	andeq	sl, r0, r8, lsl #9
   1bc00:	andeq	sl, r0, ip, lsr #8
   1bc04:	andeq	sl, r0, ip, asr #9
   1bc08:	andeq	sl, r0, ip, lsr #10
   1bc0c:	andeq	sl, r0, r0, asr #14
   1bc10:	andeq	sl, r0, ip, lsl #11
   1bc14:	strdeq	sl, [r0], -r4
   1bc18:	andeq	sl, r0, r4, asr #13
   1bc1c:	andeq	sl, r0, ip, ror #14
   1bc20:	andeq	sl, r0, r8, lsr #15
   1bc24:	andeq	r9, r0, r4, ror pc
   1bc28:	strdeq	sl, [r0], -r8
   1bc2c:	strdeq	sl, [r0], -ip
   1bc30:	andeq	r9, r0, r8, lsl pc
   1bc34:			; <UNDEFINED> instruction: 0x00009fb4
   1bc38:	andeq	r9, r0, r8, ror #31
   1bc3c:	andeq	sl, r0, r0, lsl #1
   1bc40:	andeq	sl, r0, r8, lsr #32
   1bc44:	ldrdeq	sl, [r0], -ip
   1bc48:	andeq	sl, r0, r4, lsr r1
   1bc4c:	andeq	ip, r0, r8, ror #24
   1bc50:	andeq	ip, r0, r0, asr #24
   1bc54:	andeq	sl, r0, ip, ror #1
   1bc58:	andeq	r9, r0, r0, lsl pc
   1bc5c:	andeq	sl, r0, r8, ror r0
   1bc60:	andeq	sl, r0, r0, lsl #21
   1bc64:	andeq	sl, r0, ip, lsl fp
   1bc68:	andeq	sl, r0, r0, asr #9
   1bc6c:	andeq	sl, r0, r4, asr fp
   1bc70:	strdeq	sl, [r0], -ip
   1bc74:	andeq	sl, r0, r4, lsr #23
   1bc78:	andeq	sl, r0, r4, asr #24
   1bc7c:	andeq	r9, r0, r0, lsl pc
   1bc80:	andeq	r9, r0, r4, lsr #31
   1bc84:	andeq	r9, r0, r8, asr #30
   1bc88:			; <UNDEFINED> instruction: 0x0000acbc
   1bc8c:	strdeq	r9, [r0], -r8
   1bc90:	andeq	sl, r0, r0, lsl #4
   1bc94:			; <UNDEFINED> instruction: 0x0000a2b0
   1bc98:	andeq	sl, r0, r0, asr r2
   1bc9c:	andeq	sl, r0, r8, ror r4
   1bca0:	andeq	sl, r0, r0, lsr #2
   1bca4:	andeq	sl, r0, r8, lsr #9
   1bca8:	ldrdeq	r9, [r0], -r8
   1bcac:	andeq	sl, r0, ip, lsr #12
   1bcb0:	ldrdeq	sl, [r0], -r8
   1bcb4:	ldrdeq	sl, [r0], -r0
   1bcb8:	andeq	sl, r0, ip, ror r5
   1bcbc:	andeq	sl, r0, ip, lsr #2
   1bcc0:	andeq	sl, r0, r4, ror r2
   1bcc4:	andeq	sl, r0, r8, asr #23
   1bcc8:	ldrdeq	sl, [r0], -r0
   1bccc:	ldrdeq	sl, [r0], -r4
   1bcd0:	andeq	sl, r0, r4, lsr r3
   1bcd4:	andeq	fp, r0, r4, asr #7
   1bcd8:	andeq	fp, r0, r8, ror #9
   1bcdc:	andeq	fp, r0, r0, lsr #11
   1bce0:	andeq	fp, r0, r8, lsr #22
   1bce4:	andeq	fp, r0, ip, asr r3
   1bce8:	andeq	fp, r0, ip, lsl r5
   1bcec:	andeq	fp, r0, r4, ror #4
   1bcf0:	andeq	fp, r0, r0, lsr #5
   1bcf4:	andeq	fp, r0, r4, ror #5
   1bcf8:	muleq	r0, ip, r3
   1bcfc:	andeq	fp, r0, r8, lsl r1
   1bd00:	andeq	fp, r0, ip, asr #7
   1bd04:	andeq	fp, r0, r4, asr #3
   1bd08:	andeq	fp, r0, ip, lsl #8
   1bd0c:	andeq	fp, r0, r0, ror r1
   1bd10:	andeq	fp, r0, r0, lsr lr
   1bd14:	andeq	fp, r0, ip, lsr sp
   1bd18:	andeq	fp, r0, r8, asr pc
   1bd1c:	muleq	r0, r4, pc	; <UNPREDICTABLE>
   1bd20:	andeq	fp, r0, r8, asr lr
   1bd24:	muleq	r0, r0, lr
   1bd28:	andeq	fp, r0, ip, asr #29
   1bd2c:	andeq	sl, r0, r0, lsl #17
   1bd30:	andeq	fp, r0, r8, lsl #10
   1bd34:	strdeq	sl, [r0], -r0
   1bd38:	muleq	r0, r0, fp
   1bd3c:	andeq	fp, r0, ip, lsl r5
   1bd40:	muleq	r0, r8, lr
   1bd44:	andeq	sl, r0, r0, lsl #30
   1bd48:	andeq	sl, r0, r0, asr #26
   1bd4c:	andeq	sl, r0, ip, ror #22
   1bd50:	andeq	sl, r0, r0, lsr #24
   1bd54:	andeq	sl, r0, r4, lsr #23
   1bd58:	andeq	sl, r0, r4, asr #25
   1bd5c:	andeq	sl, r0, ip, asr ip
   1bd60:	andeq	ip, r0, r4, lsr #23
   1bd64:	andeq	ip, r0, r8, ror #26
   1bd68:	andeq	ip, r0, ip, asr #22
   1bd6c:	andeq	ip, r0, r8, asr #23
   1bd70:	ldrdeq	sl, [r0], -r8
   1bd74:	strdeq	sl, [r0], -r4
   1bd78:	andeq	sl, r0, ip, ror sl
   1bd7c:	andeq	sl, r0, r4, lsl #27
   1bd80:	andeq	sl, r0, r0, lsr #26
   1bd84:	andeq	ip, r0, ip, lsr #2
   1bd88:	andeq	fp, r0, r8, ror r6
   1bd8c:	andeq	fp, r0, r8, lsl #23
   1bd90:	muleq	r0, ip, r6
   1bd94:	andeq	fp, r0, r8, lsr #10
   1bd98:	andeq	fp, r0, r0, lsr #11
   1bd9c:	andeq	fp, r0, ip, asr #10
   1bda0:	andeq	fp, r0, ip, lsr #9
   1bda4:	ldrdeq	fp, [r0], -ip
   1bda8:	andeq	sl, r0, ip, lsl #11
   1bdac:	andeq	sl, r0, ip, ror #9
   1bdb0:	ldrdeq	sl, [r0], -r4
   1bdb4:	andeq	fp, r0, r4, ror r9
   1bdb8:	andeq	sl, r0, r0, lsl r6
   1bdbc:	strdeq	sl, [r0], -r0
   1bdc0:	andeq	sl, r0, r0, lsr #8
   1bdc4:	andeq	sl, r0, ip, asr #27
   1bdc8:	andeq	sl, r0, r0, lsl #28
   1bdcc:	andeq	sl, r0, r0, ror r3
   1bdd0:	andeq	r9, r0, r4, lsl #19
   1bdd4:	andeq	fp, r0, r0, lsr r7
   1bdd8:	andeq	r9, r0, ip, lsl r9
   1bddc:	muleq	r0, r8, r8
   1bde0:	andeq	fp, r0, r8, ror #22
   1bde4:			; <UNDEFINED> instruction: 0x0000b6b0
   1bde8:	andeq	r9, r0, r0, lsr #16
   1bdec:	andeq	r9, r0, ip, ror #15
   1bdf0:	andeq	fp, r0, r8, lsl #28
   1bdf4:	andeq	fp, r0, r8, lsl #29
   1bdf8:	andeq	fp, r0, r4, lsr lr
   1bdfc:	andeq	ip, r0, r8
   1be00:	andeq	fp, r0, r8, asr #26
   1be04:	strdeq	fp, [r0], -r4
   1be08:	andeq	fp, r0, ip, asr r2
   1be0c:	strdeq	fp, [r0], -r4
   1be10:	andeq	fp, r0, r0, ror #6
   1be14:	andeq	sl, r0, ip, lsr #25
   1be18:	andeq	fp, r0, r0, lsl #5
   1be1c:	andeq	sl, r0, r4, lsr #30
   1be20:	ldrdeq	lr, [r0], -r8
   1be24:	andeq	sl, r0, ip, asr #30
   1be28:	andeq	fp, r0, r0, lsl #1
   1be2c:	andeq	fp, r0, ip, lsr #1
   1be30:	andeq	fp, r0, r4, lsr r8
   1be34:			; <UNDEFINED> instruction: 0x0000b9b4
   1be38:	strdeq	fp, [r0], -r8
   1be3c:	andeq	fp, r0, r8, asr #16
   1be40:	muleq	r0, ip, r3
   1be44:	strdeq	fp, [r0], -r0
   1be48:	andeq	fp, r0, r4, lsr #21
   1be4c:	andeq	sl, r0, r0, asr #31
   1be50:	andeq	fp, r0, r4, lsr r6
   1be54:	andeq	fp, r0, ip, asr r7
   1be58:	andeq	fp, r0, r0, lsl #20
   1be5c:	andeq	lr, r0, r8, lsl r0
   1be60:	andeq	lr, r0, r8, asr #1
   1be64:	andeq	lr, r0, r8, asr #4
   1be68:	andeq	sp, r0, r8, ror #30
   1be6c:	andeq	lr, r0, r0, lsr #7
   1be70:	andeq	lr, r0, ip, lsr #6
   1be74:	andeq	lr, r0, r4, ror #6
   1be78:	andeq	sp, r0, ip, lsl ip
   1be7c:			; <UNDEFINED> instruction: 0x0000d8b4
   1be80:	andeq	lr, r0, r8, lsr #1
   1be84:	andeq	sp, r0, ip, asr pc
   1be88:	andeq	sp, r0, r8, ror #31
   1be8c:	andeq	lr, r0, ip, ror #1
   1be90:	andeq	lr, r0, r8, asr r2
   1be94:	andeq	lr, r0, ip, lsl #4
   1be98:	andeq	sp, r0, r0, ror #19
   1be9c:	andeq	sp, r0, r4, lsl #21
   1bea0:	andeq	sp, r0, r8, asr #21
   1bea4:	strdeq	ip, [r0], -r4
   1bea8:	strdeq	sp, [r0], -r0
   1beac:	andeq	sp, r0, r8, lsr #13
   1beb0:	ldrdeq	sp, [r0], -r4
   1beb4:	strdeq	sp, [r0], -r0
   1beb8:	andeq	sp, r0, r4, ror r8
   1bebc:	andeq	sp, r0, r0, lsr r9
   1bec0:	andeq	sp, r0, r0, lsr #15
   1bec4:	andeq	sp, r0, r0, ror #7
   1bec8:	muleq	r0, r0, r3
   1becc:	andeq	sp, r0, r8, ror #27
   1bed0:	strheq	lr, [r0], -r8
   1bed4:			; <UNDEFINED> instruction: 0x0000d8b8
   1bed8:	andeq	lr, r0, r8, asr r0
   1bedc:	andeq	ip, r0, r8, lsl #26
   1bee0:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1bee4:	andeq	ip, r0, r0, ror #21
   1bee8:	andeq	ip, r0, r8, asr #7
   1beec:	andeq	ip, r0, r4, ror #10
   1bef0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1bef4:	andeq	ip, r0, r4, lsl #22
   1bef8:	andeq	ip, r0, r4, lsl sp
   1befc:	andeq	ip, r0, r0, ror #22
   1bf00:	andeq	ip, r0, r4, lsl #13
   1bf04:	andeq	sp, r0, r0, lsl #20
   1bf08:	andeq	ip, r0, r4, asr #13
   1bf0c:	andeq	fp, r0, r4, ror fp
   1bf10:	andeq	ip, r0, r8, lsl #12
   1bf14:	andeq	sp, r0, r0, asr #6
   1bf18:	andeq	sp, r0, r0, lsr #7
   1bf1c:	andeq	sp, r0, ip, lsr #8
   1bf20:	ldrdeq	sp, [r0], -ip
   1bf24:	andeq	sp, r0, r4, asr r4
   1bf28:	andeq	ip, r0, r0, lsr #19
   1bf2c:	andeq	ip, r0, r8, asr #18
   1bf30:	ldrdeq	sp, [r0], -r8
   1bf34:			; <UNDEFINED> instruction: 0x0000cbb4
   1bf38:	ldrdeq	ip, [r0], -r8
   1bf3c:	muleq	r0, r4, r8
   1bf40:	strdeq	ip, [r0], -r4
   1bf44:	andeq	ip, r0, r8, lsl r8
   1bf48:	andeq	ip, r0, r4, lsr fp
   1bf4c:	strdeq	ip, [r0], -r4
   1bf50:	andeq	fp, r0, r4, ror #22
   1bf54:	strdeq	fp, [r0], -ip
   1bf58:			; <UNDEFINED> instruction: 0x0000bbb8
   1bf5c:	andeq	fp, r0, r0, asr #24
   1bf60:	andeq	sp, r0, r8, lsl #10
   1bf64:	andeq	sp, r0, r0, ror r5
   1bf68:	muleq	r0, r8, sp
   1bf6c:	andeq	fp, r0, r4, ror #24
   1bf70:	andeq	fp, r0, r0, lsr #21
   1bf74:	andeq	ip, r0, ip, rrx
   1bf78:	andeq	ip, r0, ip, lsr #2
   1bf7c:	andeq	ip, r0, r0, ror #2
   1bf80:	andeq	fp, r0, r4, ror r9
   1bf84:			; <UNDEFINED> instruction: 0x0000b9b8
   1bf88:	andeq	ip, r0, r4, ror r1
   1bf8c:	andeq	fp, r0, r0, asr #17
   1bf90:	andeq	fp, r0, r0, lsl #18
   1bf94:	andeq	fp, r0, ip, lsl #31
   1bf98:	andeq	fp, r0, r8, lsr #30
   1bf9c:	andeq	fp, r0, r8, ror #24
   1bfa0:	andeq	fp, r0, r0, lsr #27
   1bfa4:	andeq	fp, r0, ip, asr #26
   1bfa8:	andeq	fp, r0, r8, lsl #25
   1bfac:	andeq	fp, r0, r8, lsl #31
   1bfb0:	ldrdeq	fp, [r0], -ip
   1bfb4:	andeq	ip, r0, r0, asr ip
   1bfb8:	strdeq	ip, [r0], -r8
   1bfbc:	andeq	ip, r0, r8, lsr #29
   1bfc0:	andeq	ip, r0, r0, asr #10
   1bfc4:	andeq	sp, r0, r4, lsr #17
   1bfc8:	strdeq	sp, [r0], -r0
   1bfcc:	andeq	sp, r0, ip, lsr #20
   1bfd0:	andeq	sp, r0, ip, asr #17
   1bfd4:	andeq	sp, r0, r8, ror #18
   1bfd8:	andeq	sp, r0, ip, asr #20
   1bfdc:	andeq	sp, r0, r8, lsl #18
   1bfe0:	muleq	r0, ip, r9
   1bfe4:	andeq	ip, r0, ip, ror #5
   1bfe8:	andeq	fp, r0, r0, lsl r7
   1bfec:	andeq	fp, r0, r4, ror #14
   1bff0:			; <UNDEFINED> instruction: 0x0000cfbc
   1bff4:	andeq	fp, r0, r0, asr #12
   1bff8:	andeq	ip, r0, r8, ror #31
   1bffc:	andeq	ip, r0, r0, ror #10
   1c000:	andeq	fp, r0, r8, ror r6
   1c004:	andeq	ip, r0, r4, lsr #30
   1c008:	andeq	ip, r0, r8, asr lr
   1c00c:	andeq	ip, r0, r8, lsl #23
   1c010:	andeq	sp, r0, r8, lsr #9
   1c014:	andeq	ip, r0, r0, ror #26
   1c018:	muleq	r0, r8, lr
   1c01c:	andeq	ip, r0, ip, lsr r1
   1c020:	andeq	ip, r0, r4, lsl #24
   1c024:	andeq	ip, r0, ip, lsl #25
   1c028:	andeq	ip, r0, r4, asr #25
   1c02c:	andeq	ip, r0, r4, ror fp
   1c030:	andeq	ip, r0, ip, lsl ip
   1c034:	muleq	r0, ip, r3
   1c038:	andeq	ip, r0, r8, asr sl
   1c03c:	andeq	ip, r0, r4
   1c040:	andeq	ip, r0, r0, asr #32
   1c044:	andeq	ip, r0, ip, lsr #1
   1c048:	andeq	ip, r0, r8, asr r0
   1c04c:	strdeq	ip, [r0], -r0
   1c050:	andeq	ip, r0, ip, lsr #20
   1c054:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1c058:	andeq	ip, r0, ip, asr r4
   1c05c:	andeq	sp, r0, r0, ror #17
   1c060:	ldrdeq	sp, [r0], -r0
   1c064:	strdeq	fp, [r0], -ip
   1c068:	andeq	r8, r0, r4, ror #29
   1c06c:	andeq	fp, r0, r4, lsl #9
   1c070:	andeq	sp, r0, r4, lsr #27
   1c074:	andeq	sl, r0, r4, lsr r5
   1c078:	ldrdeq	r9, [r0], -r4
   1c07c:	andeq	sl, r0, r0, lsl sl
   1c080:	andeq	r9, r0, r8, ror #8
   1c084:	andeq	sl, r0, ip, lsl #30
   1c088:	andeq	fp, r0, r0, asr #18
   1c08c:	andeq	r9, r0, ip, asr sl
   1c090:	muleq	r0, r8, ip
   1c094:	andeq	fp, r0, r4, lsl #9
   1c098:	andeq	fp, r0, r0, asr pc
   1c09c:	andeq	fp, r0, r8, lsr #10
   1c0a0:	andeq	ip, r0, r8, rrx
   1c0a4:	andeq	sp, r0, ip, ror #12
   1c0a8:	andeq	ip, r0, r8, lsr sl
   1c0ac:	andeq	ip, r0, r4, lsl #25
   1c0b0:	andeq	ip, r0, ip, ror #23
   1c0b4:	andeq	ip, r0, r8, ror #25
   1c0b8:	andeq	ip, r0, r0, ror #18
   1c0bc:	ldrdeq	sp, [r0], -ip
   1c0c0:	andeq	fp, r0, r4, lsl r9
   1c0c4:	ldrdeq	fp, [r0], -r0
   1c0c8:			; <UNDEFINED> instruction: 0x0000b9b4
   1c0cc:	andeq	fp, r0, r8, lsr #10
   1c0d0:	andeq	ip, r0, r4, ror #3
   1c0d4:	andeq	sp, r0, ip, lsr #9
   1c0d8:	andeq	sp, r0, ip, lsr #10
   1c0dc:	andeq	fp, r0, ip, lsl ip
   1c0e0:	andeq	fp, r0, r8, lsr #12
   1c0e4:	andeq	fp, r0, ip, ror #14
   1c0e8:			; <UNDEFINED> instruction: 0x0000b6bc
   1c0ec:	andeq	fp, r0, r8, asr r5
   1c0f0:	andeq	ip, r0, r8, ror #14
   1c0f4:	andeq	ip, r0, ip, ror r4
   1c0f8:	strheq	ip, [r0], -ip	; <UNPREDICTABLE>
   1c0fc:	andeq	ip, r0, r0, asr #10
   1c100:	andeq	ip, r0, r4, lsl lr
   1c104:	andeq	ip, r0, r4
   1c108:	andeq	sp, r0, r4, asr #32
   1c10c:	andeq	ip, r0, r8, lsr #30
   1c110:	andeq	ip, r0, r8, lsr #26
   1c114:	andeq	ip, r0, r4, ror #6
   1c118:	muleq	r0, r0, r5
   1c11c:			; <UNDEFINED> instruction: 0x0000c2bc
   1c120:	andeq	ip, r0, r0, lsl r6
   1c124:	andeq	ip, r0, ip, asr pc
   1c128:	andeq	ip, r0, r4, lsr #28
   1c12c:	andeq	sp, r0, ip, asr #3
   1c130:			; <UNDEFINED> instruction: 0x0000bbb8
   1c134:	andeq	sl, r0, r4, ror #26
   1c138:	ldr	r0, [pc, #-828]	; 1be04 <close@plt+0xad04>
   1c13c:	add	r0, pc, r0
   1c140:	bx	lr
   1c144:	ldr	r0, [pc, #-836]	; 1be08 <close@plt+0xad08>
   1c148:	add	r0, pc, r0
   1c14c:	bx	lr
   1c150:	ldr	r0, [pc, #-844]	; 1be0c <close@plt+0xad0c>
   1c154:	add	r0, pc, r0
   1c158:	bx	lr
   1c15c:	ldr	r0, [pc, #-852]	; 1be10 <close@plt+0xad10>
   1c160:	add	r0, pc, r0
   1c164:	bx	lr
   1c168:	ldr	r0, [pc, #-860]	; 1be14 <close@plt+0xad14>
   1c16c:	add	r0, pc, r0
   1c170:	bx	lr
   1c174:	ldr	r0, [pc, #-868]	; 1be18 <close@plt+0xad18>
   1c178:	add	r0, pc, r0
   1c17c:	bx	lr
   1c180:	ldr	r0, [pc, #-876]	; 1be1c <close@plt+0xad1c>
   1c184:	add	r0, pc, r0
   1c188:	bx	lr
   1c18c:	ldr	r0, [pc, #-884]	; 1be20 <close@plt+0xad20>
   1c190:	add	r0, pc, r0
   1c194:	bx	lr
   1c198:	ldr	r0, [pc, #-892]	; 1be24 <close@plt+0xad24>
   1c19c:	add	r0, pc, r0
   1c1a0:	bx	lr
   1c1a4:	ldr	r0, [pc, #-900]	; 1be28 <close@plt+0xad28>
   1c1a8:	add	r0, pc, r0
   1c1ac:	bx	lr
   1c1b0:	ldr	r0, [pc, #-908]	; 1be2c <close@plt+0xad2c>
   1c1b4:	add	r0, pc, r0
   1c1b8:	bx	lr
   1c1bc:	ldr	r0, [pc, #-916]	; 1be30 <close@plt+0xad30>
   1c1c0:	add	r0, pc, r0
   1c1c4:	bx	lr
   1c1c8:	ldr	r0, [pc, #-924]	; 1be34 <close@plt+0xad34>
   1c1cc:	add	r0, pc, r0
   1c1d0:	bx	lr
   1c1d4:	ldr	r0, [pc, #-932]	; 1be38 <close@plt+0xad38>
   1c1d8:	add	r0, pc, r0
   1c1dc:	bx	lr
   1c1e0:	ldr	r0, [pc, #-940]	; 1be3c <close@plt+0xad3c>
   1c1e4:	add	r0, pc, r0
   1c1e8:	bx	lr
   1c1ec:	ldr	r0, [pc, #-948]	; 1be40 <close@plt+0xad40>
   1c1f0:	add	r0, pc, r0
   1c1f4:	bx	lr
   1c1f8:	ldr	r0, [pc, #-956]	; 1be44 <close@plt+0xad44>
   1c1fc:	add	r0, pc, r0
   1c200:	bx	lr
   1c204:	ldr	r0, [pc, #-964]	; 1be48 <close@plt+0xad48>
   1c208:	add	r0, pc, r0
   1c20c:	bx	lr
   1c210:	ldr	r0, [pc, #-972]	; 1be4c <close@plt+0xad4c>
   1c214:	add	r0, pc, r0
   1c218:	bx	lr
   1c21c:	ldr	r0, [pc, #-980]	; 1be50 <close@plt+0xad50>
   1c220:	add	r0, pc, r0
   1c224:	bx	lr
   1c228:	ldr	r0, [pc, #-988]	; 1be54 <close@plt+0xad54>
   1c22c:	add	r0, pc, r0
   1c230:	bx	lr
   1c234:	ldr	r0, [pc, #-996]	; 1be58 <close@plt+0xad58>
   1c238:	add	r0, pc, r0
   1c23c:	bx	lr
   1c240:	ldr	r0, [pc, #-1004]	; 1be5c <close@plt+0xad5c>
   1c244:	add	r0, pc, r0
   1c248:	bx	lr
   1c24c:	ldr	r0, [pc, #-1012]	; 1be60 <close@plt+0xad60>
   1c250:	add	r0, pc, r0
   1c254:	bx	lr
   1c258:	ldr	r0, [pc, #-1020]	; 1be64 <close@plt+0xad64>
   1c25c:	add	r0, pc, r0
   1c260:	bx	lr
   1c264:	ldr	r0, [pc, #-1028]	; 1be68 <close@plt+0xad68>
   1c268:	add	r0, pc, r0
   1c26c:	bx	lr
   1c270:	ldr	r0, [pc, #-1036]	; 1be6c <close@plt+0xad6c>
   1c274:	add	r0, pc, r0
   1c278:	bx	lr
   1c27c:	ldr	r0, [pc, #-1044]	; 1be70 <close@plt+0xad70>
   1c280:	add	r0, pc, r0
   1c284:	bx	lr
   1c288:	ldr	r0, [pc, #-1052]	; 1be74 <close@plt+0xad74>
   1c28c:	add	r0, pc, r0
   1c290:	bx	lr
   1c294:	ldr	r0, [pc, #-1060]	; 1be78 <close@plt+0xad78>
   1c298:	add	r0, pc, r0
   1c29c:	bx	lr
   1c2a0:	ldr	r0, [pc, #-1068]	; 1be7c <close@plt+0xad7c>
   1c2a4:	add	r0, pc, r0
   1c2a8:	bx	lr
   1c2ac:	ldr	r0, [pc, #-1076]	; 1be80 <close@plt+0xad80>
   1c2b0:	add	r0, pc, r0
   1c2b4:	bx	lr
   1c2b8:	ldr	r0, [pc, #-1084]	; 1be84 <close@plt+0xad84>
   1c2bc:	add	r0, pc, r0
   1c2c0:	bx	lr
   1c2c4:	ldr	r0, [pc, #-1092]	; 1be88 <close@plt+0xad88>
   1c2c8:	add	r0, pc, r0
   1c2cc:	bx	lr
   1c2d0:	ldr	r0, [pc, #-1100]	; 1be8c <close@plt+0xad8c>
   1c2d4:	add	r0, pc, r0
   1c2d8:	bx	lr
   1c2dc:	ldr	r0, [pc, #-1108]	; 1be90 <close@plt+0xad90>
   1c2e0:	add	r0, pc, r0
   1c2e4:	bx	lr
   1c2e8:	ldr	r0, [pc, #-1116]	; 1be94 <close@plt+0xad94>
   1c2ec:	add	r0, pc, r0
   1c2f0:	bx	lr
   1c2f4:	ldr	r0, [pc, #-1124]	; 1be98 <close@plt+0xad98>
   1c2f8:	add	r0, pc, r0
   1c2fc:	bx	lr
   1c300:	ldr	r0, [pc, #-1132]	; 1be9c <close@plt+0xad9c>
   1c304:	add	r0, pc, r0
   1c308:	bx	lr
   1c30c:	ldr	r0, [pc, #-1140]	; 1bea0 <close@plt+0xada0>
   1c310:	add	r0, pc, r0
   1c314:	bx	lr
   1c318:	ldr	r0, [pc, #-1148]	; 1bea4 <close@plt+0xada4>
   1c31c:	add	r0, pc, r0
   1c320:	bx	lr
   1c324:	ldr	r0, [pc, #-1156]	; 1bea8 <close@plt+0xada8>
   1c328:	add	r0, pc, r0
   1c32c:	bx	lr
   1c330:	ldr	r0, [pc, #-1164]	; 1beac <close@plt+0xadac>
   1c334:	add	r0, pc, r0
   1c338:	bx	lr
   1c33c:	ldr	r0, [pc, #-1172]	; 1beb0 <close@plt+0xadb0>
   1c340:	add	r0, pc, r0
   1c344:	bx	lr
   1c348:	ldr	r0, [pc, #-1180]	; 1beb4 <close@plt+0xadb4>
   1c34c:	add	r0, pc, r0
   1c350:	bx	lr
   1c354:	ldr	r0, [pc, #-1188]	; 1beb8 <close@plt+0xadb8>
   1c358:	add	r0, pc, r0
   1c35c:	bx	lr
   1c360:	ldr	r0, [pc, #-1196]	; 1bebc <close@plt+0xadbc>
   1c364:	add	r0, pc, r0
   1c368:	bx	lr
   1c36c:	ldr	r0, [pc, #-1204]	; 1bec0 <close@plt+0xadc0>
   1c370:	add	r0, pc, r0
   1c374:	bx	lr
   1c378:	ldr	r0, [pc, #-1212]	; 1bec4 <close@plt+0xadc4>
   1c37c:	add	r0, pc, r0
   1c380:	bx	lr
   1c384:	ldr	r0, [pc, #-1220]	; 1bec8 <close@plt+0xadc8>
   1c388:	add	r0, pc, r0
   1c38c:	bx	lr
   1c390:	ldr	r0, [pc, #-1228]	; 1becc <close@plt+0xadcc>
   1c394:	add	r0, pc, r0
   1c398:	bx	lr
   1c39c:	ldr	r0, [pc, #-1236]	; 1bed0 <close@plt+0xadd0>
   1c3a0:	add	r0, pc, r0
   1c3a4:	bx	lr
   1c3a8:	ldr	r0, [pc, #-1244]	; 1bed4 <close@plt+0xadd4>
   1c3ac:	add	r0, pc, r0
   1c3b0:	bx	lr
   1c3b4:	ldr	r0, [pc, #-1252]	; 1bed8 <close@plt+0xadd8>
   1c3b8:	add	r0, pc, r0
   1c3bc:	bx	lr
   1c3c0:	ldr	r0, [pc, #-1260]	; 1bedc <close@plt+0xaddc>
   1c3c4:	add	r0, pc, r0
   1c3c8:	bx	lr
   1c3cc:	ldr	r0, [pc, #-1268]	; 1bee0 <close@plt+0xade0>
   1c3d0:	add	r0, pc, r0
   1c3d4:	bx	lr
   1c3d8:	ldr	r0, [pc, #-1276]	; 1bee4 <close@plt+0xade4>
   1c3dc:	add	r0, pc, r0
   1c3e0:	bx	lr
   1c3e4:	ldr	r0, [pc, #-1284]	; 1bee8 <close@plt+0xade8>
   1c3e8:	add	r0, pc, r0
   1c3ec:	bx	lr
   1c3f0:	ldr	r0, [pc, #-1292]	; 1beec <close@plt+0xadec>
   1c3f4:	add	r0, pc, r0
   1c3f8:	bx	lr
   1c3fc:	ldr	r0, [pc, #-1300]	; 1bef0 <close@plt+0xadf0>
   1c400:	add	r0, pc, r0
   1c404:	bx	lr
   1c408:	ldr	r0, [pc, #-1308]	; 1bef4 <close@plt+0xadf4>
   1c40c:	add	r0, pc, r0
   1c410:	bx	lr
   1c414:	ldr	r0, [pc, #-1316]	; 1bef8 <close@plt+0xadf8>
   1c418:	add	r0, pc, r0
   1c41c:	bx	lr
   1c420:	ldr	r0, [pc, #-1324]	; 1befc <close@plt+0xadfc>
   1c424:	add	r0, pc, r0
   1c428:	bx	lr
   1c42c:	ldr	r0, [pc, #-1332]	; 1bf00 <close@plt+0xae00>
   1c430:	add	r0, pc, r0
   1c434:	bx	lr
   1c438:	ldr	r0, [pc, #-1340]	; 1bf04 <close@plt+0xae04>
   1c43c:	add	r0, pc, r0
   1c440:	bx	lr
   1c444:	ldr	r0, [pc, #-1348]	; 1bf08 <close@plt+0xae08>
   1c448:	add	r0, pc, r0
   1c44c:	bx	lr
   1c450:	ldr	r0, [pc, #-1356]	; 1bf0c <close@plt+0xae0c>
   1c454:	add	r0, pc, r0
   1c458:	bx	lr
   1c45c:	ldr	r0, [pc, #-1364]	; 1bf10 <close@plt+0xae10>
   1c460:	add	r0, pc, r0
   1c464:	bx	lr
   1c468:	ldr	r0, [pc, #-1372]	; 1bf14 <close@plt+0xae14>
   1c46c:	add	r0, pc, r0
   1c470:	bx	lr
   1c474:	ldr	r0, [pc, #-1380]	; 1bf18 <close@plt+0xae18>
   1c478:	add	r0, pc, r0
   1c47c:	bx	lr
   1c480:	ldr	r0, [pc, #-1388]	; 1bf1c <close@plt+0xae1c>
   1c484:	add	r0, pc, r0
   1c488:	bx	lr
   1c48c:	ldr	r0, [pc, #-1396]	; 1bf20 <close@plt+0xae20>
   1c490:	add	r0, pc, r0
   1c494:	bx	lr
   1c498:	ldr	r0, [pc, #-1404]	; 1bf24 <close@plt+0xae24>
   1c49c:	add	r0, pc, r0
   1c4a0:	bx	lr
   1c4a4:	ldr	r0, [pc, #-1412]	; 1bf28 <close@plt+0xae28>
   1c4a8:	add	r0, pc, r0
   1c4ac:	bx	lr
   1c4b0:	ldr	r0, [pc, #-1420]	; 1bf2c <close@plt+0xae2c>
   1c4b4:	add	r0, pc, r0
   1c4b8:	bx	lr
   1c4bc:	ldr	r0, [pc, #-1428]	; 1bf30 <close@plt+0xae30>
   1c4c0:	add	r0, pc, r0
   1c4c4:	bx	lr
   1c4c8:	ldr	r0, [pc, #-1436]	; 1bf34 <close@plt+0xae34>
   1c4cc:	add	r0, pc, r0
   1c4d0:	bx	lr
   1c4d4:	ldr	r0, [pc, #-1444]	; 1bf38 <close@plt+0xae38>
   1c4d8:	add	r0, pc, r0
   1c4dc:	bx	lr
   1c4e0:	ldr	r0, [pc, #-1452]	; 1bf3c <close@plt+0xae3c>
   1c4e4:	add	r0, pc, r0
   1c4e8:	bx	lr
   1c4ec:	ldr	r0, [pc, #-1460]	; 1bf40 <close@plt+0xae40>
   1c4f0:	add	r0, pc, r0
   1c4f4:	bx	lr
   1c4f8:	ldr	r0, [pc, #-1468]	; 1bf44 <close@plt+0xae44>
   1c4fc:	add	r0, pc, r0
   1c500:	bx	lr
   1c504:	ldr	r0, [pc, #-1476]	; 1bf48 <close@plt+0xae48>
   1c508:	add	r0, pc, r0
   1c50c:	bx	lr
   1c510:	ldr	r0, [pc, #-1484]	; 1bf4c <close@plt+0xae4c>
   1c514:	add	r0, pc, r0
   1c518:	bx	lr
   1c51c:	ldr	r0, [pc, #-1492]	; 1bf50 <close@plt+0xae50>
   1c520:	add	r0, pc, r0
   1c524:	bx	lr
   1c528:	ldr	r0, [pc, #-1500]	; 1bf54 <close@plt+0xae54>
   1c52c:	add	r0, pc, r0
   1c530:	bx	lr
   1c534:	ldr	r0, [pc, #-1508]	; 1bf58 <close@plt+0xae58>
   1c538:	add	r0, pc, r0
   1c53c:	bx	lr
   1c540:	ldr	r0, [pc, #-1516]	; 1bf5c <close@plt+0xae5c>
   1c544:	add	r0, pc, r0
   1c548:	bx	lr
   1c54c:	ldr	r0, [pc, #-1524]	; 1bf60 <close@plt+0xae60>
   1c550:	add	r0, pc, r0
   1c554:	bx	lr
   1c558:	ldr	r0, [pc, #-1532]	; 1bf64 <close@plt+0xae64>
   1c55c:	add	r0, pc, r0
   1c560:	bx	lr
   1c564:	ldr	r0, [pc, #-1540]	; 1bf68 <close@plt+0xae68>
   1c568:	add	r0, pc, r0
   1c56c:	bx	lr
   1c570:	ldr	r0, [pc, #-1548]	; 1bf6c <close@plt+0xae6c>
   1c574:	add	r0, pc, r0
   1c578:	bx	lr
   1c57c:	ldr	r0, [pc, #-1556]	; 1bf70 <close@plt+0xae70>
   1c580:	add	r0, pc, r0
   1c584:	bx	lr
   1c588:	ldr	r0, [pc, #-1564]	; 1bf74 <close@plt+0xae74>
   1c58c:	add	r0, pc, r0
   1c590:	bx	lr
   1c594:	ldr	r0, [pc, #-1572]	; 1bf78 <close@plt+0xae78>
   1c598:	add	r0, pc, r0
   1c59c:	bx	lr
   1c5a0:	ldr	r0, [pc, #-1580]	; 1bf7c <close@plt+0xae7c>
   1c5a4:	add	r0, pc, r0
   1c5a8:	bx	lr
   1c5ac:	ldr	r0, [pc, #-1588]	; 1bf80 <close@plt+0xae80>
   1c5b0:	add	r0, pc, r0
   1c5b4:	bx	lr
   1c5b8:	ldr	r0, [pc, #-1596]	; 1bf84 <close@plt+0xae84>
   1c5bc:	add	r0, pc, r0
   1c5c0:	bx	lr
   1c5c4:	ldr	r0, [pc, #-1604]	; 1bf88 <close@plt+0xae88>
   1c5c8:	add	r0, pc, r0
   1c5cc:	bx	lr
   1c5d0:	ldr	r0, [pc, #-1612]	; 1bf8c <close@plt+0xae8c>
   1c5d4:	add	r0, pc, r0
   1c5d8:	bx	lr
   1c5dc:	ldr	r0, [pc, #-1620]	; 1bf90 <close@plt+0xae90>
   1c5e0:	add	r0, pc, r0
   1c5e4:	bx	lr
   1c5e8:	ldr	r0, [pc, #-1628]	; 1bf94 <close@plt+0xae94>
   1c5ec:	add	r0, pc, r0
   1c5f0:	bx	lr
   1c5f4:	ldr	r0, [pc, #-1636]	; 1bf98 <close@plt+0xae98>
   1c5f8:	add	r0, pc, r0
   1c5fc:	bx	lr
   1c600:	ldr	r0, [pc, #-1644]	; 1bf9c <close@plt+0xae9c>
   1c604:	add	r0, pc, r0
   1c608:	bx	lr
   1c60c:	ldr	r0, [pc, #-1652]	; 1bfa0 <close@plt+0xaea0>
   1c610:	add	r0, pc, r0
   1c614:	bx	lr
   1c618:	ldr	r0, [pc, #-1660]	; 1bfa4 <close@plt+0xaea4>
   1c61c:	add	r0, pc, r0
   1c620:	bx	lr
   1c624:	ldr	r0, [pc, #-1668]	; 1bfa8 <close@plt+0xaea8>
   1c628:	add	r0, pc, r0
   1c62c:	bx	lr
   1c630:	ldr	r0, [pc, #-1676]	; 1bfac <close@plt+0xaeac>
   1c634:	add	r0, pc, r0
   1c638:	bx	lr
   1c63c:	ldr	r0, [pc, #-1684]	; 1bfb0 <close@plt+0xaeb0>
   1c640:	add	r0, pc, r0
   1c644:	bx	lr
   1c648:	ldr	r0, [pc, #-1692]	; 1bfb4 <close@plt+0xaeb4>
   1c64c:	add	r0, pc, r0
   1c650:	bx	lr
   1c654:	ldr	r0, [pc, #-1700]	; 1bfb8 <close@plt+0xaeb8>
   1c658:	add	r0, pc, r0
   1c65c:	bx	lr
   1c660:	ldr	r0, [pc, #-1708]	; 1bfbc <close@plt+0xaebc>
   1c664:	add	r0, pc, r0
   1c668:	bx	lr
   1c66c:	ldr	r0, [pc, #-1716]	; 1bfc0 <close@plt+0xaec0>
   1c670:	add	r0, pc, r0
   1c674:	bx	lr
   1c678:	ldr	r0, [pc, #-1724]	; 1bfc4 <close@plt+0xaec4>
   1c67c:	add	r0, pc, r0
   1c680:	bx	lr
   1c684:	ldr	r0, [pc, #-1732]	; 1bfc8 <close@plt+0xaec8>
   1c688:	add	r0, pc, r0
   1c68c:	bx	lr
   1c690:	ldr	r0, [pc, #-1740]	; 1bfcc <close@plt+0xaecc>
   1c694:	add	r0, pc, r0
   1c698:	bx	lr
   1c69c:	ldr	r0, [pc, #-1748]	; 1bfd0 <close@plt+0xaed0>
   1c6a0:	add	r0, pc, r0
   1c6a4:	bx	lr
   1c6a8:	ldr	r0, [pc, #-1756]	; 1bfd4 <close@plt+0xaed4>
   1c6ac:	add	r0, pc, r0
   1c6b0:	bx	lr
   1c6b4:	ldr	r0, [pc, #-1764]	; 1bfd8 <close@plt+0xaed8>
   1c6b8:	add	r0, pc, r0
   1c6bc:	bx	lr
   1c6c0:	ldr	r0, [pc, #-1772]	; 1bfdc <close@plt+0xaedc>
   1c6c4:	add	r0, pc, r0
   1c6c8:	bx	lr
   1c6cc:	ldr	r0, [pc, #-1780]	; 1bfe0 <close@plt+0xaee0>
   1c6d0:	add	r0, pc, r0
   1c6d4:	bx	lr
   1c6d8:	ldr	r0, [pc, #-1788]	; 1bfe4 <close@plt+0xaee4>
   1c6dc:	add	r0, pc, r0
   1c6e0:	bx	lr
   1c6e4:	ldr	r0, [pc, #-1796]	; 1bfe8 <close@plt+0xaee8>
   1c6e8:	add	r0, pc, r0
   1c6ec:	bx	lr
   1c6f0:	ldr	r0, [pc, #-1804]	; 1bfec <close@plt+0xaeec>
   1c6f4:	add	r0, pc, r0
   1c6f8:	bx	lr
   1c6fc:	ldr	r0, [pc, #-1812]	; 1bff0 <close@plt+0xaef0>
   1c700:	add	r0, pc, r0
   1c704:	bx	lr
   1c708:	ldr	r0, [pc, #-1820]	; 1bff4 <close@plt+0xaef4>
   1c70c:	add	r0, pc, r0
   1c710:	bx	lr
   1c714:	ldr	r0, [pc, #-1828]	; 1bff8 <close@plt+0xaef8>
   1c718:	add	r0, pc, r0
   1c71c:	bx	lr
   1c720:	ldr	r0, [pc, #-1836]	; 1bffc <close@plt+0xaefc>
   1c724:	add	r0, pc, r0
   1c728:	bx	lr
   1c72c:	ldr	r0, [pc, #-1844]	; 1c000 <close@plt+0xaf00>
   1c730:	add	r0, pc, r0
   1c734:	bx	lr
   1c738:	ldr	r0, [pc, #-1852]	; 1c004 <close@plt+0xaf04>
   1c73c:	add	r0, pc, r0
   1c740:	bx	lr
   1c744:	ldr	r0, [pc, #-1860]	; 1c008 <close@plt+0xaf08>
   1c748:	add	r0, pc, r0
   1c74c:	bx	lr
   1c750:	ldr	r0, [pc, #-1868]	; 1c00c <close@plt+0xaf0c>
   1c754:	add	r0, pc, r0
   1c758:	bx	lr
   1c75c:	ldr	r0, [pc, #-1876]	; 1c010 <close@plt+0xaf10>
   1c760:	add	r0, pc, r0
   1c764:	bx	lr
   1c768:	ldr	r0, [pc, #-1884]	; 1c014 <close@plt+0xaf14>
   1c76c:	add	r0, pc, r0
   1c770:	bx	lr
   1c774:	ldr	r0, [pc, #-1892]	; 1c018 <close@plt+0xaf18>
   1c778:	add	r0, pc, r0
   1c77c:	bx	lr
   1c780:	ldr	r0, [pc, #-1900]	; 1c01c <close@plt+0xaf1c>
   1c784:	add	r0, pc, r0
   1c788:	bx	lr
   1c78c:	ldr	r0, [pc, #-1908]	; 1c020 <close@plt+0xaf20>
   1c790:	add	r0, pc, r0
   1c794:	bx	lr
   1c798:	ldr	r0, [pc, #-1916]	; 1c024 <close@plt+0xaf24>
   1c79c:	add	r0, pc, r0
   1c7a0:	bx	lr
   1c7a4:	ldr	r0, [pc, #-1924]	; 1c028 <close@plt+0xaf28>
   1c7a8:	add	r0, pc, r0
   1c7ac:	bx	lr
   1c7b0:	ldr	r0, [pc, #-1932]	; 1c02c <close@plt+0xaf2c>
   1c7b4:	add	r0, pc, r0
   1c7b8:	bx	lr
   1c7bc:	ldr	r0, [pc, #-1940]	; 1c030 <close@plt+0xaf30>
   1c7c0:	add	r0, pc, r0
   1c7c4:	bx	lr
   1c7c8:	ldr	r0, [pc, #-1948]	; 1c034 <close@plt+0xaf34>
   1c7cc:	add	r0, pc, r0
   1c7d0:	bx	lr
   1c7d4:	ldr	r0, [pc, #-1956]	; 1c038 <close@plt+0xaf38>
   1c7d8:	add	r0, pc, r0
   1c7dc:	bx	lr
   1c7e0:	ldr	r0, [pc, #-1964]	; 1c03c <close@plt+0xaf3c>
   1c7e4:	add	r0, pc, r0
   1c7e8:	bx	lr
   1c7ec:	ldr	r0, [pc, #-1972]	; 1c040 <close@plt+0xaf40>
   1c7f0:	add	r0, pc, r0
   1c7f4:	bx	lr
   1c7f8:	ldr	r0, [pc, #-1980]	; 1c044 <close@plt+0xaf44>
   1c7fc:	add	r0, pc, r0
   1c800:	bx	lr
   1c804:	ldr	r0, [pc, #-1988]	; 1c048 <close@plt+0xaf48>
   1c808:	add	r0, pc, r0
   1c80c:	bx	lr
   1c810:	ldr	r0, [pc, #-1996]	; 1c04c <close@plt+0xaf4c>
   1c814:	add	r0, pc, r0
   1c818:	bx	lr
   1c81c:	ldr	r0, [pc, #-2004]	; 1c050 <close@plt+0xaf50>
   1c820:	add	r0, pc, r0
   1c824:	bx	lr
   1c828:	ldr	r0, [pc, #-2012]	; 1c054 <close@plt+0xaf54>
   1c82c:	add	r0, pc, r0
   1c830:	bx	lr
   1c834:	ldr	r0, [pc, #-2020]	; 1c058 <close@plt+0xaf58>
   1c838:	add	r0, pc, r0
   1c83c:	bx	lr
   1c840:	ldr	r0, [pc, #-2028]	; 1c05c <close@plt+0xaf5c>
   1c844:	add	r0, pc, r0
   1c848:	bx	lr
   1c84c:	ldr	r0, [pc, #-2036]	; 1c060 <close@plt+0xaf60>
   1c850:	add	r0, pc, r0
   1c854:	bx	lr
   1c858:	ldr	r0, [pc, #-2044]	; 1c064 <close@plt+0xaf64>
   1c85c:	add	r0, pc, r0
   1c860:	bx	lr
   1c864:	ldr	r0, [pc, #-2052]	; 1c068 <close@plt+0xaf68>
   1c868:	add	r0, pc, r0
   1c86c:	bx	lr
   1c870:	ldr	r0, [pc, #-2060]	; 1c06c <close@plt+0xaf6c>
   1c874:	add	r0, pc, r0
   1c878:	bx	lr
   1c87c:	ldr	r0, [pc, #-2068]	; 1c070 <close@plt+0xaf70>
   1c880:	add	r0, pc, r0
   1c884:	bx	lr
   1c888:	ldr	r0, [pc, #-2076]	; 1c074 <close@plt+0xaf74>
   1c88c:	add	r0, pc, r0
   1c890:	bx	lr
   1c894:	ldr	r0, [pc, #-2084]	; 1c078 <close@plt+0xaf78>
   1c898:	add	r0, pc, r0
   1c89c:	bx	lr
   1c8a0:	ldr	r0, [pc, #-2092]	; 1c07c <close@plt+0xaf7c>
   1c8a4:	add	r0, pc, r0
   1c8a8:	bx	lr
   1c8ac:	ldr	r0, [pc, #-2100]	; 1c080 <close@plt+0xaf80>
   1c8b0:	add	r0, pc, r0
   1c8b4:	bx	lr
   1c8b8:	ldr	r0, [pc, #-2108]	; 1c084 <close@plt+0xaf84>
   1c8bc:	add	r0, pc, r0
   1c8c0:	bx	lr
   1c8c4:	ldr	r0, [pc, #-2116]	; 1c088 <close@plt+0xaf88>
   1c8c8:	add	r0, pc, r0
   1c8cc:	bx	lr
   1c8d0:	ldr	r0, [pc, #-2124]	; 1c08c <close@plt+0xaf8c>
   1c8d4:	add	r0, pc, r0
   1c8d8:	bx	lr
   1c8dc:	ldr	r0, [pc, #-2132]	; 1c090 <close@plt+0xaf90>
   1c8e0:	add	r0, pc, r0
   1c8e4:	bx	lr
   1c8e8:	ldr	r0, [pc, #-2140]	; 1c094 <close@plt+0xaf94>
   1c8ec:	add	r0, pc, r0
   1c8f0:	bx	lr
   1c8f4:	ldr	r0, [pc, #-2148]	; 1c098 <close@plt+0xaf98>
   1c8f8:	add	r0, pc, r0
   1c8fc:	bx	lr
   1c900:	ldr	r0, [pc, #-2156]	; 1c09c <close@plt+0xaf9c>
   1c904:	add	r0, pc, r0
   1c908:	bx	lr
   1c90c:	ldr	r0, [pc, #-2164]	; 1c0a0 <close@plt+0xafa0>
   1c910:	add	r0, pc, r0
   1c914:	bx	lr
   1c918:	ldr	r0, [pc, #-2172]	; 1c0a4 <close@plt+0xafa4>
   1c91c:	add	r0, pc, r0
   1c920:	bx	lr
   1c924:	ldr	r0, [pc, #-2180]	; 1c0a8 <close@plt+0xafa8>
   1c928:	add	r0, pc, r0
   1c92c:	bx	lr
   1c930:	ldr	r0, [pc, #-2188]	; 1c0ac <close@plt+0xafac>
   1c934:	add	r0, pc, r0
   1c938:	bx	lr
   1c93c:	ldr	r0, [pc, #-2196]	; 1c0b0 <close@plt+0xafb0>
   1c940:	add	r0, pc, r0
   1c944:	bx	lr
   1c948:	ldr	r0, [pc, #-2204]	; 1c0b4 <close@plt+0xafb4>
   1c94c:	add	r0, pc, r0
   1c950:	bx	lr
   1c954:	ldr	r0, [pc, #-2212]	; 1c0b8 <close@plt+0xafb8>
   1c958:	add	r0, pc, r0
   1c95c:	bx	lr
   1c960:	ldr	r0, [pc, #-2220]	; 1c0bc <close@plt+0xafbc>
   1c964:	add	r0, pc, r0
   1c968:	bx	lr
   1c96c:	ldr	r0, [pc, #-2228]	; 1c0c0 <close@plt+0xafc0>
   1c970:	add	r0, pc, r0
   1c974:	bx	lr
   1c978:	ldr	r0, [pc, #-2236]	; 1c0c4 <close@plt+0xafc4>
   1c97c:	add	r0, pc, r0
   1c980:	bx	lr
   1c984:	ldr	r0, [pc, #-2244]	; 1c0c8 <close@plt+0xafc8>
   1c988:	add	r0, pc, r0
   1c98c:	bx	lr
   1c990:	ldr	r0, [pc, #-2252]	; 1c0cc <close@plt+0xafcc>
   1c994:	add	r0, pc, r0
   1c998:	bx	lr
   1c99c:	ldr	r0, [pc, #-2260]	; 1c0d0 <close@plt+0xafd0>
   1c9a0:	add	r0, pc, r0
   1c9a4:	bx	lr
   1c9a8:	ldr	r0, [pc, #-2268]	; 1c0d4 <close@plt+0xafd4>
   1c9ac:	add	r0, pc, r0
   1c9b0:	bx	lr
   1c9b4:	ldr	r0, [pc, #-2276]	; 1c0d8 <close@plt+0xafd8>
   1c9b8:	add	r0, pc, r0
   1c9bc:	bx	lr
   1c9c0:	ldr	r0, [pc, #-2284]	; 1c0dc <close@plt+0xafdc>
   1c9c4:	add	r0, pc, r0
   1c9c8:	bx	lr
   1c9cc:	ldr	r0, [pc, #-2292]	; 1c0e0 <close@plt+0xafe0>
   1c9d0:	add	r0, pc, r0
   1c9d4:	bx	lr
   1c9d8:	ldr	r0, [pc, #-2300]	; 1c0e4 <close@plt+0xafe4>
   1c9dc:	add	r0, pc, r0
   1c9e0:	bx	lr
   1c9e4:	ldr	r0, [pc, #-2308]	; 1c0e8 <close@plt+0xafe8>
   1c9e8:	add	r0, pc, r0
   1c9ec:	bx	lr
   1c9f0:	ldr	r0, [pc, #-2316]	; 1c0ec <close@plt+0xafec>
   1c9f4:	add	r0, pc, r0
   1c9f8:	bx	lr
   1c9fc:	ldr	r0, [pc, #-2324]	; 1c0f0 <close@plt+0xaff0>
   1ca00:	add	r0, pc, r0
   1ca04:	bx	lr
   1ca08:	ldr	r0, [pc, #-2332]	; 1c0f4 <close@plt+0xaff4>
   1ca0c:	add	r0, pc, r0
   1ca10:	bx	lr
   1ca14:	ldr	r0, [pc, #-2340]	; 1c0f8 <close@plt+0xaff8>
   1ca18:	add	r0, pc, r0
   1ca1c:	bx	lr
   1ca20:	ldr	r0, [pc, #-2348]	; 1c0fc <close@plt+0xaffc>
   1ca24:	add	r0, pc, r0
   1ca28:	bx	lr
   1ca2c:	ldr	r0, [pc, #-2356]	; 1c100 <close@plt+0xb000>
   1ca30:	add	r0, pc, r0
   1ca34:	bx	lr
   1ca38:	ldr	r0, [pc, #-2364]	; 1c104 <close@plt+0xb004>
   1ca3c:	add	r0, pc, r0
   1ca40:	bx	lr
   1ca44:	ldr	r0, [pc, #-2372]	; 1c108 <close@plt+0xb008>
   1ca48:	add	r0, pc, r0
   1ca4c:	bx	lr
   1ca50:	ldr	r0, [pc, #-2380]	; 1c10c <close@plt+0xb00c>
   1ca54:	add	r0, pc, r0
   1ca58:	bx	lr
   1ca5c:	ldr	r0, [pc, #-2388]	; 1c110 <close@plt+0xb010>
   1ca60:	add	r0, pc, r0
   1ca64:	bx	lr
   1ca68:	ldr	r0, [pc, #-2396]	; 1c114 <close@plt+0xb014>
   1ca6c:	add	r0, pc, r0
   1ca70:	bx	lr
   1ca74:	ldr	r0, [pc, #-2404]	; 1c118 <close@plt+0xb018>
   1ca78:	add	r0, pc, r0
   1ca7c:	bx	lr
   1ca80:	ldr	r0, [pc, #-2412]	; 1c11c <close@plt+0xb01c>
   1ca84:	add	r0, pc, r0
   1ca88:	bx	lr
   1ca8c:	ldr	r0, [pc, #-2420]	; 1c120 <close@plt+0xb020>
   1ca90:	add	r0, pc, r0
   1ca94:	bx	lr
   1ca98:	ldr	r0, [pc, #-2428]	; 1c124 <close@plt+0xb024>
   1ca9c:	add	r0, pc, r0
   1caa0:	bx	lr
   1caa4:	ldr	r0, [pc, #-2436]	; 1c128 <close@plt+0xb028>
   1caa8:	add	r0, pc, r0
   1caac:	bx	lr
   1cab0:	ldr	r0, [pc, #-2444]	; 1c12c <close@plt+0xb02c>
   1cab4:	add	r0, pc, r0
   1cab8:	bx	lr
   1cabc:	ldr	r0, [pc, #-2452]	; 1c130 <close@plt+0xb030>
   1cac0:	add	r0, pc, r0
   1cac4:	bx	lr
   1cac8:	ldr	r0, [pc, #-2460]	; 1c134 <close@plt+0xb034>
   1cacc:	add	r0, pc, r0
   1cad0:	bx	lr
   1cad4:	ldr	r0, [pc, #2440]	; 1d464 <close@plt+0xc364>
   1cad8:	add	r0, pc, r0
   1cadc:	bx	lr
   1cae0:	ldr	r0, [pc, #2432]	; 1d468 <close@plt+0xc368>
   1cae4:	add	r0, pc, r0
   1cae8:	bx	lr
   1caec:	ldr	r0, [pc, #2424]	; 1d46c <close@plt+0xc36c>
   1caf0:	add	r0, pc, r0
   1caf4:	bx	lr
   1caf8:	ldr	r0, [pc, #2416]	; 1d470 <close@plt+0xc370>
   1cafc:	add	r0, pc, r0
   1cb00:	bx	lr
   1cb04:	ldr	r0, [pc, #2408]	; 1d474 <close@plt+0xc374>
   1cb08:	add	r0, pc, r0
   1cb0c:	bx	lr
   1cb10:	ldr	r0, [pc, #2400]	; 1d478 <close@plt+0xc378>
   1cb14:	add	r0, pc, r0
   1cb18:	bx	lr
   1cb1c:	ldr	r0, [pc, #2392]	; 1d47c <close@plt+0xc37c>
   1cb20:	add	r0, pc, r0
   1cb24:	bx	lr
   1cb28:	ldr	r0, [pc, #2384]	; 1d480 <close@plt+0xc380>
   1cb2c:	add	r0, pc, r0
   1cb30:	bx	lr
   1cb34:	ldr	r0, [pc, #2376]	; 1d484 <close@plt+0xc384>
   1cb38:	add	r0, pc, r0
   1cb3c:	bx	lr
   1cb40:	ldr	r0, [pc, #2368]	; 1d488 <close@plt+0xc388>
   1cb44:	add	r0, pc, r0
   1cb48:	bx	lr
   1cb4c:	ldr	r0, [pc, #2360]	; 1d48c <close@plt+0xc38c>
   1cb50:	add	r0, pc, r0
   1cb54:	bx	lr
   1cb58:	ldr	r0, [pc, #2352]	; 1d490 <close@plt+0xc390>
   1cb5c:	add	r0, pc, r0
   1cb60:	bx	lr
   1cb64:	ldr	r0, [pc, #2344]	; 1d494 <close@plt+0xc394>
   1cb68:	add	r0, pc, r0
   1cb6c:	bx	lr
   1cb70:	ldr	r0, [pc, #2336]	; 1d498 <close@plt+0xc398>
   1cb74:	add	r0, pc, r0
   1cb78:	bx	lr
   1cb7c:	ldr	r0, [pc, #2328]	; 1d49c <close@plt+0xc39c>
   1cb80:	add	r0, pc, r0
   1cb84:	bx	lr
   1cb88:	ldr	r0, [pc, #2320]	; 1d4a0 <close@plt+0xc3a0>
   1cb8c:	add	r0, pc, r0
   1cb90:	bx	lr
   1cb94:	ldr	r0, [pc, #2312]	; 1d4a4 <close@plt+0xc3a4>
   1cb98:	add	r0, pc, r0
   1cb9c:	bx	lr
   1cba0:	ldr	r0, [pc, #2304]	; 1d4a8 <close@plt+0xc3a8>
   1cba4:	add	r0, pc, r0
   1cba8:	bx	lr
   1cbac:	ldr	r0, [pc, #2296]	; 1d4ac <close@plt+0xc3ac>
   1cbb0:	add	r0, pc, r0
   1cbb4:	bx	lr
   1cbb8:	ldr	r0, [pc, #2288]	; 1d4b0 <close@plt+0xc3b0>
   1cbbc:	add	r0, pc, r0
   1cbc0:	bx	lr
   1cbc4:	ldr	r0, [pc, #2280]	; 1d4b4 <close@plt+0xc3b4>
   1cbc8:	add	r0, pc, r0
   1cbcc:	bx	lr
   1cbd0:	ldr	r0, [pc, #2272]	; 1d4b8 <close@plt+0xc3b8>
   1cbd4:	add	r0, pc, r0
   1cbd8:	bx	lr
   1cbdc:	ldr	r0, [pc, #2264]	; 1d4bc <close@plt+0xc3bc>
   1cbe0:	add	r0, pc, r0
   1cbe4:	bx	lr
   1cbe8:	ldr	r0, [pc, #2256]	; 1d4c0 <close@plt+0xc3c0>
   1cbec:	add	r0, pc, r0
   1cbf0:	bx	lr
   1cbf4:	ldr	r0, [pc, #2248]	; 1d4c4 <close@plt+0xc3c4>
   1cbf8:	add	r0, pc, r0
   1cbfc:	bx	lr
   1cc00:	ldr	r0, [pc, #2240]	; 1d4c8 <close@plt+0xc3c8>
   1cc04:	add	r0, pc, r0
   1cc08:	bx	lr
   1cc0c:	ldr	r0, [pc, #2232]	; 1d4cc <close@plt+0xc3cc>
   1cc10:	add	r0, pc, r0
   1cc14:	bx	lr
   1cc18:	ldr	r0, [pc, #2224]	; 1d4d0 <close@plt+0xc3d0>
   1cc1c:	add	r0, pc, r0
   1cc20:	bx	lr
   1cc24:	ldr	r0, [pc, #2216]	; 1d4d4 <close@plt+0xc3d4>
   1cc28:	add	r0, pc, r0
   1cc2c:	bx	lr
   1cc30:	ldr	r0, [pc, #2208]	; 1d4d8 <close@plt+0xc3d8>
   1cc34:	add	r0, pc, r0
   1cc38:	bx	lr
   1cc3c:	ldr	r0, [pc, #2200]	; 1d4dc <close@plt+0xc3dc>
   1cc40:	add	r0, pc, r0
   1cc44:	bx	lr
   1cc48:	ldr	r0, [pc, #2192]	; 1d4e0 <close@plt+0xc3e0>
   1cc4c:	add	r0, pc, r0
   1cc50:	bx	lr
   1cc54:	ldr	r0, [pc, #2184]	; 1d4e4 <close@plt+0xc3e4>
   1cc58:	add	r0, pc, r0
   1cc5c:	bx	lr
   1cc60:	ldr	r0, [pc, #2176]	; 1d4e8 <close@plt+0xc3e8>
   1cc64:	add	r0, pc, r0
   1cc68:	bx	lr
   1cc6c:	ldr	r0, [pc, #2168]	; 1d4ec <close@plt+0xc3ec>
   1cc70:	add	r0, pc, r0
   1cc74:	bx	lr
   1cc78:	ldr	r0, [pc, #2160]	; 1d4f0 <close@plt+0xc3f0>
   1cc7c:	add	r0, pc, r0
   1cc80:	bx	lr
   1cc84:	ldr	r0, [pc, #2152]	; 1d4f4 <close@plt+0xc3f4>
   1cc88:	add	r0, pc, r0
   1cc8c:	bx	lr
   1cc90:	ldr	r0, [pc, #2144]	; 1d4f8 <close@plt+0xc3f8>
   1cc94:	add	r0, pc, r0
   1cc98:	bx	lr
   1cc9c:	ldr	r0, [pc, #2136]	; 1d4fc <close@plt+0xc3fc>
   1cca0:	add	r0, pc, r0
   1cca4:	bx	lr
   1cca8:	ldr	r0, [pc, #2128]	; 1d500 <close@plt+0xc400>
   1ccac:	add	r0, pc, r0
   1ccb0:	bx	lr
   1ccb4:	ldr	r0, [pc, #2120]	; 1d504 <close@plt+0xc404>
   1ccb8:	add	r0, pc, r0
   1ccbc:	bx	lr
   1ccc0:	ldr	r0, [pc, #2112]	; 1d508 <close@plt+0xc408>
   1ccc4:	add	r0, pc, r0
   1ccc8:	bx	lr
   1cccc:	ldr	r0, [pc, #2104]	; 1d50c <close@plt+0xc40c>
   1ccd0:	add	r0, pc, r0
   1ccd4:	bx	lr
   1ccd8:	ldr	r0, [pc, #2096]	; 1d510 <close@plt+0xc410>
   1ccdc:	add	r0, pc, r0
   1cce0:	bx	lr
   1cce4:	ldr	r0, [pc, #2088]	; 1d514 <close@plt+0xc414>
   1cce8:	add	r0, pc, r0
   1ccec:	bx	lr
   1ccf0:	ldr	r0, [pc, #2080]	; 1d518 <close@plt+0xc418>
   1ccf4:	add	r0, pc, r0
   1ccf8:	bx	lr
   1ccfc:	ldr	r0, [pc, #2072]	; 1d51c <close@plt+0xc41c>
   1cd00:	add	r0, pc, r0
   1cd04:	bx	lr
   1cd08:	ldr	r0, [pc, #2064]	; 1d520 <close@plt+0xc420>
   1cd0c:	add	r0, pc, r0
   1cd10:	bx	lr
   1cd14:	ldr	r0, [pc, #2056]	; 1d524 <close@plt+0xc424>
   1cd18:	add	r0, pc, r0
   1cd1c:	bx	lr
   1cd20:	ldr	r0, [pc, #2048]	; 1d528 <close@plt+0xc428>
   1cd24:	add	r0, pc, r0
   1cd28:	bx	lr
   1cd2c:	ldr	r0, [pc, #2040]	; 1d52c <close@plt+0xc42c>
   1cd30:	add	r0, pc, r0
   1cd34:	bx	lr
   1cd38:	ldr	r0, [pc, #2032]	; 1d530 <close@plt+0xc430>
   1cd3c:	add	r0, pc, r0
   1cd40:	bx	lr
   1cd44:	ldr	r0, [pc, #2024]	; 1d534 <close@plt+0xc434>
   1cd48:	add	r0, pc, r0
   1cd4c:	bx	lr
   1cd50:	ldr	r0, [pc, #2016]	; 1d538 <close@plt+0xc438>
   1cd54:	add	r0, pc, r0
   1cd58:	bx	lr
   1cd5c:	ldr	r0, [pc, #2008]	; 1d53c <close@plt+0xc43c>
   1cd60:	add	r0, pc, r0
   1cd64:	bx	lr
   1cd68:	ldr	r0, [pc, #2000]	; 1d540 <close@plt+0xc440>
   1cd6c:	add	r0, pc, r0
   1cd70:	bx	lr
   1cd74:	ldr	r0, [pc, #1992]	; 1d544 <close@plt+0xc444>
   1cd78:	add	r0, pc, r0
   1cd7c:	bx	lr
   1cd80:	ldr	r0, [pc, #1984]	; 1d548 <close@plt+0xc448>
   1cd84:	add	r0, pc, r0
   1cd88:	bx	lr
   1cd8c:	ldr	r0, [pc, #1976]	; 1d54c <close@plt+0xc44c>
   1cd90:	add	r0, pc, r0
   1cd94:	bx	lr
   1cd98:	ldr	r0, [pc, #1968]	; 1d550 <close@plt+0xc450>
   1cd9c:	add	r0, pc, r0
   1cda0:	bx	lr
   1cda4:	ldr	r0, [pc, #1960]	; 1d554 <close@plt+0xc454>
   1cda8:	add	r0, pc, r0
   1cdac:	bx	lr
   1cdb0:	ldr	r0, [pc, #1952]	; 1d558 <close@plt+0xc458>
   1cdb4:	add	r0, pc, r0
   1cdb8:	bx	lr
   1cdbc:	ldr	r0, [pc, #1944]	; 1d55c <close@plt+0xc45c>
   1cdc0:	add	r0, pc, r0
   1cdc4:	bx	lr
   1cdc8:	ldr	r0, [pc, #1936]	; 1d560 <close@plt+0xc460>
   1cdcc:	add	r0, pc, r0
   1cdd0:	bx	lr
   1cdd4:	ldr	r0, [pc, #1928]	; 1d564 <close@plt+0xc464>
   1cdd8:	add	r0, pc, r0
   1cddc:	bx	lr
   1cde0:	ldr	r0, [pc, #1920]	; 1d568 <close@plt+0xc468>
   1cde4:	add	r0, pc, r0
   1cde8:	bx	lr
   1cdec:	ldr	r0, [pc, #1912]	; 1d56c <close@plt+0xc46c>
   1cdf0:	add	r0, pc, r0
   1cdf4:	bx	lr
   1cdf8:	ldr	r0, [pc, #1904]	; 1d570 <close@plt+0xc470>
   1cdfc:	add	r0, pc, r0
   1ce00:	bx	lr
   1ce04:	ldr	r0, [pc, #1896]	; 1d574 <close@plt+0xc474>
   1ce08:	add	r0, pc, r0
   1ce0c:	bx	lr
   1ce10:	ldr	r0, [pc, #1888]	; 1d578 <close@plt+0xc478>
   1ce14:	add	r0, pc, r0
   1ce18:	bx	lr
   1ce1c:	ldr	r0, [pc, #1880]	; 1d57c <close@plt+0xc47c>
   1ce20:	add	r0, pc, r0
   1ce24:	bx	lr
   1ce28:	ldr	r0, [pc, #1872]	; 1d580 <close@plt+0xc480>
   1ce2c:	add	r0, pc, r0
   1ce30:	bx	lr
   1ce34:	ldr	r0, [pc, #1864]	; 1d584 <close@plt+0xc484>
   1ce38:	add	r0, pc, r0
   1ce3c:	bx	lr
   1ce40:	ldr	r0, [pc, #1856]	; 1d588 <close@plt+0xc488>
   1ce44:	add	r0, pc, r0
   1ce48:	bx	lr
   1ce4c:	ldr	r0, [pc, #1848]	; 1d58c <close@plt+0xc48c>
   1ce50:	add	r0, pc, r0
   1ce54:	bx	lr
   1ce58:	ldr	r0, [pc, #1840]	; 1d590 <close@plt+0xc490>
   1ce5c:	add	r0, pc, r0
   1ce60:	bx	lr
   1ce64:	ldr	r0, [pc, #1832]	; 1d594 <close@plt+0xc494>
   1ce68:	add	r0, pc, r0
   1ce6c:	bx	lr
   1ce70:	ldr	r0, [pc, #1824]	; 1d598 <close@plt+0xc498>
   1ce74:	add	r0, pc, r0
   1ce78:	bx	lr
   1ce7c:	ldr	r0, [pc, #1816]	; 1d59c <close@plt+0xc49c>
   1ce80:	add	r0, pc, r0
   1ce84:	bx	lr
   1ce88:	ldr	r0, [pc, #1808]	; 1d5a0 <close@plt+0xc4a0>
   1ce8c:	add	r0, pc, r0
   1ce90:	bx	lr
   1ce94:	ldr	r0, [pc, #1800]	; 1d5a4 <close@plt+0xc4a4>
   1ce98:	add	r0, pc, r0
   1ce9c:	bx	lr
   1cea0:	ldr	r0, [pc, #1792]	; 1d5a8 <close@plt+0xc4a8>
   1cea4:	add	r0, pc, r0
   1cea8:	bx	lr
   1ceac:	ldr	r0, [pc, #1784]	; 1d5ac <close@plt+0xc4ac>
   1ceb0:	add	r0, pc, r0
   1ceb4:	bx	lr
   1ceb8:	ldr	r0, [pc, #1776]	; 1d5b0 <close@plt+0xc4b0>
   1cebc:	add	r0, pc, r0
   1cec0:	bx	lr
   1cec4:	ldr	r0, [pc, #1768]	; 1d5b4 <close@plt+0xc4b4>
   1cec8:	add	r0, pc, r0
   1cecc:	bx	lr
   1ced0:	ldr	r0, [pc, #1760]	; 1d5b8 <close@plt+0xc4b8>
   1ced4:	add	r0, pc, r0
   1ced8:	bx	lr
   1cedc:	ldr	r0, [pc, #1752]	; 1d5bc <close@plt+0xc4bc>
   1cee0:	add	r0, pc, r0
   1cee4:	bx	lr
   1cee8:	ldr	r0, [pc, #1744]	; 1d5c0 <close@plt+0xc4c0>
   1ceec:	add	r0, pc, r0
   1cef0:	bx	lr
   1cef4:	ldr	r0, [pc, #1736]	; 1d5c4 <close@plt+0xc4c4>
   1cef8:	add	r0, pc, r0
   1cefc:	bx	lr
   1cf00:	ldr	r0, [pc, #1728]	; 1d5c8 <close@plt+0xc4c8>
   1cf04:	add	r0, pc, r0
   1cf08:	bx	lr
   1cf0c:	ldr	r0, [pc, #1720]	; 1d5cc <close@plt+0xc4cc>
   1cf10:	add	r0, pc, r0
   1cf14:	bx	lr
   1cf18:	ldr	r0, [pc, #1712]	; 1d5d0 <close@plt+0xc4d0>
   1cf1c:	add	r0, pc, r0
   1cf20:	bx	lr
   1cf24:	ldr	r0, [pc, #1704]	; 1d5d4 <close@plt+0xc4d4>
   1cf28:	add	r0, pc, r0
   1cf2c:	bx	lr
   1cf30:	ldr	r0, [pc, #1696]	; 1d5d8 <close@plt+0xc4d8>
   1cf34:	add	r0, pc, r0
   1cf38:	bx	lr
   1cf3c:	ldr	r0, [pc, #1688]	; 1d5dc <close@plt+0xc4dc>
   1cf40:	add	r0, pc, r0
   1cf44:	bx	lr
   1cf48:	ldr	r0, [pc, #1680]	; 1d5e0 <close@plt+0xc4e0>
   1cf4c:	add	r0, pc, r0
   1cf50:	bx	lr
   1cf54:	ldr	r0, [pc, #1672]	; 1d5e4 <close@plt+0xc4e4>
   1cf58:	add	r0, pc, r0
   1cf5c:	bx	lr
   1cf60:	ldr	r0, [pc, #1664]	; 1d5e8 <close@plt+0xc4e8>
   1cf64:	add	r0, pc, r0
   1cf68:	bx	lr
   1cf6c:	ldr	r0, [pc, #1656]	; 1d5ec <close@plt+0xc4ec>
   1cf70:	add	r0, pc, r0
   1cf74:	bx	lr
   1cf78:	ldr	r0, [pc, #1648]	; 1d5f0 <close@plt+0xc4f0>
   1cf7c:	add	r0, pc, r0
   1cf80:	bx	lr
   1cf84:	ldr	r0, [pc, #1640]	; 1d5f4 <close@plt+0xc4f4>
   1cf88:	add	r0, pc, r0
   1cf8c:	bx	lr
   1cf90:	ldr	r0, [pc, #1632]	; 1d5f8 <close@plt+0xc4f8>
   1cf94:	add	r0, pc, r0
   1cf98:	bx	lr
   1cf9c:	ldr	r0, [pc, #1624]	; 1d5fc <close@plt+0xc4fc>
   1cfa0:	add	r0, pc, r0
   1cfa4:	bx	lr
   1cfa8:	ldr	r0, [pc, #1616]	; 1d600 <close@plt+0xc500>
   1cfac:	add	r0, pc, r0
   1cfb0:	bx	lr
   1cfb4:	ldr	r0, [pc, #1608]	; 1d604 <close@plt+0xc504>
   1cfb8:	add	r0, pc, r0
   1cfbc:	bx	lr
   1cfc0:	ldr	r0, [pc, #1600]	; 1d608 <close@plt+0xc508>
   1cfc4:	add	r0, pc, r0
   1cfc8:	bx	lr
   1cfcc:	ldr	r0, [pc, #1592]	; 1d60c <close@plt+0xc50c>
   1cfd0:	add	r0, pc, r0
   1cfd4:	bx	lr
   1cfd8:	ldr	r0, [pc, #1584]	; 1d610 <close@plt+0xc510>
   1cfdc:	add	r0, pc, r0
   1cfe0:	bx	lr
   1cfe4:	ldr	r0, [pc, #1576]	; 1d614 <close@plt+0xc514>
   1cfe8:	add	r0, pc, r0
   1cfec:	bx	lr
   1cff0:	ldr	r0, [pc, #1568]	; 1d618 <close@plt+0xc518>
   1cff4:	add	r0, pc, r0
   1cff8:	bx	lr
   1cffc:	ldr	r0, [pc, #1560]	; 1d61c <close@plt+0xc51c>
   1d000:	add	r0, pc, r0
   1d004:	bx	lr
   1d008:	ldr	r0, [pc, #1552]	; 1d620 <close@plt+0xc520>
   1d00c:	add	r0, pc, r0
   1d010:	bx	lr
   1d014:	ldr	r0, [pc, #1544]	; 1d624 <close@plt+0xc524>
   1d018:	add	r0, pc, r0
   1d01c:	bx	lr
   1d020:	ldr	r0, [pc, #1536]	; 1d628 <close@plt+0xc528>
   1d024:	add	r0, pc, r0
   1d028:	bx	lr
   1d02c:	ldr	r0, [pc, #1528]	; 1d62c <close@plt+0xc52c>
   1d030:	add	r0, pc, r0
   1d034:	bx	lr
   1d038:	ldr	r0, [pc, #1520]	; 1d630 <close@plt+0xc530>
   1d03c:	add	r0, pc, r0
   1d040:	bx	lr
   1d044:	ldr	r0, [pc, #1512]	; 1d634 <close@plt+0xc534>
   1d048:	add	r0, pc, r0
   1d04c:	bx	lr
   1d050:	ldr	r0, [pc, #1504]	; 1d638 <close@plt+0xc538>
   1d054:	add	r0, pc, r0
   1d058:	bx	lr
   1d05c:	ldr	r0, [pc, #1496]	; 1d63c <close@plt+0xc53c>
   1d060:	add	r0, pc, r0
   1d064:	bx	lr
   1d068:	ldr	r0, [pc, #1488]	; 1d640 <close@plt+0xc540>
   1d06c:	add	r0, pc, r0
   1d070:	bx	lr
   1d074:	ldr	r0, [pc, #1480]	; 1d644 <close@plt+0xc544>
   1d078:	add	r0, pc, r0
   1d07c:	bx	lr
   1d080:	ldr	r0, [pc, #1472]	; 1d648 <close@plt+0xc548>
   1d084:	add	r0, pc, r0
   1d088:	bx	lr
   1d08c:	ldr	r0, [pc, #1464]	; 1d64c <close@plt+0xc54c>
   1d090:	add	r0, pc, r0
   1d094:	bx	lr
   1d098:	ldr	r0, [pc, #1456]	; 1d650 <close@plt+0xc550>
   1d09c:	add	r0, pc, r0
   1d0a0:	bx	lr
   1d0a4:	ldr	r0, [pc, #1448]	; 1d654 <close@plt+0xc554>
   1d0a8:	add	r0, pc, r0
   1d0ac:	bx	lr
   1d0b0:	ldr	r0, [pc, #1440]	; 1d658 <close@plt+0xc558>
   1d0b4:	add	r0, pc, r0
   1d0b8:	bx	lr
   1d0bc:	ldr	r0, [pc, #1432]	; 1d65c <close@plt+0xc55c>
   1d0c0:	add	r0, pc, r0
   1d0c4:	bx	lr
   1d0c8:	ldr	r0, [pc, #1424]	; 1d660 <close@plt+0xc560>
   1d0cc:	add	r0, pc, r0
   1d0d0:	bx	lr
   1d0d4:	ldr	r0, [pc, #1416]	; 1d664 <close@plt+0xc564>
   1d0d8:	add	r0, pc, r0
   1d0dc:	bx	lr
   1d0e0:	ldr	r0, [pc, #1408]	; 1d668 <close@plt+0xc568>
   1d0e4:	add	r0, pc, r0
   1d0e8:	bx	lr
   1d0ec:	ldr	r0, [pc, #1400]	; 1d66c <close@plt+0xc56c>
   1d0f0:	add	r0, pc, r0
   1d0f4:	bx	lr
   1d0f8:	ldr	r0, [pc, #1392]	; 1d670 <close@plt+0xc570>
   1d0fc:	add	r0, pc, r0
   1d100:	bx	lr
   1d104:	ldr	r0, [pc, #1384]	; 1d674 <close@plt+0xc574>
   1d108:	add	r0, pc, r0
   1d10c:	bx	lr
   1d110:	ldr	r0, [pc, #1376]	; 1d678 <close@plt+0xc578>
   1d114:	add	r0, pc, r0
   1d118:	bx	lr
   1d11c:	ldr	r0, [pc, #1368]	; 1d67c <close@plt+0xc57c>
   1d120:	add	r0, pc, r0
   1d124:	bx	lr
   1d128:	ldr	r0, [pc, #1360]	; 1d680 <close@plt+0xc580>
   1d12c:	add	r0, pc, r0
   1d130:	bx	lr
   1d134:	ldr	r0, [pc, #1352]	; 1d684 <close@plt+0xc584>
   1d138:	add	r0, pc, r0
   1d13c:	bx	lr
   1d140:	ldr	r0, [pc, #1344]	; 1d688 <close@plt+0xc588>
   1d144:	add	r0, pc, r0
   1d148:	bx	lr
   1d14c:	ldr	r0, [pc, #1336]	; 1d68c <close@plt+0xc58c>
   1d150:	add	r0, pc, r0
   1d154:	bx	lr
   1d158:	ldr	r0, [pc, #1328]	; 1d690 <close@plt+0xc590>
   1d15c:	add	r0, pc, r0
   1d160:	bx	lr
   1d164:	ldr	r0, [pc, #1320]	; 1d694 <close@plt+0xc594>
   1d168:	add	r0, pc, r0
   1d16c:	bx	lr
   1d170:	ldr	r0, [pc, #1312]	; 1d698 <close@plt+0xc598>
   1d174:	add	r0, pc, r0
   1d178:	bx	lr
   1d17c:	ldr	r0, [pc, #1304]	; 1d69c <close@plt+0xc59c>
   1d180:	add	r0, pc, r0
   1d184:	bx	lr
   1d188:	ldr	r0, [pc, #1296]	; 1d6a0 <close@plt+0xc5a0>
   1d18c:	add	r0, pc, r0
   1d190:	bx	lr
   1d194:	ldr	r0, [pc, #1288]	; 1d6a4 <close@plt+0xc5a4>
   1d198:	add	r0, pc, r0
   1d19c:	bx	lr
   1d1a0:	ldr	r0, [pc, #1280]	; 1d6a8 <close@plt+0xc5a8>
   1d1a4:	add	r0, pc, r0
   1d1a8:	bx	lr
   1d1ac:	ldr	r0, [pc, #1272]	; 1d6ac <close@plt+0xc5ac>
   1d1b0:	add	r0, pc, r0
   1d1b4:	bx	lr
   1d1b8:	ldr	r0, [pc, #1264]	; 1d6b0 <close@plt+0xc5b0>
   1d1bc:	add	r0, pc, r0
   1d1c0:	bx	lr
   1d1c4:	ldr	r0, [pc, #1256]	; 1d6b4 <close@plt+0xc5b4>
   1d1c8:	add	r0, pc, r0
   1d1cc:	bx	lr
   1d1d0:	ldr	r0, [pc, #1248]	; 1d6b8 <close@plt+0xc5b8>
   1d1d4:	add	r0, pc, r0
   1d1d8:	bx	lr
   1d1dc:	ldr	r0, [pc, #1240]	; 1d6bc <close@plt+0xc5bc>
   1d1e0:	add	r0, pc, r0
   1d1e4:	bx	lr
   1d1e8:	ldr	r0, [pc, #1232]	; 1d6c0 <close@plt+0xc5c0>
   1d1ec:	add	r0, pc, r0
   1d1f0:	bx	lr
   1d1f4:	ldr	r0, [pc, #1224]	; 1d6c4 <close@plt+0xc5c4>
   1d1f8:	add	r0, pc, r0
   1d1fc:	bx	lr
   1d200:	ldr	r0, [pc, #1216]	; 1d6c8 <close@plt+0xc5c8>
   1d204:	add	r0, pc, r0
   1d208:	bx	lr
   1d20c:	ldr	r0, [pc, #1208]	; 1d6cc <close@plt+0xc5cc>
   1d210:	add	r0, pc, r0
   1d214:	bx	lr
   1d218:	ldr	r0, [pc, #1200]	; 1d6d0 <close@plt+0xc5d0>
   1d21c:	add	r0, pc, r0
   1d220:	bx	lr
   1d224:	ldr	r0, [pc, #1192]	; 1d6d4 <close@plt+0xc5d4>
   1d228:	add	r0, pc, r0
   1d22c:	bx	lr
   1d230:	ldr	r0, [pc, #1184]	; 1d6d8 <close@plt+0xc5d8>
   1d234:	add	r0, pc, r0
   1d238:	bx	lr
   1d23c:	ldr	r0, [pc, #1176]	; 1d6dc <close@plt+0xc5dc>
   1d240:	add	r0, pc, r0
   1d244:	bx	lr
   1d248:	ldr	r0, [pc, #1168]	; 1d6e0 <close@plt+0xc5e0>
   1d24c:	add	r0, pc, r0
   1d250:	bx	lr
   1d254:	ldr	r0, [pc, #1160]	; 1d6e4 <close@plt+0xc5e4>
   1d258:	add	r0, pc, r0
   1d25c:	bx	lr
   1d260:	ldr	r0, [pc, #1152]	; 1d6e8 <close@plt+0xc5e8>
   1d264:	add	r0, pc, r0
   1d268:	bx	lr
   1d26c:	ldr	r0, [pc, #1144]	; 1d6ec <close@plt+0xc5ec>
   1d270:	add	r0, pc, r0
   1d274:	bx	lr
   1d278:	ldr	r0, [pc, #1136]	; 1d6f0 <close@plt+0xc5f0>
   1d27c:	add	r0, pc, r0
   1d280:	bx	lr
   1d284:	ldr	r0, [pc, #1128]	; 1d6f4 <close@plt+0xc5f4>
   1d288:	add	r0, pc, r0
   1d28c:	bx	lr
   1d290:	ldr	r0, [pc, #1120]	; 1d6f8 <close@plt+0xc5f8>
   1d294:	add	r0, pc, r0
   1d298:	bx	lr
   1d29c:	ldr	r0, [pc, #1112]	; 1d6fc <close@plt+0xc5fc>
   1d2a0:	add	r0, pc, r0
   1d2a4:	bx	lr
   1d2a8:	ldr	r0, [pc, #1104]	; 1d700 <close@plt+0xc600>
   1d2ac:	add	r0, pc, r0
   1d2b0:	bx	lr
   1d2b4:	ldr	r0, [pc, #1096]	; 1d704 <close@plt+0xc604>
   1d2b8:	add	r0, pc, r0
   1d2bc:	bx	lr
   1d2c0:	ldr	r0, [pc, #1088]	; 1d708 <close@plt+0xc608>
   1d2c4:	add	r0, pc, r0
   1d2c8:	bx	lr
   1d2cc:	ldr	r0, [pc, #1080]	; 1d70c <close@plt+0xc60c>
   1d2d0:	add	r0, pc, r0
   1d2d4:	bx	lr
   1d2d8:	ldr	r0, [pc, #1072]	; 1d710 <close@plt+0xc610>
   1d2dc:	add	r0, pc, r0
   1d2e0:	bx	lr
   1d2e4:	ldr	r0, [pc, #1064]	; 1d714 <close@plt+0xc614>
   1d2e8:	add	r0, pc, r0
   1d2ec:	bx	lr
   1d2f0:	ldr	r0, [pc, #1056]	; 1d718 <close@plt+0xc618>
   1d2f4:	add	r0, pc, r0
   1d2f8:	bx	lr
   1d2fc:	ldr	r0, [pc, #1048]	; 1d71c <close@plt+0xc61c>
   1d300:	add	r0, pc, r0
   1d304:	bx	lr
   1d308:	ldr	r0, [pc, #1040]	; 1d720 <close@plt+0xc620>
   1d30c:	add	r0, pc, r0
   1d310:	bx	lr
   1d314:	ldr	r0, [pc, #1032]	; 1d724 <close@plt+0xc624>
   1d318:	add	r0, pc, r0
   1d31c:	bx	lr
   1d320:	ldr	r0, [pc, #1024]	; 1d728 <close@plt+0xc628>
   1d324:	add	r0, pc, r0
   1d328:	bx	lr
   1d32c:	ldr	r0, [pc, #1016]	; 1d72c <close@plt+0xc62c>
   1d330:	add	r0, pc, r0
   1d334:	bx	lr
   1d338:	ldr	r0, [pc, #1008]	; 1d730 <close@plt+0xc630>
   1d33c:	add	r0, pc, r0
   1d340:	bx	lr
   1d344:	ldr	r0, [pc, #1000]	; 1d734 <close@plt+0xc634>
   1d348:	add	r0, pc, r0
   1d34c:	bx	lr
   1d350:	ldr	r0, [pc, #992]	; 1d738 <close@plt+0xc638>
   1d354:	add	r0, pc, r0
   1d358:	bx	lr
   1d35c:	ldr	r0, [pc, #984]	; 1d73c <close@plt+0xc63c>
   1d360:	add	r0, pc, r0
   1d364:	bx	lr
   1d368:	ldr	r0, [pc, #976]	; 1d740 <close@plt+0xc640>
   1d36c:	add	r0, pc, r0
   1d370:	bx	lr
   1d374:	ldr	r0, [pc, #968]	; 1d744 <close@plt+0xc644>
   1d378:	add	r0, pc, r0
   1d37c:	bx	lr
   1d380:	ldr	r0, [pc, #960]	; 1d748 <close@plt+0xc648>
   1d384:	add	r0, pc, r0
   1d388:	bx	lr
   1d38c:	ldr	r0, [pc, #952]	; 1d74c <close@plt+0xc64c>
   1d390:	add	r0, pc, r0
   1d394:	bx	lr
   1d398:	ldr	r0, [pc, #944]	; 1d750 <close@plt+0xc650>
   1d39c:	add	r0, pc, r0
   1d3a0:	bx	lr
   1d3a4:	ldr	r0, [pc, #936]	; 1d754 <close@plt+0xc654>
   1d3a8:	add	r0, pc, r0
   1d3ac:	bx	lr
   1d3b0:	ldr	r0, [pc, #928]	; 1d758 <close@plt+0xc658>
   1d3b4:	add	r0, pc, r0
   1d3b8:	bx	lr
   1d3bc:	ldr	r0, [pc, #920]	; 1d75c <close@plt+0xc65c>
   1d3c0:	add	r0, pc, r0
   1d3c4:	bx	lr
   1d3c8:	ldr	r0, [pc, #912]	; 1d760 <close@plt+0xc660>
   1d3cc:	add	r0, pc, r0
   1d3d0:	bx	lr
   1d3d4:	ldr	r0, [pc, #904]	; 1d764 <close@plt+0xc664>
   1d3d8:	add	r0, pc, r0
   1d3dc:	bx	lr
   1d3e0:	ldr	r0, [pc, #896]	; 1d768 <close@plt+0xc668>
   1d3e4:	add	r0, pc, r0
   1d3e8:	bx	lr
   1d3ec:	ldr	r0, [pc, #888]	; 1d76c <close@plt+0xc66c>
   1d3f0:	add	r0, pc, r0
   1d3f4:	bx	lr
   1d3f8:	ldr	r0, [pc, #880]	; 1d770 <close@plt+0xc670>
   1d3fc:	add	r0, pc, r0
   1d400:	bx	lr
   1d404:	ldr	r0, [pc, #872]	; 1d774 <close@plt+0xc674>
   1d408:	add	r0, pc, r0
   1d40c:	bx	lr
   1d410:	ldr	r0, [pc, #864]	; 1d778 <close@plt+0xc678>
   1d414:	add	r0, pc, r0
   1d418:	bx	lr
   1d41c:	ldr	r0, [pc, #856]	; 1d77c <close@plt+0xc67c>
   1d420:	add	r0, pc, r0
   1d424:	bx	lr
   1d428:	ldr	r0, [pc, #848]	; 1d780 <close@plt+0xc680>
   1d42c:	add	r0, pc, r0
   1d430:	bx	lr
   1d434:	ldr	r0, [pc, #840]	; 1d784 <close@plt+0xc684>
   1d438:	add	r0, pc, r0
   1d43c:	bx	lr
   1d440:	ldr	r0, [pc, #832]	; 1d788 <close@plt+0xc688>
   1d444:	add	r0, pc, r0
   1d448:	bx	lr
   1d44c:	ldr	r0, [pc, #824]	; 1d78c <close@plt+0xc68c>
   1d450:	add	r0, pc, r0
   1d454:	bx	lr
   1d458:	ldr	r0, [pc, #816]	; 1d790 <close@plt+0xc690>
   1d45c:	add	r0, pc, r0
   1d460:	bx	lr
   1d464:	andeq	fp, r0, r4, lsl #1
   1d468:	andeq	sl, r0, r8, lsr #30
   1d46c:	andeq	fp, r0, r8, lsr #2
   1d470:	andeq	sl, r0, ip, asr lr
   1d474:	strdeq	ip, [r0], -r0
   1d478:	muleq	r0, r4, r9
   1d47c:			; <UNDEFINED> instruction: 0x0000bdbc
   1d480:	andeq	fp, r0, r4, lsr #25
   1d484:	muleq	r0, r8, r9
   1d488:	andeq	sp, r0, r0, ror r2
   1d48c:	andeq	sp, r0, r4, asr r8
   1d490:	andeq	sp, r0, r0, lsr #3
   1d494:	muleq	r0, r0, r7
   1d498:			; <UNDEFINED> instruction: 0x0000cfb8
   1d49c:	strdeq	sp, [r0], -r8
   1d4a0:	andeq	r8, r0, ip, asr #14
   1d4a4:	andeq	sl, r0, ip, lsr #26
   1d4a8:			; <UNDEFINED> instruction: 0x000086bc
   1d4ac:	muleq	r0, r4, r5
   1d4b0:	andeq	sl, r0, r0, lsr r6
   1d4b4:	andeq	sl, r0, r4, lsl #10
   1d4b8:			; <UNDEFINED> instruction: 0x0000a8b0
   1d4bc:			; <UNDEFINED> instruction: 0x0000aeb8
   1d4c0:	andeq	sl, r0, ip, ror #15
   1d4c4:	muleq	r0, r4, r7
   1d4c8:			; <UNDEFINED> instruction: 0x00009bb4
   1d4cc:	andeq	r9, r0, r0, asr #3
   1d4d0:	andeq	sl, r0, r4, lsl #14
   1d4d4:	andeq	r9, r0, ip, asr r3
   1d4d8:	andeq	r9, r0, r8, ror #4
   1d4dc:	andeq	sl, r0, r4, lsr r3
   1d4e0:	andeq	r9, r0, r4, lsl #20
   1d4e4:	ldrdeq	sl, [r0], -ip
   1d4e8:	andeq	sl, r0, ip, ror #4
   1d4ec:	muleq	r0, r8, r3
   1d4f0:	andeq	r9, r0, r0, ror #14
   1d4f4:	andeq	fp, r0, r4, lsr r8
   1d4f8:			; <UNDEFINED> instruction: 0x000097b8
   1d4fc:	andeq	fp, r0, r0, ror r7
   1d500:	andeq	r9, r0, ip, asr r8
   1d504:	andeq	r9, r0, r8, lsl #18
   1d508:	andeq	r9, r0, ip, lsr #20
   1d50c:	andeq	r8, r0, r0, ror #26
   1d510:	andeq	r9, r0, r4, lsr pc
   1d514:	andeq	r8, r0, r0, ror ip
   1d518:	andeq	r8, r0, r8, lsl #22
   1d51c:	ldrdeq	r9, [r0], -ip
   1d520:	andeq	sp, r0, r0, lsr r5
   1d524:	andeq	sp, r0, r0, lsl #9
   1d528:	andeq	sp, r0, r0, lsl r7
   1d52c:	andeq	r8, r0, r4, asr lr
   1d530:	andeq	r8, r0, r8, lsr #27
   1d534:	strdeq	r8, [r0], -ip
   1d538:	andeq	r9, r0, r4, ror #24
   1d53c:	muleq	r0, r0, sp
   1d540:	strdeq	sl, [r0], -r8
   1d544:			; <UNDEFINED> instruction: 0x0000a7b0
   1d548:	andeq	sl, r0, ip, ror #18
   1d54c:	andeq	sl, r0, ip, lsl r8
   1d550:	andeq	r9, r0, r8, lsl #23
   1d554:	andeq	r9, r0, r0, asr #27
   1d558:	andeq	r9, r0, r8, lsr #25
   1d55c:	andeq	r9, r0, r8, lsl #5
   1d560:	andeq	r8, r0, r0, asr r8
   1d564:	andeq	r8, r0, r4, ror #13
   1d568:			; <UNDEFINED> instruction: 0x000093bc
   1d56c:	andeq	r9, r0, r4, ror #8
   1d570:	strdeq	r9, [r0], -r0
   1d574:			; <UNDEFINED> instruction: 0x00008ab0
   1d578:	andeq	r8, r0, r0, lsr #12
   1d57c:	andeq	fp, r0, ip, lsr #28
   1d580:	andeq	fp, r0, r4, asr #7
   1d584:	andeq	sl, r0, ip, ror #18
   1d588:	andeq	r9, r0, r8, asr #9
   1d58c:	strdeq	r9, [r0], -ip
   1d590:	muleq	r0, r0, lr
   1d594:	andeq	sl, r0, r0, lsl r4
   1d598:	andeq	r9, r0, ip, lsl #30
   1d59c:	muleq	r0, r8, r3
   1d5a0:	andeq	r8, r0, r8, ror r8
   1d5a4:	andeq	sp, r0, r0, ror r7
   1d5a8:	andeq	sl, r0, ip, lsr lr
   1d5ac:	andeq	ip, r0, ip, lsr r8
   1d5b0:	andeq	fp, r0, ip, ror #16
   1d5b4:	andeq	sp, r0, ip, lsr #4
   1d5b8:	andeq	ip, r0, ip, lsl sp
   1d5bc:	andeq	r8, r0, r4, lsl #10
   1d5c0:	andeq	ip, r0, r4, lsr #20
   1d5c4:	andeq	fp, r0, ip, lsr r1
   1d5c8:	strdeq	sl, [r0], -r0
   1d5cc:	strdeq	sl, [r0], -r0
   1d5d0:	andeq	ip, r0, ip, lsl fp
   1d5d4:	andeq	fp, r0, r4, ror #28
   1d5d8:			; <UNDEFINED> instruction: 0x0000c8b8
   1d5dc:	andeq	fp, r0, ip, asr fp
   1d5e0:	andeq	fp, r0, r8, ror #19
   1d5e4:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1d5e8:	andeq	fp, r0, r8, lsr r6
   1d5ec:	andeq	fp, r0, r0, lsl #7
   1d5f0:	andeq	sl, r0, r4, ror #28
   1d5f4:	andeq	ip, r0, r0, lsl #29
   1d5f8:	andeq	sl, r0, r0, asr r5
   1d5fc:	andeq	sl, r0, ip, ror #2
   1d600:	ldrdeq	sl, [r0], -r0
   1d604:	andeq	sp, r0, r4, ror r3
   1d608:			; <UNDEFINED> instruction: 0x0000d4b8
   1d60c:	strdeq	ip, [r0], -r0
   1d610:	andeq	sl, r0, r8, lsr #17
   1d614:	andeq	r8, r0, r8, lsr #5
   1d618:	andeq	ip, r0, r4, asr r4
   1d61c:	andeq	ip, r0, r4, lsl #6
   1d620:	andeq	ip, r0, r8, ror r5
   1d624:	strdeq	fp, [r0], -r8
   1d628:	andeq	r8, r0, r8, lsl #10
   1d62c:	andeq	r9, r0, ip, lsl #2
   1d630:	andeq	r8, r0, ip, lsl #16
   1d634:	strdeq	r8, [r0], -r0
   1d638:	andeq	r9, r0, r4, lsr #18
   1d63c:	muleq	r0, r8, r1
   1d640:	andeq	r8, r0, r8, lsr #27
   1d644:	andeq	r9, r0, r0, lsl #28
   1d648:	andeq	r9, r0, r8, lsr pc
   1d64c:	andeq	r9, r0, r8, ror r3
   1d650:	andeq	fp, r0, r0, ror #7
   1d654:	andeq	r9, r0, r8, ror #11
   1d658:	andeq	r8, r0, r8, lsl r9
   1d65c:	strdeq	r9, [r0], -ip
   1d660:	andeq	sl, r0, r0, lsr r5
   1d664:	strdeq	r8, [r0], -ip
   1d668:	andeq	fp, r0, r4, lsl #28
   1d66c:	andeq	fp, r0, r4, ror pc
   1d670:	andeq	sl, r0, r4, asr #17
   1d674:	andeq	r9, r0, r8, asr #21
   1d678:	andeq	r9, r0, r8, ror #8
   1d67c:			; <UNDEFINED> instruction: 0x0000babc
   1d680:	andeq	r9, r0, ip, lsl #24
   1d684:	andeq	fp, r0, r0, ror r0
   1d688:	andeq	r9, r0, r0, asr #13
   1d68c:	andeq	r8, r0, r0, asr fp
   1d690:	andeq	r9, r0, r0, asr r1
   1d694:	ldrdeq	sl, [r0], -ip
   1d698:	ldrdeq	sl, [r0], -r4
   1d69c:	andeq	ip, r0, r0, lsl r5
   1d6a0:	andeq	fp, r0, ip, asr r5
   1d6a4:	andeq	sp, r0, r0, asr #8
   1d6a8:	andeq	ip, r0, r0, lsr r0
   1d6ac:	andeq	r8, r0, r4, ror #9
   1d6b0:			; <UNDEFINED> instruction: 0x0000aab4
   1d6b4:	ldrdeq	ip, [r0], -r4
   1d6b8:			; <UNDEFINED> instruction: 0x0000c9b0
   1d6bc:	andeq	r8, r0, r4, ror #2
   1d6c0:			; <UNDEFINED> instruction: 0x0000b1b0
   1d6c4:	andeq	r9, r0, r0, lsr #26
   1d6c8:	andeq	sl, r0, r4, ror ip
   1d6cc:	andeq	ip, r0, r4, asr #22
   1d6d0:	andeq	sl, r0, r8, ror #13
   1d6d4:	muleq	r0, r4, r1
   1d6d8:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   1d6dc:	andeq	fp, r0, ip, lsr r6
   1d6e0:	andeq	sp, r0, r8, lsr r0
   1d6e4:	ldrdeq	sl, [r0], -r4
   1d6e8:	andeq	ip, r0, r4, lsr r6
   1d6ec:	andeq	r9, r0, r0, lsr #15
   1d6f0:	andeq	r9, r0, ip, lsl r2
   1d6f4:	muleq	r0, r8, fp
   1d6f8:	andeq	r8, r0, r0, lsl #25
   1d6fc:	muleq	r0, r8, r8
   1d700:	andeq	fp, r0, r8, ror r3
   1d704:	andeq	r8, r0, ip, lsl #6
   1d708:	andeq	fp, r0, r8, lsr lr
   1d70c:	andeq	sl, r0, ip, lsr lr
   1d710:	andeq	r9, r0, r4, ror r4
   1d714:	andeq	r9, r0, r8, asr #29
   1d718:			; <UNDEFINED> instruction: 0x0000a3b0
   1d71c:	andeq	ip, r0, ip, ror #5
   1d720:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1d724:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1d728:	andeq	sl, r0, ip, lsl #17
   1d72c:	strdeq	sp, [r0], -r0
   1d730:	andeq	r9, r0, r0, lsr r9
   1d734:	muleq	r0, ip, r8
   1d738:	muleq	r0, ip, lr
   1d73c:	andeq	r8, r0, ip, lsr sp
   1d740:	andeq	ip, r0, r8, asr r6
   1d744:	andeq	ip, r0, r8, lsr #22
   1d748:	andeq	fp, r0, r4, ror r6
   1d74c:	andeq	fp, r0, r4, ror r1
   1d750:	andeq	r8, r0, r4, ror #1
   1d754:	muleq	r0, r0, r7
   1d758:	andeq	r9, r0, r4, asr #4
   1d75c:	andeq	ip, r0, r0, lsr r1
   1d760:	andeq	sl, r0, r8, lsl #13
   1d764:	andeq	r9, r0, r8, ror #24
   1d768:	andeq	sp, r0, r4
   1d76c:	andeq	sl, r0, r4, ror r1
   1d770:	andeq	fp, r0, r4, asr #23
   1d774:	muleq	r0, r0, r6
   1d778:	andeq	sl, r0, r8, lsl #23
   1d77c:	andeq	sl, r0, r0, lsr #28
   1d780:	andeq	r8, r0, ip, ror #30
   1d784:	andeq	ip, r0, r8, lsr #26
   1d788:			; <UNDEFINED> instruction: 0x0000a3b0
   1d78c:	muleq	r0, ip, r8
   1d790:	muleq	r0, r8, r9
   1d794:	andeq	fp, r0, ip, ror #30
   1d798:	andeq	r7, r0, r0, asr #31
   1d79c:	muleq	r0, ip, r5
   1d7a0:	strdeq	r9, [r0], -ip
   1d7a4:	andeq	ip, r0, ip, asr r4
   1d7a8:	andeq	sl, r0, r0, lsr #31
   1d7ac:	andeq	fp, r0, ip, ror #20
   1d7b0:	muleq	r0, r4, r0
   1d7b4:	andeq	sl, r0, r4, lsl r5
   1d7b8:	ldr	r0, [pc, #-44]	; 1d794 <close@plt+0xc694>
   1d7bc:	add	r0, pc, r0
   1d7c0:	bx	lr
   1d7c4:	ldr	r0, [pc, #-52]	; 1d798 <close@plt+0xc698>
   1d7c8:	add	r0, pc, r0
   1d7cc:	bx	lr
   1d7d0:	ldr	r0, [pc, #-60]	; 1d79c <close@plt+0xc69c>
   1d7d4:	add	r0, pc, r0
   1d7d8:	bx	lr
   1d7dc:	ldr	r0, [pc, #-68]	; 1d7a0 <close@plt+0xc6a0>
   1d7e0:	add	r0, pc, r0
   1d7e4:	bx	lr
   1d7e8:	ldr	r0, [pc, #-76]	; 1d7a4 <close@plt+0xc6a4>
   1d7ec:	add	r0, pc, r0
   1d7f0:	bx	lr
   1d7f4:	ldr	r0, [pc, #-84]	; 1d7a8 <close@plt+0xc6a8>
   1d7f8:	add	r0, pc, r0
   1d7fc:	bx	lr
   1d800:	ldr	r0, [pc, #-92]	; 1d7ac <close@plt+0xc6ac>
   1d804:	add	r0, pc, r0
   1d808:	bx	lr
   1d80c:	ldr	r0, [pc, #-100]	; 1d7b0 <close@plt+0xc6b0>
   1d810:	add	r0, pc, r0
   1d814:	bx	lr
   1d818:	ldr	r0, [pc, #-108]	; 1d7b4 <close@plt+0xc6b4>
   1d81c:	add	r0, pc, r0
   1d820:	bx	lr
   1d824:	push	{r4, r5, r6, r7, r8, lr}
   1d828:	mov	r4, r0
   1d82c:	sub	sp, sp, #8
   1d830:	mov	r0, #120	; 0x78
   1d834:	mov	r5, r1
   1d838:	bl	10f8c <malloc@plt>
   1d83c:	subs	r7, r0, #0
   1d840:	beq	1d8a8 <close@plt+0xc7a8>
   1d844:	ldr	r3, [r4]
   1d848:	mov	r2, #0
   1d84c:	cmp	r3, r2
   1d850:	strb	r2, [r7]
   1d854:	beq	1d8a8 <close@plt+0xc7a8>
   1d858:	ldr	r8, [pc, #84]	; 1d8b4 <close@plt+0xc7b4>
   1d85c:	mov	r6, r7
   1d860:	add	r8, pc, r8
   1d864:	b	1d874 <close@plt+0xc774>
   1d868:	ldr	r3, [r4, #8]!
   1d86c:	cmp	r3, #0
   1d870:	beq	1d8a8 <close@plt+0xc7a8>
   1d874:	ldr	r2, [r4, #4]
   1d878:	tst	r5, r2
   1d87c:	beq	1d868 <close@plt+0xc768>
   1d880:	str	r3, [sp]
   1d884:	mov	r0, r6
   1d888:	mov	r3, r8
   1d88c:	mvn	r2, #0
   1d890:	mov	r1, #1
   1d894:	bl	11034 <__sprintf_chk@plt>
   1d898:	ldr	r3, [r4, #8]!
   1d89c:	cmp	r3, #0
   1d8a0:	add	r6, r6, r0
   1d8a4:	bne	1d874 <close@plt+0xc774>
   1d8a8:	mov	r0, r7
   1d8ac:	add	sp, sp, #8
   1d8b0:	pop	{r4, r5, r6, r7, r8, pc}
   1d8b4:	andeq	ip, r0, ip, lsl lr
   1d8b8:	push	{r4, r5, r6, lr}
   1d8bc:	mov	r4, r0
   1d8c0:	sub	sp, sp, #8
   1d8c4:	mov	r0, #50	; 0x32
   1d8c8:	mov	r5, r1
   1d8cc:	bl	10f8c <malloc@plt>
   1d8d0:	subs	r6, r0, #0
   1d8d4:	beq	1d91c <close@plt+0xc81c>
   1d8d8:	ldr	r3, [r4]
   1d8dc:	mov	r2, #0
   1d8e0:	cmp	r3, r2
   1d8e4:	strb	r2, [r6]
   1d8e8:	beq	1d91c <close@plt+0xc81c>
   1d8ec:	ldr	r2, [r4, #4]
   1d8f0:	cmp	r5, r2
   1d8f4:	movne	r0, r4
   1d8f8:	bne	1d90c <close@plt+0xc80c>
   1d8fc:	b	1d928 <close@plt+0xc828>
   1d900:	ldr	r2, [r0, #4]
   1d904:	cmp	r2, r5
   1d908:	beq	1d928 <close@plt+0xc828>
   1d90c:	ldr	r3, [r0, #8]
   1d910:	add	r0, r0, #8
   1d914:	cmp	r3, #0
   1d918:	bne	1d900 <close@plt+0xc800>
   1d91c:	mov	r0, r6
   1d920:	add	sp, sp, #8
   1d924:	pop	{r4, r5, r6, pc}
   1d928:	str	r3, [sp]
   1d92c:	ldr	r3, [pc, #28]	; 1d950 <close@plt+0xc850>
   1d930:	mov	r2, #50	; 0x32
   1d934:	add	r3, pc, r3
   1d938:	mov	r1, #1
   1d93c:	mov	r0, r6
   1d940:	bl	11034 <__sprintf_chk@plt>
   1d944:	mov	r0, r6
   1d948:	add	sp, sp, #8
   1d94c:	pop	{r4, r5, r6, pc}
   1d950:	strdeq	r6, [r0], -ip
   1d954:	ldr	r3, [pc, #216]	; 1da34 <close@plt+0xc934>
   1d958:	ldr	ip, [pc, #216]	; 1da38 <close@plt+0xc938>
   1d95c:	add	r3, pc, r3
   1d960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d964:	mov	r7, r0
   1d968:	ldr	r0, [r3, ip]
   1d96c:	sub	sp, sp, #20
   1d970:	cmp	r1, #0
   1d974:	ldr	r3, [r0]
   1d978:	mov	r6, #0
   1d97c:	str	r0, [sp, #4]
   1d980:	str	r3, [sp, #12]
   1d984:	beq	1da10 <close@plt+0xc910>
   1d988:	mov	r0, r1
   1d98c:	mov	r5, r2
   1d990:	bl	10ed8 <strdup@plt>
   1d994:	cmp	r0, #0
   1d998:	mov	fp, r0
   1d99c:	str	r0, [sp, #8]
   1d9a0:	beq	1da10 <close@plt+0xc910>
   1d9a4:	ldr	r8, [pc, #144]	; 1da3c <close@plt+0xc93c>
   1d9a8:	add	r9, sp, #8
   1d9ac:	add	r8, pc, r8
   1d9b0:	str	r6, [r5]
   1d9b4:	mov	r1, r8
   1d9b8:	mov	r0, r9
   1d9bc:	bl	10fbc <strsep@plt>
   1d9c0:	subs	r4, r0, #0
   1d9c4:	beq	1da08 <close@plt+0xc908>
   1d9c8:	ldr	r0, [r7]
   1d9cc:	cmp	r0, #0
   1d9d0:	movne	sl, r7
   1d9d4:	beq	1d9b4 <close@plt+0xc8b4>
   1d9d8:	mov	r1, r4
   1d9dc:	bl	10ef0 <strcasecmp@plt>
   1d9e0:	cmp	r0, #0
   1d9e4:	moveq	r6, #1
   1d9e8:	ldreq	r1, [sl, #4]
   1d9ec:	ldreq	r2, [r5]
   1d9f0:	ldr	r0, [sl, #8]!
   1d9f4:	orreq	r2, r2, r1
   1d9f8:	streq	r2, [r5]
   1d9fc:	cmp	r0, #0
   1da00:	bne	1d9d8 <close@plt+0xc8d8>
   1da04:	b	1d9b4 <close@plt+0xc8b4>
   1da08:	mov	r0, fp
   1da0c:	bl	10e9c <free@plt>
   1da10:	ldr	r3, [sp, #4]
   1da14:	ldr	r2, [sp, #12]
   1da18:	mov	r0, r6
   1da1c:	ldr	r3, [r3]
   1da20:	cmp	r2, r3
   1da24:	bne	1da30 <close@plt+0xc930>
   1da28:	add	sp, sp, #20
   1da2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1da30:	bl	10ee4 <__stack_chk_fail@plt>
   1da34:	muleq	r1, r8, r5
   1da38:	strdeq	r0, [r0], -r8
   1da3c:	ldrdeq	ip, [r0], -r4
   1da40:	ldr	r3, [pc, #136]	; 1dad0 <close@plt+0xc9d0>
   1da44:	ldr	ip, [pc, #136]	; 1dad4 <close@plt+0xc9d4>
   1da48:	add	r3, pc, r3
   1da4c:	push	{r4, r5, r6, r7, lr}
   1da50:	sub	sp, sp, #100	; 0x64
   1da54:	ldr	r4, [r3, ip]
   1da58:	mov	r6, r0
   1da5c:	mov	r5, r1
   1da60:	ldr	ip, [r4]
   1da64:	mov	r1, #0
   1da68:	mov	r7, r2
   1da6c:	add	r0, sp, #2
   1da70:	mov	r2, #90	; 0x5a
   1da74:	str	ip, [sp, #92]	; 0x5c
   1da78:	bl	1104c <memset@plt>
   1da7c:	mov	r0, r6
   1da80:	mov	r2, sp
   1da84:	ldr	r1, [pc, #76]	; 1dad8 <close@plt+0xc9d8>
   1da88:	strh	r5, [sp]
   1da8c:	bl	10f5c <ioctl@plt>
   1da90:	cmp	r0, #0
   1da94:	movne	r0, #0
   1da98:	bne	1dab4 <close@plt+0xc9b4>
   1da9c:	mov	r0, r7
   1daa0:	mov	r2, #6
   1daa4:	add	r1, sp, #10
   1daa8:	bl	10ec0 <memcmp@plt>
   1daac:	clz	r0, r0
   1dab0:	lsr	r0, r0, #5
   1dab4:	ldr	r2, [sp, #92]	; 0x5c
   1dab8:	ldr	r3, [r4]
   1dabc:	cmp	r2, r3
   1dac0:	bne	1dacc <close@plt+0xc9cc>
   1dac4:	add	sp, sp, #100	; 0x64
   1dac8:	pop	{r4, r5, r6, r7, pc}
   1dacc:	bl	10ee4 <__stack_chk_fail@plt>
   1dad0:	andeq	pc, r1, ip, lsr #9
   1dad4:	strdeq	r0, [r0], -r8
   1dad8:	ldrdhi	r4, [r4], -r3
   1dadc:	ldr	r3, [pc, #136]	; 1db6c <close@plt+0xca6c>
   1dae0:	ldr	ip, [pc, #136]	; 1db70 <close@plt+0xca70>
   1dae4:	add	r3, pc, r3
   1dae8:	push	{r4, r5, r6, r7, lr}
   1daec:	sub	sp, sp, #100	; 0x64
   1daf0:	ldr	r4, [r3, ip]
   1daf4:	mov	r6, r0
   1daf8:	mov	r5, r1
   1dafc:	ldr	ip, [r4]
   1db00:	mov	r1, #0
   1db04:	mov	r7, r2
   1db08:	add	r0, sp, #2
   1db0c:	mov	r2, #90	; 0x5a
   1db10:	str	ip, [sp, #92]	; 0x5c
   1db14:	bl	1104c <memset@plt>
   1db18:	mov	r0, r6
   1db1c:	mov	r2, sp
   1db20:	ldr	r1, [pc, #76]	; 1db74 <close@plt+0xca74>
   1db24:	strh	r5, [sp]
   1db28:	bl	10f5c <ioctl@plt>
   1db2c:	ldr	r3, [sp, #16]
   1db30:	and	r3, r3, #256	; 0x100
   1db34:	orrs	r3, r3, r0
   1db38:	movne	r0, #0
   1db3c:	bne	1db50 <close@plt+0xca50>
   1db40:	mov	r0, r7
   1db44:	mov	r2, #6
   1db48:	add	r1, sp, #10
   1db4c:	bl	10ec0 <memcmp@plt>
   1db50:	ldr	r2, [sp, #92]	; 0x5c
   1db54:	ldr	r3, [r4]
   1db58:	cmp	r2, r3
   1db5c:	bne	1db68 <close@plt+0xca68>
   1db60:	add	sp, sp, #100	; 0x64
   1db64:	pop	{r4, r5, r6, r7, pc}
   1db68:	bl	10ee4 <__stack_chk_fail@plt>
   1db6c:	andeq	pc, r1, r0, lsl r4	; <UNPREDICTABLE>
   1db70:	strdeq	r0, [r0], -r8
   1db74:	ldrdhi	r4, [r4], -r3
   1db78:	ldr	r3, [pc, #196]	; 1dc44 <close@plt+0xcb44>
   1db7c:	ldr	ip, [pc, #196]	; 1dc48 <close@plt+0xcb48>
   1db80:	add	r3, pc, r3
   1db84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db88:	mov	r5, r0
   1db8c:	mov	r0, r1
   1db90:	ldr	r1, [r3, ip]
   1db94:	sub	sp, sp, #20
   1db98:	mov	r9, r2
   1db9c:	ldr	r3, [r1]
   1dba0:	str	r1, [sp, #4]
   1dba4:	str	r3, [sp, #12]
   1dba8:	bl	10ed8 <strdup@plt>
   1dbac:	ldr	r6, [pc, #152]	; 1dc4c <close@plt+0xcb4c>
   1dbb0:	mov	r8, #0
   1dbb4:	add	r7, sp, #8
   1dbb8:	add	r6, pc, r6
   1dbbc:	mov	fp, r0
   1dbc0:	str	r0, [sp, #8]
   1dbc4:	mov	r1, r6
   1dbc8:	mov	r0, r7
   1dbcc:	bl	10fbc <strsep@plt>
   1dbd0:	subs	r4, r0, #0
   1dbd4:	beq	1dc18 <close@plt+0xcb18>
   1dbd8:	ldr	r0, [r5]
   1dbdc:	cmp	r0, #0
   1dbe0:	movne	sl, r5
   1dbe4:	bne	1dbf8 <close@plt+0xcaf8>
   1dbe8:	b	1dbc4 <close@plt+0xcac4>
   1dbec:	ldr	r0, [sl, #8]!
   1dbf0:	cmp	r0, #0
   1dbf4:	beq	1dbc4 <close@plt+0xcac4>
   1dbf8:	mov	r1, r4
   1dbfc:	bl	10ef0 <strcasecmp@plt>
   1dc00:	cmp	r0, #0
   1dc04:	bne	1dbec <close@plt+0xcaec>
   1dc08:	ldr	r3, [sl, #4]
   1dc0c:	mov	r8, #1
   1dc10:	str	r3, [r9]
   1dc14:	b	1dbc4 <close@plt+0xcac4>
   1dc18:	mov	r0, fp
   1dc1c:	bl	10e9c <free@plt>
   1dc20:	ldr	r3, [sp, #4]
   1dc24:	ldr	r2, [sp, #12]
   1dc28:	mov	r0, r8
   1dc2c:	ldr	r3, [r3]
   1dc30:	cmp	r2, r3
   1dc34:	bne	1dc40 <close@plt+0xcb40>
   1dc38:	add	sp, sp, #20
   1dc3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc40:	bl	10ee4 <__stack_chk_fail@plt>
   1dc44:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
   1dc48:	strdeq	r0, [r0], -r8
   1dc4c:	andeq	ip, r0, r8, asr #21
   1dc50:	cmp	r0, #9
   1dc54:	addls	pc, pc, r0, lsl #2
   1dc58:	b	1dcfc <close@plt+0xcbfc>
   1dc5c:	b	1dc84 <close@plt+0xcb84>
   1dc60:	b	1dc90 <close@plt+0xcb90>
   1dc64:	b	1dc9c <close@plt+0xcb9c>
   1dc68:	b	1dca8 <close@plt+0xcba8>
   1dc6c:	b	1dcb4 <close@plt+0xcbb4>
   1dc70:	b	1dcc0 <close@plt+0xcbc0>
   1dc74:	b	1dccc <close@plt+0xcbcc>
   1dc78:	b	1dcd8 <close@plt+0xcbd8>
   1dc7c:	b	1dce4 <close@plt+0xcbe4>
   1dc80:	b	1dcf0 <close@plt+0xcbf0>
   1dc84:	ldr	r0, [pc, #124]	; 1dd08 <close@plt+0xcc08>
   1dc88:	add	r0, pc, r0
   1dc8c:	bx	lr
   1dc90:	ldr	r0, [pc, #116]	; 1dd0c <close@plt+0xcc0c>
   1dc94:	add	r0, pc, r0
   1dc98:	bx	lr
   1dc9c:	ldr	r0, [pc, #108]	; 1dd10 <close@plt+0xcc10>
   1dca0:	add	r0, pc, r0
   1dca4:	bx	lr
   1dca8:	ldr	r0, [pc, #100]	; 1dd14 <close@plt+0xcc14>
   1dcac:	add	r0, pc, r0
   1dcb0:	bx	lr
   1dcb4:	ldr	r0, [pc, #92]	; 1dd18 <close@plt+0xcc18>
   1dcb8:	add	r0, pc, r0
   1dcbc:	bx	lr
   1dcc0:	ldr	r0, [pc, #84]	; 1dd1c <close@plt+0xcc1c>
   1dcc4:	add	r0, pc, r0
   1dcc8:	bx	lr
   1dccc:	ldr	r0, [pc, #76]	; 1dd20 <close@plt+0xcc20>
   1dcd0:	add	r0, pc, r0
   1dcd4:	bx	lr
   1dcd8:	ldr	r0, [pc, #68]	; 1dd24 <close@plt+0xcc24>
   1dcdc:	add	r0, pc, r0
   1dce0:	bx	lr
   1dce4:	ldr	r0, [pc, #60]	; 1dd28 <close@plt+0xcc28>
   1dce8:	add	r0, pc, r0
   1dcec:	bx	lr
   1dcf0:	ldr	r0, [pc, #52]	; 1dd2c <close@plt+0xcc2c>
   1dcf4:	add	r0, pc, r0
   1dcf8:	bx	lr
   1dcfc:	ldr	r0, [pc, #44]	; 1dd30 <close@plt+0xcc30>
   1dd00:	add	r0, pc, r0
   1dd04:	bx	lr
   1dd08:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   1dd0c:	andeq	ip, r0, r8, lsr #20
   1dd10:	andeq	ip, r0, ip, ror #19
   1dd14:	andeq	ip, r0, r8, ror #19
   1dd18:	andeq	ip, r0, r4, ror #19
   1dd1c:	andeq	ip, r0, r0, ror #19
   1dd20:	ldrdeq	ip, [r0], -r8
   1dd24:	ldrdeq	ip, [r0], -r4
   1dd28:	andeq	ip, r0, ip, asr #19
   1dd2c:	andeq	ip, r0, r4, asr #19
   1dd30:	andeq	r6, r0, ip, ror r3
   1dd34:	and	r0, r0, #15
   1dd38:	b	1dc50 <close@plt+0xcb50>
   1dd3c:	cmp	r0, #0
   1dd40:	beq	1dd64 <close@plt+0xcc64>
   1dd44:	cmp	r0, #1
   1dd48:	bne	1dd58 <close@plt+0xcc58>
   1dd4c:	ldr	r0, [pc, #28]	; 1dd70 <close@plt+0xcc70>
   1dd50:	add	r0, pc, r0
   1dd54:	bx	lr
   1dd58:	ldr	r0, [pc, #20]	; 1dd74 <close@plt+0xcc74>
   1dd5c:	add	r0, pc, r0
   1dd60:	bx	lr
   1dd64:	ldr	r0, [pc, #12]	; 1dd78 <close@plt+0xcc78>
   1dd68:	add	r0, pc, r0
   1dd6c:	bx	lr
   1dd70:	andeq	ip, r0, r8, ror r9
   1dd74:	andeq	r6, r0, r0, lsr #6
   1dd78:	andeq	ip, r0, r8, asr r9
   1dd7c:	push	{r4, r5, r6, r7, r8, lr}
   1dd80:	sub	sp, sp, #16
   1dd84:	str	r0, [sp, #12]
   1dd88:	mov	r0, #50	; 0x32
   1dd8c:	bl	1747c <close@plt+0x637c>
   1dd90:	subs	r7, r0, #0
   1dd94:	beq	1de28 <close@plt+0xcd28>
   1dd98:	ldr	r2, [sp, #12]
   1dd9c:	mov	r3, #0
   1dda0:	tst	r2, #1
   1dda4:	strb	r3, [r7]
   1dda8:	movne	r5, r7
   1ddac:	beq	1de34 <close@plt+0xcd34>
   1ddb0:	ldr	r4, [pc, #156]	; 1de54 <close@plt+0xcd54>
   1ddb4:	add	r4, pc, r4
   1ddb8:	ldr	r2, [r4]
   1ddbc:	cmp	r2, #0
   1ddc0:	beq	1de28 <close@plt+0xcd28>
   1ddc4:	ldr	r8, [pc, #140]	; 1de58 <close@plt+0xcd58>
   1ddc8:	mov	r6, #1
   1ddcc:	add	r8, pc, r8
   1ddd0:	b	1dde0 <close@plt+0xcce0>
   1ddd4:	ldr	r2, [r4, #8]!
   1ddd8:	cmp	r2, #0
   1dddc:	beq	1de28 <close@plt+0xcd28>
   1dde0:	ldr	r3, [r4, #4]
   1dde4:	add	r0, sp, #16
   1dde8:	and	r1, r3, #31
   1ddec:	asr	r3, r3, #5
   1ddf0:	add	r3, r0, r3, lsl #2
   1ddf4:	ldr	r3, [r3, #-4]
   1ddf8:	ands	r3, r3, r6, lsl r1
   1ddfc:	beq	1ddd4 <close@plt+0xccd4>
   1de00:	str	r2, [sp]
   1de04:	mov	r0, r5
   1de08:	mvn	r2, #0
   1de0c:	mov	r3, r8
   1de10:	mov	r1, #1
   1de14:	bl	11034 <__sprintf_chk@plt>
   1de18:	ldr	r2, [r4, #8]!
   1de1c:	cmp	r2, #0
   1de20:	add	r5, r5, r0
   1de24:	bne	1dde0 <close@plt+0xcce0>
   1de28:	mov	r0, r7
   1de2c:	add	sp, sp, #16
   1de30:	pop	{r4, r5, r6, r7, r8, pc}
   1de34:	ldr	r3, [pc, #32]	; 1de5c <close@plt+0xcd5c>
   1de38:	add	r5, r7, #5
   1de3c:	add	r3, pc, r3
   1de40:	ldrh	r2, [r3, #4]
   1de44:	ldr	r0, [r3]
   1de48:	strh	r2, [r7, #4]
   1de4c:	str	r0, [r7]
   1de50:	b	1ddb0 <close@plt+0xccb0>
   1de54:	andeq	pc, r1, ip, lsl #19
   1de58:			; <UNDEFINED> instruction: 0x0000c8b0
   1de5c:	muleq	r0, r0, r8
   1de60:	ldr	r3, [pc, #12]	; 1de74 <close@plt+0xcd74>
   1de64:	mov	r1, r0
   1de68:	add	r3, pc, r3
   1de6c:	add	r0, r3, #80	; 0x50
   1de70:	b	1d824 <close@plt+0xc724>
   1de74:	ldrdeq	pc, [r1], -r8
   1de78:	ldr	r3, [pc, #16]	; 1de90 <close@plt+0xcd90>
   1de7c:	mov	r2, r1
   1de80:	add	r3, pc, r3
   1de84:	mov	r1, r0
   1de88:	add	r0, r3, #80	; 0x50
   1de8c:	b	1d954 <close@plt+0xc854>
   1de90:	andeq	pc, r1, r0, asr #17
   1de94:	ldr	r3, [pc, #12]	; 1dea8 <close@plt+0xcda8>
   1de98:	mov	r1, r0
   1de9c:	add	r3, pc, r3
   1dea0:	add	r0, r3, #208	; 0xd0
   1dea4:	b	1d824 <close@plt+0xc724>
   1dea8:	andeq	pc, r1, r4, lsr #17
   1deac:	ldr	r3, [pc, #16]	; 1dec4 <close@plt+0xcdc4>
   1deb0:	mov	r2, r1
   1deb4:	add	r3, pc, r3
   1deb8:	mov	r1, r0
   1debc:	add	r0, r3, #208	; 0xd0
   1dec0:	b	1d954 <close@plt+0xc854>
   1dec4:	andeq	pc, r1, ip, lsl #17
   1dec8:	ldr	r3, [pc, #12]	; 1dedc <close@plt+0xcddc>
   1decc:	mov	r1, r0
   1ded0:	add	r3, pc, r3
   1ded4:	add	r0, r3, #296	; 0x128
   1ded8:	b	1d824 <close@plt+0xc724>
   1dedc:	andeq	pc, r1, r0, ror r8	; <UNPREDICTABLE>
   1dee0:	ldr	r3, [pc, #16]	; 1def8 <close@plt+0xcdf8>
   1dee4:	mov	r2, r1
   1dee8:	add	r3, pc, r3
   1deec:	mov	r1, r0
   1def0:	add	r0, r3, #296	; 0x128
   1def4:	b	1d954 <close@plt+0xc854>
   1def8:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1defc:	push	{r4, r5, r6, lr}
   1df00:	mov	r5, r0
   1df04:	mov	r0, #50	; 0x32
   1df08:	bl	1747c <close@plt+0x637c>
   1df0c:	subs	r4, r0, #0
   1df10:	beq	1df54 <close@plt+0xce54>
   1df14:	tst	r5, #1
   1df18:	beq	1df5c <close@plt+0xce5c>
   1df1c:	mov	r3, #0
   1df20:	strb	r3, [r4]
   1df24:	ldr	r0, [pc, #100]	; 1df90 <close@plt+0xce90>
   1df28:	mov	r1, r5
   1df2c:	add	r0, pc, r0
   1df30:	add	r0, r0, #344	; 0x158
   1df34:	bl	1d824 <close@plt+0xc724>
   1df38:	subs	r5, r0, #0
   1df3c:	beq	1df80 <close@plt+0xce80>
   1df40:	mov	r1, r5
   1df44:	mov	r0, r4
   1df48:	bl	10f44 <strcat@plt>
   1df4c:	mov	r0, r5
   1df50:	bl	10e9c <free@plt>
   1df54:	mov	r0, r4
   1df58:	pop	{r4, r5, r6, pc}
   1df5c:	ldr	r3, [pc, #48]	; 1df94 <close@plt+0xce94>
   1df60:	add	r3, pc, r3
   1df64:	ldrh	r1, [r3, #4]
   1df68:	ldrb	r2, [r3, #6]
   1df6c:	ldr	r0, [r3]
   1df70:	strh	r1, [r4, #4]
   1df74:	strb	r2, [r4, #6]
   1df78:	str	r0, [r4]
   1df7c:	b	1df24 <close@plt+0xce24>
   1df80:	mov	r0, r4
   1df84:	bl	17568 <close@plt+0x6468>
   1df88:	mov	r4, r5
   1df8c:	b	1df54 <close@plt+0xce54>
   1df90:	andeq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
   1df94:	andeq	ip, r0, r4, ror r7
   1df98:	ldr	r3, [pc, #16]	; 1dfb0 <close@plt+0xceb0>
   1df9c:	mov	r2, r1
   1dfa0:	add	r3, pc, r3
   1dfa4:	mov	r1, r0
   1dfa8:	add	r0, r3, #344	; 0x158
   1dfac:	b	1d954 <close@plt+0xc854>
   1dfb0:	andeq	pc, r1, r0, lsr #15
   1dfb4:	ldr	r3, [pc, #12]	; 1dfc8 <close@plt+0xcec8>
   1dfb8:	mov	r1, r0
   1dfbc:	add	r3, pc, r3
   1dfc0:	add	r0, r3, #416	; 0x1a0
   1dfc4:	b	1d8b8 <close@plt+0xc7b8>
   1dfc8:	andeq	pc, r1, r4, lsl #15
   1dfcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dfd0:	mov	r6, r0
   1dfd4:	ldr	r7, [pc, #404]	; 1e170 <close@plt+0xd070>
   1dfd8:	sub	sp, sp, #28
   1dfdc:	add	r7, pc, r7
   1dfe0:	mov	r5, r1
   1dfe4:	ldr	r0, [r7, #416]	; 0x1a0
   1dfe8:	sub	r9, r2, #3
   1dfec:	cmp	r0, #0
   1dff0:	beq	1e168 <close@plt+0xd068>
   1dff4:	add	r7, r7, #416	; 0x1a0
   1dff8:	mov	r4, #10
   1dffc:	ldr	r2, [r7, #4]
   1e000:	and	r1, r2, #7
   1e004:	ldrb	r3, [r6, r2, lsr #3]
   1e008:	mov	r2, r4
   1e00c:	asr	r3, r3, r1
   1e010:	tst	r3, #1
   1e014:	beq	1e044 <close@plt+0xcf44>
   1e018:	bl	11010 <strlen@plt>
   1e01c:	cmp	r5, #0
   1e020:	mov	r8, r0
   1e024:	mov	r0, r5
   1e028:	moveq	r0, r5
   1e02c:	beq	1e034 <close@plt+0xcf34>
   1e030:	bl	11010 <strlen@plt>
   1e034:	add	r4, r4, #3
   1e038:	add	r4, r4, r8
   1e03c:	add	r4, r4, r0
   1e040:	mov	r2, r4
   1e044:	ldr	r0, [r7, #8]!
   1e048:	cmp	r0, #0
   1e04c:	bne	1dffc <close@plt+0xcefc>
   1e050:	mov	r0, r2
   1e054:	bl	1747c <close@plt+0x637c>
   1e058:	subs	r4, r0, #0
   1e05c:	str	r4, [sp, #20]
   1e060:	beq	1e154 <close@plt+0xd054>
   1e064:	mov	r3, #0
   1e068:	cmp	r5, #0
   1e06c:	strb	r3, [r4]
   1e070:	beq	1e160 <close@plt+0xd060>
   1e074:	ldr	r1, [pc, #248]	; 1e174 <close@plt+0xd074>
   1e078:	mov	r2, r5
   1e07c:	add	r1, pc, r1
   1e080:	bl	110b8 <sprintf@plt>
   1e084:	add	r8, r4, r0
   1e088:	ldr	r4, [pc, #232]	; 1e178 <close@plt+0xd078>
   1e08c:	add	r4, pc, r4
   1e090:	ldr	sl, [r4, #416]	; 0x1a0
   1e094:	cmp	sl, #0
   1e098:	beq	1e154 <close@plt+0xd054>
   1e09c:	ldr	r3, [pc, #216]	; 1e17c <close@plt+0xd07c>
   1e0a0:	cmp	r5, #0
   1e0a4:	add	r3, pc, r3
   1e0a8:	ldr	fp, [pc, #208]	; 1e180 <close@plt+0xd080>
   1e0ac:	moveq	r5, r3
   1e0b0:	ldr	r2, [pc, #204]	; 1e184 <close@plt+0xd084>
   1e0b4:	str	r5, [sp, #16]
   1e0b8:	add	fp, pc, fp
   1e0bc:	add	r4, r4, #416	; 0x1a0
   1e0c0:	mov	r5, r8
   1e0c4:	add	r2, pc, r2
   1e0c8:	str	r2, [sp, #12]
   1e0cc:	ldr	r1, [r4, #4]
   1e0d0:	mov	r0, r8
   1e0d4:	and	ip, r1, #7
   1e0d8:	ldrb	r3, [r6, r1, lsr #3]
   1e0dc:	asr	r3, r3, ip
   1e0e0:	tst	r3, #1
   1e0e4:	beq	1e148 <close@plt+0xd048>
   1e0e8:	bl	11010 <strlen@plt>
   1e0ec:	mov	r7, r0
   1e0f0:	mov	r0, sl
   1e0f4:	bl	11010 <strlen@plt>
   1e0f8:	ldr	r3, [sp, #12]
   1e0fc:	mvn	r2, #0
   1e100:	mov	r1, #1
   1e104:	add	r7, r7, r0
   1e108:	cmp	r7, r9
   1e10c:	mov	r0, r5
   1e110:	bls	1e128 <close@plt+0xd028>
   1e114:	ldr	ip, [sp, #16]
   1e118:	str	ip, [sp]
   1e11c:	bl	11034 <__sprintf_chk@plt>
   1e120:	add	r5, r5, r0
   1e124:	mov	r8, r5
   1e128:	ldr	r2, [r4]
   1e12c:	mov	r0, r5
   1e130:	str	r2, [sp]
   1e134:	mov	r3, fp
   1e138:	mvn	r2, #0
   1e13c:	mov	r1, #1
   1e140:	bl	11034 <__sprintf_chk@plt>
   1e144:	add	r5, r5, r0
   1e148:	ldr	sl, [r4, #8]!
   1e14c:	cmp	sl, #0
   1e150:	bne	1e0cc <close@plt+0xcfcc>
   1e154:	ldr	r0, [sp, #20]
   1e158:	add	sp, sp, #28
   1e15c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e160:	ldr	r8, [sp, #20]
   1e164:	b	1e088 <close@plt+0xcf88>
   1e168:	mov	r2, #10
   1e16c:	b	1e050 <close@plt+0xcf50>
   1e170:	andeq	pc, r1, r4, ror #14
   1e174:			; <UNDEFINED> instruction: 0x000062b4
   1e178:			; <UNDEFINED> instruction: 0x0001f6b4
   1e17c:	andeq	r5, r0, r4, lsr #27
   1e180:	andeq	ip, r0, r8, lsr #12
   1e184:	andeq	ip, r0, r8, lsl r6
   1e188:	ldr	r3, [pc, #16]	; 1e1a0 <close@plt+0xd0a0>
   1e18c:	mov	r1, r0
   1e190:	add	r3, pc, r3
   1e194:	add	r0, r3, #2272	; 0x8e0
   1e198:	add	r0, r0, #8
   1e19c:	b	1d8b8 <close@plt+0xc7b8>
   1e1a0:			; <UNDEFINED> instruction: 0x0001f5b0
   1e1a4:	subs	r3, r0, #0
   1e1a8:	bxeq	lr
   1e1ac:	ldr	r0, [pc, #20]	; 1e1c8 <close@plt+0xd0c8>
   1e1b0:	mov	r2, r1
   1e1b4:	add	r0, pc, r0
   1e1b8:	add	r0, r0, #2272	; 0x8e0
   1e1bc:	mov	r1, r3
   1e1c0:	add	r0, r0, #8
   1e1c4:	b	1db78 <close@plt+0xca78>
   1e1c8:	andeq	pc, r1, ip, lsl #11
   1e1cc:	b	1e188 <close@plt+0xd088>
   1e1d0:	b	1e1a4 <close@plt+0xd0a4>
   1e1d4:	ldr	r3, [pc, #12]	; 1e1e8 <close@plt+0xd0e8>
   1e1d8:	mov	r1, r0
   1e1dc:	add	r3, pc, r3
   1e1e0:	add	r0, r3, #2368	; 0x940
   1e1e4:	b	1d8b8 <close@plt+0xc7b8>
   1e1e8:	andeq	pc, r1, r4, ror #10
   1e1ec:	subs	r3, r0, #0
   1e1f0:	bxeq	lr
   1e1f4:	ldr	r0, [pc, #16]	; 1e20c <close@plt+0xd10c>
   1e1f8:	mov	r2, r1
   1e1fc:	add	r0, pc, r0
   1e200:	mov	r1, r3
   1e204:	add	r0, r0, #2368	; 0x940
   1e208:	b	1db78 <close@plt+0xca78>
   1e20c:	andeq	pc, r1, r4, asr #10
   1e210:	ldr	r3, [pc, #464]	; 1e3e8 <close@plt+0xd2e8>
   1e214:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e218:	add	r3, pc, r3
   1e21c:	add	r9, r3, #2384	; 0x950
   1e220:	sub	sp, sp, #36	; 0x24
   1e224:	mov	r5, r1
   1e228:	mov	r7, r9
   1e22c:	mov	sl, r0
   1e230:	mov	r4, #10
   1e234:	sub	r2, r2, #1
   1e238:	add	fp, r3, #2960	; 0xb90
   1e23c:	str	r2, [sp, #8]
   1e240:	str	fp, [sp, #20]
   1e244:	str	r9, [sp, #12]
   1e248:	str	r0, [sp, #16]
   1e24c:	ldr	r0, [r7]
   1e250:	cmp	r0, #0
   1e254:	beq	1e2a0 <close@plt+0xd1a0>
   1e258:	ldrb	r6, [sl]
   1e25c:	mov	r8, r7
   1e260:	ldr	r2, [r8, #4]
   1e264:	tst	r6, r2
   1e268:	beq	1e294 <close@plt+0xd194>
   1e26c:	bl	11010 <strlen@plt>
   1e270:	cmp	r5, #0
   1e274:	mov	r9, r0
   1e278:	mov	r0, r5
   1e27c:	moveq	r0, r5
   1e280:	beq	1e288 <close@plt+0xd188>
   1e284:	bl	11010 <strlen@plt>
   1e288:	add	r4, r4, #1
   1e28c:	add	r4, r4, r9
   1e290:	add	r4, r4, r0
   1e294:	ldr	r0, [r8, #8]!
   1e298:	cmp	r0, #0
   1e29c:	bne	1e260 <close@plt+0xd160>
   1e2a0:	add	r7, r7, #72	; 0x48
   1e2a4:	cmp	r7, fp
   1e2a8:	add	sl, sl, #1
   1e2ac:	bne	1e24c <close@plt+0xd14c>
   1e2b0:	mov	r0, r4
   1e2b4:	ldr	r9, [sp, #12]
   1e2b8:	ldr	r8, [sp, #16]
   1e2bc:	bl	1747c <close@plt+0x637c>
   1e2c0:	subs	r4, r0, #0
   1e2c4:	str	r4, [sp, #28]
   1e2c8:	beq	1e3d4 <close@plt+0xd2d4>
   1e2cc:	mov	r3, #0
   1e2d0:	cmp	r5, #0
   1e2d4:	strb	r3, [r4]
   1e2d8:	beq	1e3e0 <close@plt+0xd2e0>
   1e2dc:	ldr	r1, [pc, #264]	; 1e3ec <close@plt+0xd2ec>
   1e2e0:	mov	r2, r5
   1e2e4:	add	r1, pc, r1
   1e2e8:	bl	110b8 <sprintf@plt>
   1e2ec:	add	r7, r4, r0
   1e2f0:	ldr	r3, [pc, #248]	; 1e3f0 <close@plt+0xd2f0>
   1e2f4:	cmp	r5, #0
   1e2f8:	add	r3, pc, r3
   1e2fc:	ldr	sl, [pc, #240]	; 1e3f4 <close@plt+0xd2f4>
   1e300:	moveq	r5, r3
   1e304:	ldr	r2, [pc, #236]	; 1e3f8 <close@plt+0xd2f8>
   1e308:	str	r5, [sp, #12]
   1e30c:	add	sl, pc, sl
   1e310:	mov	r5, r7
   1e314:	add	r2, pc, r2
   1e318:	str	r2, [sp, #24]
   1e31c:	ldr	fp, [r9]
   1e320:	cmp	fp, #0
   1e324:	beq	1e3c0 <close@plt+0xd2c0>
   1e328:	mov	r4, r9
   1e32c:	str	r9, [sp, #16]
   1e330:	mov	r9, fp
   1e334:	ldr	fp, [sp, #24]
   1e338:	ldrb	r1, [r8]
   1e33c:	ldr	r2, [r4, #4]
   1e340:	mov	r0, r7
   1e344:	tst	r1, r2
   1e348:	beq	1e3b0 <close@plt+0xd2b0>
   1e34c:	bl	11010 <strlen@plt>
   1e350:	mov	r6, r0
   1e354:	mov	r0, r9
   1e358:	bl	11010 <strlen@plt>
   1e35c:	ldr	ip, [sp, #8]
   1e360:	mov	r3, fp
   1e364:	mvn	r2, #0
   1e368:	mov	r1, #1
   1e36c:	add	r6, r6, r0
   1e370:	cmp	r6, ip
   1e374:	mov	r0, r5
   1e378:	bls	1e390 <close@plt+0xd290>
   1e37c:	ldr	ip, [sp, #12]
   1e380:	str	ip, [sp]
   1e384:	bl	11034 <__sprintf_chk@plt>
   1e388:	add	r5, r5, r0
   1e38c:	mov	r7, r5
   1e390:	ldr	r2, [r4]
   1e394:	mov	r0, r5
   1e398:	str	r2, [sp]
   1e39c:	mov	r3, sl
   1e3a0:	mvn	r2, #0
   1e3a4:	mov	r1, #1
   1e3a8:	bl	11034 <__sprintf_chk@plt>
   1e3ac:	add	r5, r5, r0
   1e3b0:	ldr	r9, [r4, #8]!
   1e3b4:	cmp	r9, #0
   1e3b8:	bne	1e338 <close@plt+0xd238>
   1e3bc:	ldr	r9, [sp, #16]
   1e3c0:	ldr	r3, [sp, #20]
   1e3c4:	add	r9, r9, #72	; 0x48
   1e3c8:	cmp	r9, r3
   1e3cc:	add	r8, r8, #1
   1e3d0:	bne	1e31c <close@plt+0xd21c>
   1e3d4:	ldr	r0, [sp, #28]
   1e3d8:	add	sp, sp, #36	; 0x24
   1e3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3e0:	ldr	r7, [sp, #28]
   1e3e4:	b	1e2f0 <close@plt+0xd1f0>
   1e3e8:	andeq	pc, r1, r8, lsr #10
   1e3ec:	andeq	r6, r0, ip, asr #32
   1e3f0:	andeq	r5, r0, r0, asr fp
   1e3f4:	andeq	ip, r0, r0, ror r3
   1e3f8:	andeq	ip, r0, r8, asr #7
   1e3fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e400:	mov	r4, r0
   1e404:	sub	sp, sp, #12
   1e408:	mov	sl, r1
   1e40c:	mov	r9, r2
   1e410:	ldr	r1, [pc, #308]	; 1e54c <close@plt+0xd44c>
   1e414:	mov	r2, #1
   1e418:	mov	r0, #31
   1e41c:	bl	110d0 <socket@plt>
   1e420:	subs	r6, r0, #0
   1e424:	blt	1e544 <close@plt+0xd444>
   1e428:	mov	r0, #132	; 0x84
   1e42c:	bl	10f8c <malloc@plt>
   1e430:	mov	r7, r0
   1e434:	bl	1101c <__errno_location@plt>
   1e438:	cmp	r7, #0
   1e43c:	str	r0, [sp]
   1e440:	beq	1e51c <close@plt+0xd41c>
   1e444:	mov	r2, #130	; 0x82
   1e448:	mov	r1, #0
   1e44c:	add	r0, r7, #2
   1e450:	bl	1104c <memset@plt>
   1e454:	mov	r3, #16
   1e458:	mov	r2, r7
   1e45c:	ldr	r1, [pc, #236]	; 1e550 <close@plt+0xd450>
   1e460:	mov	r0, r6
   1e464:	strh	r3, [r7]
   1e468:	bl	10f5c <ioctl@plt>
   1e46c:	cmp	r0, #0
   1e470:	blt	1e534 <close@plt+0xd434>
   1e474:	ldrh	ip, [r7]
   1e478:	cmp	ip, #0
   1e47c:	beq	1e4e0 <close@plt+0xd3e0>
   1e480:	asr	r8, r4, #5
   1e484:	mov	r3, #1
   1e488:	and	r4, r4, #31
   1e48c:	add	r8, r7, r8, lsl #2
   1e490:	lsl	fp, r3, r4
   1e494:	add	r8, r8, #8
   1e498:	add	r5, r7, #4
   1e49c:	mov	r4, #0
   1e4a0:	ldr	r1, [r8, r4, lsl #3]
   1e4a4:	mov	r2, r9
   1e4a8:	tst	fp, r1
   1e4ac:	mov	r0, r6
   1e4b0:	beq	1e4d0 <close@plt+0xd3d0>
   1e4b4:	cmp	sl, #0
   1e4b8:	ldrh	r1, [r5]
   1e4bc:	beq	1e52c <close@plt+0xd42c>
   1e4c0:	blx	sl
   1e4c4:	cmp	r0, #0
   1e4c8:	bne	1e528 <close@plt+0xd428>
   1e4cc:	ldrh	ip, [r7]
   1e4d0:	add	r4, r4, #1
   1e4d4:	cmp	ip, r4
   1e4d8:	add	r5, r5, #8
   1e4dc:	bgt	1e4a0 <close@plt+0xd3a0>
   1e4e0:	mov	r4, #19
   1e4e4:	mvn	r1, #0
   1e4e8:	mov	r0, r7
   1e4ec:	str	r1, [sp, #4]
   1e4f0:	bl	10e9c <free@plt>
   1e4f4:	ldr	r1, [sp, #4]
   1e4f8:	mov	r0, r6
   1e4fc:	str	r1, [sp, #4]
   1e500:	bl	11100 <close@plt>
   1e504:	ldr	r3, [sp]
   1e508:	ldr	r1, [sp, #4]
   1e50c:	str	r4, [r3]
   1e510:	mov	r0, r1
   1e514:	add	sp, sp, #12
   1e518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e51c:	ldr	r4, [r0]
   1e520:	mvn	r1, #0
   1e524:	b	1e4f8 <close@plt+0xd3f8>
   1e528:	ldrh	r1, [r5]
   1e52c:	mov	r4, #0
   1e530:	b	1e4e8 <close@plt+0xd3e8>
   1e534:	ldr	r3, [sp]
   1e538:	mvn	r1, #0
   1e53c:	ldr	r4, [r3]
   1e540:	b	1e4e8 <close@plt+0xd3e8>
   1e544:	mvn	r1, #0
   1e548:	b	1e510 <close@plt+0xd410>
   1e54c:	andeq	r0, r8, r3
   1e550:	ldrdhi	r4, [r4], -r2
   1e554:	ldr	r3, [pc, #168]	; 1e604 <close@plt+0xd504>
   1e558:	ldr	r2, [pc, #168]	; 1e608 <close@plt+0xd508>
   1e55c:	add	r3, pc, r3
   1e560:	push	{r4, r5, r6, lr}
   1e564:	sub	sp, sp, #24
   1e568:	ldr	r4, [r3, r2]
   1e56c:	subs	r5, r0, #0
   1e570:	ldr	r3, [r4]
   1e574:	str	r3, [sp, #20]
   1e578:	beq	1e5b4 <close@plt+0xd4b4>
   1e57c:	ldr	r1, [pc, #136]	; 1e60c <close@plt+0xd50c>
   1e580:	mov	r2, r5
   1e584:	add	r1, pc, r1
   1e588:	mov	r0, #0
   1e58c:	bl	1e3fc <close@plt+0xd2fc>
   1e590:	mov	r6, r5
   1e594:	cmp	r0, #0
   1e598:	blt	1e5e8 <close@plt+0xd4e8>
   1e59c:	ldr	r2, [sp, #20]
   1e5a0:	ldr	r3, [r4]
   1e5a4:	cmp	r2, r3
   1e5a8:	bne	1e600 <close@plt+0xd500>
   1e5ac:	add	sp, sp, #24
   1e5b0:	pop	{r4, r5, r6, pc}
   1e5b4:	ldr	r1, [pc, #84]	; 1e610 <close@plt+0xd510>
   1e5b8:	add	r3, sp, #4
   1e5bc:	mov	r2, r3
   1e5c0:	add	r1, pc, r1
   1e5c4:	str	r5, [sp, #4]
   1e5c8:	strh	r5, [sp, #8]
   1e5cc:	bl	1e3fc <close@plt+0xd2fc>
   1e5d0:	cmp	r0, #0
   1e5d4:	bge	1e59c <close@plt+0xd49c>
   1e5d8:	add	r3, sp, #12
   1e5dc:	mov	r6, r3
   1e5e0:	str	r5, [sp, #12]
   1e5e4:	strh	r5, [sp, #16]
   1e5e8:	ldr	r1, [pc, #36]	; 1e614 <close@plt+0xd514>
   1e5ec:	mov	r2, r6
   1e5f0:	add	r1, pc, r1
   1e5f4:	mov	r0, #0
   1e5f8:	bl	1e3fc <close@plt+0xd2fc>
   1e5fc:	b	1e59c <close@plt+0xd49c>
   1e600:	bl	10ee4 <__stack_chk_fail@plt>
   1e604:	muleq	r1, r8, r9
   1e608:	strdeq	r0, [r0], -r8
   1e60c:			; <UNDEFINED> instruction: 0xfffff550
   1e610:			; <UNDEFINED> instruction: 0xfffff514
   1e614:			; <UNDEFINED> instruction: 0xfffff448
   1e618:	push	{r4, r5, r6, r7, r8, lr}
   1e61c:	mov	r2, #1
   1e620:	mov	r6, r0
   1e624:	mov	r5, r1
   1e628:	mov	r0, #31
   1e62c:	ldr	r1, [pc, #84]	; 1e688 <close@plt+0xd588>
   1e630:	bl	110d0 <socket@plt>
   1e634:	subs	r4, r0, #0
   1e638:	blt	1e680 <close@plt+0xd580>
   1e63c:	mov	r2, #90	; 0x5a
   1e640:	mov	r1, #0
   1e644:	add	r0, r5, #2
   1e648:	bl	1104c <memset@plt>
   1e64c:	mov	r2, r5
   1e650:	strh	r6, [r5]
   1e654:	ldr	r1, [pc, #48]	; 1e68c <close@plt+0xd58c>
   1e658:	mov	r0, r4
   1e65c:	bl	10f5c <ioctl@plt>
   1e660:	mov	r7, r0
   1e664:	bl	1101c <__errno_location@plt>
   1e668:	mov	r5, r0
   1e66c:	mov	r0, r4
   1e670:	ldr	r6, [r5]
   1e674:	mov	r4, r7
   1e678:	bl	11100 <close@plt>
   1e67c:	str	r6, [r5]
   1e680:	mov	r0, r4
   1e684:	pop	{r4, r5, r6, r7, r8, pc}
   1e688:	andeq	r0, r8, r3
   1e68c:	ldrdhi	r4, [r4], -r3
   1e690:	ldr	ip, [pc, #160]	; 1e738 <close@plt+0xd638>
   1e694:	ldr	r3, [pc, #160]	; 1e73c <close@plt+0xd63c>
   1e698:	add	ip, pc, ip
   1e69c:	push	{r4, r5, r6, lr}
   1e6a0:	sub	sp, sp, #96	; 0x60
   1e6a4:	ldr	r4, [ip, r3]
   1e6a8:	mov	r3, sp
   1e6ac:	mov	r2, #92	; 0x5c
   1e6b0:	ldr	lr, [r4]
   1e6b4:	mov	r6, r0
   1e6b8:	mov	r5, r1
   1e6bc:	mov	r0, r3
   1e6c0:	mov	r1, #0
   1e6c4:	str	lr, [sp, #92]	; 0x5c
   1e6c8:	bl	1104c <memset@plt>
   1e6cc:	mov	r1, r0
   1e6d0:	mov	r0, r6
   1e6d4:	bl	1e618 <close@plt+0xd518>
   1e6d8:	subs	r2, r0, #0
   1e6dc:	bne	1e72c <close@plt+0xd62c>
   1e6e0:	ldr	r3, [sp, #16]
   1e6e4:	tst	r3, #1
   1e6e8:	beq	1e718 <close@plt+0xd618>
   1e6ec:	ldrh	r1, [sp, #14]
   1e6f0:	ldr	r3, [sp, #10]
   1e6f4:	strh	r1, [r5, #4]
   1e6f8:	str	r3, [r5]
   1e6fc:	ldr	r1, [sp, #92]	; 0x5c
   1e700:	ldr	r3, [r4]
   1e704:	mov	r0, r2
   1e708:	cmp	r1, r3
   1e70c:	bne	1e734 <close@plt+0xd634>
   1e710:	add	sp, sp, #96	; 0x60
   1e714:	pop	{r4, r5, r6, pc}
   1e718:	bl	1101c <__errno_location@plt>
   1e71c:	mov	r3, #100	; 0x64
   1e720:	mvn	r2, #0
   1e724:	str	r3, [r0]
   1e728:	b	1e6fc <close@plt+0xd5fc>
   1e72c:	mvn	r2, #0
   1e730:	b	1e6fc <close@plt+0xd5fc>
   1e734:	bl	10ee4 <__stack_chk_fail@plt>
   1e738:	andeq	lr, r1, ip, asr r8
   1e73c:	strdeq	r0, [r0], -r8
   1e740:	ldr	r3, [pc, #192]	; 1e808 <close@plt+0xd708>
   1e744:	ldr	ip, [pc, #192]	; 1e80c <close@plt+0xd70c>
   1e748:	add	r3, pc, r3
   1e74c:	push	{r4, r5, r6, lr}
   1e750:	sub	sp, sp, #16
   1e754:	ldr	r5, [r3, ip]
   1e758:	ldr	r1, [pc, #176]	; 1e810 <close@plt+0xd710>
   1e75c:	mov	r2, #3
   1e760:	ldr	r3, [r5]
   1e764:	add	r1, pc, r1
   1e768:	mov	r6, r0
   1e76c:	str	r3, [sp, #12]
   1e770:	bl	110dc <strncmp@plt>
   1e774:	subs	r4, r0, #0
   1e778:	bne	1e78c <close@plt+0xd68c>
   1e77c:	mov	r0, r6
   1e780:	bl	11010 <strlen@plt>
   1e784:	cmp	r0, #3
   1e788:	bhi	1e7dc <close@plt+0xd6dc>
   1e78c:	bl	1101c <__errno_location@plt>
   1e790:	add	r4, sp, #4
   1e794:	mov	r3, #19
   1e798:	mov	r1, r4
   1e79c:	str	r3, [r0]
   1e7a0:	mov	r0, r6
   1e7a4:	bl	17264 <close@plt+0x6164>
   1e7a8:	ldr	r1, [pc, #100]	; 1e814 <close@plt+0xd714>
   1e7ac:	mov	r2, r4
   1e7b0:	add	r1, pc, r1
   1e7b4:	mov	r0, #0
   1e7b8:	bl	1e3fc <close@plt+0xd2fc>
   1e7bc:	mov	r4, r0
   1e7c0:	ldr	r2, [sp, #12]
   1e7c4:	ldr	r3, [r5]
   1e7c8:	mov	r0, r4
   1e7cc:	cmp	r2, r3
   1e7d0:	bne	1e804 <close@plt+0xd704>
   1e7d4:	add	sp, sp, #16
   1e7d8:	pop	{r4, r5, r6, pc}
   1e7dc:	mov	r1, r4
   1e7e0:	mov	r2, #10
   1e7e4:	add	r0, r6, #3
   1e7e8:	bl	10e6c <strtol@plt>
   1e7ec:	add	r1, sp, #4
   1e7f0:	mov	r4, r0
   1e7f4:	bl	1e690 <close@plt+0xd590>
   1e7f8:	cmp	r0, #0
   1e7fc:	mvnlt	r4, #0
   1e800:	b	1e7c0 <close@plt+0xd6c0>
   1e804:	bl	10ee4 <__stack_chk_fail@plt>
   1e808:	andeq	lr, r1, ip, lsr #15
   1e80c:	strdeq	r0, [r0], -r8
   1e810:	andeq	fp, r0, r4, lsl #31
   1e814:			; <UNDEFINED> instruction: 0xfffff288
   1e818:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e81c:	subs	r4, r2, #0
   1e820:	movle	r9, #0
   1e824:	uxtbgt	r9, r4
   1e828:	movle	r4, #255	; 0xff
   1e82c:	cmp	r0, #0
   1e830:	mov	r6, r0
   1e834:	mov	r8, r1
   1e838:	mov	r7, r3
   1e83c:	blt	1e918 <close@plt+0xd818>
   1e840:	mov	r2, #1
   1e844:	ldr	r1, [pc, #280]	; 1e964 <close@plt+0xd864>
   1e848:	mov	r0, #31
   1e84c:	bl	110d0 <socket@plt>
   1e850:	subs	r5, r0, #0
   1e854:	blt	1e910 <close@plt+0xd810>
   1e858:	rsb	r4, r4, r4, lsl #3
   1e85c:	lsl	r0, r4, #1
   1e860:	add	r0, r0, #10
   1e864:	bl	10f8c <malloc@plt>
   1e868:	subs	r4, r0, #0
   1e86c:	mvneq	r6, #0
   1e870:	beq	1e8f4 <close@plt+0xd7f4>
   1e874:	cmp	r7, #0
   1e878:	ldr	r3, [sp, #36]	; 0x24
   1e87c:	ldrhne	r2, [r7]
   1e880:	strh	r3, [r4, #2]
   1e884:	ldrbne	r3, [r7, #2]
   1e888:	ldreq	r2, [pc, #216]	; 1e968 <close@plt+0xd868>
   1e88c:	mvneq	r3, #97	; 0x61
   1e890:	strhne	r2, [r4, #4]
   1e894:	strheq	r2, [r4, #4]
   1e898:	strh	r6, [r4]
   1e89c:	strb	r9, [r4, #8]
   1e8a0:	strb	r8, [r4, #7]
   1e8a4:	strb	r3, [r4, #6]
   1e8a8:	mov	r2, r4
   1e8ac:	ldr	r1, [pc, #184]	; 1e96c <close@plt+0xd86c>
   1e8b0:	mov	r0, r5
   1e8b4:	bl	10f5c <ioctl@plt>
   1e8b8:	subs	r6, r0, #0
   1e8bc:	blt	1e8ec <close@plt+0xd7ec>
   1e8c0:	ldrb	r2, [r4, #8]
   1e8c4:	ldr	r3, [sp, #32]
   1e8c8:	ldr	r0, [r3]
   1e8cc:	rsb	r2, r2, r2, lsl #3
   1e8d0:	cmp	r0, #0
   1e8d4:	lsl	r6, r2, #1
   1e8d8:	beq	1e93c <close@plt+0xd83c>
   1e8dc:	mov	r2, r6
   1e8e0:	add	r1, r4, #10
   1e8e4:	bl	10eb4 <memcpy@plt>
   1e8e8:	ldrb	r6, [r4, #8]
   1e8ec:	mov	r0, r4
   1e8f0:	bl	10e9c <free@plt>
   1e8f4:	bl	1101c <__errno_location@plt>
   1e8f8:	mov	r4, r0
   1e8fc:	mov	r0, r5
   1e900:	ldr	r7, [r4]
   1e904:	mov	r5, r6
   1e908:	bl	11100 <close@plt>
   1e90c:	str	r7, [r4]
   1e910:	mov	r0, r5
   1e914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e918:	mov	r0, #0
   1e91c:	bl	1e554 <close@plt+0xd454>
   1e920:	subs	r6, r0, #0
   1e924:	bge	1e840 <close@plt+0xd740>
   1e928:	bl	1101c <__errno_location@plt>
   1e92c:	mov	r3, #19
   1e930:	mvn	r5, #0
   1e934:	str	r3, [r0]
   1e938:	b	1e910 <close@plt+0xd810>
   1e93c:	mov	r0, r6
   1e940:	bl	10f8c <malloc@plt>
   1e944:	ldr	r3, [sp, #32]
   1e948:	cmp	r0, #0
   1e94c:	str	r0, [r3]
   1e950:	mvneq	r6, #0
   1e954:	bne	1e8dc <close@plt+0xd7dc>
   1e958:	mov	r0, r4
   1e95c:	bl	10e9c <free@plt>
   1e960:	b	1e8f4 <close@plt+0xd7f4>
   1e964:	andeq	r0, r8, r3
   1e968:			; <UNDEFINED> instruction: 0xffff8b33
   1e96c:	strdhi	r4, [r4], -r0
   1e970:	ldr	r3, [pc, #180]	; 1ea2c <close@plt+0xd92c>
   1e974:	ldr	r2, [pc, #180]	; 1ea30 <close@plt+0xd930>
   1e978:	add	r3, pc, r3
   1e97c:	push	{r4, r5, r6, r7, lr}
   1e980:	sub	sp, sp, #20
   1e984:	ldr	r4, [r3, r2]
   1e988:	subs	r6, r0, #0
   1e98c:	ldr	r3, [r4]
   1e990:	str	r3, [sp, #12]
   1e994:	blt	1e9f4 <close@plt+0xd8f4>
   1e998:	mov	r2, #1
   1e99c:	ldr	r1, [pc, #144]	; 1ea34 <close@plt+0xd934>
   1e9a0:	mov	r0, #31
   1e9a4:	bl	110d0 <socket@plt>
   1e9a8:	subs	r5, r0, #0
   1e9ac:	blt	1e9d8 <close@plt+0xd8d8>
   1e9b0:	mov	r1, #0
   1e9b4:	mov	r3, #31
   1e9b8:	strh	r1, [sp, #8]
   1e9bc:	mov	r2, #6
   1e9c0:	add	r1, sp, #4
   1e9c4:	strh	r6, [sp, #6]
   1e9c8:	strh	r3, [sp, #4]
   1e9cc:	bl	11040 <bind@plt>
   1e9d0:	cmp	r0, #0
   1e9d4:	blt	1ea08 <close@plt+0xd908>
   1e9d8:	ldr	r2, [sp, #12]
   1e9dc:	ldr	r3, [r4]
   1e9e0:	mov	r0, r5
   1e9e4:	cmp	r2, r3
   1e9e8:	bne	1ea28 <close@plt+0xd928>
   1e9ec:	add	sp, sp, #20
   1e9f0:	pop	{r4, r5, r6, r7, pc}
   1e9f4:	bl	1101c <__errno_location@plt>
   1e9f8:	mov	r3, #19
   1e9fc:	mvn	r5, #0
   1ea00:	str	r3, [r0]
   1ea04:	b	1e9d8 <close@plt+0xd8d8>
   1ea08:	bl	1101c <__errno_location@plt>
   1ea0c:	mov	r6, r0
   1ea10:	mov	r0, r5
   1ea14:	ldr	r7, [r6]
   1ea18:	mvn	r5, #0
   1ea1c:	bl	11100 <close@plt>
   1ea20:	str	r7, [r6]
   1ea24:	b	1e9d8 <close@plt+0xd8d8>
   1ea28:	bl	10ee4 <__stack_chk_fail@plt>
   1ea2c:	andeq	lr, r1, ip, ror r5
   1ea30:	strdeq	r0, [r0], -r8
   1ea34:	andeq	r0, r8, r3
   1ea38:	b	11100 <close@plt>
   1ea3c:	ldr	ip, [pc, #192]	; 1eb04 <close@plt+0xda04>
   1ea40:	lsl	r2, r2, #22
   1ea44:	push	{r4, r5, r6, r7, lr}
   1ea48:	add	ip, pc, ip
   1ea4c:	ldr	lr, [pc, #180]	; 1eb08 <close@plt+0xda08>
   1ea50:	sub	sp, sp, #44	; 0x2c
   1ea54:	lsr	r2, r2, #22
   1ea58:	orr	r2, r2, r1, lsl #10
   1ea5c:	ldr	r7, [ip, lr]
   1ea60:	strh	r2, [sp, #8]
   1ea64:	add	r2, sp, #7
   1ea68:	str	r2, [sp, #12]
   1ea6c:	add	r2, sp, #8
   1ea70:	str	r2, [sp, #20]
   1ea74:	ldr	r2, [sp, #64]	; 0x40
   1ea78:	ldr	lr, [r7]
   1ea7c:	cmp	r3, #0
   1ea80:	mov	r1, #1
   1ea84:	mov	r4, #3
   1ea88:	mov	r6, r0
   1ea8c:	strb	r3, [sp, #10]
   1ea90:	str	lr, [sp, #36]	; 0x24
   1ea94:	strb	r1, [sp, #7]
   1ea98:	str	r1, [sp, #16]
   1ea9c:	str	r4, [sp, #24]
   1eaa0:	strdne	r2, [sp, #28]
   1eaa4:	moveq	r4, #2
   1eaa8:	add	r5, sp, #12
   1eaac:	b	1eac4 <close@plt+0xd9c4>
   1eab0:	bl	1101c <__errno_location@plt>
   1eab4:	ldr	r3, [r0]
   1eab8:	cmp	r3, #4
   1eabc:	cmpne	r3, #11
   1eac0:	bne	1eaf8 <close@plt+0xd9f8>
   1eac4:	mov	r2, r4
   1eac8:	mov	r1, r5
   1eacc:	mov	r0, r6
   1ead0:	bl	11088 <writev@plt>
   1ead4:	cmp	r0, #0
   1ead8:	blt	1eab0 <close@plt+0xd9b0>
   1eadc:	mov	r0, #0
   1eae0:	ldr	r2, [sp, #36]	; 0x24
   1eae4:	ldr	r3, [r7]
   1eae8:	cmp	r2, r3
   1eaec:	bne	1eb00 <close@plt+0xda00>
   1eaf0:	add	sp, sp, #44	; 0x2c
   1eaf4:	pop	{r4, r5, r6, r7, pc}
   1eaf8:	mvn	r0, #0
   1eafc:	b	1eae0 <close@plt+0xd9e0>
   1eb00:	bl	10ee4 <__stack_chk_fail@plt>
   1eb04:	andeq	lr, r1, ip, lsr #9
   1eb08:	strdeq	r0, [r0], -r8
   1eb0c:	ldrh	r3, [r1, #2]
   1eb10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb14:	mov	r9, r1
   1eb18:	ldr	lr, [pc, #864]	; 1ee80 <close@plt+0xdd80>
   1eb1c:	ldr	r1, [pc, #864]	; 1ee84 <close@plt+0xdd84>
   1eb20:	sub	sp, sp, #340	; 0x154
   1eb24:	add	lr, pc, lr
   1eb28:	ldrh	ip, [r9]
   1eb2c:	add	r4, sp, #56	; 0x38
   1eb30:	lsl	r3, r3, #22
   1eb34:	str	r4, [sp, #20]
   1eb38:	ldr	r1, [lr, r1]
   1eb3c:	lsr	r3, r3, #22
   1eb40:	orr	ip, r3, ip, lsl #10
   1eb44:	ldr	r5, [r1]
   1eb48:	mov	r8, r2
   1eb4c:	add	r2, sp, #28
   1eb50:	str	r1, [sp, #16]
   1eb54:	mov	r3, r4
   1eb58:	str	r2, [sp]
   1eb5c:	uxth	ip, ip
   1eb60:	mov	r4, #16
   1eb64:	mov	r2, #2
   1eb68:	mov	r1, #0
   1eb6c:	str	ip, [sp, #12]
   1eb70:	str	r5, [sp, #332]	; 0x14c
   1eb74:	str	r4, [sp, #28]
   1eb78:	mov	r6, r0
   1eb7c:	bl	10f50 <getsockopt@plt>
   1eb80:	cmp	r0, #0
   1eb84:	blt	1ed64 <close@plt+0xdc64>
   1eb88:	ldr	r0, [r9, #4]
   1eb8c:	add	lr, sp, #44	; 0x2c
   1eb90:	mov	r1, #0
   1eb94:	asr	r2, r0, #5
   1eb98:	and	r2, r2, #1
   1eb9c:	mov	r5, #49152	; 0xc000
   1eba0:	mov	ip, #1073741824	; 0x40000000
   1eba4:	str	r1, [sp, #52]	; 0x34
   1eba8:	str	r5, [sp, #44]	; 0x2c
   1ebac:	str	ip, [sp, #48]	; 0x30
   1ebb0:	str	r4, [sp, #40]	; 0x28
   1ebb4:	and	r3, r0, #31
   1ebb8:	mov	r5, #1
   1ebbc:	ldr	r0, [lr, r2, lsl #2]
   1ebc0:	add	ip, sp, #40	; 0x28
   1ebc4:	orr	r0, r0, r5, lsl r3
   1ebc8:	str	r4, [sp]
   1ebcc:	str	r0, [lr, r2, lsl #2]
   1ebd0:	ldr	lr, [sp, #12]
   1ebd4:	mov	r3, ip
   1ebd8:	mov	r2, #2
   1ebdc:	mov	r0, r6
   1ebe0:	strh	lr, [sp, #52]	; 0x34
   1ebe4:	bl	10e78 <setsockopt@plt>
   1ebe8:	cmp	r0, #0
   1ebec:	blt	1ed64 <close@plt+0xdc64>
   1ebf0:	ldr	r2, [r9, #8]
   1ebf4:	ldrb	r3, [r9, #12]
   1ebf8:	mov	r0, r6
   1ebfc:	str	r2, [sp]
   1ec00:	ldrh	r2, [r9, #2]
   1ec04:	ldrh	r1, [r9]
   1ec08:	bl	1ea3c <close@plt+0xd93c>
   1ec0c:	cmp	r0, #0
   1ec10:	movge	fp, #10
   1ec14:	addge	sl, sp, #32
   1ec18:	addge	r7, sp, #72	; 0x48
   1ec1c:	blt	1ee6c <close@plt+0xdd6c>
   1ec20:	cmp	r8, #0
   1ec24:	movne	r3, r5
   1ec28:	strne	r6, [sp, #32]
   1ec2c:	strhne	r3, [sl, #4]
   1ec30:	beq	1ec4c <close@plt+0xdb4c>
   1ec34:	b	1eccc <close@plt+0xdbcc>
   1ec38:	bl	1101c <__errno_location@plt>
   1ec3c:	ldr	r4, [r0]
   1ec40:	cmp	r4, #4
   1ec44:	cmpne	r4, #11
   1ec48:	bne	1ed40 <close@plt+0xdc40>
   1ec4c:	mov	r2, #260	; 0x104
   1ec50:	mov	r1, r7
   1ec54:	mov	r0, r6
   1ec58:	bl	10e84 <read@plt>
   1ec5c:	cmp	r0, #0
   1ec60:	blt	1ec38 <close@plt+0xdb38>
   1ec64:	ldrb	r3, [sp, #73]	; 0x49
   1ec68:	sub	r4, r0, #3
   1ec6c:	cmp	r3, #14
   1ec70:	beq	1ed9c <close@plt+0xdc9c>
   1ec74:	bls	1ecf4 <close@plt+0xdbf4>
   1ec78:	cmp	r3, #15
   1ec7c:	beq	1edd0 <close@plt+0xdcd0>
   1ec80:	cmp	r3, #62	; 0x3e
   1ec84:	bne	1ed84 <close@plt+0xdc84>
   1ec88:	ldrb	r2, [sp, #75]	; 0x4b
   1ec8c:	ldr	r3, [r9, #4]
   1ec90:	cmp	r2, r3
   1ec94:	beq	1ee14 <close@plt+0xdd14>
   1ec98:	subs	fp, fp, #1
   1ec9c:	bne	1ec20 <close@plt+0xdb20>
   1eca0:	bl	1101c <__errno_location@plt>
   1eca4:	mov	r3, #110	; 0x6e
   1eca8:	mov	r4, r3
   1ecac:	mov	r5, r0
   1ecb0:	str	r3, [r0]
   1ecb4:	b	1ed44 <close@plt+0xdc44>
   1ecb8:	bl	1101c <__errno_location@plt>
   1ecbc:	ldr	r4, [r0]
   1ecc0:	cmp	r4, #4
   1ecc4:	cmpne	r4, #11
   1ecc8:	bne	1ed40 <close@plt+0xdc40>
   1eccc:	mov	r2, r8
   1ecd0:	mov	r1, #1
   1ecd4:	mov	r0, sl
   1ecd8:	bl	10f08 <poll@plt>
   1ecdc:	cmp	r0, #0
   1ece0:	blt	1ecb8 <close@plt+0xdbb8>
   1ece4:	beq	1ee58 <close@plt+0xdd58>
   1ece8:	sub	r8, r8, #10
   1ecec:	bic	r8, r8, r8, asr #31
   1ecf0:	b	1ec4c <close@plt+0xdb4c>
   1ecf4:	cmp	r3, #7
   1ecf8:	bne	1ed84 <close@plt+0xdc84>
   1ecfc:	ldr	r3, [r9, #4]
   1ed00:	cmp	r3, #7
   1ed04:	bne	1ec98 <close@plt+0xdb98>
   1ed08:	mov	r2, #6
   1ed0c:	ldr	r1, [r9, #8]
   1ed10:	add	r0, sp, #76	; 0x4c
   1ed14:	bl	10ec0 <memcmp@plt>
   1ed18:	cmp	r0, #0
   1ed1c:	bne	1ec98 <close@plt+0xdb98>
   1ed20:	ldr	r2, [r9, #20]
   1ed24:	add	r1, r7, #3
   1ed28:	cmp	r4, r2
   1ed2c:	movlt	r2, r4
   1ed30:	str	r2, [r9, #20]
   1ed34:	ldr	r0, [r9, #16]
   1ed38:	bl	10eb4 <memcpy@plt>
   1ed3c:	b	1ee34 <close@plt+0xdd34>
   1ed40:	mov	r5, r0
   1ed44:	mov	r2, #16
   1ed48:	str	r2, [sp]
   1ed4c:	ldr	r3, [sp, #20]
   1ed50:	mov	r0, r6
   1ed54:	mov	r2, #2
   1ed58:	mov	r1, #0
   1ed5c:	bl	10e78 <setsockopt@plt>
   1ed60:	str	r4, [r5]
   1ed64:	mvn	r0, #0
   1ed68:	ldr	r3, [sp, #16]
   1ed6c:	ldr	r2, [sp, #332]	; 0x14c
   1ed70:	ldr	r3, [r3]
   1ed74:	cmp	r2, r3
   1ed78:	bne	1ee7c <close@plt+0xdd7c>
   1ed7c:	add	sp, sp, #340	; 0x154
   1ed80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed84:	ldr	r2, [r9, #4]
   1ed88:	cmp	r3, r2
   1ed8c:	beq	1ed20 <close@plt+0xdc20>
   1ed90:	subs	fp, fp, #1
   1ed94:	bne	1ec20 <close@plt+0xdb20>
   1ed98:	b	1eca0 <close@plt+0xdba0>
   1ed9c:	ldrh	r3, [r7, #4]
   1eda0:	ldr	r2, [sp, #12]
   1eda4:	cmp	r3, r2
   1eda8:	bne	1ec98 <close@plt+0xdb98>
   1edac:	ldr	r3, [r9, #20]
   1edb0:	sub	r2, r0, #6
   1edb4:	cmp	r2, r3
   1edb8:	movge	r2, r3
   1edbc:	add	r1, r7, #6
   1edc0:	str	r2, [r9, #20]
   1edc4:	ldr	r0, [r9, #16]
   1edc8:	bl	10eb4 <memcpy@plt>
   1edcc:	b	1ee34 <close@plt+0xdd34>
   1edd0:	ldr	r3, [r7, #4]
   1edd4:	ldr	r2, [sp, #12]
   1edd8:	lsr	r3, r3, #8
   1eddc:	uxth	r3, r3
   1ede0:	cmp	r3, r2
   1ede4:	bne	1ec98 <close@plt+0xdb98>
   1ede8:	ldr	r3, [r9, #4]
   1edec:	cmp	r3, #15
   1edf0:	beq	1ed20 <close@plt+0xdc20>
   1edf4:	ldrb	r3, [sp, #75]	; 0x4b
   1edf8:	cmp	r3, #0
   1edfc:	beq	1ec98 <close@plt+0xdb98>
   1ee00:	bl	1101c <__errno_location@plt>
   1ee04:	mov	r4, #5
   1ee08:	mov	r5, r0
   1ee0c:	str	r4, [r0]
   1ee10:	b	1ed44 <close@plt+0xdc44>
   1ee14:	ldr	r3, [r9, #20]
   1ee18:	sub	r2, r0, #4
   1ee1c:	cmp	r2, r3
   1ee20:	movge	r2, r3
   1ee24:	str	r2, [r9, #20]
   1ee28:	ldr	r0, [r9, #16]
   1ee2c:	add	r1, sp, #76	; 0x4c
   1ee30:	bl	10eb4 <memcpy@plt>
   1ee34:	mov	r2, #16
   1ee38:	str	r2, [sp]
   1ee3c:	ldr	r3, [sp, #20]
   1ee40:	mov	r0, r6
   1ee44:	mov	r2, #2
   1ee48:	mov	r1, #0
   1ee4c:	bl	10e78 <setsockopt@plt>
   1ee50:	mov	r0, #0
   1ee54:	b	1ed68 <close@plt+0xdc68>
   1ee58:	bl	1101c <__errno_location@plt>
   1ee5c:	mov	r4, #110	; 0x6e
   1ee60:	mov	r5, r0
   1ee64:	str	r4, [r0]
   1ee68:	b	1ed44 <close@plt+0xdc44>
   1ee6c:	bl	1101c <__errno_location@plt>
   1ee70:	mov	r5, r0
   1ee74:	ldr	r4, [r0]
   1ee78:	b	1ed44 <close@plt+0xdc44>
   1ee7c:	bl	10ee4 <__stack_chk_fail@plt>
   1ee80:	ldrdeq	lr, [r1], -r0
   1ee84:	strdeq	r0, [r0], -r8
   1ee88:	ldr	ip, [pc, #240]	; 1ef80 <close@plt+0xde80>
   1ee8c:	push	{r4, r5, r6, lr}
   1ee90:	add	ip, pc, ip
   1ee94:	ldr	lr, [pc, #232]	; 1ef84 <close@plt+0xde84>
   1ee98:	sub	sp, sp, #56	; 0x38
   1ee9c:	mov	r6, r0
   1eea0:	ldr	r4, [ip, lr]
   1eea4:	ldr	r0, [r1]
   1eea8:	ldrh	r1, [r1, #4]
   1eeac:	ldrb	r5, [sp, #72]	; 0x48
   1eeb0:	strh	r2, [sp, #42]	; 0x2a
   1eeb4:	strh	r3, [sp, #46]	; 0x2e
   1eeb8:	ldr	r2, [pc, #200]	; 1ef88 <close@plt+0xde88>
   1eebc:	add	r3, sp, #36	; 0x24
   1eec0:	str	r0, [sp, #36]	; 0x24
   1eec4:	strh	r1, [sp, #40]	; 0x28
   1eec8:	mov	r0, r6
   1eecc:	mov	r1, #2
   1eed0:	ldr	r6, [r4]
   1eed4:	str	r3, [sp, #8]
   1eed8:	mov	r3, #13
   1eedc:	mov	ip, #0
   1eee0:	strh	ip, [sp, #44]	; 0x2c
   1eee4:	mov	lr, #3
   1eee8:	mov	ip, #11
   1eeec:	str	r2, [sp]
   1eef0:	strb	r1, [sp, #44]	; 0x2c
   1eef4:	str	r3, [sp, #12]
   1eef8:	ldr	r2, [sp, #80]	; 0x50
   1eefc:	add	r3, sp, #24
   1ef00:	mov	r1, sp
   1ef04:	strb	r5, [sp, #48]	; 0x30
   1ef08:	str	r6, [sp, #52]	; 0x34
   1ef0c:	str	lr, [sp, #4]
   1ef10:	str	r3, [sp, #16]
   1ef14:	str	ip, [sp, #20]
   1ef18:	ldr	r5, [sp, #76]	; 0x4c
   1ef1c:	bl	1eb0c <close@plt+0xda0c>
   1ef20:	cmp	r0, #0
   1ef24:	blt	1ef74 <close@plt+0xde74>
   1ef28:	ldrb	r0, [sp, #24]
   1ef2c:	cmp	r0, #0
   1ef30:	bne	1ef60 <close@plt+0xde60>
   1ef34:	ldr	r2, [sp, #24]
   1ef38:	mov	r3, r0
   1ef3c:	lsr	r2, r2, #8
   1ef40:	strh	r2, [r5]
   1ef44:	ldr	r1, [sp, #52]	; 0x34
   1ef48:	ldr	r2, [r4]
   1ef4c:	mov	r0, r3
   1ef50:	cmp	r1, r2
   1ef54:	bne	1ef7c <close@plt+0xde7c>
   1ef58:	add	sp, sp, #56	; 0x38
   1ef5c:	pop	{r4, r5, r6, pc}
   1ef60:	bl	1101c <__errno_location@plt>
   1ef64:	mov	r2, #5
   1ef68:	mvn	r3, #0
   1ef6c:	str	r2, [r0]
   1ef70:	b	1ef44 <close@plt+0xde44>
   1ef74:	mvn	r3, #0
   1ef78:	b	1ef44 <close@plt+0xde44>
   1ef7c:	bl	10ee4 <__stack_chk_fail@plt>
   1ef80:	andeq	lr, r1, r4, rrx
   1ef84:	strdeq	r0, [r0], -r8
   1ef88:	andeq	r0, r5, r1
   1ef8c:	ldr	ip, [pc, #172]	; 1f040 <close@plt+0xdf40>
   1ef90:	push	{r4, r5, r6, lr}
   1ef94:	add	ip, pc, ip
   1ef98:	ldr	lr, [pc, #164]	; 1f044 <close@plt+0xdf44>
   1ef9c:	sub	sp, sp, #40	; 0x28
   1efa0:	ldr	r6, [pc, #160]	; 1f048 <close@plt+0xdf48>
   1efa4:	ldr	r4, [ip, lr]
   1efa8:	strh	r1, [sp, #4]
   1efac:	strb	r2, [sp, #6]
   1efb0:	ldr	r1, [r4]
   1efb4:	mov	r2, r3
   1efb8:	str	r1, [sp, #36]	; 0x24
   1efbc:	add	r3, sp, #4
   1efc0:	mov	r1, #3
   1efc4:	str	r3, [sp, #20]
   1efc8:	str	r1, [sp, #24]
   1efcc:	add	r3, sp, #8
   1efd0:	mov	r5, #5
   1efd4:	mov	ip, #4
   1efd8:	add	r1, sp, #12
   1efdc:	str	r6, [sp, #12]
   1efe0:	str	r5, [sp, #16]
   1efe4:	str	r3, [sp, #28]
   1efe8:	str	ip, [sp, #32]
   1efec:	bl	1eb0c <close@plt+0xda0c>
   1eff0:	cmp	r0, #0
   1eff4:	blt	1f034 <close@plt+0xdf34>
   1eff8:	ldrb	r0, [sp, #8]
   1effc:	cmp	r0, #0
   1f000:	moveq	r3, r0
   1f004:	bne	1f024 <close@plt+0xdf24>
   1f008:	ldr	r1, [sp, #36]	; 0x24
   1f00c:	ldr	r2, [r4]
   1f010:	mov	r0, r3
   1f014:	cmp	r1, r2
   1f018:	bne	1f03c <close@plt+0xdf3c>
   1f01c:	add	sp, sp, #40	; 0x28
   1f020:	pop	{r4, r5, r6, pc}
   1f024:	bl	1101c <__errno_location@plt>
   1f028:	mvn	r3, #0
   1f02c:	str	r5, [r0]
   1f030:	b	1f008 <close@plt+0xdf08>
   1f034:	mvn	r3, #0
   1f038:	b	1f008 <close@plt+0xdf08>
   1f03c:	bl	10ee4 <__stack_chk_fail@plt>
   1f040:	andeq	sp, r1, r0, ror #30
   1f044:	strdeq	r0, [r0], -r8
   1f048:	andeq	r0, r6, r1
   1f04c:	ldr	ip, [pc, #188]	; 1f110 <close@plt+0xe010>
   1f050:	push	{r4, r5, lr}
   1f054:	add	ip, pc, ip
   1f058:	ldr	lr, [pc, #180]	; 1f114 <close@plt+0xe014>
   1f05c:	sub	sp, sp, #44	; 0x2c
   1f060:	ldr	r5, [pc, #176]	; 1f118 <close@plt+0xe018>
   1f064:	ldr	r4, [ip, lr]
   1f068:	ldrh	ip, [r1, #4]
   1f06c:	strb	r2, [sp, #28]
   1f070:	ldr	r1, [r1]
   1f074:	ldr	lr, [r4]
   1f078:	mov	r2, r3
   1f07c:	mov	r3, #0
   1f080:	str	r3, [sp, #8]
   1f084:	add	r3, sp, #28
   1f088:	str	lr, [sp, #36]	; 0x24
   1f08c:	strh	ip, [sp, #33]	; 0x21
   1f090:	str	r1, [sp, #29]
   1f094:	mov	lr, #7
   1f098:	mov	ip, #1
   1f09c:	str	r3, [sp, #12]
   1f0a0:	add	r1, sp, #4
   1f0a4:	add	r3, sp, #3
   1f0a8:	str	r5, [sp, #4]
   1f0ac:	str	lr, [sp, #16]
   1f0b0:	str	r3, [sp, #20]
   1f0b4:	str	ip, [sp, #24]
   1f0b8:	bl	1eb0c <close@plt+0xda0c>
   1f0bc:	cmp	r0, #0
   1f0c0:	blt	1f104 <close@plt+0xe004>
   1f0c4:	ldrb	r0, [sp, #3]
   1f0c8:	cmp	r0, #0
   1f0cc:	moveq	r3, r0
   1f0d0:	bne	1f0f0 <close@plt+0xdff0>
   1f0d4:	ldr	r1, [sp, #36]	; 0x24
   1f0d8:	ldr	r2, [r4]
   1f0dc:	mov	r0, r3
   1f0e0:	cmp	r1, r2
   1f0e4:	bne	1f10c <close@plt+0xe00c>
   1f0e8:	add	sp, sp, #44	; 0x2c
   1f0ec:	pop	{r4, r5, pc}
   1f0f0:	bl	1101c <__errno_location@plt>
   1f0f4:	mov	r2, #5
   1f0f8:	mvn	r3, #0
   1f0fc:	str	r2, [r0]
   1f100:	b	1f0d4 <close@plt+0xdfd4>
   1f104:	mvn	r3, #0
   1f108:	b	1f0d4 <close@plt+0xdfd4>
   1f10c:	bl	10ee4 <__stack_chk_fail@plt>
   1f110:	andeq	sp, r1, r0, lsr #29
   1f114:	strdeq	r0, [r0], -r8
   1f118:	andseq	r0, r1, r8
   1f11c:	ldr	ip, [pc, #188]	; 1f1e0 <close@plt+0xe0e0>
   1f120:	push	{r4, r5, lr}
   1f124:	add	ip, pc, ip
   1f128:	ldr	lr, [pc, #180]	; 1f1e4 <close@plt+0xe0e4>
   1f12c:	sub	sp, sp, #44	; 0x2c
   1f130:	ldr	r5, [pc, #176]	; 1f1e8 <close@plt+0xe0e8>
   1f134:	ldr	r4, [ip, lr]
   1f138:	ldrh	ip, [r1, #4]
   1f13c:	strb	r2, [sp, #28]
   1f140:	ldr	r1, [r1]
   1f144:	ldr	lr, [r4]
   1f148:	mov	r2, r3
   1f14c:	mov	r3, #0
   1f150:	str	r3, [sp, #8]
   1f154:	add	r3, sp, #28
   1f158:	str	lr, [sp, #36]	; 0x24
   1f15c:	strh	ip, [sp, #33]	; 0x21
   1f160:	str	r1, [sp, #29]
   1f164:	mov	lr, #7
   1f168:	mov	ip, #1
   1f16c:	str	r3, [sp, #12]
   1f170:	add	r1, sp, #4
   1f174:	add	r3, sp, #3
   1f178:	str	r5, [sp, #4]
   1f17c:	str	lr, [sp, #16]
   1f180:	str	r3, [sp, #20]
   1f184:	str	ip, [sp, #24]
   1f188:	bl	1eb0c <close@plt+0xda0c>
   1f18c:	cmp	r0, #0
   1f190:	blt	1f1d4 <close@plt+0xe0d4>
   1f194:	ldrb	r0, [sp, #3]
   1f198:	cmp	r0, #0
   1f19c:	moveq	r3, r0
   1f1a0:	bne	1f1c0 <close@plt+0xe0c0>
   1f1a4:	ldr	r1, [sp, #36]	; 0x24
   1f1a8:	ldr	r2, [r4]
   1f1ac:	mov	r0, r3
   1f1b0:	cmp	r1, r2
   1f1b4:	bne	1f1dc <close@plt+0xe0dc>
   1f1b8:	add	sp, sp, #44	; 0x2c
   1f1bc:	pop	{r4, r5, pc}
   1f1c0:	bl	1101c <__errno_location@plt>
   1f1c4:	mov	r2, #5
   1f1c8:	mvn	r3, #0
   1f1cc:	str	r2, [r0]
   1f1d0:	b	1f1a4 <close@plt+0xe0a4>
   1f1d4:	mvn	r3, #0
   1f1d8:	b	1f1a4 <close@plt+0xe0a4>
   1f1dc:	bl	10ee4 <__stack_chk_fail@plt>
   1f1e0:	ldrdeq	sp, [r1], -r0
   1f1e4:	strdeq	r0, [r0], -r8
   1f1e8:	andseq	r0, r2, r8
   1f1ec:	ldr	r3, [pc, #180]	; 1f2a8 <close@plt+0xe1a8>
   1f1f0:	ldr	ip, [pc, #180]	; 1f2ac <close@plt+0xe1ac>
   1f1f4:	add	r3, pc, r3
   1f1f8:	push	{r4, r5, lr}
   1f1fc:	mov	r4, r1
   1f200:	ldr	r5, [r3, ip]
   1f204:	sub	sp, sp, #36	; 0x24
   1f208:	ldr	r1, [pc, #160]	; 1f2b0 <close@plt+0xe1b0>
   1f20c:	ldr	r3, [r5]
   1f210:	str	r1, [sp, #4]
   1f214:	mov	r1, #0
   1f218:	str	r3, [sp, #28]
   1f21c:	str	r1, [sp, #12]
   1f220:	strh	r1, [sp]
   1f224:	str	r1, [sp, #8]
   1f228:	str	r1, [sp, #16]
   1f22c:	mov	ip, #2
   1f230:	mov	r3, sp
   1f234:	add	r1, sp, #4
   1f238:	str	r3, [sp, #20]
   1f23c:	str	ip, [sp, #24]
   1f240:	bl	1eb0c <close@plt+0xda0c>
   1f244:	cmp	r0, #0
   1f248:	blt	1f29c <close@plt+0xe19c>
   1f24c:	ldrb	r0, [sp]
   1f250:	cmp	r0, #0
   1f254:	bne	1f288 <close@plt+0xe188>
   1f258:	cmp	r4, #0
   1f25c:	moveq	r3, r4
   1f260:	ldrbne	r2, [sp, #1]
   1f264:	movne	r3, r0
   1f268:	strbne	r2, [r4]
   1f26c:	ldr	r1, [sp, #28]
   1f270:	ldr	r2, [r5]
   1f274:	mov	r0, r3
   1f278:	cmp	r1, r2
   1f27c:	bne	1f2a4 <close@plt+0xe1a4>
   1f280:	add	sp, sp, #36	; 0x24
   1f284:	pop	{r4, r5, pc}
   1f288:	bl	1101c <__errno_location@plt>
   1f28c:	mov	r2, #5
   1f290:	mvn	r3, #0
   1f294:	str	r2, [r0]
   1f298:	b	1f26c <close@plt+0xe16c>
   1f29c:	mvn	r3, #0
   1f2a0:	b	1f26c <close@plt+0xe16c>
   1f2a4:	bl	10ee4 <__stack_chk_fail@plt>
   1f2a8:	andeq	sp, r1, r0, lsl #26
   1f2ac:	strdeq	r0, [r0], -r8
   1f2b0:	andeq	r0, pc, r8
   1f2b4:	ldr	r3, [pc, #160]	; 1f35c <close@plt+0xe25c>
   1f2b8:	ldr	ip, [pc, #160]	; 1f360 <close@plt+0xe260>
   1f2bc:	add	r3, pc, r3
   1f2c0:	push	{r4, lr}
   1f2c4:	mov	r2, r1
   1f2c8:	ldr	r4, [r3, ip]
   1f2cc:	sub	sp, sp, #32
   1f2d0:	ldr	r1, [pc, #140]	; 1f364 <close@plt+0xe264>
   1f2d4:	ldr	r3, [r4]
   1f2d8:	str	r1, [sp, #4]
   1f2dc:	mov	r1, #0
   1f2e0:	str	r3, [sp, #28]
   1f2e4:	str	r1, [sp, #12]
   1f2e8:	str	r1, [sp, #8]
   1f2ec:	str	r1, [sp, #16]
   1f2f0:	mov	ip, #1
   1f2f4:	add	r3, sp, #3
   1f2f8:	add	r1, sp, #4
   1f2fc:	str	r3, [sp, #20]
   1f300:	str	ip, [sp, #24]
   1f304:	bl	1eb0c <close@plt+0xda0c>
   1f308:	cmp	r0, #0
   1f30c:	blt	1f350 <close@plt+0xe250>
   1f310:	ldrb	r0, [sp, #3]
   1f314:	cmp	r0, #0
   1f318:	moveq	r3, r0
   1f31c:	bne	1f33c <close@plt+0xe23c>
   1f320:	ldr	r1, [sp, #28]
   1f324:	ldr	r2, [r4]
   1f328:	mov	r0, r3
   1f32c:	cmp	r1, r2
   1f330:	bne	1f358 <close@plt+0xe258>
   1f334:	add	sp, sp, #32
   1f338:	pop	{r4, pc}
   1f33c:	bl	1101c <__errno_location@plt>
   1f340:	mov	r2, #5
   1f344:	mvn	r3, #0
   1f348:	str	r2, [r0]
   1f34c:	b	1f320 <close@plt+0xe220>
   1f350:	mvn	r3, #0
   1f354:	b	1f320 <close@plt+0xe220>
   1f358:	bl	10ee4 <__stack_chk_fail@plt>
   1f35c:	andeq	sp, r1, r8, lsr ip
   1f360:	strdeq	r0, [r0], -r8
   1f364:	andseq	r0, r0, r8
   1f368:	ldr	ip, [pc, #304]	; 1f4a0 <close@plt+0xe3a0>
   1f36c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f370:	add	ip, pc, ip
   1f374:	ldr	lr, [pc, #296]	; 1f4a4 <close@plt+0xe3a4>
   1f378:	sub	sp, sp, #76	; 0x4c
   1f37c:	mov	r8, r1
   1f380:	ldr	r6, [ip, lr]
   1f384:	mov	r9, r2
   1f388:	mov	r7, r0
   1f38c:	ldr	lr, [r6]
   1f390:	mov	r2, #33	; 0x21
   1f394:	mov	r1, #0
   1f398:	add	r0, sp, #34	; 0x22
   1f39c:	mov	r5, r3
   1f3a0:	str	lr, [sp, #68]	; 0x44
   1f3a4:	ldr	r4, [sp, #104]	; 0x68
   1f3a8:	bl	1104c <memset@plt>
   1f3ac:	ldrh	r2, [r8, #4]
   1f3b0:	ldr	r3, [r8]
   1f3b4:	cmp	r5, #0
   1f3b8:	strb	r9, [sp, #28]
   1f3bc:	strh	r2, [sp, #33]	; 0x21
   1f3c0:	str	r3, [sp, #29]
   1f3c4:	beq	1f3e8 <close@plt+0xe2e8>
   1f3c8:	ldr	r2, [r5, #4]
   1f3cc:	ldr	r0, [r5, #8]
   1f3d0:	str	r2, [sp, #39]	; 0x27
   1f3d4:	ldr	r1, [r5, #12]
   1f3d8:	ldr	r2, [r5]
   1f3dc:	str	r0, [sp, #43]	; 0x2b
   1f3e0:	str	r1, [sp, #47]	; 0x2f
   1f3e4:	str	r2, [sp, #35]	; 0x23
   1f3e8:	cmp	r4, #0
   1f3ec:	beq	1f410 <close@plt+0xe310>
   1f3f0:	ldr	r2, [r4, #4]
   1f3f4:	ldr	r0, [r4, #8]
   1f3f8:	str	r2, [sp, #55]	; 0x37
   1f3fc:	ldr	r1, [r4, #12]
   1f400:	ldr	r2, [r4]
   1f404:	str	r0, [sp, #59]	; 0x3b
   1f408:	str	r1, [sp, #63]	; 0x3f
   1f40c:	str	r2, [sp, #51]	; 0x33
   1f410:	ldr	r2, [pc, #144]	; 1f4a8 <close@plt+0xe3a8>
   1f414:	mov	r3, #0
   1f418:	mov	r1, #39	; 0x27
   1f41c:	strd	r2, [sp, #4]
   1f420:	add	r3, sp, #28
   1f424:	mov	ip, #1
   1f428:	str	r3, [sp, #12]
   1f42c:	str	r1, [sp, #16]
   1f430:	add	r3, sp, #3
   1f434:	mov	r0, r7
   1f438:	ldr	r2, [sp, #108]	; 0x6c
   1f43c:	add	r1, sp, #4
   1f440:	str	r3, [sp, #20]
   1f444:	str	ip, [sp, #24]
   1f448:	bl	1eb0c <close@plt+0xda0c>
   1f44c:	cmp	r0, #0
   1f450:	blt	1f494 <close@plt+0xe394>
   1f454:	ldrb	r0, [sp, #3]
   1f458:	cmp	r0, #0
   1f45c:	moveq	r3, r0
   1f460:	bne	1f480 <close@plt+0xe380>
   1f464:	ldr	r1, [sp, #68]	; 0x44
   1f468:	ldr	r2, [r6]
   1f46c:	mov	r0, r3
   1f470:	cmp	r1, r2
   1f474:	bne	1f49c <close@plt+0xe39c>
   1f478:	add	sp, sp, #76	; 0x4c
   1f47c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f480:	bl	1101c <__errno_location@plt>
   1f484:	mov	r2, #5
   1f488:	mvn	r3, #0
   1f48c:	str	r2, [r0]
   1f490:	b	1f464 <close@plt+0xe364>
   1f494:	mvn	r3, #0
   1f498:	b	1f464 <close@plt+0xe364>
   1f49c:	bl	10ee4 <__stack_chk_fail@plt>
   1f4a0:	andeq	sp, r1, r4, lsl #23
   1f4a4:	strdeq	r0, [r0], -r8
   1f4a8:	eoreq	r0, r7, r8
   1f4ac:	ldr	ip, [pc, #188]	; 1f570 <close@plt+0xe470>
   1f4b0:	push	{r4, r5, lr}
   1f4b4:	add	ip, pc, ip
   1f4b8:	ldr	lr, [pc, #180]	; 1f574 <close@plt+0xe474>
   1f4bc:	sub	sp, sp, #44	; 0x2c
   1f4c0:	ldr	r5, [pc, #176]	; 1f578 <close@plt+0xe478>
   1f4c4:	ldr	r4, [ip, lr]
   1f4c8:	ldrh	ip, [r1, #4]
   1f4cc:	strb	r2, [sp, #28]
   1f4d0:	ldr	r1, [r1]
   1f4d4:	ldr	lr, [r4]
   1f4d8:	mov	r2, r3
   1f4dc:	mov	r3, #0
   1f4e0:	str	r3, [sp, #8]
   1f4e4:	add	r3, sp, #28
   1f4e8:	str	lr, [sp, #36]	; 0x24
   1f4ec:	strh	ip, [sp, #33]	; 0x21
   1f4f0:	str	r1, [sp, #29]
   1f4f4:	mov	lr, #7
   1f4f8:	mov	ip, #1
   1f4fc:	str	r3, [sp, #12]
   1f500:	add	r1, sp, #4
   1f504:	add	r3, sp, #3
   1f508:	str	r5, [sp, #4]
   1f50c:	str	lr, [sp, #16]
   1f510:	str	r3, [sp, #20]
   1f514:	str	ip, [sp, #24]
   1f518:	bl	1eb0c <close@plt+0xda0c>
   1f51c:	cmp	r0, #0
   1f520:	blt	1f564 <close@plt+0xe464>
   1f524:	ldrb	r0, [sp, #3]
   1f528:	cmp	r0, #0
   1f52c:	moveq	r3, r0
   1f530:	bne	1f550 <close@plt+0xe450>
   1f534:	ldr	r1, [sp, #36]	; 0x24
   1f538:	ldr	r2, [r4]
   1f53c:	mov	r0, r3
   1f540:	cmp	r1, r2
   1f544:	bne	1f56c <close@plt+0xe46c>
   1f548:	add	sp, sp, #44	; 0x2c
   1f54c:	pop	{r4, r5, pc}
   1f550:	bl	1101c <__errno_location@plt>
   1f554:	mov	r2, #5
   1f558:	mvn	r3, #0
   1f55c:	str	r2, [r0]
   1f560:	b	1f534 <close@plt+0xe434>
   1f564:	mvn	r3, #0
   1f568:	b	1f534 <close@plt+0xe434>
   1f56c:	bl	10ee4 <__stack_chk_fail@plt>
   1f570:	andeq	sp, r1, r0, asr #20
   1f574:	strdeq	r0, [r0], -r8
   1f578:	eoreq	r0, r8, r8
   1f57c:	ldr	r3, [pc, #160]	; 1f624 <close@plt+0xe524>
   1f580:	ldr	ip, [pc, #160]	; 1f628 <close@plt+0xe528>
   1f584:	add	r3, pc, r3
   1f588:	push	{r4, lr}
   1f58c:	mov	r2, r1
   1f590:	ldr	r4, [r3, ip]
   1f594:	sub	sp, sp, #32
   1f598:	ldr	r1, [pc, #140]	; 1f62c <close@plt+0xe52c>
   1f59c:	ldr	r3, [r4]
   1f5a0:	str	r1, [sp, #4]
   1f5a4:	mov	r1, #0
   1f5a8:	str	r3, [sp, #28]
   1f5ac:	str	r1, [sp, #12]
   1f5b0:	str	r1, [sp, #8]
   1f5b4:	str	r1, [sp, #16]
   1f5b8:	mov	ip, #1
   1f5bc:	add	r3, sp, #3
   1f5c0:	add	r1, sp, #4
   1f5c4:	str	r3, [sp, #20]
   1f5c8:	str	ip, [sp, #24]
   1f5cc:	bl	1eb0c <close@plt+0xda0c>
   1f5d0:	cmp	r0, #0
   1f5d4:	blt	1f618 <close@plt+0xe518>
   1f5d8:	ldrb	r0, [sp, #3]
   1f5dc:	cmp	r0, #0
   1f5e0:	moveq	r3, r0
   1f5e4:	bne	1f604 <close@plt+0xe504>
   1f5e8:	ldr	r1, [sp, #28]
   1f5ec:	ldr	r2, [r4]
   1f5f0:	mov	r0, r3
   1f5f4:	cmp	r1, r2
   1f5f8:	bne	1f620 <close@plt+0xe520>
   1f5fc:	add	sp, sp, #32
   1f600:	pop	{r4, pc}
   1f604:	bl	1101c <__errno_location@plt>
   1f608:	mov	r2, #5
   1f60c:	mvn	r3, #0
   1f610:	str	r2, [r0]
   1f614:	b	1f5e8 <close@plt+0xe4e8>
   1f618:	mvn	r3, #0
   1f61c:	b	1f5e8 <close@plt+0xe4e8>
   1f620:	bl	10ee4 <__stack_chk_fail@plt>
   1f624:	andeq	sp, r1, r0, ror r9
   1f628:	strdeq	r0, [r0], -r8
   1f62c:	eoreq	r0, r9, r8
   1f630:	ldr	r3, [pc, #180]	; 1f6ec <close@plt+0xe5ec>
   1f634:	ldr	ip, [pc, #180]	; 1f6f0 <close@plt+0xe5f0>
   1f638:	add	r3, pc, r3
   1f63c:	push	{r4, r5, lr}
   1f640:	mov	r4, r1
   1f644:	ldr	r5, [r3, ip]
   1f648:	sub	sp, sp, #36	; 0x24
   1f64c:	ldr	r1, [pc, #160]	; 1f6f4 <close@plt+0xe5f4>
   1f650:	ldr	r3, [r5]
   1f654:	str	r1, [sp, #4]
   1f658:	mov	r1, #0
   1f65c:	str	r3, [sp, #28]
   1f660:	str	r1, [sp, #12]
   1f664:	strh	r1, [sp]
   1f668:	str	r1, [sp, #8]
   1f66c:	str	r1, [sp, #16]
   1f670:	mov	ip, #2
   1f674:	mov	r3, sp
   1f678:	add	r1, sp, #4
   1f67c:	str	r3, [sp, #20]
   1f680:	str	ip, [sp, #24]
   1f684:	bl	1eb0c <close@plt+0xda0c>
   1f688:	cmp	r0, #0
   1f68c:	blt	1f6e0 <close@plt+0xe5e0>
   1f690:	ldrb	r0, [sp]
   1f694:	cmp	r0, #0
   1f698:	bne	1f6cc <close@plt+0xe5cc>
   1f69c:	cmp	r4, #0
   1f6a0:	moveq	r3, r4
   1f6a4:	ldrbne	r2, [sp, #1]
   1f6a8:	movne	r3, r0
   1f6ac:	strbne	r2, [r4]
   1f6b0:	ldr	r1, [sp, #28]
   1f6b4:	ldr	r2, [r5]
   1f6b8:	mov	r0, r3
   1f6bc:	cmp	r1, r2
   1f6c0:	bne	1f6e8 <close@plt+0xe5e8>
   1f6c4:	add	sp, sp, #36	; 0x24
   1f6c8:	pop	{r4, r5, pc}
   1f6cc:	bl	1101c <__errno_location@plt>
   1f6d0:	mov	r2, #5
   1f6d4:	mvn	r3, #0
   1f6d8:	str	r2, [r0]
   1f6dc:	b	1f6b0 <close@plt+0xe5b0>
   1f6e0:	mvn	r3, #0
   1f6e4:	b	1f6b0 <close@plt+0xe5b0>
   1f6e8:	bl	10ee4 <__stack_chk_fail@plt>
   1f6ec:			; <UNDEFINED> instruction: 0x0001d8bc
   1f6f0:	strdeq	r0, [r0], -r8
   1f6f4:	eoreq	r0, sl, r8
   1f6f8:	ldr	r3, [pc, #164]	; 1f7a4 <close@plt+0xe6a4>
   1f6fc:	ldr	ip, [pc, #164]	; 1f7a8 <close@plt+0xe6a8>
   1f700:	add	r3, pc, r3
   1f704:	push	{r4, lr}
   1f708:	sub	sp, sp, #32
   1f70c:	ldr	r4, [r3, ip]
   1f710:	strb	r1, [sp]
   1f714:	mov	r3, #0
   1f718:	ldr	r1, [r4]
   1f71c:	ldr	lr, [pc, #136]	; 1f7ac <close@plt+0xe6ac>
   1f720:	str	r3, [sp, #8]
   1f724:	mov	r3, sp
   1f728:	mov	ip, #1
   1f72c:	str	r1, [sp, #28]
   1f730:	str	r3, [sp, #12]
   1f734:	add	r1, sp, #4
   1f738:	add	r3, sp, #3
   1f73c:	str	lr, [sp, #4]
   1f740:	str	ip, [sp, #16]
   1f744:	str	ip, [sp, #24]
   1f748:	str	r3, [sp, #20]
   1f74c:	bl	1eb0c <close@plt+0xda0c>
   1f750:	cmp	r0, #0
   1f754:	blt	1f798 <close@plt+0xe698>
   1f758:	ldrb	r0, [sp, #3]
   1f75c:	cmp	r0, #0
   1f760:	moveq	r3, r0
   1f764:	bne	1f784 <close@plt+0xe684>
   1f768:	ldr	r1, [sp, #28]
   1f76c:	ldr	r2, [r4]
   1f770:	mov	r0, r3
   1f774:	cmp	r1, r2
   1f778:	bne	1f7a0 <close@plt+0xe6a0>
   1f77c:	add	sp, sp, #32
   1f780:	pop	{r4, pc}
   1f784:	bl	1101c <__errno_location@plt>
   1f788:	mov	r2, #5
   1f78c:	mvn	r3, #0
   1f790:	str	r2, [r0]
   1f794:	b	1f768 <close@plt+0xe668>
   1f798:	mvn	r3, #0
   1f79c:	b	1f768 <close@plt+0xe668>
   1f7a0:	bl	10ee4 <__stack_chk_fail@plt>
   1f7a4:	strdeq	sp, [r1], -r4
   1f7a8:	strdeq	r0, [r0], -r8
   1f7ac:	eoreq	r0, sp, r8
   1f7b0:	ldr	ip, [pc, #188]	; 1f874 <close@plt+0xe774>
   1f7b4:	push	{r4, r5, r6, r7, lr}
   1f7b8:	add	ip, pc, ip
   1f7bc:	ldr	lr, [pc, #180]	; 1f878 <close@plt+0xe778>
   1f7c0:	sub	sp, sp, #284	; 0x11c
   1f7c4:	mov	r5, r1
   1f7c8:	ldr	r6, [ip, lr]
   1f7cc:	mov	r1, ip
   1f7d0:	mov	r7, r2
   1f7d4:	ldr	ip, [pc, #160]	; 1f87c <close@plt+0xe77c>
   1f7d8:	mov	r2, r3
   1f7dc:	ldr	r3, [r6]
   1f7e0:	mov	r1, #0
   1f7e4:	str	ip, [sp]
   1f7e8:	str	r3, [sp, #276]	; 0x114
   1f7ec:	str	r1, [sp, #8]
   1f7f0:	str	r1, [sp, #4]
   1f7f4:	str	r1, [sp, #12]
   1f7f8:	mov	ip, #249	; 0xf9
   1f7fc:	add	r3, sp, #24
   1f800:	mov	r1, sp
   1f804:	str	r3, [sp, #16]
   1f808:	str	ip, [sp, #20]
   1f80c:	bl	1eb0c <close@plt+0xda0c>
   1f810:	cmp	r0, #0
   1f814:	blt	1f868 <close@plt+0xe768>
   1f818:	ldrb	r4, [sp, #24]
   1f81c:	cmp	r4, #0
   1f820:	bne	1f854 <close@plt+0xe754>
   1f824:	mov	r2, r5
   1f828:	mov	r0, r7
   1f82c:	add	r1, sp, #25
   1f830:	strb	r4, [sp, #272]	; 0x110
   1f834:	bl	11064 <strncpy@plt>
   1f838:	ldr	r2, [sp, #276]	; 0x114
   1f83c:	ldr	r3, [r6]
   1f840:	mov	r0, r4
   1f844:	cmp	r2, r3
   1f848:	bne	1f870 <close@plt+0xe770>
   1f84c:	add	sp, sp, #284	; 0x11c
   1f850:	pop	{r4, r5, r6, r7, pc}
   1f854:	bl	1101c <__errno_location@plt>
   1f858:	mov	r3, #5
   1f85c:	mvn	r4, #0
   1f860:	str	r3, [r0]
   1f864:	b	1f838 <close@plt+0xe738>
   1f868:	mvn	r4, #0
   1f86c:	b	1f838 <close@plt+0xe738>
   1f870:	bl	10ee4 <__stack_chk_fail@plt>
   1f874:	andeq	sp, r1, ip, lsr r7
   1f878:	strdeq	r0, [r0], -r8
   1f87c:	andseq	r0, r4, r3
   1f880:	ldr	ip, [pc, #156]	; 1f924 <close@plt+0xe824>
   1f884:	ldr	r3, [pc, #156]	; 1f928 <close@plt+0xe828>
   1f888:	add	ip, pc, ip
   1f88c:	push	{r4, r5, r6, r7, r8, lr}
   1f890:	sub	sp, sp, #280	; 0x118
   1f894:	ldr	r4, [ip, r3]
   1f898:	mov	r5, #248	; 0xf8
   1f89c:	add	r3, sp, #28
   1f8a0:	ldr	lr, [r4]
   1f8a4:	mov	r6, r0
   1f8a8:	mov	r8, r1
   1f8ac:	mov	r0, r3
   1f8b0:	mov	r7, r2
   1f8b4:	mov	r1, #0
   1f8b8:	mov	r2, r5
   1f8bc:	str	lr, [sp, #276]	; 0x114
   1f8c0:	bl	1104c <memset@plt>
   1f8c4:	mov	r1, r8
   1f8c8:	mov	r2, #247	; 0xf7
   1f8cc:	bl	11064 <strncpy@plt>
   1f8d0:	ldr	lr, [pc, #84]	; 1f92c <close@plt+0xe82c>
   1f8d4:	mov	ip, #0
   1f8d8:	mov	r2, r7
   1f8dc:	add	r1, sp, #4
   1f8e0:	str	r5, [sp, #16]
   1f8e4:	str	ip, [sp, #20]
   1f8e8:	str	ip, [sp, #8]
   1f8ec:	str	ip, [sp, #24]
   1f8f0:	str	lr, [sp, #4]
   1f8f4:	mov	r3, r0
   1f8f8:	mov	r0, r6
   1f8fc:	str	r3, [sp, #12]
   1f900:	bl	1eb0c <close@plt+0xda0c>
   1f904:	ldr	r2, [sp, #276]	; 0x114
   1f908:	ldr	r3, [r4]
   1f90c:	cmp	r2, r3
   1f910:	bne	1f920 <close@plt+0xe820>
   1f914:	asr	r0, r0, #31
   1f918:	add	sp, sp, #280	; 0x118
   1f91c:	pop	{r4, r5, r6, r7, r8, pc}
   1f920:	bl	10ee4 <__stack_chk_fail@plt>
   1f924:	andeq	sp, r1, ip, ror #12
   1f928:	strdeq	r0, [r0], -r8
   1f92c:	andseq	r0, r3, r3
   1f930:	ldr	ip, [pc, #228]	; 1fa1c <close@plt+0xe91c>
   1f934:	push	{r4, r5, r6, lr}
   1f938:	add	ip, pc, ip
   1f93c:	ldr	lr, [pc, #220]	; 1fa20 <close@plt+0xe920>
   1f940:	sub	sp, sp, #296	; 0x128
   1f944:	mov	r4, r0
   1f948:	ldr	r5, [ip, lr]
   1f94c:	ldr	r0, [r1]
   1f950:	ldrh	r6, [r1, #4]
   1f954:	ldr	ip, [r5]
   1f958:	add	r1, sp, #36	; 0x24
   1f95c:	str	r0, [sp, #24]
   1f960:	str	r1, [sp, #16]
   1f964:	mov	r0, r4
   1f968:	str	ip, [sp, #292]	; 0x124
   1f96c:	add	r1, sp, #24
   1f970:	mov	ip, #0
   1f974:	ldr	r4, [pc, #168]	; 1fa24 <close@plt+0xe924>
   1f978:	strh	ip, [sp, #30]
   1f97c:	mov	lr, #10
   1f980:	strb	r2, [sp, #30]
   1f984:	mov	ip, #7
   1f988:	strh	r3, [sp, #32]
   1f98c:	str	r1, [sp, #8]
   1f990:	mov	r3, #255	; 0xff
   1f994:	ldr	r2, [sp, #320]	; 0x140
   1f998:	mov	r1, sp
   1f99c:	strh	r6, [sp, #28]
   1f9a0:	str	r4, [sp]
   1f9a4:	str	lr, [sp, #12]
   1f9a8:	str	ip, [sp, #4]
   1f9ac:	str	r3, [sp, #20]
   1f9b0:	ldr	r6, [sp, #316]	; 0x13c
   1f9b4:	bl	1eb0c <close@plt+0xda0c>
   1f9b8:	cmp	r0, #0
   1f9bc:	blt	1fa10 <close@plt+0xe910>
   1f9c0:	ldrb	r4, [sp, #36]	; 0x24
   1f9c4:	cmp	r4, #0
   1f9c8:	bne	1f9fc <close@plt+0xe8fc>
   1f9cc:	mov	r0, r6
   1f9d0:	ldr	r2, [sp, #312]	; 0x138
   1f9d4:	add	r1, sp, #43	; 0x2b
   1f9d8:	strb	r4, [sp, #290]	; 0x122
   1f9dc:	bl	11064 <strncpy@plt>
   1f9e0:	ldr	r2, [sp, #292]	; 0x124
   1f9e4:	ldr	r3, [r5]
   1f9e8:	mov	r0, r4
   1f9ec:	cmp	r2, r3
   1f9f0:	bne	1fa18 <close@plt+0xe918>
   1f9f4:	add	sp, sp, #296	; 0x128
   1f9f8:	pop	{r4, r5, r6, pc}
   1f9fc:	bl	1101c <__errno_location@plt>
   1fa00:	mov	r3, #5
   1fa04:	mvn	r4, #0
   1fa08:	str	r3, [r0]
   1fa0c:	b	1f9e0 <close@plt+0xe8e0>
   1fa10:	mvn	r4, #0
   1fa14:	b	1f9e0 <close@plt+0xe8e0>
   1fa18:	bl	10ee4 <__stack_chk_fail@plt>
   1fa1c:			; <UNDEFINED> instruction: 0x0001d5bc
   1fa20:	strdeq	r0, [r0], -r8
   1fa24:	andseq	r0, r9, r1
   1fa28:	push	{lr}		; (str lr, [sp, #-4]!)
   1fa2c:	sub	sp, sp, #20
   1fa30:	ldr	ip, [sp, #24]
   1fa34:	strd	r2, [sp]
   1fa38:	str	ip, [sp, #8]
   1fa3c:	mov	r3, #0
   1fa40:	mov	r2, #2
   1fa44:	bl	1f930 <close@plt+0xe830>
   1fa48:	add	sp, sp, #20
   1fa4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa50:	ldr	r3, [pc, #128]	; 1fad8 <close@plt+0xe9d8>
   1fa54:	ldr	ip, [pc, #128]	; 1fadc <close@plt+0xe9dc>
   1fa58:	add	r3, pc, r3
   1fa5c:	push	{r4, lr}
   1fa60:	mov	lr, r0
   1fa64:	ldr	r4, [r3, ip]
   1fa68:	ldr	r0, [r1]
   1fa6c:	ldrh	r1, [r1, #4]
   1fa70:	sub	sp, sp, #40	; 0x28
   1fa74:	ldr	ip, [r4]
   1fa78:	str	r0, [sp, #28]
   1fa7c:	strh	r1, [sp, #32]
   1fa80:	mov	r0, lr
   1fa84:	mov	r1, #0
   1fa88:	ldr	lr, [pc, #80]	; 1fae0 <close@plt+0xe9e0>
   1fa8c:	str	ip, [sp, #36]	; 0x24
   1fa90:	str	r1, [sp, #20]
   1fa94:	mov	ip, #6
   1fa98:	str	r1, [sp, #8]
   1fa9c:	str	r1, [sp, #24]
   1faa0:	add	r1, sp, #4
   1faa4:	add	r3, sp, #28
   1faa8:	str	r3, [sp, #12]
   1faac:	str	lr, [sp, #4]
   1fab0:	str	ip, [sp, #16]
   1fab4:	bl	1eb0c <close@plt+0xda0c>
   1fab8:	ldr	r2, [sp, #36]	; 0x24
   1fabc:	ldr	r3, [r4]
   1fac0:	cmp	r2, r3
   1fac4:	bne	1fad4 <close@plt+0xe9d4>
   1fac8:	asr	r0, r0, #31
   1facc:	add	sp, sp, #40	; 0x28
   1fad0:	pop	{r4, pc}
   1fad4:	bl	10ee4 <__stack_chk_fail@plt>
   1fad8:	muleq	r1, ip, r4
   1fadc:	strdeq	r0, [r0], -r8
   1fae0:	andseq	r0, sl, r1
   1fae4:	ldr	ip, [pc, #204]	; 1fbb8 <close@plt+0xeab8>
   1fae8:	push	{r4, r5, lr}
   1faec:	add	ip, pc, ip
   1faf0:	ldr	lr, [pc, #196]	; 1fbbc <close@plt+0xeabc>
   1faf4:	sub	sp, sp, #44	; 0x2c
   1faf8:	mov	r4, r2
   1fafc:	ldr	r5, [ip, lr]
   1fb00:	strh	r1, [sp]
   1fb04:	mov	r2, r3
   1fb08:	ldr	r1, [r5]
   1fb0c:	mov	r3, ip
   1fb10:	ldr	ip, [pc, #168]	; 1fbc0 <close@plt+0xeac0>
   1fb14:	mov	r3, #12
   1fb18:	str	r1, [sp, #36]	; 0x24
   1fb1c:	str	r3, [sp, #16]
   1fb20:	mov	r1, #2
   1fb24:	mov	r3, sp
   1fb28:	str	ip, [sp, #12]
   1fb2c:	str	r3, [sp, #20]
   1fb30:	mov	ip, #8
   1fb34:	str	r1, [sp, #24]
   1fb38:	add	r3, sp, #4
   1fb3c:	add	r1, sp, #12
   1fb40:	str	r3, [sp, #28]
   1fb44:	str	ip, [sp, #32]
   1fb48:	bl	1eb0c <close@plt+0xda0c>
   1fb4c:	cmp	r0, #0
   1fb50:	blt	1fbac <close@plt+0xeaac>
   1fb54:	ldrb	r0, [sp, #4]
   1fb58:	cmp	r0, #0
   1fb5c:	bne	1fb98 <close@plt+0xea98>
   1fb60:	ldrh	ip, [sp, #8]
   1fb64:	ldrb	r1, [sp, #7]
   1fb68:	ldrh	r2, [sp, #10]
   1fb6c:	mov	r3, r0
   1fb70:	strh	ip, [r4]
   1fb74:	strb	r1, [r4, #6]
   1fb78:	strh	r2, [r4, #8]
   1fb7c:	ldr	r1, [sp, #36]	; 0x24
   1fb80:	ldr	r2, [r5]
   1fb84:	mov	r0, r3
   1fb88:	cmp	r1, r2
   1fb8c:	bne	1fbb4 <close@plt+0xeab4>
   1fb90:	add	sp, sp, #44	; 0x2c
   1fb94:	pop	{r4, r5, pc}
   1fb98:	bl	1101c <__errno_location@plt>
   1fb9c:	mov	r2, #5
   1fba0:	mvn	r3, #0
   1fba4:	str	r2, [r0]
   1fba8:	b	1fb7c <close@plt+0xea7c>
   1fbac:	mvn	r3, #0
   1fbb0:	b	1fb7c <close@plt+0xea7c>
   1fbb4:	bl	10ee4 <__stack_chk_fail@plt>
   1fbb8:	andeq	sp, r1, r8, lsl #8
   1fbbc:	strdeq	r0, [r0], -r8
   1fbc0:	andseq	r0, sp, r1
   1fbc4:	ldr	ip, [pc, #204]	; 1fc98 <close@plt+0xeb98>
   1fbc8:	push	{r4, r5, lr}
   1fbcc:	add	ip, pc, ip
   1fbd0:	ldr	lr, [pc, #196]	; 1fc9c <close@plt+0xeb9c>
   1fbd4:	sub	sp, sp, #52	; 0x34
   1fbd8:	mov	r4, r2
   1fbdc:	ldr	r5, [ip, lr]
   1fbe0:	mov	r2, r3
   1fbe4:	strh	r1, [sp, #4]
   1fbe8:	mov	r3, ip
   1fbec:	ldr	r1, [r5]
   1fbf0:	ldr	ip, [pc, #168]	; 1fca0 <close@plt+0xeba0>
   1fbf4:	mov	r3, #11
   1fbf8:	str	r3, [sp, #12]
   1fbfc:	str	r3, [sp, #28]
   1fc00:	add	r3, sp, #4
   1fc04:	str	r1, [sp, #44]	; 0x2c
   1fc08:	str	ip, [sp, #8]
   1fc0c:	str	r3, [sp, #16]
   1fc10:	mov	ip, #2
   1fc14:	add	r3, sp, #32
   1fc18:	add	r1, sp, #8
   1fc1c:	str	ip, [sp, #20]
   1fc20:	str	r3, [sp, #24]
   1fc24:	bl	1eb0c <close@plt+0xda0c>
   1fc28:	cmp	r0, #0
   1fc2c:	blt	1fc8c <close@plt+0xeb8c>
   1fc30:	ldrb	r0, [sp, #32]
   1fc34:	cmp	r0, #0
   1fc38:	bne	1fc78 <close@plt+0xeb78>
   1fc3c:	cmp	r4, #0
   1fc40:	moveq	r3, r4
   1fc44:	beq	1fc5c <close@plt+0xeb5c>
   1fc48:	ldr	r1, [sp, #35]	; 0x23
   1fc4c:	ldr	r2, [sp, #39]	; 0x27
   1fc50:	mov	r3, r0
   1fc54:	str	r1, [r4]
   1fc58:	str	r2, [r4, #4]
   1fc5c:	ldr	r1, [sp, #44]	; 0x2c
   1fc60:	ldr	r2, [r5]
   1fc64:	mov	r0, r3
   1fc68:	cmp	r1, r2
   1fc6c:	bne	1fc94 <close@plt+0xeb94>
   1fc70:	add	sp, sp, #52	; 0x34
   1fc74:	pop	{r4, r5, pc}
   1fc78:	bl	1101c <__errno_location@plt>
   1fc7c:	mov	r2, #5
   1fc80:	mvn	r3, #0
   1fc84:	str	r2, [r0]
   1fc88:	b	1fc5c <close@plt+0xeb5c>
   1fc8c:	mvn	r3, #0
   1fc90:	b	1fc5c <close@plt+0xeb5c>
   1fc94:	bl	10ee4 <__stack_chk_fail@plt>
   1fc98:	andeq	sp, r1, r8, lsr #6
   1fc9c:	strdeq	r0, [r0], -r8
   1fca0:	andseq	r0, fp, r1
   1fca4:	ldr	ip, [pc, #224]	; 1fd8c <close@plt+0xec8c>
   1fca8:	push	{r4, r5, r6, lr}
   1fcac:	add	ip, pc, ip
   1fcb0:	ldr	lr, [pc, #216]	; 1fd90 <close@plt+0xec90>
   1fcb4:	sub	sp, sp, #48	; 0x30
   1fcb8:	ldr	r4, [pc, #212]	; 1fd94 <close@plt+0xec94>
   1fcbc:	ldr	r5, [ip, lr]
   1fcc0:	strb	r2, [sp, #2]
   1fcc4:	strh	r1, [sp]
   1fcc8:	ldr	r2, [r5]
   1fccc:	mov	r1, #3
   1fcd0:	str	r2, [sp, #44]	; 0x2c
   1fcd4:	mov	r6, r3
   1fcd8:	mov	r2, sp
   1fcdc:	mov	r3, #35	; 0x23
   1fce0:	str	r3, [sp, #8]
   1fce4:	str	r2, [sp, #12]
   1fce8:	mov	r3, #13
   1fcec:	str	r1, [sp, #16]
   1fcf0:	ldr	r2, [sp, #68]	; 0x44
   1fcf4:	add	ip, sp, #28
   1fcf8:	add	r1, sp, #4
   1fcfc:	str	r4, [sp, #4]
   1fd00:	str	ip, [sp, #20]
   1fd04:	str	r3, [sp, #24]
   1fd08:	ldr	r4, [sp, #64]	; 0x40
   1fd0c:	bl	1eb0c <close@plt+0xda0c>
   1fd10:	cmp	r0, #0
   1fd14:	blt	1fd80 <close@plt+0xec80>
   1fd18:	ldrb	r3, [sp, #28]
   1fd1c:	cmp	r3, #0
   1fd20:	bne	1fd6c <close@plt+0xec6c>
   1fd24:	cmp	r6, #0
   1fd28:	ldrbne	r3, [sp, #32]
   1fd2c:	strbne	r3, [r6]
   1fd30:	cmp	r4, #0
   1fd34:	moveq	r1, r4
   1fd38:	beq	1fd50 <close@plt+0xec50>
   1fd3c:	ldr	r2, [sp, #33]	; 0x21
   1fd40:	ldr	r3, [sp, #37]	; 0x25
   1fd44:	mov	r1, #0
   1fd48:	str	r2, [r4]
   1fd4c:	str	r3, [r4, #4]
   1fd50:	ldr	r2, [sp, #44]	; 0x2c
   1fd54:	ldr	r3, [r5]
   1fd58:	mov	r0, r1
   1fd5c:	cmp	r2, r3
   1fd60:	bne	1fd88 <close@plt+0xec88>
   1fd64:	add	sp, sp, #48	; 0x30
   1fd68:	pop	{r4, r5, r6, pc}
   1fd6c:	bl	1101c <__errno_location@plt>
   1fd70:	mov	r3, #5
   1fd74:	mvn	r1, #0
   1fd78:	str	r3, [r0]
   1fd7c:	b	1fd50 <close@plt+0xec50>
   1fd80:	mvn	r1, #0
   1fd84:	b	1fd50 <close@plt+0xec50>
   1fd88:	bl	10ee4 <__stack_chk_fail@plt>
   1fd8c:	andeq	sp, r1, r8, asr #4
   1fd90:	strdeq	r0, [r0], -r8
   1fd94:	andseq	r0, ip, r1
   1fd98:	ldr	ip, [pc, #192]	; 1fe60 <close@plt+0xed60>
   1fd9c:	push	{r4, r5, r6, lr}
   1fda0:	add	ip, pc, ip
   1fda4:	ldr	lr, [pc, #184]	; 1fe64 <close@plt+0xed64>
   1fda8:	sub	sp, sp, #40	; 0x28
   1fdac:	mov	r4, r2
   1fdb0:	ldr	r5, [ip, lr]
   1fdb4:	strh	r1, [sp]
   1fdb8:	mov	r2, r3
   1fdbc:	ldr	r1, [r5]
   1fdc0:	mov	r3, ip
   1fdc4:	mov	r3, #28
   1fdc8:	ldr	ip, [pc, #152]	; 1fe68 <close@plt+0xed68>
   1fdcc:	str	r1, [sp, #36]	; 0x24
   1fdd0:	str	r3, [sp, #16]
   1fdd4:	mov	r1, #2
   1fdd8:	mov	r3, sp
   1fddc:	str	r3, [sp, #20]
   1fde0:	str	r1, [sp, #24]
   1fde4:	add	r3, sp, #4
   1fde8:	mov	r6, #5
   1fdec:	add	r1, sp, #12
   1fdf0:	str	ip, [sp, #12]
   1fdf4:	str	r3, [sp, #28]
   1fdf8:	str	r6, [sp, #32]
   1fdfc:	bl	1eb0c <close@plt+0xda0c>
   1fe00:	cmp	r0, #0
   1fe04:	blt	1fe54 <close@plt+0xed54>
   1fe08:	ldrb	r0, [sp, #4]
   1fe0c:	cmp	r0, #0
   1fe10:	bne	1fe44 <close@plt+0xed44>
   1fe14:	ldrb	r1, [sp, #8]
   1fe18:	ldrb	r2, [sp, #7]
   1fe1c:	mov	r3, r0
   1fe20:	orr	r2, r2, r1, lsl #8
   1fe24:	strh	r2, [r4]
   1fe28:	ldr	r1, [sp, #36]	; 0x24
   1fe2c:	ldr	r2, [r5]
   1fe30:	mov	r0, r3
   1fe34:	cmp	r1, r2
   1fe38:	bne	1fe5c <close@plt+0xed5c>
   1fe3c:	add	sp, sp, #40	; 0x28
   1fe40:	pop	{r4, r5, r6, pc}
   1fe44:	bl	1101c <__errno_location@plt>
   1fe48:	mvn	r3, #0
   1fe4c:	str	r6, [r0]
   1fe50:	b	1fe28 <close@plt+0xed28>
   1fe54:	mvn	r3, #0
   1fe58:	b	1fe28 <close@plt+0xed28>
   1fe5c:	bl	10ee4 <__stack_chk_fail@plt>
   1fe60:	andeq	sp, r1, r4, asr r1
   1fe64:	strdeq	r0, [r0], -r8
   1fe68:	andseq	r0, pc, r1
   1fe6c:	ldr	r3, [pc, #212]	; 1ff48 <close@plt+0xee48>
   1fe70:	ldr	ip, [pc, #212]	; 1ff4c <close@plt+0xee4c>
   1fe74:	add	r3, pc, r3
   1fe78:	push	{r4, r5, lr}
   1fe7c:	mov	r4, r1
   1fe80:	ldr	r5, [r3, ip]
   1fe84:	sub	sp, sp, #44	; 0x2c
   1fe88:	ldr	r1, [pc, #192]	; 1ff50 <close@plt+0xee50>
   1fe8c:	ldr	r3, [r5]
   1fe90:	str	r1, [sp, #12]
   1fe94:	mov	r1, #0
   1fe98:	str	r3, [sp, #36]	; 0x24
   1fe9c:	str	r1, [sp, #20]
   1fea0:	str	r1, [sp, #16]
   1fea4:	str	r1, [sp, #24]
   1fea8:	mov	ip, #9
   1feac:	mov	r3, sp
   1feb0:	add	r1, sp, #12
   1feb4:	str	r3, [sp, #28]
   1feb8:	str	ip, [sp, #32]
   1febc:	bl	1eb0c <close@plt+0xda0c>
   1fec0:	cmp	r0, #0
   1fec4:	blt	1ff3c <close@plt+0xee3c>
   1fec8:	ldrb	r0, [sp]
   1fecc:	cmp	r0, #0
   1fed0:	bne	1ff28 <close@plt+0xee28>
   1fed4:	ldrb	r3, [sp, #8]
   1fed8:	ldrb	r1, [sp, #7]
   1fedc:	ldr	r2, [sp, #4]
   1fee0:	ldrb	lr, [sp, #1]
   1fee4:	orr	r1, r1, r3, lsl #8
   1fee8:	ldrh	ip, [sp, #2]
   1feec:	strh	r1, [r4, #8]
   1fef0:	ldrb	r1, [sp, #4]
   1fef4:	mov	r3, r0
   1fef8:	lsr	r2, r2, #8
   1fefc:	strh	r2, [r4]
   1ff00:	strb	lr, [r4, #2]
   1ff04:	strh	ip, [r4, #4]
   1ff08:	strb	r1, [r4, #6]
   1ff0c:	ldr	r1, [sp, #36]	; 0x24
   1ff10:	ldr	r2, [r5]
   1ff14:	mov	r0, r3
   1ff18:	cmp	r1, r2
   1ff1c:	bne	1ff44 <close@plt+0xee44>
   1ff20:	add	sp, sp, #44	; 0x2c
   1ff24:	pop	{r4, r5, pc}
   1ff28:	bl	1101c <__errno_location@plt>
   1ff2c:	mov	r2, #5
   1ff30:	mvn	r3, #0
   1ff34:	str	r2, [r0]
   1ff38:	b	1ff0c <close@plt+0xee0c>
   1ff3c:	mvn	r3, #0
   1ff40:	b	1ff0c <close@plt+0xee0c>
   1ff44:	bl	10ee4 <__stack_chk_fail@plt>
   1ff48:	andeq	sp, r1, r0, lsl #1
   1ff4c:	strdeq	r0, [r0], -r8
   1ff50:	andeq	r0, r1, r4
   1ff54:	ldr	r3, [pc, #228]	; 20040 <close@plt+0xef40>
   1ff58:	ldr	ip, [pc, #228]	; 20044 <close@plt+0xef44>
   1ff5c:	add	r3, pc, r3
   1ff60:	push	{r4, r5, lr}
   1ff64:	mov	r4, r1
   1ff68:	ldr	r5, [r3, ip]
   1ff6c:	sub	sp, sp, #100	; 0x64
   1ff70:	ldr	r1, [pc, #208]	; 20048 <close@plt+0xef48>
   1ff74:	ldr	r3, [r5]
   1ff78:	str	r1, [sp]
   1ff7c:	mov	r1, #0
   1ff80:	str	r3, [sp, #92]	; 0x5c
   1ff84:	str	r1, [sp, #8]
   1ff88:	str	r1, [sp, #4]
   1ff8c:	str	r1, [sp, #12]
   1ff90:	mov	ip, #65	; 0x41
   1ff94:	add	r3, sp, #24
   1ff98:	mov	r1, sp
   1ff9c:	str	r3, [sp, #16]
   1ffa0:	str	ip, [sp, #20]
   1ffa4:	bl	1eb0c <close@plt+0xda0c>
   1ffa8:	cmp	r0, #0
   1ffac:	blt	20034 <close@plt+0xef34>
   1ffb0:	ldrb	r3, [sp, #24]
   1ffb4:	cmp	r3, #0
   1ffb8:	bne	20020 <close@plt+0xef20>
   1ffbc:	cmp	r4, #0
   1ffc0:	beq	20004 <close@plt+0xef04>
   1ffc4:	mov	r1, r4
   1ffc8:	add	r3, sp, #25
   1ffcc:	add	ip, sp, #89	; 0x59
   1ffd0:	ldr	r0, [r3]
   1ffd4:	ldr	r2, [r3, #4]
   1ffd8:	str	r0, [r1]
   1ffdc:	add	r3, r3, #16
   1ffe0:	ldr	r0, [r3, #-8]
   1ffe4:	str	r2, [r1, #4]
   1ffe8:	ldr	r2, [r3, #-4]
   1ffec:	cmp	r3, ip
   1fff0:	str	r0, [r1, #8]
   1fff4:	str	r2, [r1, #12]
   1fff8:	add	r1, r1, #16
   1fffc:	bne	1ffd0 <close@plt+0xeed0>
   20000:	mov	r4, #0
   20004:	ldr	r2, [sp, #92]	; 0x5c
   20008:	ldr	r3, [r5]
   2000c:	mov	r0, r4
   20010:	cmp	r2, r3
   20014:	bne	2003c <close@plt+0xef3c>
   20018:	add	sp, sp, #100	; 0x64
   2001c:	pop	{r4, r5, pc}
   20020:	bl	1101c <__errno_location@plt>
   20024:	mov	r3, #5
   20028:	mvn	r4, #0
   2002c:	str	r3, [r0]
   20030:	b	20004 <close@plt+0xef04>
   20034:	mvn	r4, #0
   20038:	b	20004 <close@plt+0xef04>
   2003c:	bl	10ee4 <__stack_chk_fail@plt>
   20040:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   20044:	strdeq	r0, [r0], -r8
   20048:	andeq	r0, r2, r4
   2004c:	ldr	r3, [pc, #188]	; 20110 <close@plt+0xf010>
   20050:	ldr	ip, [pc, #188]	; 20114 <close@plt+0xf014>
   20054:	add	r3, pc, r3
   20058:	push	{r4, r5, lr}
   2005c:	mov	r4, r1
   20060:	ldr	r5, [r3, ip]
   20064:	sub	sp, sp, #44	; 0x2c
   20068:	ldr	r1, [pc, #168]	; 20118 <close@plt+0xf018>
   2006c:	ldr	r3, [r5]
   20070:	str	r1, [sp]
   20074:	mov	r1, #0
   20078:	str	r3, [sp, #36]	; 0x24
   2007c:	str	r1, [sp, #8]
   20080:	str	r1, [sp, #4]
   20084:	str	r1, [sp, #12]
   20088:	mov	ip, #9
   2008c:	add	r3, sp, #24
   20090:	mov	r1, sp
   20094:	str	r3, [sp, #16]
   20098:	str	ip, [sp, #20]
   2009c:	bl	1eb0c <close@plt+0xda0c>
   200a0:	cmp	r0, #0
   200a4:	blt	20104 <close@plt+0xf004>
   200a8:	ldrb	r0, [sp, #24]
   200ac:	cmp	r0, #0
   200b0:	bne	200f0 <close@plt+0xeff0>
   200b4:	cmp	r4, #0
   200b8:	moveq	r3, r4
   200bc:	beq	200d4 <close@plt+0xefd4>
   200c0:	ldr	r1, [sp, #25]
   200c4:	ldr	r2, [sp, #29]
   200c8:	mov	r3, r0
   200cc:	str	r1, [r4]
   200d0:	str	r2, [r4, #4]
   200d4:	ldr	r1, [sp, #36]	; 0x24
   200d8:	ldr	r2, [r5]
   200dc:	mov	r0, r3
   200e0:	cmp	r1, r2
   200e4:	bne	2010c <close@plt+0xf00c>
   200e8:	add	sp, sp, #44	; 0x2c
   200ec:	pop	{r4, r5, pc}
   200f0:	bl	1101c <__errno_location@plt>
   200f4:	mov	r2, #5
   200f8:	mvn	r3, #0
   200fc:	str	r2, [r0]
   20100:	b	200d4 <close@plt+0xefd4>
   20104:	mvn	r3, #0
   20108:	b	200d4 <close@plt+0xefd4>
   2010c:	bl	10ee4 <__stack_chk_fail@plt>
   20110:	andeq	ip, r1, r0, lsr #29
   20114:	strdeq	r0, [r0], -r8
   20118:	andeq	r0, r3, r4
   2011c:	ldr	ip, [pc, #224]	; 20204 <close@plt+0xf104>
   20120:	push	{r4, r5, r6, lr}
   20124:	add	ip, pc, ip
   20128:	ldr	lr, [pc, #216]	; 20208 <close@plt+0xf108>
   2012c:	sub	sp, sp, #48	; 0x30
   20130:	mov	r5, r2
   20134:	ldr	r6, [ip, lr]
   20138:	strb	r1, [sp, #4]
   2013c:	mov	r2, ip
   20140:	ldr	r1, [r6]
   20144:	ldr	ip, [pc, #192]	; 2020c <close@plt+0xf10c>
   20148:	str	r1, [sp, #44]	; 0x2c
   2014c:	mov	r1, #1
   20150:	str	r1, [sp, #20]
   20154:	mov	r4, r3
   20158:	add	r1, sp, #32
   2015c:	mov	r3, #0
   20160:	add	r2, sp, #4
   20164:	str	r3, [sp, #12]
   20168:	str	r2, [sp, #16]
   2016c:	mov	r3, #11
   20170:	str	r1, [sp, #24]
   20174:	ldr	r2, [sp, #64]	; 0x40
   20178:	add	r1, sp, #8
   2017c:	str	ip, [sp, #8]
   20180:	str	r3, [sp, #28]
   20184:	bl	1eb0c <close@plt+0xda0c>
   20188:	cmp	r0, #0
   2018c:	blt	201f8 <close@plt+0xf0f8>
   20190:	ldrb	r3, [sp, #32]
   20194:	cmp	r3, #0
   20198:	bne	201e4 <close@plt+0xf0e4>
   2019c:	cmp	r5, #0
   201a0:	ldrbne	r3, [sp, #34]	; 0x22
   201a4:	strbne	r3, [r5]
   201a8:	cmp	r4, #0
   201ac:	moveq	r1, r4
   201b0:	beq	201c8 <close@plt+0xf0c8>
   201b4:	ldr	r2, [sp, #35]	; 0x23
   201b8:	ldr	r3, [sp, #39]	; 0x27
   201bc:	mov	r1, #0
   201c0:	str	r2, [r4]
   201c4:	str	r3, [r4, #4]
   201c8:	ldr	r2, [sp, #44]	; 0x2c
   201cc:	ldr	r3, [r6]
   201d0:	mov	r0, r1
   201d4:	cmp	r2, r3
   201d8:	bne	20200 <close@plt+0xf100>
   201dc:	add	sp, sp, #48	; 0x30
   201e0:	pop	{r4, r5, r6, pc}
   201e4:	bl	1101c <__errno_location@plt>
   201e8:	mov	r3, #5
   201ec:	mvn	r1, #0
   201f0:	str	r3, [r0]
   201f4:	b	201c8 <close@plt+0xf0c8>
   201f8:	mvn	r1, #0
   201fc:	b	201c8 <close@plt+0xf0c8>
   20200:	bl	10ee4 <__stack_chk_fail@plt>
   20204:	ldrdeq	ip, [r1], -r0
   20208:	strdeq	r0, [r0], -r8
   2020c:	andeq	r0, r4, r4
   20210:	ldr	r3, [pc, #188]	; 202d4 <close@plt+0xf1d4>
   20214:	ldr	ip, [pc, #188]	; 202d8 <close@plt+0xf1d8>
   20218:	add	r3, pc, r3
   2021c:	push	{r4, r5, lr}
   20220:	mov	r4, r1
   20224:	ldr	r5, [r3, ip]
   20228:	sub	sp, sp, #44	; 0x2c
   2022c:	ldr	r1, [pc, #168]	; 202dc <close@plt+0xf1dc>
   20230:	ldr	r3, [r5]
   20234:	str	r1, [sp, #4]
   20238:	mov	r1, #0
   2023c:	str	r3, [sp, #36]	; 0x24
   20240:	str	r1, [sp, #12]
   20244:	str	r1, [sp, #8]
   20248:	str	r1, [sp, #16]
   2024c:	mov	ip, #7
   20250:	add	r3, sp, #28
   20254:	add	r1, sp, #4
   20258:	str	r3, [sp, #20]
   2025c:	str	ip, [sp, #24]
   20260:	bl	1eb0c <close@plt+0xda0c>
   20264:	cmp	r0, #0
   20268:	blt	202c8 <close@plt+0xf1c8>
   2026c:	ldrb	r0, [sp, #28]
   20270:	cmp	r0, #0
   20274:	bne	202b4 <close@plt+0xf1b4>
   20278:	cmp	r4, #0
   2027c:	moveq	r3, r4
   20280:	beq	20298 <close@plt+0xf198>
   20284:	ldrh	r1, [sp, #33]	; 0x21
   20288:	ldr	r2, [sp, #29]
   2028c:	mov	r3, r0
   20290:	strh	r1, [r4, #4]
   20294:	str	r2, [r4]
   20298:	ldr	r1, [sp, #36]	; 0x24
   2029c:	ldr	r2, [r5]
   202a0:	mov	r0, r3
   202a4:	cmp	r1, r2
   202a8:	bne	202d0 <close@plt+0xf1d0>
   202ac:	add	sp, sp, #44	; 0x2c
   202b0:	pop	{r4, r5, pc}
   202b4:	bl	1101c <__errno_location@plt>
   202b8:	mov	r2, #5
   202bc:	mvn	r3, #0
   202c0:	str	r2, [r0]
   202c4:	b	20298 <close@plt+0xf198>
   202c8:	mvn	r3, #0
   202cc:	b	20298 <close@plt+0xf198>
   202d0:	bl	10ee4 <__stack_chk_fail@plt>
   202d4:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   202d8:	strdeq	r0, [r0], -r8
   202dc:	andeq	r0, r9, r4
   202e0:	ldr	r3, [pc, #176]	; 20398 <close@plt+0xf298>
   202e4:	ldr	ip, [pc, #176]	; 2039c <close@plt+0xf29c>
   202e8:	add	r3, pc, r3
   202ec:	push	{r4, r5, lr}
   202f0:	mov	r5, r1
   202f4:	ldr	r4, [r3, ip]
   202f8:	sub	sp, sp, #36	; 0x24
   202fc:	ldr	r1, [pc, #156]	; 203a0 <close@plt+0xf2a0>
   20300:	ldr	r3, [r4]
   20304:	str	r1, [sp]
   20308:	mov	r1, #0
   2030c:	str	r3, [sp, #28]
   20310:	str	r1, [sp, #8]
   20314:	str	r1, [sp, #4]
   20318:	str	r1, [sp, #12]
   2031c:	mov	ip, #4
   20320:	add	r3, sp, #24
   20324:	mov	r1, sp
   20328:	str	r3, [sp, #16]
   2032c:	str	ip, [sp, #20]
   20330:	bl	1eb0c <close@plt+0xda0c>
   20334:	cmp	r0, #0
   20338:	blt	2038c <close@plt+0xf28c>
   2033c:	ldrb	r0, [sp, #24]
   20340:	cmp	r0, #0
   20344:	bne	20378 <close@plt+0xf278>
   20348:	ldrh	r1, [sp, #25]
   2034c:	ldrb	r2, [sp, #27]
   20350:	mov	r3, r0
   20354:	strh	r1, [r5]
   20358:	strb	r2, [r5, #2]
   2035c:	ldr	r1, [sp, #28]
   20360:	ldr	r2, [r4]
   20364:	mov	r0, r3
   20368:	cmp	r1, r2
   2036c:	bne	20394 <close@plt+0xf294>
   20370:	add	sp, sp, #36	; 0x24
   20374:	pop	{r4, r5, pc}
   20378:	bl	1101c <__errno_location@plt>
   2037c:	mov	r2, #5
   20380:	mvn	r3, #0
   20384:	str	r2, [r0]
   20388:	b	2035c <close@plt+0xf25c>
   2038c:	mvn	r3, #0
   20390:	b	2035c <close@plt+0xf25c>
   20394:	bl	10ee4 <__stack_chk_fail@plt>
   20398:	andeq	ip, r1, ip, lsl #24
   2039c:	strdeq	r0, [r0], -r8
   203a0:	eoreq	r0, r3, r3
   203a4:	ldr	r3, [pc, #112]	; 2041c <close@plt+0xf31c>
   203a8:	ldr	ip, [pc, #112]	; 20420 <close@plt+0xf320>
   203ac:	add	r3, pc, r3
   203b0:	push	{r4, lr}
   203b4:	sub	sp, sp, #32
   203b8:	ldr	r4, [r3, ip]
   203bc:	ldr	ip, [pc, #96]	; 20424 <close@plt+0xf324>
   203c0:	strh	r1, [sp, #24]
   203c4:	ldr	r3, [r4]
   203c8:	lsr	r1, r1, #16
   203cc:	strb	r1, [sp, #26]
   203d0:	mov	r1, #0
   203d4:	str	ip, [sp]
   203d8:	str	r3, [sp, #28]
   203dc:	str	r1, [sp, #16]
   203e0:	add	r3, sp, #24
   203e4:	str	r1, [sp, #4]
   203e8:	str	r1, [sp, #20]
   203ec:	mov	ip, #3
   203f0:	mov	r1, sp
   203f4:	str	r3, [sp, #8]
   203f8:	str	ip, [sp, #12]
   203fc:	bl	1eb0c <close@plt+0xda0c>
   20400:	ldr	r2, [sp, #28]
   20404:	ldr	r3, [r4]
   20408:	cmp	r2, r3
   2040c:	bne	20418 <close@plt+0xf318>
   20410:	add	sp, sp, #32
   20414:	pop	{r4, pc}
   20418:	bl	10ee4 <__stack_chk_fail@plt>
   2041c:	andeq	ip, r1, r8, asr #22
   20420:	strdeq	r0, [r0], -r8
   20424:	eoreq	r0, r4, r3
   20428:	ldr	r3, [pc, #172]	; 204dc <close@plt+0xf3dc>
   2042c:	ldr	ip, [pc, #172]	; 204e0 <close@plt+0xf3e0>
   20430:	add	r3, pc, r3
   20434:	push	{r4, r5, lr}
   20438:	mov	r4, r1
   2043c:	ldr	r5, [r3, ip]
   20440:	sub	sp, sp, #36	; 0x24
   20444:	ldr	r1, [pc, #152]	; 204e4 <close@plt+0xf3e4>
   20448:	ldr	r3, [r5]
   2044c:	str	r1, [sp, #4]
   20450:	mov	r1, #0
   20454:	str	r3, [sp, #28]
   20458:	str	r1, [sp, #12]
   2045c:	str	r1, [sp, #8]
   20460:	str	r1, [sp, #16]
   20464:	mov	ip, #3
   20468:	mov	r3, sp
   2046c:	add	r1, sp, #4
   20470:	str	r3, [sp, #20]
   20474:	str	ip, [sp, #24]
   20478:	bl	1eb0c <close@plt+0xda0c>
   2047c:	cmp	r0, #0
   20480:	blt	204d0 <close@plt+0xf3d0>
   20484:	ldrb	r0, [sp]
   20488:	cmp	r0, #0
   2048c:	bne	204bc <close@plt+0xf3bc>
   20490:	ldr	r2, [sp]
   20494:	mov	r3, r0
   20498:	lsr	r2, r2, #8
   2049c:	strh	r2, [r4]
   204a0:	ldr	r1, [sp, #28]
   204a4:	ldr	r2, [r5]
   204a8:	mov	r0, r3
   204ac:	cmp	r1, r2
   204b0:	bne	204d8 <close@plt+0xf3d8>
   204b4:	add	sp, sp, #36	; 0x24
   204b8:	pop	{r4, r5, pc}
   204bc:	bl	1101c <__errno_location@plt>
   204c0:	mov	r2, #5
   204c4:	mvn	r3, #0
   204c8:	str	r2, [r0]
   204cc:	b	204a0 <close@plt+0xf3a0>
   204d0:	mvn	r3, #0
   204d4:	b	204a0 <close@plt+0xf3a0>
   204d8:	bl	10ee4 <__stack_chk_fail@plt>
   204dc:	andeq	ip, r1, r4, asr #21
   204e0:	strdeq	r0, [r0], -r8
   204e4:	eoreq	r0, r5, r3
   204e8:	ldr	r3, [pc, #104]	; 20558 <close@plt+0xf458>
   204ec:	ldr	ip, [pc, #104]	; 2055c <close@plt+0xf45c>
   204f0:	add	r3, pc, r3
   204f4:	push	{r4, lr}
   204f8:	sub	sp, sp, #32
   204fc:	ldr	r4, [r3, ip]
   20500:	ldr	ip, [pc, #88]	; 20560 <close@plt+0xf460>
   20504:	strh	r1, [sp]
   20508:	ldr	r3, [r4]
   2050c:	mov	r1, #0
   20510:	str	ip, [sp, #4]
   20514:	str	r3, [sp, #28]
   20518:	str	r1, [sp, #20]
   2051c:	mov	r3, sp
   20520:	str	r1, [sp, #8]
   20524:	str	r1, [sp, #24]
   20528:	mov	ip, #2
   2052c:	add	r1, sp, #4
   20530:	str	r3, [sp, #12]
   20534:	str	ip, [sp, #16]
   20538:	bl	1eb0c <close@plt+0xda0c>
   2053c:	ldr	r2, [sp, #28]
   20540:	ldr	r3, [r4]
   20544:	cmp	r2, r3
   20548:	bne	20554 <close@plt+0xf454>
   2054c:	add	sp, sp, #32
   20550:	pop	{r4, pc}
   20554:	bl	10ee4 <__stack_chk_fail@plt>
   20558:	andeq	ip, r1, r4, lsl #20
   2055c:	strdeq	r0, [r0], -r8
   20560:	eoreq	r0, r6, r3
   20564:	ldr	ip, [pc, #192]	; 2062c <close@plt+0xf52c>
   20568:	push	{r4, r5, r6, r7, lr}
   2056c:	add	ip, pc, ip
   20570:	ldr	lr, [pc, #184]	; 20630 <close@plt+0xf530>
   20574:	sub	sp, sp, #228	; 0xe4
   20578:	mov	r5, r1
   2057c:	ldr	r6, [ip, lr]
   20580:	mov	r1, ip
   20584:	ldr	ip, [pc, #168]	; 20634 <close@plt+0xf534>
   20588:	ldr	r1, [r6]
   2058c:	mov	r7, r2
   20590:	str	r1, [sp, #220]	; 0xdc
   20594:	mov	r2, r3
   20598:	mov	r1, #0
   2059c:	add	r3, sp, #24
   205a0:	str	r3, [sp, #16]
   205a4:	str	r1, [sp, #8]
   205a8:	str	r1, [sp, #4]
   205ac:	str	r1, [sp, #12]
   205b0:	mov	r3, #194	; 0xc2
   205b4:	mov	r1, sp
   205b8:	str	ip, [sp]
   205bc:	str	r3, [sp, #20]
   205c0:	bl	1eb0c <close@plt+0xda0c>
   205c4:	cmp	r0, #0
   205c8:	blt	20620 <close@plt+0xf520>
   205cc:	ldrb	r4, [sp, #24]
   205d0:	cmp	r4, #0
   205d4:	bne	2060c <close@plt+0xf50c>
   205d8:	ldrb	r2, [sp, #25]
   205dc:	mov	r0, r7
   205e0:	add	r1, sp, #26
   205e4:	strb	r2, [r5]
   205e8:	add	r2, r2, r2, lsl #1
   205ec:	bl	10eb4 <memcpy@plt>
   205f0:	ldr	r2, [sp, #220]	; 0xdc
   205f4:	ldr	r3, [r6]
   205f8:	mov	r0, r4
   205fc:	cmp	r2, r3
   20600:	bne	20628 <close@plt+0xf528>
   20604:	add	sp, sp, #228	; 0xe4
   20608:	pop	{r4, r5, r6, r7, pc}
   2060c:	bl	1101c <__errno_location@plt>
   20610:	mov	r3, #5
   20614:	mvn	r4, #0
   20618:	str	r3, [r0]
   2061c:	b	205f0 <close@plt+0xf4f0>
   20620:	mvn	r4, #0
   20624:	b	205f0 <close@plt+0xf4f0>
   20628:	bl	10ee4 <__stack_chk_fail@plt>
   2062c:	andeq	ip, r1, r8, lsl #19
   20630:	strdeq	r0, [r0], -r8
   20634:	eorseq	r0, r9, r3
   20638:	ldr	ip, [pc, #168]	; 206e8 <close@plt+0xf5e8>
   2063c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20640:	add	ip, pc, ip
   20644:	ldr	lr, [pc, #160]	; 206ec <close@plt+0xf5ec>
   20648:	sub	sp, sp, #224	; 0xe0
   2064c:	mov	r6, r1
   20650:	ldr	r7, [ip, lr]
   20654:	mov	r1, ip
   20658:	add	r4, sp, #24
   2065c:	ldr	ip, [r7]
   20660:	mov	r8, r0
   20664:	mov	sl, r2
   20668:	add	r5, r6, r6, lsl #1
   2066c:	mov	r2, #193	; 0xc1
   20670:	mov	r0, r4
   20674:	mov	r1, #0
   20678:	mov	r9, r3
   2067c:	str	ip, [sp, #220]	; 0xdc
   20680:	bl	1104c <memset@plt>
   20684:	mov	r2, r5
   20688:	mov	r3, #192	; 0xc0
   2068c:	mov	r1, sl
   20690:	add	r0, sp, #25
   20694:	strb	r6, [sp, #24]
   20698:	add	r5, r5, #1
   2069c:	bl	10f2c <__memcpy_chk@plt>
   206a0:	ldr	lr, [pc, #72]	; 206f0 <close@plt+0xf5f0>
   206a4:	mov	ip, #0
   206a8:	mov	r2, r9
   206ac:	mov	r0, r8
   206b0:	mov	r1, sp
   206b4:	strd	r4, [sp, #8]
   206b8:	str	ip, [sp, #16]
   206bc:	str	ip, [sp, #4]
   206c0:	str	ip, [sp, #20]
   206c4:	str	lr, [sp]
   206c8:	bl	1eb0c <close@plt+0xda0c>
   206cc:	ldr	r2, [sp, #220]	; 0xdc
   206d0:	ldr	r3, [r7]
   206d4:	cmp	r2, r3
   206d8:	bne	206e4 <close@plt+0xf5e4>
   206dc:	add	sp, sp, #224	; 0xe0
   206e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   206e4:	bl	10ee4 <__stack_chk_fail@plt>
   206e8:			; <UNDEFINED> instruction: 0x0001c8b4
   206ec:	strdeq	r0, [r0], -r8
   206f0:	eorseq	r0, sl, r3
   206f4:	ldr	ip, [pc, #132]	; 20780 <close@plt+0xf680>
   206f8:	push	{r4, r5, lr}
   206fc:	add	ip, pc, ip
   20700:	ldr	lr, [pc, #124]	; 20784 <close@plt+0xf684>
   20704:	sub	sp, sp, #44	; 0x2c
   20708:	mov	r5, r0
   2070c:	ldr	r4, [ip, lr]
   20710:	ldr	r0, [r1]
   20714:	ldrh	lr, [r1, #4]
   20718:	ldr	r1, [r4]
   2071c:	str	r0, [sp, #28]
   20720:	mov	r0, r5
   20724:	ldr	r5, [pc, #92]	; 20788 <close@plt+0xf688>
   20728:	strb	r2, [sp, #34]	; 0x22
   2072c:	strh	lr, [sp, #32]
   20730:	mov	r2, r3
   20734:	mov	lr, #7
   20738:	add	r3, sp, #28
   2073c:	str	r1, [sp, #36]	; 0x24
   20740:	add	r1, sp, #4
   20744:	mov	ip, #0
   20748:	str	r3, [sp, #12]
   2074c:	str	ip, [sp, #20]
   20750:	str	ip, [sp, #8]
   20754:	str	ip, [sp, #24]
   20758:	str	r5, [sp, #4]
   2075c:	str	lr, [sp, #16]
   20760:	bl	1eb0c <close@plt+0xda0c>
   20764:	ldr	r2, [sp, #36]	; 0x24
   20768:	ldr	r3, [r4]
   2076c:	cmp	r2, r3
   20770:	bne	2077c <close@plt+0xf67c>
   20774:	add	sp, sp, #44	; 0x2c
   20778:	pop	{r4, r5, pc}
   2077c:	bl	10ee4 <__stack_chk_fail@plt>
   20780:	strdeq	ip, [r1], -r8
   20784:	strdeq	r0, [r0], -r8
   20788:	andeq	r0, sp, r3
   2078c:	push	{r4, r5, lr}
   20790:	mov	ip, r2
   20794:	ldr	lr, [pc, #156]	; 20838 <close@plt+0xf738>
   20798:	ldr	r4, [pc, #156]	; 2083c <close@plt+0xf73c>
   2079c:	add	lr, pc, lr
   207a0:	sub	sp, sp, #60	; 0x3c
   207a4:	ldr	r4, [lr, r4]
   207a8:	ldrh	r5, [r1, #4]
   207ac:	ldr	r1, [r1]
   207b0:	ldr	lr, [r4]
   207b4:	str	r1, [sp, #29]
   207b8:	ldr	r1, [ip, #8]
   207bc:	mov	r2, r3
   207c0:	str	lr, [sp, #52]	; 0x34
   207c4:	ldr	r3, [ip]
   207c8:	ldr	lr, [ip, #4]
   207cc:	ldr	ip, [ip, #12]
   207d0:	strh	r5, [sp, #33]	; 0x21
   207d4:	str	r1, [sp, #43]	; 0x2b
   207d8:	ldr	r5, [pc, #96]	; 20840 <close@plt+0xf740>
   207dc:	mov	r1, #0
   207e0:	str	r3, [sp, #35]	; 0x23
   207e4:	str	lr, [sp, #39]	; 0x27
   207e8:	add	r3, sp, #28
   207ec:	str	ip, [sp, #47]	; 0x2f
   207f0:	mov	lr, #1
   207f4:	str	r1, [sp, #20]
   207f8:	str	r1, [sp, #8]
   207fc:	str	r1, [sp, #24]
   20800:	mov	ip, #23
   20804:	add	r1, sp, #4
   20808:	str	r3, [sp, #12]
   2080c:	str	r5, [sp, #4]
   20810:	strb	lr, [sp, #28]
   20814:	str	ip, [sp, #16]
   20818:	bl	1eb0c <close@plt+0xda0c>
   2081c:	ldr	r2, [sp, #52]	; 0x34
   20820:	ldr	r3, [r4]
   20824:	cmp	r2, r3
   20828:	bne	20834 <close@plt+0xf734>
   2082c:	add	sp, sp, #60	; 0x3c
   20830:	pop	{r4, r5, pc}
   20834:	bl	10ee4 <__stack_chk_fail@plt>
   20838:	andeq	ip, r1, r8, asr r7
   2083c:	strdeq	r0, [r0], -r8
   20840:	andseq	r0, r1, r3
   20844:	ldr	ip, [pc, #132]	; 208d0 <close@plt+0xf7d0>
   20848:	push	{r4, r5, lr}
   2084c:	add	ip, pc, ip
   20850:	ldr	lr, [pc, #124]	; 208d4 <close@plt+0xf7d4>
   20854:	sub	sp, sp, #44	; 0x2c
   20858:	mov	r5, r0
   2085c:	ldr	r4, [ip, lr]
   20860:	ldr	r0, [r1]
   20864:	ldrh	lr, [r1, #4]
   20868:	ldr	r1, [r4]
   2086c:	str	r0, [sp, #28]
   20870:	mov	r0, r5
   20874:	ldr	r5, [pc, #92]	; 208d8 <close@plt+0xf7d8>
   20878:	strb	r2, [sp, #34]	; 0x22
   2087c:	strh	lr, [sp, #32]
   20880:	mov	r2, r3
   20884:	mov	lr, #7
   20888:	add	r3, sp, #28
   2088c:	str	r1, [sp, #36]	; 0x24
   20890:	add	r1, sp, #4
   20894:	mov	ip, #0
   20898:	str	r3, [sp, #12]
   2089c:	str	ip, [sp, #20]
   208a0:	str	ip, [sp, #8]
   208a4:	str	ip, [sp, #24]
   208a8:	str	r5, [sp, #4]
   208ac:	str	lr, [sp, #16]
   208b0:	bl	1eb0c <close@plt+0xda0c>
   208b4:	ldr	r2, [sp, #36]	; 0x24
   208b8:	ldr	r3, [r4]
   208bc:	cmp	r2, r3
   208c0:	bne	208cc <close@plt+0xf7cc>
   208c4:	add	sp, sp, #44	; 0x2c
   208c8:	pop	{r4, r5, pc}
   208cc:	bl	10ee4 <__stack_chk_fail@plt>
   208d0:	andeq	ip, r1, r8, lsr #13
   208d4:	strdeq	r0, [r0], -r8
   208d8:	andseq	r0, r2, r3
   208dc:	ldr	r3, [pc, #168]	; 2098c <close@plt+0xf88c>
   208e0:	ldr	ip, [pc, #168]	; 20990 <close@plt+0xf890>
   208e4:	add	r3, pc, r3
   208e8:	push	{r4, lr}
   208ec:	sub	sp, sp, #40	; 0x28
   208f0:	ldr	r4, [r3, ip]
   208f4:	strh	r1, [sp, #4]
   208f8:	mov	r3, #6
   208fc:	ldr	r1, [r4]
   20900:	ldr	lr, [pc, #140]	; 20994 <close@plt+0xf894>
   20904:	str	r1, [sp, #36]	; 0x24
   20908:	str	r3, [sp, #16]
   2090c:	mov	r1, #2
   20910:	add	r3, sp, #4
   20914:	str	r3, [sp, #20]
   20918:	mov	ip, #3
   2091c:	str	r1, [sp, #24]
   20920:	add	r3, sp, #8
   20924:	add	r1, sp, #12
   20928:	str	lr, [sp, #12]
   2092c:	str	r3, [sp, #28]
   20930:	str	ip, [sp, #32]
   20934:	bl	1eb0c <close@plt+0xda0c>
   20938:	cmp	r0, #0
   2093c:	blt	20980 <close@plt+0xf880>
   20940:	ldrb	r0, [sp, #8]
   20944:	cmp	r0, #0
   20948:	moveq	r3, r0
   2094c:	bne	2096c <close@plt+0xf86c>
   20950:	ldr	r1, [sp, #36]	; 0x24
   20954:	ldr	r2, [r4]
   20958:	mov	r0, r3
   2095c:	cmp	r1, r2
   20960:	bne	20988 <close@plt+0xf888>
   20964:	add	sp, sp, #40	; 0x28
   20968:	pop	{r4, pc}
   2096c:	bl	1101c <__errno_location@plt>
   20970:	mov	r2, #5
   20974:	mvn	r3, #0
   20978:	str	r2, [r0]
   2097c:	b	20950 <close@plt+0xf850>
   20980:	mvn	r3, #0
   20984:	b	20950 <close@plt+0xf850>
   20988:	bl	10ee4 <__stack_chk_fail@plt>
   2098c:	andeq	ip, r1, r0, lsl r6
   20990:	strdeq	r0, [r0], -r8
   20994:	andseq	r0, r1, r1
   20998:	ldr	ip, [pc, #176]	; 20a50 <close@plt+0xf950>
   2099c:	push	{r4, r5, lr}
   209a0:	add	ip, pc, ip
   209a4:	ldr	lr, [pc, #168]	; 20a54 <close@plt+0xf954>
   209a8:	sub	sp, sp, #44	; 0x2c
   209ac:	ldr	r5, [pc, #164]	; 20a58 <close@plt+0xf958>
   209b0:	ldr	r4, [ip, lr]
   209b4:	mov	ip, #4
   209b8:	strh	r1, [sp, #4]
   209bc:	strb	r2, [sp, #6]
   209c0:	ldr	r1, [r4]
   209c4:	mov	r2, r3
   209c8:	mov	r3, #8
   209cc:	str	r3, [sp, #16]
   209d0:	add	r3, sp, ip
   209d4:	str	r1, [sp, #36]	; 0x24
   209d8:	mov	lr, #3
   209dc:	str	r3, [sp, #20]
   209e0:	add	r1, sp, #12
   209e4:	add	r3, sp, #8
   209e8:	str	r5, [sp, #12]
   209ec:	str	lr, [sp, #24]
   209f0:	str	r3, [sp, #28]
   209f4:	str	ip, [sp, #32]
   209f8:	bl	1eb0c <close@plt+0xda0c>
   209fc:	cmp	r0, #0
   20a00:	blt	20a44 <close@plt+0xf944>
   20a04:	ldrb	r0, [sp, #8]
   20a08:	cmp	r0, #0
   20a0c:	moveq	r3, r0
   20a10:	bne	20a30 <close@plt+0xf930>
   20a14:	ldr	r1, [sp, #36]	; 0x24
   20a18:	ldr	r2, [r4]
   20a1c:	mov	r0, r3
   20a20:	cmp	r1, r2
   20a24:	bne	20a4c <close@plt+0xf94c>
   20a28:	add	sp, sp, #44	; 0x2c
   20a2c:	pop	{r4, r5, pc}
   20a30:	bl	1101c <__errno_location@plt>
   20a34:	mov	r2, #5
   20a38:	mvn	r3, #0
   20a3c:	str	r2, [r0]
   20a40:	b	20a14 <close@plt+0xf914>
   20a44:	mvn	r3, #0
   20a48:	b	20a14 <close@plt+0xf914>
   20a4c:	bl	10ee4 <__stack_chk_fail@plt>
   20a50:	andeq	ip, r1, r4, asr r5
   20a54:	strdeq	r0, [r0], -r8
   20a58:	andseq	r0, r3, r1
   20a5c:	ldr	r3, [pc, #168]	; 20b0c <close@plt+0xfa0c>
   20a60:	ldr	ip, [pc, #168]	; 20b10 <close@plt+0xfa10>
   20a64:	add	r3, pc, r3
   20a68:	push	{r4, lr}
   20a6c:	sub	sp, sp, #40	; 0x28
   20a70:	ldr	r4, [r3, ip]
   20a74:	strh	r1, [sp, #4]
   20a78:	mov	r3, #9
   20a7c:	ldr	r1, [r4]
   20a80:	ldr	lr, [pc, #140]	; 20b14 <close@plt+0xfa14>
   20a84:	str	r1, [sp, #36]	; 0x24
   20a88:	str	r3, [sp, #16]
   20a8c:	mov	r1, #2
   20a90:	add	r3, sp, #4
   20a94:	str	r3, [sp, #20]
   20a98:	mov	ip, #3
   20a9c:	str	r1, [sp, #24]
   20aa0:	add	r3, sp, #8
   20aa4:	add	r1, sp, #12
   20aa8:	str	lr, [sp, #12]
   20aac:	str	r3, [sp, #28]
   20ab0:	str	ip, [sp, #32]
   20ab4:	bl	1eb0c <close@plt+0xda0c>
   20ab8:	cmp	r0, #0
   20abc:	blt	20b00 <close@plt+0xfa00>
   20ac0:	ldrb	r0, [sp, #8]
   20ac4:	cmp	r0, #0
   20ac8:	moveq	r3, r0
   20acc:	bne	20aec <close@plt+0xf9ec>
   20ad0:	ldr	r1, [sp, #36]	; 0x24
   20ad4:	ldr	r2, [r4]
   20ad8:	mov	r0, r3
   20adc:	cmp	r1, r2
   20ae0:	bne	20b08 <close@plt+0xfa08>
   20ae4:	add	sp, sp, #40	; 0x28
   20ae8:	pop	{r4, pc}
   20aec:	bl	1101c <__errno_location@plt>
   20af0:	mov	r2, #5
   20af4:	mvn	r3, #0
   20af8:	str	r2, [r0]
   20afc:	b	20ad0 <close@plt+0xf9d0>
   20b00:	mvn	r3, #0
   20b04:	b	20ad0 <close@plt+0xf9d0>
   20b08:	bl	10ee4 <__stack_chk_fail@plt>
   20b0c:	muleq	r1, r0, r4
   20b10:	strdeq	r0, [r0], -r8
   20b14:	andseq	r0, r5, r1
   20b18:	ldr	ip, [pc, #196]	; 20be4 <close@plt+0xfae4>
   20b1c:	push	{r4, r5, r6, lr}
   20b20:	add	ip, pc, ip
   20b24:	ldr	lr, [pc, #188]	; 20be8 <close@plt+0xfae8>
   20b28:	sub	sp, sp, #48	; 0x30
   20b2c:	mov	r5, r0
   20b30:	ldr	r4, [ip, lr]
   20b34:	ldrh	lr, [r1, #4]
   20b38:	ldr	r0, [r1]
   20b3c:	ldr	r1, [pc, #168]	; 20bec <close@plt+0xfaec>
   20b40:	ldr	r6, [r4]
   20b44:	strb	r2, [sp, #34]	; 0x22
   20b48:	mov	r2, r3
   20b4c:	add	r3, sp, #28
   20b50:	str	r0, [sp, #28]
   20b54:	strh	lr, [sp, #32]
   20b58:	mov	r0, r5
   20b5c:	str	r3, [sp, #12]
   20b60:	mov	lr, #8
   20b64:	str	r1, [sp, #4]
   20b68:	add	r3, sp, #36	; 0x24
   20b6c:	mov	r5, #7
   20b70:	mov	ip, #18
   20b74:	add	r1, sp, #4
   20b78:	str	r6, [sp, #44]	; 0x2c
   20b7c:	str	r5, [sp, #16]
   20b80:	str	r3, [sp, #20]
   20b84:	str	lr, [sp, #24]
   20b88:	str	ip, [sp, #8]
   20b8c:	bl	1eb0c <close@plt+0xda0c>
   20b90:	cmp	r0, #0
   20b94:	blt	20bd8 <close@plt+0xfad8>
   20b98:	ldrb	r0, [sp, #36]	; 0x24
   20b9c:	cmp	r0, #0
   20ba0:	moveq	r3, r0
   20ba4:	bne	20bc4 <close@plt+0xfac4>
   20ba8:	ldr	r1, [sp, #44]	; 0x2c
   20bac:	ldr	r2, [r4]
   20bb0:	mov	r0, r3
   20bb4:	cmp	r1, r2
   20bb8:	bne	20be0 <close@plt+0xfae0>
   20bbc:	add	sp, sp, #48	; 0x30
   20bc0:	pop	{r4, r5, r6, pc}
   20bc4:	bl	1101c <__errno_location@plt>
   20bc8:	mov	r2, #5
   20bcc:	mvn	r3, #0
   20bd0:	str	r2, [r0]
   20bd4:	b	20ba8 <close@plt+0xfaa8>
   20bd8:	mvn	r3, #0
   20bdc:	b	20ba8 <close@plt+0xfaa8>
   20be0:	bl	10ee4 <__stack_chk_fail@plt>
   20be4:	ldrdeq	ip, [r1], -r4
   20be8:	strdeq	r0, [r0], -r8
   20bec:	andeq	r0, fp, r2
   20bf0:	ldr	ip, [pc, #176]	; 20ca8 <close@plt+0xfba8>
   20bf4:	push	{r4, r5, lr}
   20bf8:	add	ip, pc, ip
   20bfc:	ldr	lr, [pc, #168]	; 20cac <close@plt+0xfbac>
   20c00:	sub	sp, sp, #52	; 0x34
   20c04:	ldr	r5, [pc, #164]	; 20cb0 <close@plt+0xfbb0>
   20c08:	ldr	r4, [ip, lr]
   20c0c:	strh	r2, [sp, #6]
   20c10:	strh	r1, [sp, #4]
   20c14:	ldr	r2, [r4]
   20c18:	mov	r1, #20
   20c1c:	strh	r3, [sp, #8]
   20c20:	add	r3, sp, #4
   20c24:	str	r2, [sp, #44]	; 0x2c
   20c28:	str	r1, [sp, #24]
   20c2c:	str	r3, [sp, #28]
   20c30:	add	r3, sp, #12
   20c34:	mov	ip, #6
   20c38:	ldr	r2, [sp, #64]	; 0x40
   20c3c:	add	r1, sp, r1
   20c40:	str	r5, [sp, #20]
   20c44:	str	ip, [sp, #32]
   20c48:	str	ip, [sp, #40]	; 0x28
   20c4c:	str	r3, [sp, #36]	; 0x24
   20c50:	bl	1eb0c <close@plt+0xda0c>
   20c54:	cmp	r0, #0
   20c58:	blt	20c9c <close@plt+0xfb9c>
   20c5c:	ldrb	r0, [sp, #12]
   20c60:	cmp	r0, #0
   20c64:	moveq	r3, r0
   20c68:	bne	20c88 <close@plt+0xfb88>
   20c6c:	ldr	r1, [sp, #44]	; 0x2c
   20c70:	ldr	r2, [r4]
   20c74:	mov	r0, r3
   20c78:	cmp	r1, r2
   20c7c:	bne	20ca4 <close@plt+0xfba4>
   20c80:	add	sp, sp, #52	; 0x34
   20c84:	pop	{r4, r5, pc}
   20c88:	bl	1101c <__errno_location@plt>
   20c8c:	mov	r2, #5
   20c90:	mvn	r3, #0
   20c94:	str	r2, [r0]
   20c98:	b	20c6c <close@plt+0xfb6c>
   20c9c:	mvn	r3, #0
   20ca0:	b	20c6c <close@plt+0xfb6c>
   20ca4:	bl	10ee4 <__stack_chk_fail@plt>
   20ca8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   20cac:	strdeq	r0, [r0], -r8
   20cb0:	andeq	r0, r5, r2
   20cb4:	ldr	r3, [pc, #168]	; 20d64 <close@plt+0xfc64>
   20cb8:	ldr	ip, [pc, #168]	; 20d68 <close@plt+0xfc68>
   20cbc:	add	r3, pc, r3
   20cc0:	push	{r4, lr}
   20cc4:	sub	sp, sp, #40	; 0x28
   20cc8:	ldr	r4, [r3, ip]
   20ccc:	strh	r1, [sp]
   20cd0:	mov	r3, #20
   20cd4:	ldr	r1, [r4]
   20cd8:	ldr	lr, [pc, #140]	; 20d6c <close@plt+0xfc6c>
   20cdc:	str	r1, [sp, #36]	; 0x24
   20ce0:	str	r3, [sp, #16]
   20ce4:	mov	r1, #2
   20ce8:	mov	r3, sp
   20cec:	str	r3, [sp, #20]
   20cf0:	mov	ip, #6
   20cf4:	str	r1, [sp, #24]
   20cf8:	add	r3, sp, #4
   20cfc:	add	r1, sp, #12
   20d00:	str	lr, [sp, #12]
   20d04:	str	r3, [sp, #28]
   20d08:	str	ip, [sp, #32]
   20d0c:	bl	1eb0c <close@plt+0xda0c>
   20d10:	cmp	r0, #0
   20d14:	blt	20d58 <close@plt+0xfc58>
   20d18:	ldrb	r0, [sp, #4]
   20d1c:	cmp	r0, #0
   20d20:	moveq	r3, r0
   20d24:	bne	20d44 <close@plt+0xfc44>
   20d28:	ldr	r1, [sp, #36]	; 0x24
   20d2c:	ldr	r2, [r4]
   20d30:	mov	r0, r3
   20d34:	cmp	r1, r2
   20d38:	bne	20d60 <close@plt+0xfc60>
   20d3c:	add	sp, sp, #40	; 0x28
   20d40:	pop	{r4, pc}
   20d44:	bl	1101c <__errno_location@plt>
   20d48:	mov	r2, #5
   20d4c:	mvn	r3, #0
   20d50:	str	r2, [r0]
   20d54:	b	20d28 <close@plt+0xfc28>
   20d58:	mvn	r3, #0
   20d5c:	b	20d28 <close@plt+0xfc28>
   20d60:	bl	10ee4 <__stack_chk_fail@plt>
   20d64:	andeq	ip, r1, r8, lsr r2
   20d68:	strdeq	r0, [r0], -r8
   20d6c:	andeq	r0, r6, r2
   20d70:	ldr	r3, [pc, #168]	; 20e20 <close@plt+0xfd20>
   20d74:	ldr	ip, [pc, #168]	; 20e24 <close@plt+0xfd24>
   20d78:	add	r3, pc, r3
   20d7c:	push	{r4, r5, lr}
   20d80:	mov	r4, r1
   20d84:	ldr	r5, [r3, ip]
   20d88:	sub	sp, sp, #36	; 0x24
   20d8c:	ldr	r1, [pc, #148]	; 20e28 <close@plt+0xfd28>
   20d90:	ldr	r3, [r5]
   20d94:	str	r1, [sp, #4]
   20d98:	mov	r1, #0
   20d9c:	str	r3, [sp, #28]
   20da0:	str	r1, [sp, #12]
   20da4:	str	r1, [sp, #8]
   20da8:	str	r1, [sp, #16]
   20dac:	mov	ip, #2
   20db0:	mov	r3, sp
   20db4:	add	r1, sp, #4
   20db8:	str	r3, [sp, #20]
   20dbc:	str	ip, [sp, #24]
   20dc0:	bl	1eb0c <close@plt+0xda0c>
   20dc4:	cmp	r0, #0
   20dc8:	blt	20e14 <close@plt+0xfd14>
   20dcc:	ldrb	r0, [sp]
   20dd0:	cmp	r0, #0
   20dd4:	bne	20e00 <close@plt+0xfd00>
   20dd8:	ldrb	r2, [sp, #1]
   20ddc:	mov	r3, r0
   20de0:	strb	r2, [r4]
   20de4:	ldr	r1, [sp, #28]
   20de8:	ldr	r2, [r5]
   20dec:	mov	r0, r3
   20df0:	cmp	r1, r2
   20df4:	bne	20e1c <close@plt+0xfd1c>
   20df8:	add	sp, sp, #36	; 0x24
   20dfc:	pop	{r4, r5, pc}
   20e00:	bl	1101c <__errno_location@plt>
   20e04:	mov	r2, #5
   20e08:	mvn	r3, #0
   20e0c:	str	r2, [r0]
   20e10:	b	20de4 <close@plt+0xfce4>
   20e14:	mvn	r3, #0
   20e18:	b	20de4 <close@plt+0xfce4>
   20e1c:	bl	10ee4 <__stack_chk_fail@plt>
   20e20:	andeq	ip, r1, ip, ror r1
   20e24:	strdeq	r0, [r0], -r8
   20e28:	subeq	r0, r2, r3
   20e2c:	ldr	r3, [pc, #164]	; 20ed8 <close@plt+0xfdd8>
   20e30:	ldr	ip, [pc, #164]	; 20edc <close@plt+0xfddc>
   20e34:	add	r3, pc, r3
   20e38:	push	{r4, lr}
   20e3c:	sub	sp, sp, #40	; 0x28
   20e40:	ldr	r4, [r3, ip]
   20e44:	strb	r1, [sp, #4]
   20e48:	mov	r3, #0
   20e4c:	ldr	r1, [r4]
   20e50:	ldr	lr, [pc, #136]	; 20ee0 <close@plt+0xfde0>
   20e54:	str	r3, [sp, #16]
   20e58:	add	r3, sp, #4
   20e5c:	mov	ip, #1
   20e60:	str	r1, [sp, #36]	; 0x24
   20e64:	str	r3, [sp, #20]
   20e68:	add	r1, sp, #12
   20e6c:	add	r3, sp, #8
   20e70:	str	lr, [sp, #12]
   20e74:	str	ip, [sp, #24]
   20e78:	str	ip, [sp, #32]
   20e7c:	str	r3, [sp, #28]
   20e80:	bl	1eb0c <close@plt+0xda0c>
   20e84:	cmp	r0, #0
   20e88:	blt	20ecc <close@plt+0xfdcc>
   20e8c:	ldrb	r0, [sp, #8]
   20e90:	cmp	r0, #0
   20e94:	moveq	r3, r0
   20e98:	bne	20eb8 <close@plt+0xfdb8>
   20e9c:	ldr	r1, [sp, #36]	; 0x24
   20ea0:	ldr	r2, [r4]
   20ea4:	mov	r0, r3
   20ea8:	cmp	r1, r2
   20eac:	bne	20ed4 <close@plt+0xfdd4>
   20eb0:	add	sp, sp, #40	; 0x28
   20eb4:	pop	{r4, pc}
   20eb8:	bl	1101c <__errno_location@plt>
   20ebc:	mov	r2, #5
   20ec0:	mvn	r3, #0
   20ec4:	str	r2, [r0]
   20ec8:	b	20e9c <close@plt+0xfd9c>
   20ecc:	mvn	r3, #0
   20ed0:	b	20e9c <close@plt+0xfd9c>
   20ed4:	bl	10ee4 <__stack_chk_fail@plt>
   20ed8:	andeq	ip, r1, r0, asr #1
   20edc:	strdeq	r0, [r0], -r8
   20ee0:	subeq	r0, r3, r3
   20ee4:	ldr	r3, [pc, #168]	; 20f94 <close@plt+0xfe94>
   20ee8:	ldr	ip, [pc, #168]	; 20f98 <close@plt+0xfe98>
   20eec:	add	r3, pc, r3
   20ef0:	push	{r4, r5, lr}
   20ef4:	mov	r4, r1
   20ef8:	ldr	r5, [r3, ip]
   20efc:	sub	sp, sp, #36	; 0x24
   20f00:	ldr	r1, [pc, #148]	; 20f9c <close@plt+0xfe9c>
   20f04:	ldr	r3, [r5]
   20f08:	str	r1, [sp, #4]
   20f0c:	mov	r1, #0
   20f10:	str	r3, [sp, #28]
   20f14:	str	r1, [sp, #12]
   20f18:	str	r1, [sp, #8]
   20f1c:	str	r1, [sp, #16]
   20f20:	mov	ip, #2
   20f24:	mov	r3, sp
   20f28:	add	r1, sp, #4
   20f2c:	str	r3, [sp, #20]
   20f30:	str	ip, [sp, #24]
   20f34:	bl	1eb0c <close@plt+0xda0c>
   20f38:	cmp	r0, #0
   20f3c:	blt	20f88 <close@plt+0xfe88>
   20f40:	ldrb	r0, [sp]
   20f44:	cmp	r0, #0
   20f48:	bne	20f74 <close@plt+0xfe74>
   20f4c:	ldrb	r2, [sp, #1]
   20f50:	mov	r3, r0
   20f54:	strb	r2, [r4]
   20f58:	ldr	r1, [sp, #28]
   20f5c:	ldr	r2, [r5]
   20f60:	mov	r0, r3
   20f64:	cmp	r1, r2
   20f68:	bne	20f90 <close@plt+0xfe90>
   20f6c:	add	sp, sp, #36	; 0x24
   20f70:	pop	{r4, r5, pc}
   20f74:	bl	1101c <__errno_location@plt>
   20f78:	mov	r2, #5
   20f7c:	mvn	r3, #0
   20f80:	str	r2, [r0]
   20f84:	b	20f58 <close@plt+0xfe58>
   20f88:	mvn	r3, #0
   20f8c:	b	20f58 <close@plt+0xfe58>
   20f90:	bl	10ee4 <__stack_chk_fail@plt>
   20f94:	andeq	ip, r1, r8
   20f98:	strdeq	r0, [r0], -r8
   20f9c:	subeq	r0, r4, r3
   20fa0:	ldr	r3, [pc, #164]	; 2104c <close@plt+0xff4c>
   20fa4:	ldr	ip, [pc, #164]	; 21050 <close@plt+0xff50>
   20fa8:	add	r3, pc, r3
   20fac:	push	{r4, lr}
   20fb0:	sub	sp, sp, #40	; 0x28
   20fb4:	ldr	r4, [r3, ip]
   20fb8:	strb	r1, [sp, #4]
   20fbc:	mov	r3, #0
   20fc0:	ldr	r1, [r4]
   20fc4:	ldr	lr, [pc, #136]	; 21054 <close@plt+0xff54>
   20fc8:	str	r3, [sp, #16]
   20fcc:	add	r3, sp, #4
   20fd0:	mov	ip, #1
   20fd4:	str	r1, [sp, #36]	; 0x24
   20fd8:	str	r3, [sp, #20]
   20fdc:	add	r1, sp, #12
   20fe0:	add	r3, sp, #8
   20fe4:	str	lr, [sp, #12]
   20fe8:	str	ip, [sp, #24]
   20fec:	str	ip, [sp, #32]
   20ff0:	str	r3, [sp, #28]
   20ff4:	bl	1eb0c <close@plt+0xda0c>
   20ff8:	cmp	r0, #0
   20ffc:	blt	21040 <close@plt+0xff40>
   21000:	ldrb	r0, [sp, #8]
   21004:	cmp	r0, #0
   21008:	moveq	r3, r0
   2100c:	bne	2102c <close@plt+0xff2c>
   21010:	ldr	r1, [sp, #36]	; 0x24
   21014:	ldr	r2, [r4]
   21018:	mov	r0, r3
   2101c:	cmp	r1, r2
   21020:	bne	21048 <close@plt+0xff48>
   21024:	add	sp, sp, #40	; 0x28
   21028:	pop	{r4, pc}
   2102c:	bl	1101c <__errno_location@plt>
   21030:	mov	r2, #5
   21034:	mvn	r3, #0
   21038:	str	r2, [r0]
   2103c:	b	21010 <close@plt+0xff10>
   21040:	mvn	r3, #0
   21044:	b	21010 <close@plt+0xff10>
   21048:	bl	10ee4 <__stack_chk_fail@plt>
   2104c:	andeq	fp, r1, ip, asr #30
   21050:	strdeq	r0, [r0], -r8
   21054:	subeq	r0, r5, r3
   21058:	ldr	r3, [pc, #168]	; 21108 <close@plt+0x10008>
   2105c:	ldr	ip, [pc, #168]	; 2110c <close@plt+0x1000c>
   21060:	add	r3, pc, r3
   21064:	push	{r4, r5, lr}
   21068:	mov	r4, r1
   2106c:	ldr	r5, [r3, ip]
   21070:	sub	sp, sp, #36	; 0x24
   21074:	ldr	r1, [pc, #148]	; 21110 <close@plt+0x10010>
   21078:	ldr	r3, [r5]
   2107c:	str	r1, [sp, #4]
   21080:	mov	r1, #0
   21084:	str	r3, [sp, #28]
   21088:	str	r1, [sp, #12]
   2108c:	str	r1, [sp, #8]
   21090:	str	r1, [sp, #16]
   21094:	mov	ip, #2
   21098:	mov	r3, sp
   2109c:	add	r1, sp, #4
   210a0:	str	r3, [sp, #20]
   210a4:	str	ip, [sp, #24]
   210a8:	bl	1eb0c <close@plt+0xda0c>
   210ac:	cmp	r0, #0
   210b0:	blt	210fc <close@plt+0xfffc>
   210b4:	ldrb	r0, [sp]
   210b8:	cmp	r0, #0
   210bc:	bne	210e8 <close@plt+0xffe8>
   210c0:	ldrb	r2, [sp, #1]
   210c4:	mov	r3, r0
   210c8:	strb	r2, [r4]
   210cc:	ldr	r1, [sp, #28]
   210d0:	ldr	r2, [r5]
   210d4:	mov	r0, r3
   210d8:	cmp	r1, r2
   210dc:	bne	21104 <close@plt+0x10004>
   210e0:	add	sp, sp, #36	; 0x24
   210e4:	pop	{r4, r5, pc}
   210e8:	bl	1101c <__errno_location@plt>
   210ec:	mov	r2, #5
   210f0:	mvn	r3, #0
   210f4:	str	r2, [r0]
   210f8:	b	210cc <close@plt+0xffcc>
   210fc:	mvn	r3, #0
   21100:	b	210cc <close@plt+0xffcc>
   21104:	bl	10ee4 <__stack_chk_fail@plt>
   21108:	muleq	r1, r4, lr
   2110c:	strdeq	r0, [r0], -r8
   21110:	subeq	r0, r8, r3
   21114:	ldr	r3, [pc, #164]	; 211c0 <close@plt+0x100c0>
   21118:	ldr	ip, [pc, #164]	; 211c4 <close@plt+0x100c4>
   2111c:	add	r3, pc, r3
   21120:	push	{r4, lr}
   21124:	sub	sp, sp, #40	; 0x28
   21128:	ldr	r4, [r3, ip]
   2112c:	strb	r1, [sp, #4]
   21130:	mov	r3, #0
   21134:	ldr	r1, [r4]
   21138:	ldr	lr, [pc, #136]	; 211c8 <close@plt+0x100c8>
   2113c:	str	r3, [sp, #16]
   21140:	add	r3, sp, #4
   21144:	mov	ip, #1
   21148:	str	r1, [sp, #36]	; 0x24
   2114c:	str	r3, [sp, #20]
   21150:	add	r1, sp, #12
   21154:	add	r3, sp, #8
   21158:	str	lr, [sp, #12]
   2115c:	str	ip, [sp, #24]
   21160:	str	ip, [sp, #32]
   21164:	str	r3, [sp, #28]
   21168:	bl	1eb0c <close@plt+0xda0c>
   2116c:	cmp	r0, #0
   21170:	blt	211b4 <close@plt+0x100b4>
   21174:	ldrb	r0, [sp, #8]
   21178:	cmp	r0, #0
   2117c:	moveq	r3, r0
   21180:	bne	211a0 <close@plt+0x100a0>
   21184:	ldr	r1, [sp, #36]	; 0x24
   21188:	ldr	r2, [r4]
   2118c:	mov	r0, r3
   21190:	cmp	r1, r2
   21194:	bne	211bc <close@plt+0x100bc>
   21198:	add	sp, sp, #40	; 0x28
   2119c:	pop	{r4, pc}
   211a0:	bl	1101c <__errno_location@plt>
   211a4:	mov	r2, #5
   211a8:	mvn	r3, #0
   211ac:	str	r2, [r0]
   211b0:	b	21184 <close@plt+0x10084>
   211b4:	mvn	r3, #0
   211b8:	b	21184 <close@plt+0x10084>
   211bc:	bl	10ee4 <__stack_chk_fail@plt>
   211c0:	ldrdeq	fp, [r1], -r8
   211c4:	strdeq	r0, [r0], -r8
   211c8:	subeq	r0, r9, r3
   211cc:	ldr	ip, [pc, #192]	; 21294 <close@plt+0x10194>
   211d0:	push	{r4, r5, r6, r7, lr}
   211d4:	add	ip, pc, ip
   211d8:	ldr	lr, [pc, #184]	; 21298 <close@plt+0x10198>
   211dc:	sub	sp, sp, #276	; 0x114
   211e0:	mov	r5, r1
   211e4:	ldr	r6, [ip, lr]
   211e8:	mov	r1, ip
   211ec:	mov	r7, r2
   211f0:	ldr	ip, [pc, #164]	; 2129c <close@plt+0x1019c>
   211f4:	mov	r2, r3
   211f8:	ldr	r3, [r6]
   211fc:	mov	r1, #0
   21200:	str	ip, [sp]
   21204:	str	r3, [sp, #268]	; 0x10c
   21208:	str	r1, [sp, #8]
   2120c:	str	r1, [sp, #4]
   21210:	str	r1, [sp, #12]
   21214:	mov	ip, #242	; 0xf2
   21218:	add	r3, sp, #24
   2121c:	mov	r1, sp
   21220:	str	r3, [sp, #16]
   21224:	str	ip, [sp, #20]
   21228:	bl	1eb0c <close@plt+0xda0c>
   2122c:	cmp	r0, #0
   21230:	blt	21288 <close@plt+0x10188>
   21234:	ldrb	r4, [sp, #24]
   21238:	cmp	r4, #0
   2123c:	bne	21274 <close@plt+0x10174>
   21240:	ldrb	r3, [sp, #25]
   21244:	mov	r0, r7
   21248:	mov	r2, #240	; 0xf0
   2124c:	strb	r3, [r5]
   21250:	add	r1, sp, #26
   21254:	bl	10eb4 <memcpy@plt>
   21258:	ldr	r2, [sp, #268]	; 0x10c
   2125c:	ldr	r3, [r6]
   21260:	mov	r0, r4
   21264:	cmp	r2, r3
   21268:	bne	21290 <close@plt+0x10190>
   2126c:	add	sp, sp, #276	; 0x114
   21270:	pop	{r4, r5, r6, r7, pc}
   21274:	bl	1101c <__errno_location@plt>
   21278:	mov	r3, #5
   2127c:	mvn	r4, #0
   21280:	str	r3, [r0]
   21284:	b	21258 <close@plt+0x10158>
   21288:	mvn	r4, #0
   2128c:	b	21258 <close@plt+0x10158>
   21290:	bl	10ee4 <__stack_chk_fail@plt>
   21294:	andeq	fp, r1, r0, lsr #26
   21298:	strdeq	r0, [r0], -r8
   2129c:	subseq	r0, r1, r3
   212a0:	ldr	ip, [pc, #208]	; 21378 <close@plt+0x10278>
   212a4:	push	{r4, r5, r6, lr}
   212a8:	add	ip, pc, ip
   212ac:	ldr	lr, [pc, #200]	; 2137c <close@plt+0x1027c>
   212b0:	sub	sp, sp, #280	; 0x118
   212b4:	mov	r6, r2
   212b8:	ldr	r4, [ip, lr]
   212bc:	mov	r5, r0
   212c0:	mov	r0, ip
   212c4:	ldr	ip, [r4]
   212c8:	strb	r1, [sp, #32]
   212cc:	mov	r2, #240	; 0xf0
   212d0:	mov	r1, r6
   212d4:	add	r0, sp, #33	; 0x21
   212d8:	mov	r6, r3
   212dc:	str	ip, [sp, #276]	; 0x114
   212e0:	bl	10eb4 <memcpy@plt>
   212e4:	ldr	r1, [pc, #148]	; 21380 <close@plt+0x10280>
   212e8:	mov	r3, #0
   212ec:	str	r3, [sp, #12]
   212f0:	add	r3, sp, #32
   212f4:	mov	lr, #241	; 0xf1
   212f8:	str	r1, [sp, #8]
   212fc:	mov	ip, #1
   21300:	str	r3, [sp, #16]
   21304:	mov	r2, r6
   21308:	add	r3, sp, #4
   2130c:	mov	r0, r5
   21310:	add	r1, sp, #8
   21314:	str	lr, [sp, #20]
   21318:	str	r3, [sp, #24]
   2131c:	str	ip, [sp, #28]
   21320:	bl	1eb0c <close@plt+0xda0c>
   21324:	cmp	r0, #0
   21328:	blt	2136c <close@plt+0x1026c>
   2132c:	ldrb	r0, [sp, #4]
   21330:	cmp	r0, #0
   21334:	moveq	r3, r0
   21338:	bne	21358 <close@plt+0x10258>
   2133c:	ldr	r1, [sp, #276]	; 0x114
   21340:	ldr	r2, [r4]
   21344:	mov	r0, r3
   21348:	cmp	r1, r2
   2134c:	bne	21374 <close@plt+0x10274>
   21350:	add	sp, sp, #280	; 0x118
   21354:	pop	{r4, r5, r6, pc}
   21358:	bl	1101c <__errno_location@plt>
   2135c:	mov	r2, #5
   21360:	mvn	r3, #0
   21364:	str	r2, [r0]
   21368:	b	2133c <close@plt+0x1023c>
   2136c:	mvn	r3, #0
   21370:	b	2133c <close@plt+0x1023c>
   21374:	bl	10ee4 <__stack_chk_fail@plt>
   21378:	andeq	fp, r1, ip, asr #24
   2137c:	strdeq	r0, [r0], -r8
   21380:	subseq	r0, r2, r3
   21384:	ldr	r3, [pc, #168]	; 21434 <close@plt+0x10334>
   21388:	ldr	ip, [pc, #168]	; 21438 <close@plt+0x10338>
   2138c:	add	r3, pc, r3
   21390:	push	{r4, r5, lr}
   21394:	mov	r4, r1
   21398:	ldr	r5, [r3, ip]
   2139c:	sub	sp, sp, #36	; 0x24
   213a0:	ldr	r1, [pc, #148]	; 2143c <close@plt+0x1033c>
   213a4:	ldr	r3, [r5]
   213a8:	str	r1, [sp, #4]
   213ac:	mov	r1, #0
   213b0:	str	r3, [sp, #28]
   213b4:	str	r1, [sp, #12]
   213b8:	str	r1, [sp, #8]
   213bc:	str	r1, [sp, #16]
   213c0:	mov	ip, #2
   213c4:	mov	r3, sp
   213c8:	add	r1, sp, #4
   213cc:	str	r3, [sp, #20]
   213d0:	str	ip, [sp, #24]
   213d4:	bl	1eb0c <close@plt+0xda0c>
   213d8:	cmp	r0, #0
   213dc:	blt	21428 <close@plt+0x10328>
   213e0:	ldrb	r0, [sp]
   213e4:	cmp	r0, #0
   213e8:	bne	21414 <close@plt+0x10314>
   213ec:	ldrb	r2, [sp, #1]
   213f0:	mov	r3, r0
   213f4:	strb	r2, [r4]
   213f8:	ldr	r1, [sp, #28]
   213fc:	ldr	r2, [r5]
   21400:	mov	r0, r3
   21404:	cmp	r1, r2
   21408:	bne	21430 <close@plt+0x10330>
   2140c:	add	sp, sp, #36	; 0x24
   21410:	pop	{r4, r5, pc}
   21414:	bl	1101c <__errno_location@plt>
   21418:	mov	r2, #5
   2141c:	mvn	r3, #0
   21420:	str	r2, [r0]
   21424:	b	213f8 <close@plt+0x102f8>
   21428:	mvn	r3, #0
   2142c:	b	213f8 <close@plt+0x102f8>
   21430:	bl	10ee4 <__stack_chk_fail@plt>
   21434:	andeq	fp, r1, r8, ror #22
   21438:	strdeq	r0, [r0], -r8
   2143c:	subseq	r0, r5, r3
   21440:	ldr	r3, [pc, #164]	; 214ec <close@plt+0x103ec>
   21444:	ldr	ip, [pc, #164]	; 214f0 <close@plt+0x103f0>
   21448:	add	r3, pc, r3
   2144c:	push	{r4, lr}
   21450:	sub	sp, sp, #40	; 0x28
   21454:	ldr	r4, [r3, ip]
   21458:	strb	r1, [sp, #4]
   2145c:	mov	r3, #0
   21460:	ldr	r1, [r4]
   21464:	ldr	lr, [pc, #136]	; 214f4 <close@plt+0x103f4>
   21468:	str	r3, [sp, #16]
   2146c:	add	r3, sp, #4
   21470:	mov	ip, #1
   21474:	str	r1, [sp, #36]	; 0x24
   21478:	str	r3, [sp, #20]
   2147c:	add	r1, sp, #12
   21480:	add	r3, sp, #8
   21484:	str	lr, [sp, #12]
   21488:	str	ip, [sp, #24]
   2148c:	str	ip, [sp, #32]
   21490:	str	r3, [sp, #28]
   21494:	bl	1eb0c <close@plt+0xda0c>
   21498:	cmp	r0, #0
   2149c:	blt	214e0 <close@plt+0x103e0>
   214a0:	ldrb	r0, [sp, #8]
   214a4:	cmp	r0, #0
   214a8:	moveq	r3, r0
   214ac:	bne	214cc <close@plt+0x103cc>
   214b0:	ldr	r1, [sp, #36]	; 0x24
   214b4:	ldr	r2, [r4]
   214b8:	mov	r0, r3
   214bc:	cmp	r1, r2
   214c0:	bne	214e8 <close@plt+0x103e8>
   214c4:	add	sp, sp, #40	; 0x28
   214c8:	pop	{r4, pc}
   214cc:	bl	1101c <__errno_location@plt>
   214d0:	mov	r2, #5
   214d4:	mvn	r3, #0
   214d8:	str	r2, [r0]
   214dc:	b	214b0 <close@plt+0x103b0>
   214e0:	mvn	r3, #0
   214e4:	b	214b0 <close@plt+0x103b0>
   214e8:	bl	10ee4 <__stack_chk_fail@plt>
   214ec:	andeq	fp, r1, ip, lsr #21
   214f0:	strdeq	r0, [r0], -r8
   214f4:	subseq	r0, r6, r3
   214f8:	ldr	ip, [pc, #236]	; 215ec <close@plt+0x104ec>
   214fc:	push	{r4, r5, r6, lr}
   21500:	add	ip, pc, ip
   21504:	ldr	lr, [pc, #228]	; 215f0 <close@plt+0x104f0>
   21508:	sub	sp, sp, #64	; 0x40
   2150c:	mov	r5, r1
   21510:	ldr	r6, [ip, lr]
   21514:	mov	r1, ip
   21518:	mov	r4, r2
   2151c:	ldr	ip, [pc, #208]	; 215f4 <close@plt+0x104f4>
   21520:	mov	r2, r3
   21524:	ldr	r3, [r6]
   21528:	mov	r1, #0
   2152c:	str	ip, [sp]
   21530:	str	r3, [sp, #60]	; 0x3c
   21534:	str	r1, [sp, #8]
   21538:	str	r1, [sp, #4]
   2153c:	str	r1, [sp, #12]
   21540:	mov	ip, #33	; 0x21
   21544:	add	r3, sp, #24
   21548:	mov	r1, sp
   2154c:	str	r3, [sp, #16]
   21550:	str	ip, [sp, #20]
   21554:	bl	1eb0c <close@plt+0xda0c>
   21558:	cmp	r0, #0
   2155c:	blt	215e0 <close@plt+0x104e0>
   21560:	ldrb	r0, [sp, #24]
   21564:	cmp	r0, #0
   21568:	bne	215cc <close@plt+0x104cc>
   2156c:	ldr	r1, [sp, #29]
   21570:	ldr	ip, [sp, #25]
   21574:	str	r1, [r5, #4]
   21578:	mov	r2, r0
   2157c:	ldr	r1, [sp, #37]	; 0x25
   21580:	ldr	r0, [sp, #33]	; 0x21
   21584:	str	ip, [r5]
   21588:	str	r0, [r5, #8]
   2158c:	str	r1, [r5, #12]
   21590:	ldr	ip, [sp, #41]	; 0x29
   21594:	ldr	r0, [sp, #45]	; 0x2d
   21598:	ldr	r1, [sp, #49]	; 0x31
   2159c:	ldr	r3, [sp, #53]	; 0x35
   215a0:	str	ip, [r4]
   215a4:	str	r0, [r4, #4]
   215a8:	str	r1, [r4, #8]
   215ac:	str	r3, [r4, #12]
   215b0:	ldr	r1, [sp, #60]	; 0x3c
   215b4:	ldr	r3, [r6]
   215b8:	mov	r0, r2
   215bc:	cmp	r1, r3
   215c0:	bne	215e8 <close@plt+0x104e8>
   215c4:	add	sp, sp, #64	; 0x40
   215c8:	pop	{r4, r5, r6, pc}
   215cc:	bl	1101c <__errno_location@plt>
   215d0:	mov	r3, #5
   215d4:	mvn	r2, #0
   215d8:	str	r3, [r0]
   215dc:	b	215b0 <close@plt+0x104b0>
   215e0:	mvn	r2, #0
   215e4:	b	215b0 <close@plt+0x104b0>
   215e8:	bl	10ee4 <__stack_chk_fail@plt>
   215ec:	strdeq	fp, [r1], -r4
   215f0:	strdeq	r0, [r0], -r8
   215f4:	subseq	r0, r7, r3
   215f8:	ldr	r3, [pc, #168]	; 216a8 <close@plt+0x105a8>
   215fc:	ldr	ip, [pc, #168]	; 216ac <close@plt+0x105ac>
   21600:	add	r3, pc, r3
   21604:	push	{r4, r5, lr}
   21608:	mov	r4, r1
   2160c:	ldr	r5, [r3, ip]
   21610:	sub	sp, sp, #36	; 0x24
   21614:	ldr	r1, [pc, #148]	; 216b0 <close@plt+0x105b0>
   21618:	ldr	r3, [r5]
   2161c:	str	r1, [sp, #4]
   21620:	mov	r1, #0
   21624:	str	r3, [sp, #28]
   21628:	str	r1, [sp, #12]
   2162c:	str	r1, [sp, #8]
   21630:	str	r1, [sp, #16]
   21634:	mov	ip, #2
   21638:	mov	r3, sp
   2163c:	add	r1, sp, #4
   21640:	str	r3, [sp, #20]
   21644:	str	ip, [sp, #24]
   21648:	bl	1eb0c <close@plt+0xda0c>
   2164c:	cmp	r0, #0
   21650:	blt	2169c <close@plt+0x1059c>
   21654:	ldrb	r0, [sp]
   21658:	cmp	r0, #0
   2165c:	bne	21688 <close@plt+0x10588>
   21660:	ldrb	r2, [sp, #1]
   21664:	mov	r3, r0
   21668:	strb	r2, [r4]
   2166c:	ldr	r1, [sp, #28]
   21670:	ldr	r2, [r5]
   21674:	mov	r0, r3
   21678:	cmp	r1, r2
   2167c:	bne	216a4 <close@plt+0x105a4>
   21680:	add	sp, sp, #36	; 0x24
   21684:	pop	{r4, r5, pc}
   21688:	bl	1101c <__errno_location@plt>
   2168c:	mov	r2, #5
   21690:	mvn	r3, #0
   21694:	str	r2, [r0]
   21698:	b	2166c <close@plt+0x1056c>
   2169c:	mvn	r3, #0
   216a0:	b	2166c <close@plt+0x1056c>
   216a4:	bl	10ee4 <__stack_chk_fail@plt>
   216a8:	strdeq	fp, [r1], -r4
   216ac:	strdeq	r0, [r0], -r8
   216b0:	subseq	r0, r8, r3
   216b4:	b	215f8 <close@plt+0x104f8>
   216b8:	ldr	r3, [pc, #164]	; 21764 <close@plt+0x10664>
   216bc:	ldr	ip, [pc, #164]	; 21768 <close@plt+0x10668>
   216c0:	add	r3, pc, r3
   216c4:	push	{r4, lr}
   216c8:	sub	sp, sp, #40	; 0x28
   216cc:	ldr	r4, [r3, ip]
   216d0:	strb	r1, [sp, #4]
   216d4:	mov	r3, #0
   216d8:	ldr	r1, [r4]
   216dc:	ldr	lr, [pc, #136]	; 2176c <close@plt+0x1066c>
   216e0:	str	r3, [sp, #16]
   216e4:	add	r3, sp, #4
   216e8:	mov	ip, #1
   216ec:	str	r1, [sp, #36]	; 0x24
   216f0:	str	r3, [sp, #20]
   216f4:	add	r1, sp, #12
   216f8:	add	r3, sp, #8
   216fc:	str	lr, [sp, #12]
   21700:	str	ip, [sp, #24]
   21704:	str	ip, [sp, #32]
   21708:	str	r3, [sp, #28]
   2170c:	bl	1eb0c <close@plt+0xda0c>
   21710:	cmp	r0, #0
   21714:	blt	21758 <close@plt+0x10658>
   21718:	ldrb	r0, [sp, #8]
   2171c:	cmp	r0, #0
   21720:	moveq	r3, r0
   21724:	bne	21744 <close@plt+0x10644>
   21728:	ldr	r1, [sp, #36]	; 0x24
   2172c:	ldr	r2, [r4]
   21730:	mov	r0, r3
   21734:	cmp	r1, r2
   21738:	bne	21760 <close@plt+0x10660>
   2173c:	add	sp, sp, #40	; 0x28
   21740:	pop	{r4, pc}
   21744:	bl	1101c <__errno_location@plt>
   21748:	mov	r2, #5
   2174c:	mvn	r3, #0
   21750:	str	r2, [r0]
   21754:	b	21728 <close@plt+0x10628>
   21758:	mvn	r3, #0
   2175c:	b	21728 <close@plt+0x10628>
   21760:	bl	10ee4 <__stack_chk_fail@plt>
   21764:	andeq	fp, r1, r4, lsr r8
   21768:	strdeq	r0, [r0], -r8
   2176c:	subseq	r0, r9, r3
   21770:	ldr	ip, [pc, #188]	; 21834 <close@plt+0x10734>
   21774:	push	{r4, r5, r6, lr}
   21778:	add	ip, pc, ip
   2177c:	ldr	lr, [pc, #180]	; 21838 <close@plt+0x10738>
   21780:	sub	sp, sp, #40	; 0x28
   21784:	mov	r4, r3
   21788:	ldr	r5, [ip, lr]
   2178c:	mov	r3, #0
   21790:	strb	r2, [sp, #6]
   21794:	ldr	r2, [r5]
   21798:	str	r3, [sp, #16]
   2179c:	mov	r3, #4
   217a0:	strh	r1, [sp, #4]
   217a4:	str	r2, [sp, #36]	; 0x24
   217a8:	mov	r1, #3
   217ac:	add	r2, sp, r3
   217b0:	ldr	r6, [pc, #132]	; 2183c <close@plt+0x1073c>
   217b4:	str	r2, [sp, #20]
   217b8:	str	r1, [sp, #24]
   217bc:	ldr	r2, [sp, #56]	; 0x38
   217c0:	add	ip, sp, #8
   217c4:	add	r1, sp, #12
   217c8:	str	r6, [sp, #12]
   217cc:	str	ip, [sp, #28]
   217d0:	str	r3, [sp, #32]
   217d4:	bl	1eb0c <close@plt+0xda0c>
   217d8:	cmp	r0, #0
   217dc:	blt	21828 <close@plt+0x10728>
   217e0:	ldrb	r0, [sp, #8]
   217e4:	cmp	r0, #0
   217e8:	bne	21814 <close@plt+0x10714>
   217ec:	ldrb	r3, [sp, #11]
   217f0:	mov	r2, r0
   217f4:	strb	r3, [r4]
   217f8:	ldr	r1, [sp, #36]	; 0x24
   217fc:	ldr	r3, [r5]
   21800:	mov	r0, r2
   21804:	cmp	r1, r3
   21808:	bne	21830 <close@plt+0x10730>
   2180c:	add	sp, sp, #40	; 0x28
   21810:	pop	{r4, r5, r6, pc}
   21814:	bl	1101c <__errno_location@plt>
   21818:	mov	r3, #5
   2181c:	mvn	r2, #0
   21820:	str	r3, [r0]
   21824:	b	217f8 <close@plt+0x106f8>
   21828:	mvn	r2, #0
   2182c:	b	217f8 <close@plt+0x106f8>
   21830:	bl	10ee4 <__stack_chk_fail@plt>
   21834:	andeq	fp, r1, ip, ror r7
   21838:	strdeq	r0, [r0], -r8
   2183c:	eoreq	r0, sp, r3
   21840:	ldr	ip, [pc, #192]	; 21908 <close@plt+0x10808>
   21844:	push	{r4, r5, r6, lr}
   21848:	add	ip, pc, ip
   2184c:	ldr	lr, [pc, #184]	; 2190c <close@plt+0x1080c>
   21850:	sub	sp, sp, #48	; 0x30
   21854:	ldr	r6, [pc, #180]	; 21910 <close@plt+0x10810>
   21858:	strh	r1, [sp, #6]
   2185c:	ldr	r4, [ip, lr]
   21860:	mov	r5, r2
   21864:	mov	r2, r3
   21868:	mov	r3, #0
   2186c:	mov	r1, ip
   21870:	str	r3, [sp, #24]
   21874:	ldr	ip, [r4]
   21878:	add	r3, sp, #6
   2187c:	mov	r1, #2
   21880:	str	r6, [sp, #20]
   21884:	str	r3, [sp, #28]
   21888:	str	r1, [sp, #32]
   2188c:	add	r3, sp, #12
   21890:	mov	r6, #5
   21894:	add	r1, sp, #20
   21898:	str	ip, [sp, #44]	; 0x2c
   2189c:	str	r3, [sp, #36]	; 0x24
   218a0:	str	r6, [sp, #40]	; 0x28
   218a4:	bl	1eb0c <close@plt+0xda0c>
   218a8:	cmp	r0, #0
   218ac:	blt	218fc <close@plt+0x107fc>
   218b0:	ldrb	r0, [sp, #12]
   218b4:	cmp	r0, #0
   218b8:	bne	218ec <close@plt+0x107ec>
   218bc:	ldrb	r1, [sp, #16]
   218c0:	ldrb	r2, [sp, #15]
   218c4:	mov	r3, r0
   218c8:	orr	r2, r2, r1, lsl #8
   218cc:	strh	r2, [r5]
   218d0:	ldr	r1, [sp, #44]	; 0x2c
   218d4:	ldr	r2, [r4]
   218d8:	mov	r0, r3
   218dc:	cmp	r1, r2
   218e0:	bne	21904 <close@plt+0x10804>
   218e4:	add	sp, sp, #48	; 0x30
   218e8:	pop	{r4, r5, r6, pc}
   218ec:	bl	1101c <__errno_location@plt>
   218f0:	mvn	r3, #0
   218f4:	str	r6, [r0]
   218f8:	b	218d0 <close@plt+0x107d0>
   218fc:	mvn	r3, #0
   21900:	b	218d0 <close@plt+0x107d0>
   21904:	bl	10ee4 <__stack_chk_fail@plt>
   21908:	andeq	fp, r1, ip, lsr #13
   2190c:	strdeq	r0, [r0], -r8
   21910:	andeq	r0, ip, r2
   21914:	ldr	ip, [pc, #176]	; 219cc <close@plt+0x108cc>
   21918:	push	{r4, r5, lr}
   2191c:	add	ip, pc, ip
   21920:	ldr	lr, [pc, #168]	; 219d0 <close@plt+0x108d0>
   21924:	sub	sp, sp, #44	; 0x2c
   21928:	ldr	r5, [pc, #164]	; 219d4 <close@plt+0x108d4>
   2192c:	ldr	r4, [ip, lr]
   21930:	strh	r1, [sp, #8]
   21934:	strh	r2, [sp, #10]
   21938:	ldr	r1, [r4]
   2193c:	mov	r2, r3
   21940:	mov	r3, #0
   21944:	mov	lr, #4
   21948:	str	r3, [sp, #16]
   2194c:	add	r3, sp, #8
   21950:	str	r1, [sp, #36]	; 0x24
   21954:	str	r3, [sp, #20]
   21958:	add	r3, sp, lr
   2195c:	mov	ip, #3
   21960:	add	r1, sp, #12
   21964:	str	r5, [sp, #12]
   21968:	str	lr, [sp, #24]
   2196c:	str	r3, [sp, #28]
   21970:	str	ip, [sp, #32]
   21974:	bl	1eb0c <close@plt+0xda0c>
   21978:	cmp	r0, #0
   2197c:	blt	219c0 <close@plt+0x108c0>
   21980:	ldrb	r0, [sp, #4]
   21984:	cmp	r0, #0
   21988:	moveq	r3, r0
   2198c:	bne	219ac <close@plt+0x108ac>
   21990:	ldr	r1, [sp, #36]	; 0x24
   21994:	ldr	r2, [r4]
   21998:	mov	r0, r3
   2199c:	cmp	r1, r2
   219a0:	bne	219c8 <close@plt+0x108c8>
   219a4:	add	sp, sp, #44	; 0x2c
   219a8:	pop	{r4, r5, pc}
   219ac:	bl	1101c <__errno_location@plt>
   219b0:	mov	r2, #5
   219b4:	mvn	r3, #0
   219b8:	str	r2, [r0]
   219bc:	b	21990 <close@plt+0x10890>
   219c0:	mvn	r3, #0
   219c4:	b	21990 <close@plt+0x10890>
   219c8:	bl	10ee4 <__stack_chk_fail@plt>
   219cc:	ldrdeq	fp, [r1], -r8
   219d0:	strdeq	r0, [r0], -r8
   219d4:	andeq	r0, sp, r2
   219d8:	ldr	ip, [pc, #192]	; 21aa0 <close@plt+0x109a0>
   219dc:	push	{r4, r5, r6, lr}
   219e0:	add	ip, pc, ip
   219e4:	ldr	lr, [pc, #184]	; 21aa4 <close@plt+0x109a4>
   219e8:	sub	sp, sp, #48	; 0x30
   219ec:	ldr	r6, [pc, #180]	; 21aa8 <close@plt+0x109a8>
   219f0:	strh	r1, [sp, #6]
   219f4:	ldr	r4, [ip, lr]
   219f8:	mov	r5, r2
   219fc:	mov	r2, r3
   21a00:	mov	r3, #0
   21a04:	mov	r1, ip
   21a08:	str	r3, [sp, #24]
   21a0c:	ldr	ip, [r4]
   21a10:	add	r3, sp, #6
   21a14:	mov	r1, #2
   21a18:	str	r6, [sp, #20]
   21a1c:	str	r3, [sp, #28]
   21a20:	str	r1, [sp, #32]
   21a24:	add	r3, sp, #12
   21a28:	mov	r6, #5
   21a2c:	add	r1, sp, #20
   21a30:	str	ip, [sp, #44]	; 0x2c
   21a34:	str	r3, [sp, #36]	; 0x24
   21a38:	str	r6, [sp, #40]	; 0x28
   21a3c:	bl	1eb0c <close@plt+0xda0c>
   21a40:	cmp	r0, #0
   21a44:	blt	21a94 <close@plt+0x10994>
   21a48:	ldrb	r0, [sp, #12]
   21a4c:	cmp	r0, #0
   21a50:	bne	21a84 <close@plt+0x10984>
   21a54:	ldrb	r1, [sp, #16]
   21a58:	ldrb	r2, [sp, #15]
   21a5c:	mov	r3, r0
   21a60:	orr	r2, r2, r1, lsl #8
   21a64:	strh	r2, [r5]
   21a68:	ldr	r1, [sp, #44]	; 0x2c
   21a6c:	ldr	r2, [r4]
   21a70:	mov	r0, r3
   21a74:	cmp	r1, r2
   21a78:	bne	21a9c <close@plt+0x1099c>
   21a7c:	add	sp, sp, #48	; 0x30
   21a80:	pop	{r4, r5, r6, pc}
   21a84:	bl	1101c <__errno_location@plt>
   21a88:	mvn	r3, #0
   21a8c:	str	r6, [r0]
   21a90:	b	21a68 <close@plt+0x10968>
   21a94:	mvn	r3, #0
   21a98:	b	21a68 <close@plt+0x10968>
   21a9c:	bl	10ee4 <__stack_chk_fail@plt>
   21aa0:	andeq	fp, r1, r4, lsl r5
   21aa4:	strdeq	r0, [r0], -r8
   21aa8:	eorseq	r0, r6, r3
   21aac:	ldr	ip, [pc, #176]	; 21b64 <close@plt+0x10a64>
   21ab0:	push	{r4, r5, lr}
   21ab4:	add	ip, pc, ip
   21ab8:	ldr	lr, [pc, #168]	; 21b68 <close@plt+0x10a68>
   21abc:	sub	sp, sp, #44	; 0x2c
   21ac0:	ldr	r5, [pc, #164]	; 21b6c <close@plt+0x10a6c>
   21ac4:	ldr	r4, [ip, lr]
   21ac8:	strh	r1, [sp, #8]
   21acc:	strh	r2, [sp, #10]
   21ad0:	ldr	r1, [r4]
   21ad4:	mov	r2, r3
   21ad8:	mov	r3, #0
   21adc:	mov	lr, #4
   21ae0:	str	r3, [sp, #16]
   21ae4:	add	r3, sp, #8
   21ae8:	str	r1, [sp, #36]	; 0x24
   21aec:	str	r3, [sp, #20]
   21af0:	add	r3, sp, lr
   21af4:	mov	ip, #3
   21af8:	add	r1, sp, #12
   21afc:	str	r5, [sp, #12]
   21b00:	str	lr, [sp, #24]
   21b04:	str	r3, [sp, #28]
   21b08:	str	ip, [sp, #32]
   21b0c:	bl	1eb0c <close@plt+0xda0c>
   21b10:	cmp	r0, #0
   21b14:	blt	21b58 <close@plt+0x10a58>
   21b18:	ldrb	r0, [sp, #4]
   21b1c:	cmp	r0, #0
   21b20:	moveq	r3, r0
   21b24:	bne	21b44 <close@plt+0x10a44>
   21b28:	ldr	r1, [sp, #36]	; 0x24
   21b2c:	ldr	r2, [r4]
   21b30:	mov	r0, r3
   21b34:	cmp	r1, r2
   21b38:	bne	21b60 <close@plt+0x10a60>
   21b3c:	add	sp, sp, #44	; 0x2c
   21b40:	pop	{r4, r5, pc}
   21b44:	bl	1101c <__errno_location@plt>
   21b48:	mov	r2, #5
   21b4c:	mvn	r3, #0
   21b50:	str	r2, [r0]
   21b54:	b	21b28 <close@plt+0x10a28>
   21b58:	mvn	r3, #0
   21b5c:	b	21b28 <close@plt+0x10a28>
   21b60:	bl	10ee4 <__stack_chk_fail@plt>
   21b64:	andeq	fp, r1, r0, asr #8
   21b68:	strdeq	r0, [r0], -r8
   21b6c:	eorseq	r0, r7, r3
   21b70:	ldr	ip, [pc, #200]	; 21c40 <close@plt+0x10b40>
   21b74:	push	{r4, r5, r6, lr}
   21b78:	add	ip, pc, ip
   21b7c:	ldr	lr, [pc, #192]	; 21c44 <close@plt+0x10b44>
   21b80:	mov	r3, r1
   21b84:	sub	sp, sp, #48	; 0x30
   21b88:	ldr	r4, [ip, lr]
   21b8c:	mov	r6, r0
   21b90:	ldrh	lr, [r3, #8]
   21b94:	ldr	r0, [r1]
   21b98:	ldr	r1, [r1, #4]
   21b9c:	add	r3, sp, #32
   21ba0:	ldr	ip, [pc, #160]	; 21c48 <close@plt+0x10b48>
   21ba4:	stmia	r3!, {r0, r1}
   21ba8:	ldr	r5, [r4]
   21bac:	strh	lr, [r3]
   21bb0:	mov	r1, #0
   21bb4:	add	r3, sp, #32
   21bb8:	mov	lr, #10
   21bbc:	str	ip, [sp, #8]
   21bc0:	str	r1, [sp, #12]
   21bc4:	mov	ip, #1
   21bc8:	str	r3, [sp, #16]
   21bcc:	mov	r0, r6
   21bd0:	add	r3, sp, #4
   21bd4:	add	r1, sp, #8
   21bd8:	str	r5, [sp, #44]	; 0x2c
   21bdc:	str	lr, [sp, #20]
   21be0:	str	r3, [sp, #24]
   21be4:	str	ip, [sp, #28]
   21be8:	bl	1eb0c <close@plt+0xda0c>
   21bec:	cmp	r0, #0
   21bf0:	blt	21c34 <close@plt+0x10b34>
   21bf4:	ldrb	r0, [sp, #4]
   21bf8:	cmp	r0, #0
   21bfc:	moveq	r3, r0
   21c00:	bne	21c20 <close@plt+0x10b20>
   21c04:	ldr	r1, [sp, #44]	; 0x2c
   21c08:	ldr	r2, [r4]
   21c0c:	mov	r0, r3
   21c10:	cmp	r1, r2
   21c14:	bne	21c3c <close@plt+0x10b3c>
   21c18:	add	sp, sp, #48	; 0x30
   21c1c:	pop	{r4, r5, r6, pc}
   21c20:	bl	1101c <__errno_location@plt>
   21c24:	mov	r2, #5
   21c28:	mvn	r3, #0
   21c2c:	str	r2, [r0]
   21c30:	b	21c04 <close@plt+0x10b04>
   21c34:	mvn	r3, #0
   21c38:	b	21c04 <close@plt+0x10b04>
   21c3c:	bl	10ee4 <__stack_chk_fail@plt>
   21c40:	andeq	fp, r1, ip, ror r3
   21c44:	strdeq	r0, [r0], -r8
   21c48:	eorseq	r0, pc, r3
   21c4c:	ldr	ip, [pc, #188]	; 21d10 <close@plt+0x10c10>
   21c50:	push	{r4, r5, lr}
   21c54:	add	ip, pc, ip
   21c58:	ldr	lr, [pc, #180]	; 21d14 <close@plt+0x10c14>
   21c5c:	sub	sp, sp, #44	; 0x2c
   21c60:	mov	r4, r2
   21c64:	strh	r1, [sp, #6]
   21c68:	ldr	r5, [ip, lr]
   21c6c:	mov	r1, ip
   21c70:	ldr	ip, [pc, #160]	; 21d18 <close@plt+0x10c18>
   21c74:	ldr	r1, [r5]
   21c78:	mov	r2, r3
   21c7c:	mov	r3, #0
   21c80:	str	r1, [sp, #36]	; 0x24
   21c84:	str	r3, [sp, #16]
   21c88:	mov	r1, #2
   21c8c:	add	r3, sp, #6
   21c90:	str	ip, [sp, #12]
   21c94:	str	r3, [sp, #20]
   21c98:	str	r1, [sp, #24]
   21c9c:	mov	ip, #4
   21ca0:	add	r3, sp, #8
   21ca4:	add	r1, sp, #12
   21ca8:	str	r3, [sp, #28]
   21cac:	str	ip, [sp, #32]
   21cb0:	bl	1eb0c <close@plt+0xda0c>
   21cb4:	cmp	r0, #0
   21cb8:	blt	21d04 <close@plt+0x10c04>
   21cbc:	ldrb	r0, [sp, #8]
   21cc0:	cmp	r0, #0
   21cc4:	bne	21cf0 <close@plt+0x10bf0>
   21cc8:	ldrb	r2, [sp, #11]
   21ccc:	mov	r3, r0
   21cd0:	strb	r2, [r4]
   21cd4:	ldr	r1, [sp, #36]	; 0x24
   21cd8:	ldr	r2, [r5]
   21cdc:	mov	r0, r3
   21ce0:	cmp	r1, r2
   21ce4:	bne	21d0c <close@plt+0x10c0c>
   21ce8:	add	sp, sp, #44	; 0x2c
   21cec:	pop	{r4, r5, pc}
   21cf0:	bl	1101c <__errno_location@plt>
   21cf4:	mov	r2, #5
   21cf8:	mvn	r3, #0
   21cfc:	str	r2, [r0]
   21d00:	b	21cd4 <close@plt+0x10bd4>
   21d04:	mvn	r3, #0
   21d08:	b	21cd4 <close@plt+0x10bd4>
   21d0c:	bl	10ee4 <__stack_chk_fail@plt>
   21d10:	andeq	fp, r1, r0, lsr #5
   21d14:	strdeq	r0, [r0], -r8
   21d18:	andeq	r0, r3, r5
   21d1c:	ldr	ip, [pc, #188]	; 21de0 <close@plt+0x10ce0>
   21d20:	push	{r4, r5, lr}
   21d24:	add	ip, pc, ip
   21d28:	ldr	lr, [pc, #180]	; 21de4 <close@plt+0x10ce4>
   21d2c:	sub	sp, sp, #44	; 0x2c
   21d30:	mov	r4, r2
   21d34:	strh	r1, [sp, #6]
   21d38:	ldr	r5, [ip, lr]
   21d3c:	mov	r1, ip
   21d40:	ldr	ip, [pc, #160]	; 21de8 <close@plt+0x10ce8>
   21d44:	ldr	r1, [r5]
   21d48:	mov	r2, r3
   21d4c:	mov	r3, #0
   21d50:	str	r1, [sp, #36]	; 0x24
   21d54:	str	r3, [sp, #16]
   21d58:	mov	r1, #2
   21d5c:	add	r3, sp, #6
   21d60:	str	ip, [sp, #12]
   21d64:	str	r3, [sp, #20]
   21d68:	str	r1, [sp, #24]
   21d6c:	mov	ip, #4
   21d70:	add	r3, sp, #8
   21d74:	add	r1, sp, #12
   21d78:	str	r3, [sp, #28]
   21d7c:	str	ip, [sp, #32]
   21d80:	bl	1eb0c <close@plt+0xda0c>
   21d84:	cmp	r0, #0
   21d88:	blt	21dd4 <close@plt+0x10cd4>
   21d8c:	ldrb	r0, [sp, #8]
   21d90:	cmp	r0, #0
   21d94:	bne	21dc0 <close@plt+0x10cc0>
   21d98:	ldrb	r2, [sp, #11]
   21d9c:	mov	r3, r0
   21da0:	strb	r2, [r4]
   21da4:	ldr	r1, [sp, #36]	; 0x24
   21da8:	ldr	r2, [r5]
   21dac:	mov	r0, r3
   21db0:	cmp	r1, r2
   21db4:	bne	21ddc <close@plt+0x10cdc>
   21db8:	add	sp, sp, #44	; 0x2c
   21dbc:	pop	{r4, r5, pc}
   21dc0:	bl	1101c <__errno_location@plt>
   21dc4:	mov	r2, #5
   21dc8:	mvn	r3, #0
   21dcc:	str	r2, [r0]
   21dd0:	b	21da4 <close@plt+0x10ca4>
   21dd4:	mvn	r3, #0
   21dd8:	b	21da4 <close@plt+0x10ca4>
   21ddc:	bl	10ee4 <__stack_chk_fail@plt>
   21de0:	ldrdeq	fp, [r1], -r0
   21de4:	strdeq	r0, [r0], -r8
   21de8:	andeq	r0, r5, r5
   21dec:	ldr	ip, [pc, #212]	; 21ec8 <close@plt+0x10dc8>
   21df0:	push	{r4, r5, r6, r7, lr}
   21df4:	add	ip, pc, ip
   21df8:	ldr	lr, [pc, #204]	; 21ecc <close@plt+0x10dcc>
   21dfc:	sub	sp, sp, #60	; 0x3c
   21e00:	mov	r5, r2
   21e04:	strh	r1, [sp, #6]
   21e08:	ldr	r4, [ip, lr]
   21e0c:	mov	r1, ip
   21e10:	mov	r2, #0
   21e14:	mov	r6, r3
   21e18:	ldr	r3, [r4]
   21e1c:	mov	r1, #2
   21e20:	str	r2, [sp, #16]
   21e24:	str	r1, [sp, #24]
   21e28:	add	r2, sp, #6
   21e2c:	add	r1, sp, #36	; 0x24
   21e30:	ldr	r7, [pc, #152]	; 21ed0 <close@plt+0x10dd0>
   21e34:	str	r3, [sp, #52]	; 0x34
   21e38:	str	r2, [sp, #20]
   21e3c:	mov	r3, #14
   21e40:	str	r1, [sp, #28]
   21e44:	ldr	r2, [sp, #80]	; 0x50
   21e48:	add	r1, sp, #12
   21e4c:	str	r7, [sp, #12]
   21e50:	str	r3, [sp, #32]
   21e54:	bl	1eb0c <close@plt+0xda0c>
   21e58:	cmp	r0, #0
   21e5c:	blt	21ebc <close@plt+0x10dbc>
   21e60:	ldrb	ip, [sp, #36]	; 0x24
   21e64:	cmp	ip, #0
   21e68:	bne	21ea8 <close@plt+0x10da8>
   21e6c:	add	r2, sp, #40	; 0x28
   21e70:	ldrb	r3, [sp, #39]	; 0x27
   21e74:	ldm	r2!, {r0, r1}
   21e78:	strb	r3, [r5]
   21e7c:	ldrh	r3, [r2]
   21e80:	str	r0, [r6]
   21e84:	str	r1, [r6, #4]
   21e88:	strh	r3, [r6, #8]
   21e8c:	ldr	r2, [sp, #52]	; 0x34
   21e90:	ldr	r3, [r4]
   21e94:	mov	r0, ip
   21e98:	cmp	r2, r3
   21e9c:	bne	21ec4 <close@plt+0x10dc4>
   21ea0:	add	sp, sp, #60	; 0x3c
   21ea4:	pop	{r4, r5, r6, r7, pc}
   21ea8:	bl	1101c <__errno_location@plt>
   21eac:	mov	r3, #5
   21eb0:	mvn	ip, #0
   21eb4:	str	r3, [r0]
   21eb8:	b	21e8c <close@plt+0x10d8c>
   21ebc:	mvn	ip, #0
   21ec0:	b	21e8c <close@plt+0x10d8c>
   21ec4:	bl	10ee4 <__stack_chk_fail@plt>
   21ec8:	andeq	fp, r1, r0, lsl #2
   21ecc:	strdeq	r0, [r0], -r8
   21ed0:	andeq	r0, r6, r5
   21ed4:	ldr	ip, [pc, #216]	; 21fb4 <close@plt+0x10eb4>
   21ed8:	push	{r4, r5, r6, lr}
   21edc:	add	ip, pc, ip
   21ee0:	ldr	lr, [pc, #208]	; 21fb8 <close@plt+0x10eb8>
   21ee4:	sub	sp, sp, #48	; 0x30
   21ee8:	ldr	r6, [pc, #204]	; 21fbc <close@plt+0x10ebc>
   21eec:	ldr	r5, [ip, lr]
   21ef0:	strb	r2, [sp, #6]
   21ef4:	strh	r1, [sp, #4]
   21ef8:	ldr	r2, [r5]
   21efc:	mov	r1, #3
   21f00:	str	r2, [sp, #44]	; 0x2c
   21f04:	mov	r4, r3
   21f08:	add	r2, sp, #4
   21f0c:	mov	r3, #0
   21f10:	str	r3, [sp, #24]
   21f14:	str	r2, [sp, #28]
   21f18:	mov	r3, #9
   21f1c:	str	r1, [sp, #32]
   21f20:	ldr	r2, [sp, #68]	; 0x44
   21f24:	add	ip, sp, #8
   21f28:	add	r1, sp, #20
   21f2c:	str	r6, [sp, #20]
   21f30:	str	ip, [sp, #36]	; 0x24
   21f34:	str	r3, [sp, #40]	; 0x28
   21f38:	ldr	r6, [sp, #64]	; 0x40
   21f3c:	bl	1eb0c <close@plt+0xda0c>
   21f40:	cmp	r0, #0
   21f44:	blt	21fa8 <close@plt+0x10ea8>
   21f48:	ldrb	r0, [sp, #8]
   21f4c:	cmp	r0, #0
   21f50:	bne	21f94 <close@plt+0x10e94>
   21f54:	ldrb	ip, [sp, #16]
   21f58:	ldr	lr, [sp, #12]
   21f5c:	ldrb	r3, [sp, #15]
   21f60:	ldrb	r1, [sp, #11]
   21f64:	mov	r2, r0
   21f68:	orr	r3, r3, ip, lsl #8
   21f6c:	orr	r1, r1, lr, lsl #8
   21f70:	str	r1, [r4]
   21f74:	strh	r3, [r6]
   21f78:	ldr	r1, [sp, #44]	; 0x2c
   21f7c:	ldr	r3, [r5]
   21f80:	mov	r0, r2
   21f84:	cmp	r1, r3
   21f88:	bne	21fb0 <close@plt+0x10eb0>
   21f8c:	add	sp, sp, #48	; 0x30
   21f90:	pop	{r4, r5, r6, pc}
   21f94:	bl	1101c <__errno_location@plt>
   21f98:	mov	r3, #5
   21f9c:	mvn	r2, #0
   21fa0:	str	r3, [r0]
   21fa4:	b	21f78 <close@plt+0x10e78>
   21fa8:	mvn	r2, #0
   21fac:	b	21f78 <close@plt+0x10e78>
   21fb0:	bl	10ee4 <__stack_chk_fail@plt>
   21fb4:	andeq	fp, r1, r8, lsl r0
   21fb8:	strdeq	r0, [r0], -r8
   21fbc:	andeq	r0, r7, r5
   21fc0:	ldr	ip, [pc, #176]	; 22078 <close@plt+0x10f78>
   21fc4:	push	{r4, r5, lr}
   21fc8:	add	ip, pc, ip
   21fcc:	ldr	lr, [pc, #168]	; 2207c <close@plt+0x10f7c>
   21fd0:	sub	sp, sp, #44	; 0x2c
   21fd4:	ldr	r5, [pc, #164]	; 22080 <close@plt+0x10f80>
   21fd8:	ldr	r4, [ip, lr]
   21fdc:	strb	r1, [sp, #8]
   21fe0:	strb	r2, [sp, #9]
   21fe4:	ldr	r1, [r4]
   21fe8:	mov	r2, r3
   21fec:	mov	r3, #0
   21ff0:	str	r3, [sp, #16]
   21ff4:	add	r3, sp, #8
   21ff8:	str	r1, [sp, #36]	; 0x24
   21ffc:	mov	lr, #2
   22000:	str	r3, [sp, #20]
   22004:	add	r3, sp, #7
   22008:	mov	ip, #1
   2200c:	add	r1, sp, #12
   22010:	str	r5, [sp, #12]
   22014:	str	lr, [sp, #24]
   22018:	str	r3, [sp, #28]
   2201c:	str	ip, [sp, #32]
   22020:	bl	1eb0c <close@plt+0xda0c>
   22024:	cmp	r0, #0
   22028:	blt	2206c <close@plt+0x10f6c>
   2202c:	ldrb	r0, [sp, #7]
   22030:	cmp	r0, #0
   22034:	moveq	r3, r0
   22038:	bne	22058 <close@plt+0x10f58>
   2203c:	ldr	r1, [sp, #36]	; 0x24
   22040:	ldr	r2, [r4]
   22044:	mov	r0, r3
   22048:	cmp	r1, r2
   2204c:	bne	22074 <close@plt+0x10f74>
   22050:	add	sp, sp, #44	; 0x2c
   22054:	pop	{r4, r5, pc}
   22058:	bl	1101c <__errno_location@plt>
   2205c:	mov	r2, #5
   22060:	mvn	r3, #0
   22064:	str	r2, [r0]
   22068:	b	2203c <close@plt+0x10f3c>
   2206c:	mvn	r3, #0
   22070:	b	2203c <close@plt+0x10f3c>
   22074:	bl	10ee4 <__stack_chk_fail@plt>
   22078:	andeq	sl, r1, ip, lsr #30
   2207c:	strdeq	r0, [r0], -r8
   22080:	andeq	r0, ip, r8
   22084:	ldr	ip, [pc, #212]	; 22160 <close@plt+0x11060>
   22088:	push	{r4, lr}
   2208c:	add	ip, pc, ip
   22090:	ldr	lr, [pc, #204]	; 22164 <close@plt+0x11064>
   22094:	sub	sp, sp, #40	; 0x28
   22098:	ldr	r4, [ip, lr]
   2209c:	ldrb	lr, [sp, #48]	; 0x30
   220a0:	strb	r1, [sp, #4]
   220a4:	strb	r2, [sp, #5]
   220a8:	ldrb	r1, [sp, #52]	; 0x34
   220ac:	lsr	r2, r2, #8
   220b0:	strb	r3, [sp, #7]
   220b4:	lsr	r3, r3, #8
   220b8:	ldr	ip, [r4]
   220bc:	strb	r2, [sp, #6]
   220c0:	strb	r3, [sp, #8]
   220c4:	ldr	r2, [pc, #156]	; 22168 <close@plt+0x11068>
   220c8:	mov	r3, #0
   220cc:	str	r3, [sp, #16]
   220d0:	add	r3, sp, #4
   220d4:	str	ip, [sp, #36]	; 0x24
   220d8:	strb	lr, [sp, #9]
   220dc:	strb	r1, [sp, #10]
   220e0:	mov	lr, #7
   220e4:	str	r2, [sp, #12]
   220e8:	mov	ip, #1
   220ec:	str	r3, [sp, #20]
   220f0:	ldr	r2, [sp, #56]	; 0x38
   220f4:	add	r3, sp, #3
   220f8:	add	r1, sp, #12
   220fc:	str	lr, [sp, #24]
   22100:	str	r3, [sp, #28]
   22104:	str	ip, [sp, #32]
   22108:	bl	1eb0c <close@plt+0xda0c>
   2210c:	cmp	r0, #0
   22110:	blt	22154 <close@plt+0x11054>
   22114:	ldrb	r0, [sp, #3]
   22118:	cmp	r0, #0
   2211c:	moveq	r3, r0
   22120:	bne	22140 <close@plt+0x11040>
   22124:	ldr	r1, [sp, #36]	; 0x24
   22128:	ldr	r2, [r4]
   2212c:	mov	r0, r3
   22130:	cmp	r1, r2
   22134:	bne	2215c <close@plt+0x1105c>
   22138:	add	sp, sp, #40	; 0x28
   2213c:	pop	{r4, pc}
   22140:	bl	1101c <__errno_location@plt>
   22144:	mov	r2, #5
   22148:	mvn	r3, #0
   2214c:	str	r2, [r0]
   22150:	b	22124 <close@plt+0x11024>
   22154:	mvn	r3, #0
   22158:	b	22124 <close@plt+0x11024>
   2215c:	bl	10ee4 <__stack_chk_fail@plt>
   22160:	andeq	sl, r1, r8, ror #28
   22164:	strdeq	r0, [r0], -r8
   22168:	andeq	r0, fp, r8
   2216c:	ldr	r3, [pc, #164]	; 22218 <close@plt+0x11118>
   22170:	ldr	ip, [pc, #164]	; 2221c <close@plt+0x1111c>
   22174:	add	r3, pc, r3
   22178:	push	{r4, lr}
   2217c:	sub	sp, sp, #32
   22180:	ldr	r4, [r3, ip]
   22184:	strb	r1, [sp]
   22188:	mov	r3, #0
   2218c:	ldr	r1, [r4]
   22190:	ldr	lr, [pc, #136]	; 22220 <close@plt+0x11120>
   22194:	str	r3, [sp, #8]
   22198:	mov	r3, sp
   2219c:	mov	ip, #1
   221a0:	str	r1, [sp, #28]
   221a4:	str	r3, [sp, #12]
   221a8:	add	r1, sp, #4
   221ac:	add	r3, sp, #3
   221b0:	str	lr, [sp, #4]
   221b4:	str	ip, [sp, #16]
   221b8:	str	ip, [sp, #24]
   221bc:	str	r3, [sp, #20]
   221c0:	bl	1eb0c <close@plt+0xda0c>
   221c4:	cmp	r0, #0
   221c8:	blt	2220c <close@plt+0x1110c>
   221cc:	ldrb	r0, [sp, #3]
   221d0:	cmp	r0, #0
   221d4:	moveq	r3, r0
   221d8:	bne	221f8 <close@plt+0x110f8>
   221dc:	ldr	r1, [sp, #28]
   221e0:	ldr	r2, [r4]
   221e4:	mov	r0, r3
   221e8:	cmp	r1, r2
   221ec:	bne	22214 <close@plt+0x11114>
   221f0:	add	sp, sp, #32
   221f4:	pop	{r4, pc}
   221f8:	bl	1101c <__errno_location@plt>
   221fc:	mov	r2, #5
   22200:	mvn	r3, #0
   22204:	str	r2, [r0]
   22208:	b	221dc <close@plt+0x110dc>
   2220c:	mvn	r3, #0
   22210:	b	221dc <close@plt+0x110dc>
   22214:	bl	10ee4 <__stack_chk_fail@plt>
   22218:	andeq	sl, r1, r0, lsl #27
   2221c:	strdeq	r0, [r0], -r8
   22220:	andeq	r0, sl, r8
   22224:	ldr	ip, [pc, #340]	; 22380 <close@plt+0x11280>
   22228:	push	{r4, r5, r6, r7, lr}
   2222c:	add	ip, pc, ip
   22230:	ldr	lr, [pc, #332]	; 22384 <close@plt+0x11284>
   22234:	sub	sp, sp, #84	; 0x54
   22238:	mov	r5, r0
   2223c:	ldr	r4, [ip, lr]
   22240:	ldrh	r6, [sp, #124]	; 0x7c
   22244:	ldrh	lr, [sp, #128]	; 0x80
   22248:	ldrh	r0, [sp, #132]	; 0x84
   2224c:	strb	r3, [sp, #52]	; 0x34
   22250:	ldrb	r3, [sp, #104]	; 0x68
   22254:	ldrh	r7, [sp, #120]	; 0x78
   22258:	strh	r1, [sp, #48]	; 0x30
   2225c:	ldrh	r1, [sp, #136]	; 0x88
   22260:	strh	r2, [sp, #50]	; 0x32
   22264:	strb	r6, [sp, #63]	; 0x3f
   22268:	ldrh	r2, [sp, #140]	; 0x8c
   2226c:	lsr	r6, r6, #8
   22270:	strb	lr, [sp, #65]	; 0x41
   22274:	lsr	lr, lr, #8
   22278:	strb	r6, [sp, #64]	; 0x40
   2227c:	strb	lr, [sp, #66]	; 0x42
   22280:	strb	r0, [sp, #67]	; 0x43
   22284:	ldrb	lr, [sp, #116]	; 0x74
   22288:	lsr	r0, r0, #8
   2228c:	ldrh	r6, [sp, #112]	; 0x70
   22290:	strb	r3, [sp, #53]	; 0x35
   22294:	ldr	r3, [r4]
   22298:	strb	r0, [sp, #68]	; 0x44
   2229c:	ldr	r0, [sp, #108]	; 0x6c
   222a0:	strb	r7, [sp, #61]	; 0x3d
   222a4:	strb	r1, [sp, #69]	; 0x45
   222a8:	str	r3, [sp, #76]	; 0x4c
   222ac:	lsr	r1, r1, #8
   222b0:	mov	r3, #1
   222b4:	lsr	r7, r7, #8
   222b8:	strb	r1, [sp, #70]	; 0x46
   222bc:	strb	r2, [sp, #71]	; 0x47
   222c0:	strb	lr, [sp, #60]	; 0x3c
   222c4:	lsr	r2, r2, #8
   222c8:	ldr	lr, [pc, #184]	; 22388 <close@plt+0x11288>
   222cc:	str	r0, [sp, #54]	; 0x36
   222d0:	mov	r1, #25
   222d4:	strb	r7, [sp, #62]	; 0x3e
   222d8:	strh	r6, [sp, #58]	; 0x3a
   222dc:	ldr	r6, [sp, #144]	; 0x90
   222e0:	str	r3, [sp, #8]
   222e4:	add	r3, sp, #48	; 0x30
   222e8:	strb	r2, [sp, #72]	; 0x48
   222ec:	str	r3, [sp, #12]
   222f0:	str	r1, [sp, #16]
   222f4:	add	r3, sp, #28
   222f8:	mov	r0, r5
   222fc:	ldr	r2, [sp, #148]	; 0x94
   22300:	mov	ip, #11
   22304:	add	r1, sp, #4
   22308:	str	lr, [sp, #4]
   2230c:	str	r3, [sp, #20]
   22310:	str	ip, [sp, #24]
   22314:	bl	1eb0c <close@plt+0xda0c>
   22318:	cmp	r0, #0
   2231c:	blt	22374 <close@plt+0x11274>
   22320:	ldrb	r0, [sp, #28]
   22324:	cmp	r0, #0
   22328:	bne	22360 <close@plt+0x11260>
   2232c:	cmp	r6, #0
   22330:	moveq	r3, r6
   22334:	ldrne	r2, [sp, #28]
   22338:	movne	r3, r0
   2233c:	lsrne	r2, r2, #8
   22340:	strhne	r2, [r6]
   22344:	ldr	r1, [sp, #76]	; 0x4c
   22348:	ldr	r2, [r4]
   2234c:	mov	r0, r3
   22350:	cmp	r1, r2
   22354:	bne	2237c <close@plt+0x1127c>
   22358:	add	sp, sp, #84	; 0x54
   2235c:	pop	{r4, r5, r6, r7, pc}
   22360:	bl	1101c <__errno_location@plt>
   22364:	mov	r2, #5
   22368:	mvn	r3, #0
   2236c:	str	r2, [r0]
   22370:	b	22344 <close@plt+0x11244>
   22374:	mvn	r3, #0
   22378:	b	22344 <close@plt+0x11244>
   2237c:	bl	10ee4 <__stack_chk_fail@plt>
   22380:	andeq	sl, r1, r8, asr #25
   22384:	strdeq	r0, [r0], -r8
   22388:	andeq	r0, sp, r8
   2238c:	ldr	ip, [pc, #208]	; 22464 <close@plt+0x11364>
   22390:	push	{r4, r5, lr}
   22394:	add	ip, pc, ip
   22398:	ldr	lr, [pc, #200]	; 22468 <close@plt+0x11368>
   2239c:	sub	sp, sp, #60	; 0x3c
   223a0:	ldr	r4, [ip, lr]
   223a4:	ldrh	ip, [sp, #76]	; 0x4c
   223a8:	strh	r1, [sp, #12]
   223ac:	ldr	r1, [r4]
   223b0:	ldrh	r5, [sp, #72]	; 0x48
   223b4:	strh	r2, [sp, #14]
   223b8:	strh	r3, [sp, #16]
   223bc:	ldr	r2, [pc, #168]	; 2246c <close@plt+0x1136c>
   223c0:	mov	r3, #1
   223c4:	str	r1, [sp, #52]	; 0x34
   223c8:	strh	r3, [sp, #22]
   223cc:	mov	r1, #14
   223d0:	strh	r3, [sp, #24]
   223d4:	add	r3, sp, #12
   223d8:	strh	ip, [sp, #20]
   223dc:	mov	lr, #3
   223e0:	str	r2, [sp, #28]
   223e4:	mov	ip, #9
   223e8:	str	r3, [sp, #36]	; 0x24
   223ec:	str	r1, [sp, #40]	; 0x28
   223f0:	mov	r3, sp
   223f4:	ldr	r2, [sp, #80]	; 0x50
   223f8:	add	r1, sp, #28
   223fc:	strh	r5, [sp, #18]
   22400:	str	lr, [sp, #32]
   22404:	str	r3, [sp, #44]	; 0x2c
   22408:	str	ip, [sp, #48]	; 0x30
   2240c:	bl	1eb0c <close@plt+0xda0c>
   22410:	cmp	r0, #0
   22414:	blt	22458 <close@plt+0x11358>
   22418:	ldrb	r0, [sp]
   2241c:	cmp	r0, #0
   22420:	moveq	r3, r0
   22424:	bne	22444 <close@plt+0x11344>
   22428:	ldr	r1, [sp, #52]	; 0x34
   2242c:	ldr	r2, [r4]
   22430:	mov	r0, r3
   22434:	cmp	r1, r2
   22438:	bne	22460 <close@plt+0x11360>
   2243c:	add	sp, sp, #60	; 0x3c
   22440:	pop	{r4, r5, pc}
   22444:	bl	1101c <__errno_location@plt>
   22448:	mov	r2, #5
   2244c:	mvn	r3, #0
   22450:	str	r2, [r0]
   22454:	b	22428 <close@plt+0x11328>
   22458:	mvn	r3, #0
   2245c:	b	22428 <close@plt+0x11328>
   22460:	bl	10ee4 <__stack_chk_fail@plt>
   22464:	andeq	sl, r1, r0, ror #22
   22468:	strdeq	r0, [r0], -r8
   2246c:	andseq	r0, r3, r8
   22470:	ldr	ip, [pc, #208]	; 22548 <close@plt+0x11448>
   22474:	push	{r4, r5, lr}
   22478:	add	ip, pc, ip
   2247c:	ldr	lr, [pc, #200]	; 2254c <close@plt+0x1144c>
   22480:	sub	sp, sp, #52	; 0x34
   22484:	mov	r4, r2
   22488:	ldr	r5, [ip, lr]
   2248c:	strh	r1, [sp, #4]
   22490:	mov	r2, r3
   22494:	ldr	r1, [r5]
   22498:	mov	r3, ip
   2249c:	ldr	ip, [pc, #172]	; 22550 <close@plt+0x11450>
   224a0:	mov	r3, #4
   224a4:	str	r1, [sp, #44]	; 0x2c
   224a8:	str	r3, [sp, #12]
   224ac:	mov	r1, #2
   224b0:	add	r3, sp, r3
   224b4:	str	ip, [sp, #8]
   224b8:	str	r3, [sp, #16]
   224bc:	mov	ip, #11
   224c0:	str	r1, [sp, #20]
   224c4:	add	r3, sp, #32
   224c8:	add	r1, sp, #8
   224cc:	str	r3, [sp, #24]
   224d0:	str	ip, [sp, #28]
   224d4:	bl	1eb0c <close@plt+0xda0c>
   224d8:	cmp	r0, #0
   224dc:	blt	2253c <close@plt+0x1143c>
   224e0:	ldrb	r0, [sp, #32]
   224e4:	cmp	r0, #0
   224e8:	bne	22528 <close@plt+0x11428>
   224ec:	cmp	r4, #0
   224f0:	moveq	r3, r4
   224f4:	beq	2250c <close@plt+0x1140c>
   224f8:	ldr	r1, [sp, #35]	; 0x23
   224fc:	ldr	r2, [sp, #39]	; 0x27
   22500:	mov	r3, r0
   22504:	str	r1, [r4]
   22508:	str	r2, [r4, #4]
   2250c:	ldr	r1, [sp, #44]	; 0x2c
   22510:	ldr	r2, [r5]
   22514:	mov	r0, r3
   22518:	cmp	r1, r2
   2251c:	bne	22544 <close@plt+0x11444>
   22520:	add	sp, sp, #52	; 0x34
   22524:	pop	{r4, r5, pc}
   22528:	bl	1101c <__errno_location@plt>
   2252c:	mov	r2, #5
   22530:	mvn	r3, #0
   22534:	str	r2, [r0]
   22538:	b	2250c <close@plt+0x1140c>
   2253c:	mvn	r3, #0
   22540:	b	2250c <close@plt+0x1140c>
   22544:	bl	10ee4 <__stack_chk_fail@plt>
   22548:	andeq	sl, r1, ip, ror sl
   2254c:	strdeq	r0, [r0], -r8
   22550:	andseq	r0, r6, r8
   22554:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22558:	mov	r7, r0
   2255c:	ldr	r6, [pc, #72]	; 225ac <close@plt+0x114ac>
   22560:	ldr	r5, [pc, #72]	; 225b0 <close@plt+0x114b0>
   22564:	add	r6, pc, r6
   22568:	add	r5, pc, r5
   2256c:	sub	r6, r6, r5
   22570:	mov	r8, r1
   22574:	mov	r9, r2
   22578:	bl	10e28 <udev_hwdb_unref@plt-0x20>
   2257c:	asrs	r6, r6, #2
   22580:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   22584:	mov	r4, #0
   22588:	add	r4, r4, #1
   2258c:	ldr	r3, [r5], #4
   22590:	mov	r2, r9
   22594:	mov	r1, r8
   22598:	mov	r0, r7
   2259c:	blx	r3
   225a0:	cmp	r6, r4
   225a4:	bne	22588 <close@plt+0x11488>
   225a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   225ac:	andeq	sl, r1, r8, ror r8
   225b0:	andeq	sl, r1, r0, ror r8
   225b4:	bx	lr

Disassembly of section .fini:

000225b8 <.fini>:
   225b8:	push	{r3, lr}
   225bc:	pop	{r3, pc}
