
---------- Begin Simulation Statistics ----------
simSeconds                                   4.794848                       # Number of seconds simulated (Second)
simTicks                                 4794848181000                       # Number of ticks simulated (Tick)
finalTick                                4794848181000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     96.36                       # Real time elapsed on the host (Second)
hostTickRate                              49757968229                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1366788                       # Number of bytes of host memory used (Byte)
simInsts                                    257192730                       # Number of instructions simulated (Count)
simOps                                      661530406                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2668985                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6864948                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           357                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      9590911493                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             42.917047                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.023301                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           223475569                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             592927470                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                42.917047                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.023301                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6697                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        525610391                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        66066769                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       19573906                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       604750      0.10%      0.10% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    506407952     85.41%     85.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       252817      0.04%     85.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        18945      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          107      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           16      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          202      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          794      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1482      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1882      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          111      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     85.56% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     66063153     11.14%     96.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     19573874      3.30%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1353      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    592927470                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     79190005                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     77879011                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      1306123                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     75221732                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      3966816                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      1212678                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      1212564                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     80771073                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         80771073                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     80813211                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        80813211                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       734413                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         734413                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       861721                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        861721                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     81505486                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     81505486                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     81674932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     81674932                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.009011                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.009011                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.010551                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.010551                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       571897                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           571897                       # number of writebacks (Count)
system.cpu0.dcache.replacements                776274                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data       498534                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total       498534                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data        18428                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total        18428                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data       516962                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       516962                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.035647                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.035647                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data       516962                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       516962                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data       516962                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       516962                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     62142408                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       62142408                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       323867                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       323867                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     62466275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     62466275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.005185                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.005185                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        42138                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        42138                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       127308                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       127308                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data       169446                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total       169446                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.751319                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.751319                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data     18628665                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      18628665                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       410546                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       410546                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     19039211                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     19039211                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.021563                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.021563                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         4065.343932                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            82336882                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            836036                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             98.484852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick              12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  4065.343932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.992516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.992516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2343                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           54                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         2273                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.572021                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         166256091                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        166256091                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker          704                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total          704                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker          704                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total          704                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker          891                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total          891                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker          891                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total          891                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker         1595                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total         1595                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker         1595                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total         1595                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.558621                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.558621                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.558621                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.558621                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total            5                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.replacements          738                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker          704                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total          704                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker          891                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total          891                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker         1595                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total         1595                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.558621                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.558621                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     7.833147                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs         1592                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs          888                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.792793                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick        12000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     7.833147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.489572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.489572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         4081                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         4081                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns      2425242                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 8927083079.518730                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 663828413.481270                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.069214                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.930786                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      85640675                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses         6697                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         10916                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         5360                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    525610391                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    485569998                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    374603706                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         85640675                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    268111920                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       177245                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            223475569                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              592927470                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.023301                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          79190005                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.008257                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    295584121                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        295584121                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    295584121                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       295584121                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst        23175                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          23175                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst        23175                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         23175                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst    295607296                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    295607296                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    295607296                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    295607296                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000078                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000078                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000078                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000078                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        18791                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            18791                       # number of writebacks (Count)
system.cpu0.icache.replacements                 18791                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    295584121                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      295584121                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst        23175                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        23175                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    295607296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    295607296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000078                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000078                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         3490.312505                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           273263198                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             19292                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          14164.586253                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3490.312505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.852127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.852127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3883                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         2617                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         1259                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.947998                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         591237767                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        591237767                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker          657                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total          657                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker          657                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total          657                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker         1102                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total         1102                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker         1102                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total         1102                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker         1759                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         1759                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker         1759                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         1759                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.626492                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.626492                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.626492                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.626492                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu0.itb_walker_cache.replacements          927                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker          655                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total          655                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker         1102                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total         1102                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker         1757                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         1757                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.627205                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.627205                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.WriteReq.hits::cpu0.mmu.itb.walker            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.hits::total            2                       # number of WriteReq hits (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::cpu0.mmu.itb.walker            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.WriteReq.accesses::total            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     4.002754                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         1755                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs         1101                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.594005                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     4.002754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.250172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.250172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         4620                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         4620                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses               63155468                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               19558516                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      390                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      107                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses              295607411                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      449                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions          15652                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples         7811                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 571370634.552810                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1380716911.640233                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10         7811    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       218209                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   3996216500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total         7811                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 331872154508                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 4462976026492                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                      9589782895                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            651.941002                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.001534                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts            14709587                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              30912169                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               651.941002                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.001534                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts             10117                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         29924106                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         4583925                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        2991396                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        67361      0.22%      0.22% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     23192360     75.03%     75.24% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult        57167      0.18%     75.43% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        16111      0.05%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          161      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           16      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          388      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1085      0.00%     75.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     75.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         2362      0.01%     75.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         2989      0.01%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          121      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     75.50% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      4578714     14.81%     90.32% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2991364      9.68%     99.99% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1938      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     30912169                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      3302261                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      2908283                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       388783                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      2379592                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       921249                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       345346                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       345205                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data      7145562                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          7145562                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      7160175                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         7160175                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       239512                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         239512                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       247943                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        247943                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data      7385074                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      7385074                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      7408118                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      7408118                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.032432                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.032432                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.033469                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.033469                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        40477                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            40477                       # number of writebacks (Count)
system.cpu1.dcache.replacements                 61340                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data        53519                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        53519                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data        32583                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total        32583                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data        86102                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        86102                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.378423                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.378423                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data        86102                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        86102                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data        86102                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        86102                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      4376624                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        4376624                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       101126                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       101126                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      4477750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      4477750                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.022584                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.022584                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data        14613                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        14613                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data         8431                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         8431                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data        23044                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        23044                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.365865                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.365865                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data      2768938                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2768938                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       138386                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       138386                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2907324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2907324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.047599                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.047599                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         2450.115387                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             7421858                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            214623                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             34.580907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       327657857000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  2450.115387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.598173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.598173                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         2938                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2         1494                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         1277                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          158                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.717285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          15378205                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         15378205                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          695                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          695                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          695                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          695                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker         1275                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total         1275                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker         1275                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total         1275                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker         1970                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total         1970                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker         1970                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total         1970                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.647208                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.647208                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.647208                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.647208                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.replacements         1023                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          695                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          695                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker         1275                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total         1275                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker         1970                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total         1970                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.647208                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.647208                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     6.502513                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs         1965                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs         1270                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.547244                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 327657963000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     6.502513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.406407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.406407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses         5215                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses         5215                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns       690551                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 9554165117.536501                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 35617777.463500                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.003714                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.996286                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       7575321                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses        10117                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads         16909                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         8077                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses     29924106                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads     40209212                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     22124657                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          7575321                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     13314264                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       152233                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts             14709587                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps               30912169                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.001534                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           3302261                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000344                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     19590622                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         19590622                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     19590622                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        19590622                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst        14548                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total          14548                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst        14548                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total         14548                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst     19605170                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     19605170                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     19605170                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     19605170                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000742                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000742                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000742                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000742                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        10712                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            10712                       # number of writebacks (Count)
system.cpu1.icache.replacements                 10712                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     19590622                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       19590622                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst        14548                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total        14548                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     19605170                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     19605170                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000742                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000742                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          980.300090                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            10304615                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             10781                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            955.812541                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       327657846500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   980.300090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.239331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.239331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3767                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          834                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         2270                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          659                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.919678                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          39224888                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         39224888                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker          917                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total          917                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker          917                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total          917                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker         1729                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total         1729                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker         1729                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total         1729                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker         2646                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total         2646                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker         2646                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total         2646                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.653439                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.653439                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.653439                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.653439                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements         1442                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker          917                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total          917                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker         1729                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total         1729                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker         2646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total         2646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.653439                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.653439                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     3.735363                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs         2640                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs         1723                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.532211                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 327657961000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     3.735363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.233460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.233460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses         7021                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses         7021                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                4590354                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2994994                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      380                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      139                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               19605278                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      665                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           7726                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples         3849                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 1158582056.889062                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1799977962.727076                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10         3849    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10000653500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total         3849                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 335465844034                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 4459382336966                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                      9589778026                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            822.446290                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.001216                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts            11660066                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              23289973                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               822.446290                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.001216                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              5067                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         22828292                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         3260870                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        2149824                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        41710      0.18%      0.18% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     17791294     76.39%     76.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult        37694      0.16%     76.73% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         7167      0.03%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          116      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           16      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd           94      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          331      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     76.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1190      0.01%     76.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         1852      0.01%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift           59      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     76.78% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      3257807     13.99%     90.77% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      2149792      9.23%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead          819      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     23289973                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      2411944                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      2062622                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       344097                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      1600958                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       809577                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       310082                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       307537                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data      5059808                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          5059808                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      5067093                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         5067093                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       177157                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         177157                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       182264                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        182264                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data      5236965                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      5236965                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      5249357                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      5249357                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.033828                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.033828                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.034721                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.034721                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        58927                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            58927                       # number of writebacks (Count)
system.cpu2.dcache.replacements                 78126                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data        56172                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        56172                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data        26531                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total        26531                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data        82703                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total        82703                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.320799                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.320799                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data        82703                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total        82703                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data        82703                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total        82703                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      3082603                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        3082603                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data        85752                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total        85752                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3168355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3168355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.027065                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.027065                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         7285                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         7285                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data         5107                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         5107                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        12392                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        12392                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.412121                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.412121                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data      1977205                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1977205                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        91405                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        91405                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2068610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2068610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.044187                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.044187                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         3723.052974                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             4749425                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            162775                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             29.177853                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       339204346500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  3723.052974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.908948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.908948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         2938                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           41                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         2144                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          750                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.717285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10995239                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10995239                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          248                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          248                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          248                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          248                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          407                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          407                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          407                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          407                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          655                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          655                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          655                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          655                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.621374                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.621374                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.621374                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.621374                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.writebacks::total            2                       # number of writebacks (Count)
system.cpu2.dtb_walker_cache.replacements          354                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          248                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          248                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          407                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          407                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.621374                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.621374                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     6.483120                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          654                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          406                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.610837                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 339204452500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     6.483120                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.405195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.405195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         1717                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         1717                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns       617619                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 9562784021.798243                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 26994004.201757                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.002815                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.997185                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       5410694                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses         5067                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads          8512                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         3920                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses     22828292                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads     29398556                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     16509314                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          5410694                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     10322914                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites       157009                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts             11660066                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps               23289973                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.001216                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           2411944                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000252                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst     15542029                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         15542029                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst     15542029                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        15542029                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         6255                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           6255                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         6255                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          6255                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst     15548284                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     15548284                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst     15548284                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     15548284                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000402                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000402                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000402                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000402                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         2929                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             2929                       # number of writebacks (Count)
system.cpu2.icache.replacements                  2929                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst     15542029                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       15542029                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         6255                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         6255                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst     15548284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     15548284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000402                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000402                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         1057.101701                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             6185355                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              2939                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           2104.578088                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       339204336000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  1057.101701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.258081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.258081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3316                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2517                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          793                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.809570                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          31102823                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         31102823                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          328                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          328                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          328                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          328                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          540                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          540                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          540                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          540                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker          868                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total          868                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker          868                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total          868                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.622120                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.622120                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.622120                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.622120                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements          479                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          328                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          328                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          540                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          540                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker          868                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total          868                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.622120                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.622120                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     3.720859                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          865                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          538                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.607807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 339204450500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker     3.720859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.232554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.232554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses         2276                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses         2276                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                3265768                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2152773                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      154                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       34                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               15548211                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      219                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions           4617                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples         2297                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 1938244531.926861                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1975106955.931494                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10         2297    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        26500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10000655000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total         2297                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 342700491164                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 4452147689836                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                      9589765531                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                           1305.116923                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000766                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts             7347821                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              14401295                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi              1305.116923                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000766                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts             19605                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         14089034                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         1960297                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        1216128                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass        28645      0.20%      0.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     11153740     77.45%     77.65% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult        27296      0.19%     77.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         2511      0.02%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          375      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           16      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          624      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         1842      0.01%     77.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     77.88% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt         4552      0.03%     77.91% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc         6336      0.04%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          325      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      1955609     13.58%     91.53% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      1215981      8.44%     99.98% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         3296      0.02%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          147      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     14401295                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      1515773                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      1331299                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       179052                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      1091437                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       422921                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       158711                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       158450                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data      3017649                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3017649                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3030552                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3030552                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data        81119                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          81119                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data        84960                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         84960                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data      3098768                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3098768                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      3115512                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3115512                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.026178                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.026178                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.027270                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.027270                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        19773                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            19773                       # number of writebacks (Count)
system.cpu3.dcache.replacements                 30630                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data        24548                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total        24548                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data         6772                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total         6772                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data        31320                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total        31320                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.216220                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.216220                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data        31320                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total        31320                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data        31320                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total        31320                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1867962                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1867962                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data        45719                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        45719                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      1913681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1913681                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.023891                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.023891                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data        12903                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total        12903                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data         3841                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total         3841                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data        16744                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total        16744                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.229396                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.229396                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data      1149687                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1149687                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        35400                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        35400                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      1185087                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1185087                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.029871                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.029871                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         2333.017434                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2852567                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             72023                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             39.606334                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       350752394500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  2333.017434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.569584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.569584                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         3757                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           84                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          333                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2         1733                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         1592                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.917236                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           6432084                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          6432084                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker         1279                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total         1279                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker         1279                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total         1279                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker         1634                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total         1634                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker         1634                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total         1634                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker         2913                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total         2913                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker         2913                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total         2913                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.560934                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.560934                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.560934                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.560934                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements         1273                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker         1279                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total         1279                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker         1634                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total         1634                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker         2913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total         2913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.560934                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.560934                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     6.474419                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs         2863                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs         1623                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.764017                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick 350752500500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     6.474419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.404651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.404651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses         7460                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses         7460                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns       317161                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 9573012523.550018                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 16753007.449982                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.001747                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.998253                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       3176425                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses        19605                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads         33297                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites        15508                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses     14089034                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads     18241563                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     10194232                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          3176425                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      6312296                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites        84627                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts              7347821                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps               14401295                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.000766                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           1515773                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000158                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst      9754241                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          9754241                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      9754241                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         9754241                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst        12365                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total          12365                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst        12365                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total         12365                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst      9766606                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      9766606                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      9766606                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      9766606                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.001266                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.001266                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.001266                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.001266                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         8578                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             8578                       # number of writebacks (Count)
system.cpu3.icache.replacements                  8578                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      9754241                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        9754241                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst        12365                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total        12365                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      9766606                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      9766606                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.001266                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.001266                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         1044.654777                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             5891429                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              8639                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            681.957287                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       350752384000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  1044.654777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.255043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.255043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         3726                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          270                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          868                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2083                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          481                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.909668                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          19545577                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         19545577                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker         1171                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total         1171                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker         1171                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total         1171                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker         2096                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total         2096                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker         2096                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total         2096                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker         3267                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total         3267                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker         3267                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total         3267                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.641567                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.641567                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.641567                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.641567                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements         1779                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker         1171                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total         1171                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker         2096                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total         2096                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker         3267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total         3267                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.641567                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.641567                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     3.716750                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs         3179                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs         2083                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.526164                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick 350752498500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     3.716750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.232297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.232297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses         8630                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses         8630                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                1963304                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1218023                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      461                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      307                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                9766712                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      820                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions           3099                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples         1534                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 2898122611.273794                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1772099069.934855                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10         1534    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        72000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10000655000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total         1534                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 349128095306                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 4445720085694                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq               2921704                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp              2921704                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                55867                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               55867                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         5890                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio         1376                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           56                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      5795590                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         1452                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        42564                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_2.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_3.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_com_4.pio           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.fake_floppy.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.pci_host.pio        18934                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           64                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total      5866098                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        87418                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        87418                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1626                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1626                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                  5955142                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.cmos.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         3537                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.keyboard.pio          688                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic1.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pic2.pio           26                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.pit.pio      2897795                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.io_apic.pio         2904                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        21282                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.pci_host.pio        35715                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.default_bus.cpu_side_ports[0]           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total      2962067                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      2764392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      2764392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   5729711                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        43709                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              43709                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        43709                       # number of overall misses (Count)
system.iocache.overallMisses::total             43709                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        43709                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            43709                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        43709                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           43709                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           42512                       # number of writebacks (Count)
system.iocache.writebacks::total                42512                       # number of writebacks (Count)
system.iocache.replacements                     43675                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide         1165                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             1165                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide         1165                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           1165                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        42544                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        42544                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        42544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        42544                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                0.031444                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   43693                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 43693                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4677569188501                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide     0.031444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.001965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.001965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::2              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                393381                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               393381                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker          138                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb.walker          178                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                  5312                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 96557                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker          178                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker          271                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                  3461                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 17040                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker          101                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker          112                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                  2150                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                  3042                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb.walker          378                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb.walker          422                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                  2848                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                  4132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    136320                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker          138                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb.walker          178                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                 5312                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                96557                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker          178                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker          271                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                 3461                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                17040                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker          101                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker          112                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                 2150                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                 3042                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb.walker          378                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb.walker          422                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                 2848                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                 4132                       # number of overall hits (Count)
system.l2.overallHits::total                   136320                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.dtb.walker           45                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.mmu.itb.walker           10                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst               17860                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              681524                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.dtb.walker           36                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.itb.walker           10                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst               11079                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               81702                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.dtb.walker           18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.itb.walker            6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                4097                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               35345                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.dtb.walker           56                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.itb.walker           37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                9509                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data               24122                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  865456                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.dtb.walker           45                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.mmu.itb.walker           10                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst              17860                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             681524                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.dtb.walker           36                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.itb.walker           10                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst              11079                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              81702                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.dtb.walker           18                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.itb.walker            6                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               4097                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              35345                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.dtb.walker           56                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.itb.walker           37                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst               9509                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data              24122                       # number of overall misses (Count)
system.l2.overallMisses::total                 865456                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker          183                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb.walker          188                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst             23172                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            778081                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker          214                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker          281                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst             14540                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data             98742                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker          119                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker          118                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              6247                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data             38387                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker          434                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb.walker          459                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst             12357                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data             28254                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1001776                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker          183                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb.walker          188                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst            23172                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           778081                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker          214                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker          281                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst            14540                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data            98742                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker          119                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker          118                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             6247                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data            38387                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker          434                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb.walker          459                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst            12357                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data            28254                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1001776                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.dtb.walker     0.245902                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.mmu.itb.walker     0.053191                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.770758                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.875904                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.dtb.walker     0.168224                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.itb.walker     0.035587                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.761967                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.827429                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.dtb.walker     0.151261                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.itb.walker     0.050847                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.655835                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.920754                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.dtb.walker     0.129032                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.itb.walker     0.080610                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.769523                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.853755                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.863922                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.dtb.walker     0.245902                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb.walker     0.053191                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.770758                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.875904                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.dtb.walker     0.168224                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.itb.walker     0.035587                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.761967                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.827429                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.dtb.walker     0.151261                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.itb.walker     0.050847                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.655835                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.920754                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.dtb.walker     0.129032                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.itb.walker     0.080610                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.769523                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.853755                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.863922                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               606109                       # number of writebacks (Count)
system.l2.writebacks::total                    606109                       # number of writebacks (Count)
system.l2.replacements                        1542328                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst           5312                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst           3461                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst           2150                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst           2848                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              13771                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst        17860                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst        11079                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         4097                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst         9509                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            42545                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst        23172                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst        14540                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         6247                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst        12357                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          56316                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.770758                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.761967                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.655835                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.769523                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.755469                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data             12837                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              9149                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data               683                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1890                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 24559                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          361761                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           61179                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           22616                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           13560                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              459116                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data        374598                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         70328                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         23299                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         15450                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            483675                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.965731                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.869910                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.970685                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.877670                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.949224                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker          138                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.mmu.itb.walker          178                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data         83720                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker          178                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker          271                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data          7891                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker          101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker          112                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data          2359                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.dtb.walker          378                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.itb.walker          422                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data          2242                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             97990                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.dtb.walker           45                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.itb.walker           10                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data       319763                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.dtb.walker           36                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.mmu.itb.walker           10                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        20523                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.dtb.walker           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.itb.walker            6                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        12729                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.mmu.dtb.walker           56                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.mmu.itb.walker           37                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        10562                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          363795                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker          183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.itb.walker          188                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data       403483                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker          214                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker          281                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        28414                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker          119                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker          118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        15088                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker          434                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.itb.walker          459                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        12804                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        461785                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.dtb.walker     0.245902                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.mmu.itb.walker     0.053191                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.792507                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.dtb.walker     0.168224                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.mmu.itb.walker     0.035587                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.722285                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.dtb.walker     0.151261                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.itb.walker     0.050847                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.843651                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.mmu.dtb.walker     0.129032                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.mmu.itb.walker     0.080610                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.824898                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.787802                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data             5379                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             1187                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data              427                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data              378                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 7371                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data          12744                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data          17516                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data           8408                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data           6919                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total              45587                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data        18123                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data        18703                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         8835                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         7297                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            52958                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.703195                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.936534                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.951669                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.948198                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.860814                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks        15328                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            15328                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        15328                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        15328                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       691085                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           691085                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       691085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       691085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.748189                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1755192                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1542891                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.137599                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1861.758719                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb.walker     0.266207                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb.walker     0.000644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst      156.963407                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      777.587761                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.dtb.walker     0.020855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.itb.walker     0.000457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       16.348677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      241.458298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.dtb.walker     0.014926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb.walker     0.003837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        6.529782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      853.982445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb.walker     0.015131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.itb.walker     0.002504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       16.123750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      164.670790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.454531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb.walker     0.000065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.038321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.189841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.dtb.walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.003991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.058950                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.dtb.walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.001594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.208492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb.walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.003936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.040203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4072                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  102                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  544                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2608                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  818                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5515119                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5515119                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker         2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst      1143040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     43604928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb.walker         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb.walker          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst       709056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      5202624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb.walker         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       261888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data      2256192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb.walker         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb.walker         2368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst       608192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      1538496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide        35648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       55374016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst      1143040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst       709056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       261888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst       608192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      2722176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     41511744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     41511744                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker           45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst        17860                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       681327                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb.walker           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb.walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst        11079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        81291                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb.walker           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst         4092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data        35253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb.walker           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb.walker           37                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst         9503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data        24039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide          557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          865219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       648621                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         648621                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker          601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker          133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        238389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data       9094121                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb.walker          481                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb.walker          133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        147879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data       1085045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb.walker          240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker           80                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         54619                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data        470545                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb.walker          747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb.walker          494                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst        126843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data        320864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         7435                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          11548648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       238389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       147879                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        54619                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst       126843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        567729                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      8657572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          8657572                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      8657572                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker          601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker          133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       238389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data      9094121                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb.walker          481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb.walker          133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       147879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data      1085045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb.walker          240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker           80                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        54619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data       470545                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb.walker          747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb.walker          494                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst       126843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data       320864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         7435                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         20206221                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1841221701600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1841221701600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4794848181000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1841221701600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1841221701600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4794848181000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2920835                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             3328340                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               19580                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              19580                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        648621                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            201381                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq            156865                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp            46054                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             459637                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            458649                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         407505                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          42544                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         42544                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          504                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          374                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          374                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder          374                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         1626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       131093                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       131093                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port      5866098                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio         3688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio         2992                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio         2880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio         2916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2740212                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      8618786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          160                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total          468                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           48                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total          122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8752135                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder         1008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder          748                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      2795328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      2795328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port      2962067                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio         7376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio         5984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio         5760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio         5832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     94150272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     97137291                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder          308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu2.interrupts.int_responder          308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           96                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total          244                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 99937131                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4006966                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000500                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.022358                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4004962     99.95%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2004      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4006966                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests        1916553                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1052951                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         1015                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.transDist::ReadReq            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::ReadResp            1                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteReq           31                       # Transaction distribution (Count)
system.pc.default_bus.transDist::WriteResp           31                       # Transaction distribution (Count)
system.pc.default_bus.pktCount_system.iobus.default::system.pc.empty_isa.pio           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktCount_system.iobus.default::total           64                       # Packet count per connected requestor and responder (Count)
system.pc.default_bus.pktSize_system.iobus.default::system.pc.empty_isa.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.pktSize_system.iobus.default::total           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            9                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes        36864                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            9                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          664                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2722816                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          668                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq             2920835                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp            3688003                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              18452                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             18452                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       691085                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        41010                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           263300                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           163769                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          163769                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            596282                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           596282                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          56343                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        710825                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        65141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      8394762                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3131                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         2520                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        39808                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       630622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         4900                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         3573                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        15439                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       501526                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1559                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1168                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        33308                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       220438                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5971                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4541                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9928407                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      2685824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     93220490                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        70720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        57344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port      1616640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     16523320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       110656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        81664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       587776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     14384446                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        34560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port      1340352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      6123211                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       134144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       104576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               137101899                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1545356                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  38790976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           6010507                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.330650                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.689225                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4500842     74.88%     74.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1253282     20.85%     95.73% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   67318      1.12%     96.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                  166727      2.77%     99.63% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                   19972      0.33%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     428      0.01%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     321      0.01%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     129      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     249      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                     241      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                    723      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                    273      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              12                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             6010507                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4794848181000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       2522614                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1183782                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       400355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          922572                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       861875                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        60697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     6428                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002761                       # Number of seconds simulated (Second)
simTicks                                   2760869500                       # Number of ticks simulated (Tick)
finalTick                                4797802622000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.08                       # Real time elapsed on the host (Second)
hostTickRate                               2557649744                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1404676                       # Number of bytes of host memory used (Byte)
simInsts                                    259822164                       # Number of instructions simulated (Count)
simOps                                      666511069                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                240684501                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  617416049                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           357                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         6012634                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                             63.822289                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.015669                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts               94209                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                203860                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                63.822289                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.015669                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           198411                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           30983                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          17241                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass          261      0.13%      0.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       155320     76.19%     76.32% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          124      0.06%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            7      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     76.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        30907     15.16%     91.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        17241      8.46%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       203860                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        20455                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        15877                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         4348                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        11646                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         8732                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         3214                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         3210                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data        44957                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            44957                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data        44967                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           44967                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         1199                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           1199                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         1279                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          1279                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data        46156                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        46156                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        46246                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        46246                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.025977                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.025977                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.027656                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.027656                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           37                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               37                       # number of writebacks (Count)
system.cpu0.dcache.replacements                    65                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          476                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          476                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          437                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          437                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          913                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          913                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.478642                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.478642                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          913                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          913                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          913                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          913                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data        29097                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total          29097                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          735                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          735                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data        29832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total        29832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.024638                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.024638                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data           10                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total           10                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data           80                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           80                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data           90                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total           90                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.888889                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.888889                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data        15860                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         15860                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data          464                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          464                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        16324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        16324                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.028424                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.028424                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         2300.932521                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               14052                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              1090                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             12.891743                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  2300.932521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.561751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.561751                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2337                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         2324                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.570557                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             97239                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            97239                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total            1                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker            1                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total            1                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total            1                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total            1                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker            1                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     3.374092                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker     3.374092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.210881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.210881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses            3                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            3                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         6424                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 5762313.114086                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 250320.885914                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.041632                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.958368                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         48224                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses       198411                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads       257217                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       148179                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            48224                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads        86890                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         2804                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                94209                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                 203860                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.015669                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             20455                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.003402                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       122398                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           122398                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       122398                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          122398                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst           38                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total             38                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst           38                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total            38                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst       122436                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       122436                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       122436                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       122436                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000310                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000310                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000310                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000310                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks           38                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total               38                       # number of writebacks (Count)
system.cpu0.icache.replacements                    38                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       122398                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         122398                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst           38                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total           38                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       122436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       122436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000310                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                3883                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              180365                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                38                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           4746.447368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst         3883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.947998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.947998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3883                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         2386                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         1497                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.947998                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            244910                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           244910                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                  30912                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  17313                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        1                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 122436                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            153                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           77                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 36876612.298701                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 140690635.764867                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       859500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   1021036500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           77                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    114941853                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2839499147                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                         5679408                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                             11.010958                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.090819                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts              515796                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                961148                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                11.010958                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.090819                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                38                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           944349                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          140060                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          91180                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1329      0.14%      0.14% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       725577     75.49%     75.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult         2798      0.29%     75.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv          248      0.03%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            1      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            2      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            4      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            8      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc           13      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     75.95% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       139981     14.56%     90.51% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        91180      9.49%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            7      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       961148                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       103707                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        90500                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl        12867                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        73420                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl        30207                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        11148                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        11133                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data       213553                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           213553                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data       219467                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          219467                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data         4634                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           4634                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data         4989                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          4989                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data       218187                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total       218187                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data       224456                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total       224456                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.021239                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.021239                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.022227                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.022227                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks         1401                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total             1401                       # number of writebacks (Count)
system.cpu1.dcache.replacements                  2077                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data         2618                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total         2618                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          599                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          599                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         3217                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         3217                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.186198                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.186198                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         3217                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         3217                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         3217                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         3217                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data       128689                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         128689                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data         1682                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         1682                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data       130371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       130371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.012902                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.012902                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         5914                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         5914                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data          355                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          355                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data         6269                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         6269                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.056628                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.056628                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data        84864                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         84864                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data         2952                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total         2952                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        87816                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        87816                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.033616                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.033616                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         2849.022022                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              219268                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              4549                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             48.201363                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  2849.022022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.695562                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.695562                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         2763                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         2620                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          142                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.674561                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            466148                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           466148                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker           58                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total           58                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker           58                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total           58                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          123                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          123                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          123                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          123                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          181                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          181                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          181                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          181                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.679558                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.679558                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.679558                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.679558                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements           86                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker           58                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total           58                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          123                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          123                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          181                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.679558                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.679558                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    10.871289                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          154                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          117                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.316239                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker    10.871289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.679456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.679456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses          485                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses          485                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns        22281                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 4523125.078714                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 1156282.921286                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.203592                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.796408                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        231240                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses           38                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads            65                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses       944349                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      1260478                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       674727                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           231240                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       425119                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites         5854                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts               515796                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                 961148                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.090819                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            103707                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.018260                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst       684907                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           684907                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       684907                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          684907                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          936                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            936                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          936                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           936                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst       685843                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       685843                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       685843                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       685843                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.001365                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001365                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.001365                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001365                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          914                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              914                       # number of writebacks (Count)
system.cpu1.icache.replacements                   914                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       684907                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         684907                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          936                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          936                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       685843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       685843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.001365                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001365                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse         3782.349306                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              400348                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               914                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            438.017505                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst  3782.349306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.923425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.923425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3789                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         2918                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          871                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.925049                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1372622                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1372622                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker           83                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total           83                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker           83                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total           83                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker          195                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          195                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker          195                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          195                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          278                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          278                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          278                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          278                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.701439                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.701439                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.701439                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.701439                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements          147                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker           83                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total           83                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker          195                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          195                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.701439                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.701439                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     8.561070                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          235                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          192                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.223958                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     8.561070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.535067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.535067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses          751                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses          751                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                 139933                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  91124                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                       26                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 685872                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       70                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            189                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           91                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 25001556.318681                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 117511187.256219                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       128919                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   1050132000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           91                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    562091375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   2275141625                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                         6029762                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              3.647700                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.274145                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts             1653031                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps               3104656                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 3.647700                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.274145                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              7021                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts          3044622                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts          443389                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         265754                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        12534      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      2370316     76.35%     76.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult         3712      0.12%     76.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         4739      0.15%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            3      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            4      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         1349      0.04%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1428      0.05%     77.11% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         1445      0.05%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            3      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            1      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     77.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       441940     14.23%     91.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       265747      8.56%     99.95% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1425      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            7      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total      3104656                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       335935                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       294926                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl        40455                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       240745                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl        95127                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall        36864                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn        36873                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data       683365                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total           683365                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data       688065                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total          688065                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         5327                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           5327                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         5443                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          5443                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data       688692                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total       688692                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data       693508                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total       693508                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.007735                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.007735                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.007849                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.007849                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks         1487                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             1487                       # number of writebacks (Count)
system.cpu2.dcache.replacements                  2213                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data         6746                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total         6746                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data          752                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          752                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data         7498                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total         7498                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.100293                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.100293                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data         7498                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total         7498                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data         7498                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total         7498                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data       428748                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         428748                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data         1998                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total         1998                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data       430746                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total       430746                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.004638                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.004638                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         4700                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         4700                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data          116                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total          116                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data         4816                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         4816                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.024086                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.024086                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data       254617                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        254617                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         3329                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         3329                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data       257946                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       257946                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.012906                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.012906                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         3252.122574                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs              224390                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              4062                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             55.241260                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  3252.122574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.793975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.793975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         3504                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          381                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         2673                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          361                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.855469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           1421636                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          1421636                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          146                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          146                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          146                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          146                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          294                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          294                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          294                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          294                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          440                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          440                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          440                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          440                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.668182                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.668182                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.668182                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.668182                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements          234                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          146                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          146                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          294                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          294                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.668182                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.668182                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     9.921725                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          322                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          281                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.145907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     9.921725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.620108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.620108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         1174                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         1174                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns        73737                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 2053076.792200                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 3976685.207800                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.659509                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.340491                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        709143                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses         7021                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         11192                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         5588                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses      3044622                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads      4190042                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      2204666                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs           709143                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      1324201                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites         9411                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts              1653031                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                3104656                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.274145                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            335935                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.055713                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst      2204297                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2204297                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      2204297                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2204297                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         2057                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           2057                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         2057                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          2057                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst      2206354                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2206354                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      2206354                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2206354                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000932                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000932                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000932                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000932                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1751                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1751                       # number of writebacks (Count)
system.cpu2.icache.replacements                  1751                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      2204297                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2204297                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         2057                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         2057                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      2206354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2206354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000932                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000932                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         3467.383642                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1863211                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1751                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           1064.083952                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  3467.383642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.846529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.846529                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3622                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           43                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2539                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          954                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.884277                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           4414765                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          4414765                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          272                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          272                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          272                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          272                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          556                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          556                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          556                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          556                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker          828                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total          828                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker          828                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total          828                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.671498                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.671498                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.671498                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.671498                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements          449                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          272                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          272                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          556                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          556                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker          828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total          828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.671498                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.671498                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse    11.642108                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          604                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          542                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.114391                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker    11.642108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.727632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.727632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses         2212                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses         2212                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                 443117                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 265543                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       64                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       47                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                2206444                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      207                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            114                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           51                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 22227870.372549                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 66906033.790430                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value       128919                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    334340173                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           51                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   1820819611                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   1133621389                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         5525038                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                             32.471763                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.030796                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts              170149                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                351185                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                32.471763                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.030796                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              3236                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           339816                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           51873                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          35890                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          598      0.17%      0.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       260130     74.07%     74.24% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult          354      0.10%     74.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv           46      0.01%     74.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd           72      0.02%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd           46      0.01%     74.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu          193      0.05%     74.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     74.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt          796      0.23%     74.67% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc         1240      0.35%     75.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift           23      0.01%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        51353     14.62%     89.65% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        35890     10.22%     99.87% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead          444      0.13%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       351185                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        35836                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        29576                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         5997                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        22970                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl        12787                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall         4629                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn         4619                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data        82330                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            82330                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data        82696                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           82696                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data         1925                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total           1925                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data         2090                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total          2090                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data        84255                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        84255                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        84786                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        84786                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.022847                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.022847                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.024650                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.024650                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks          610                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total              610                       # number of writebacks (Count)
system.cpu3.dcache.replacements                   831                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data          936                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          936                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data          460                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total          460                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data         1396                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total         1396                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.329513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.329513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data         1396                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total         1396                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data         1396                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total         1396                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data        48771                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total          48771                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data         1018                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total         1018                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data        49789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total        49789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.020446                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.020446                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data          366                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          366                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data          165                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          165                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data          531                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          531                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.310734                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.310734                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data        33559                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total         33559                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data          907                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total          907                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data        34466                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        34466                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.026316                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.026316                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         2853.530350                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs               77278                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              2805                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             27.550089                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  2853.530350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.696663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.696663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         2729                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         2704                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.666260                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses            177022                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses           177022                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker           46                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total           46                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker           46                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total           46                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker           74                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total           74                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker           74                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker          120                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          120                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker          120                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          120                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.616667                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.616667                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.616667                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.616667                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements           58                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker           46                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total           46                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker           74                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker          120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.616667                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.616667                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     9.961253                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          120                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs           76                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.578947                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     9.961253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.622578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.622578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          314                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          314                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         9248                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 5123556.701676                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 401481.298324                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.072666                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.927334                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         87763                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpAluAccesses         3236                       # Number of float alu accesses (Count)
system.cpu3.executeStats0.numFpRegReads          5602                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         2486                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses       339816                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads       446467                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       248034                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            87763                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       152714                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites         3504                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts               170149                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                 351185                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.030796                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             35836                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.006486                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst       223021                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           223021                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst       223021                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          223021                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          387                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            387                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          387                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           387                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst       223408                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       223408                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst       223408                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       223408                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.001732                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.001732                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.001732                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.001732                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          386                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              386                       # number of writebacks (Count)
system.cpu3.icache.replacements                   386                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst       223021                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         223021                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          387                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          387                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst       223408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       223408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.001732                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.001732                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         3726.991012                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               41391                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               386                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            107.230570                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  3726.991012                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.909910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.909910                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         3727                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2834                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          893                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.909912                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            447203                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           447203                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker           77                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total           77                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker           77                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total           77                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker          107                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          107                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker          107                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          107                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker          184                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          184                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker          184                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          184                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.581522                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.581522                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.581522                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.581522                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements           95                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker           77                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total           77                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker          107                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          107                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.581522                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.581522                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     8.988362                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          183                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          111                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.648649                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     8.988362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.561773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.561773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          475                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          475                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                  51792                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  35946                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        9                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 223414                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       46                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions            157                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           78                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 32823701.461538                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 131898956.380315                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value       916500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   1050147000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           78                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    305173286                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   2560248714                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1647                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1647                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                22956                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               22956                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         1058                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         2822                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         3880                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        44718                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        44718                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          608                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    49206                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          598                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         1411                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2009                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      1411768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      1411768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1414993                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pc.south_bridge.ide        22359                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              22359                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        22359                       # number of overall misses (Count)
system.iocache.overallMisses::total             22359                       # number of overall misses (Count)
system.iocache.demandAccesses::pc.south_bridge.ide        22359                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            22359                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        22359                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           22359                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           22016                       # number of writebacks (Count)
system.iocache.writebacks::total                22016                       # number of writebacks (Count)
system.iocache.replacements                     22359                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          343                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              343                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          343                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            343                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        22016                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        22016                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   22359                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 22359                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                201231                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               201231                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.inst                    17                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                    15                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   134                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   307                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker            4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   283                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   233                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb.walker           58                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb.walker           64                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   106                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   373                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1599                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                   17                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                   15                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker            2                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb.walker            1                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  134                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  307                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker            4                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb.walker            2                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  283                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  233                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb.walker           58                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb.walker           64                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  106                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  373                       # number of overall hits (Count)
system.l2.overallHits::total                     1599                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst                  21                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                  46                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 802                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                1903                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                1774                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                2280                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                 281                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                 372                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7490                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.dtb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst                 21                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data                 46                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                802                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data               1903                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.itb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               1774                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data               2280                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.dtb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                281                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data                372                       # number of overall misses (Count)
system.l2.overallMisses::total                   7490                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst                38                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data                61                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               936                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data              2210                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              2057                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data              2513                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker           59                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb.walker           69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               387                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data               745                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  9089                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst               38                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data               61                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker            2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              936                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data             2210                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             2057                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data             2513                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker           59                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb.walker           69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              387                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data              745                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 9089                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.552632                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.754098                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.856838                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.861086                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.862421                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.907282                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.dtb.walker     0.016949                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.itb.walker     0.072464                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.726098                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.499329                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.824073                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.552632                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.754098                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.856838                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.861086                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.862421                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.907282                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.dtb.walker     0.016949                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.itb.walker     0.072464                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.726098                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.499329                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.824073                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2725                       # number of writebacks (Count)
system.l2.writebacks::total                      2725                       # number of writebacks (Count)
system.l2.replacements                          10708                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst             17                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            134                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            283                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            106                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                540                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst           21                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          802                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         1774                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst          281                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2878                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst           38                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          936                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         2057                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          387                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3418                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.552632                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.856838                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.862421                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.726098                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.842013                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu1.data               140                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                60                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data               238                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   438                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data               3                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data            1300                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data            1842                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data             148                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3293                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data             3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data          1440                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data          1902                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data           386                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3731                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.902778                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.968454                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.383420                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.882605                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.data            15                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           167                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.itb.walker            2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           173                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.dtb.walker           58                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.mmu.itb.walker           64                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data           135                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               621                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu0.data           43                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data          603                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data          438                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data          224                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1319                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data           58                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data          770                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data          611                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker           59                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.itb.walker           69                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data          359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          1940                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu0.data     0.741379                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.783117                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.mmu.itb.walker     0.666667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.716858                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.mmu.dtb.walker     0.016949                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.mmu.itb.walker     0.072464                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.623955                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.679897                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu1.data               22                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data               16                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   49                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             21                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data            139                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data            299                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data             45                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                504                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data           21                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data          161                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data          315                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data           56                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              553                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.863354                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.949206                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.803571                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.911392                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks          837                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              837                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          837                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          837                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3535                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3535                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3535                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3535                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3953.308710                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        14796                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11259                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.314149                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1580.455049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb.walker     0.374092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        6.462186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data       16.084309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      208.293082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      586.396094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb.walker     0.022631                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      428.638644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      629.828674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb.walker     2.667145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.itb.walker     2.013781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst      174.421970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      317.651054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.385853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb.walker     0.000091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.001578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.003927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.050853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.143163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb.walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.104648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.153767                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb.walker     0.000651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.itb.walker     0.000492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.042583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.077552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.965163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4045                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  110                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  146                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  632                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3157                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.987549                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      40996                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     40996                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data         2944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        51328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       121088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst       113536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data       144640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst        17984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data        23808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         477376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst         1344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        51328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst       113536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst        17984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       184192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1583424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1583424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data           46                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         1892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst         1774                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         2260                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst          281                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data          372                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7459                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        24741                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          24741                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker        23181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        486803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data       1066331                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      18591245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      43858647                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker        92724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst      41123277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      52389293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb.walker        23181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb.walker       115906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst       6513890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data       8623370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         172907847                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       486803                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     18591245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst     41123277                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst      6513890                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      66715214                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    573523667                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        573523667                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    573523667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker        23181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       486803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data      1066331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     18591245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     43858647                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker        92724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst     41123277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     52389293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb.walker        23181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb.walker       115906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst      6513890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data      8623370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        746431514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1060174080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1060174080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000070                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2954441000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1060174080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1060174080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000070                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2954441000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1304                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                5844                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                1247                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               1247                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         24741                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1695                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              4049                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              510                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3330                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3287                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4540                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          22016                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp         22016                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder          152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        67077                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        67077                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         3880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio          152                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio          154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio          154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio          154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23647                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        28141                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   95826                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      1430976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      1430976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         2009                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio          308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio          308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio          308                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       653376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       656613                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2088805                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              36486                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.048786                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.215423                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    34706     95.12%     95.12% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     1780      4.88%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                36486                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          60371                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        33932                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          344                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      1409024                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          344                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                1304                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              12221                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                943                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               943                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3535                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3089                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2720                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             4092                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            4092                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              5808                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             5808                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3418                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          7499                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port          114                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         4411                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         2786                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        14489                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          537                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          332                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         5865                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port        15987                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1561                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          822                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         1160                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         6891                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          309                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          206                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  55472                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         4864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        73133                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       118400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       370092                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        12480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       243712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       392322                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        35584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        18816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        49472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       159178                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1497573                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           13840                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    174400                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             35527                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.989022                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            1.010107                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   11874     33.42%     33.42% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   17157     48.29%     81.72% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    2904      8.17%     89.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    2259      6.36%     96.25% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    1270      3.57%     99.82% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                      63      0.18%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               5                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               35527                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2954441000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         30161                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        11920                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        11934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            9214                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         6320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         2894                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       69                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000190                       # Number of seconds simulated (Second)
simTicks                                    189719500                       # Number of ticks simulated (Tick)
finalTick                                4797992341500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.20                       # Real time elapsed on the host (Second)
hostTickRate                                957185126                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1420036                       # Number of bytes of host memory used (Byte)
simInsts                                    260173592                       # Number of instructions simulated (Count)
simOps                                      667144079                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1312252512                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 3364847423                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           357                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          384766                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.764104                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.361781                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts              139201                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                245610                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.764104                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.361781                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts             25599                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           219814                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           34397                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          17061                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1218      0.50%      0.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       170610     69.46%     69.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult         1334      0.54%     70.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           47      0.02%     70.52% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd         1005      0.41%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         7606      3.10%     74.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     74.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     74.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         3419      1.39%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd         4371      1.78%     77.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt         3793      1.54%     78.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv           81      0.03%     78.78% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.78% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult          679      0.28%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        32665     13.30%     92.35% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        16407      6.68%     99.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1721      0.70%     99.73% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          654      0.27%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       245610                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        17991                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        15601                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         2307                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        12492                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         5489                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall         2056                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn         2049                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data        45792                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            45792                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data        46025                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           46025                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data         1420                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total           1420                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data         1511                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total          1511                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data        47212                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        47212                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data        47536                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        47536                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.030077                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.030077                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.031786                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.031786                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks          332                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total              332                       # number of writebacks (Count)
system.cpu0.dcache.replacements                   514                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         1425                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         1425                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          517                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          517                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         1942                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         1942                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.266220                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.266220                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         1942                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         1942                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         1942                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         1942                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data        31249                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total          31249                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data          859                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          859                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data        32108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total        32108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.026753                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.026753                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data          233                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          233                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data           91                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           91                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data          324                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          324                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.280864                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.280864                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data        14543                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total         14543                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data          561                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          561                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data        15104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total        15104                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.037142                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.037142                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         2590.396929                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs               27136                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              1089                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             24.918274                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  2590.396929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.632421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.632421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2846                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          508                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          393                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         1573                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4          264                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.694824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses            104438                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses           104438                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::cpu0.mmu.dtb.walker          169                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total          169                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::cpu0.mmu.dtb.walker          169                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total          169                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::cpu0.mmu.dtb.walker          239                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total          239                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::cpu0.mmu.dtb.walker          239                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total          239                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::cpu0.mmu.dtb.walker          408                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total          408                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::cpu0.mmu.dtb.walker          408                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total          408                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::cpu0.mmu.dtb.walker     0.585784                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.585784                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::cpu0.mmu.dtb.walker     0.585784                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.585784                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements          220                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::cpu0.mmu.dtb.walker          169                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total          169                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::cpu0.mmu.dtb.walker          239                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total          239                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::cpu0.mmu.dtb.walker          408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total          408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.585784                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.585784                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    11.607181                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          271                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs          230                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.178261                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker    11.607181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.725449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.725449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses         1055                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses         1055                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns         4105                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 89641.060146                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 295124.939854                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.767024                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.232976                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         51458                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses        25599                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads         46804                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites        24566                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses       219814                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads       303783                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       165487                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            51458                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads        88634                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites         1305                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts               139201                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                 245610                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.361781                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             17991                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.046758                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst       189527                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total           189527                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst       189527                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total          189527                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          405                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            405                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          405                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           405                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst       189932                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total       189932                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst       189932                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total       189932                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.002132                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.002132                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.002132                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.002132                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          381                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              381                       # number of writebacks (Count)
system.cpu0.icache.replacements                   381                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst       189527                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total         189527                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          405                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          405                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst       189932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total       189932                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.002132                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.002132                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse         3892.633325                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs              642921                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               381                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1687.456693                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3892.633325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.950350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.950350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3907                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          178                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         2111                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         1407                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.953857                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses            380269                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses           380269                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::cpu0.mmu.itb.walker           89                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total           89                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::cpu0.mmu.itb.walker           89                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total           89                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::cpu0.mmu.itb.walker          135                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          135                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::cpu0.mmu.itb.walker          135                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          135                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandAccesses::cpu0.mmu.itb.walker          224                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total          224                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::cpu0.mmu.itb.walker          224                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total          224                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::cpu0.mmu.itb.walker     0.602679                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.602679                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::cpu0.mmu.itb.walker     0.602679                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.602679                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements          121                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::cpu0.mmu.itb.walker           89                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total           89                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::cpu0.mmu.itb.walker          135                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          135                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::cpu0.mmu.itb.walker          224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total          224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.602679                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.602679                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     8.881467                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          131                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          125                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.048000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker     8.881467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.555092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.555092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.687500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses          583                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses          583                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                  34392                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  17061                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                       89                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 189936                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             22                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 4018181.818182                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 7578189.448255                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       491500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     26544500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    145519500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     44200000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                          372052                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              5.079208                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.196881                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts               73250                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                130909                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 5.079208                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.196881                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts             14071                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           116351                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           17875                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts           8071                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          608      0.46%      0.46% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu        92016     70.29%     70.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          652      0.50%     71.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           12      0.01%     71.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          514      0.39%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         4274      3.26%     74.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     74.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     74.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc         1945      1.49%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd         2428      1.85%     78.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.26% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt         2137      1.63%     79.89% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv           42      0.03%     79.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult          348      0.27%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     80.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        16978     12.97%     93.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite         7734      5.91%     99.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead          884      0.68%     99.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          337      0.26%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       130909                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        10251                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl         8969                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1233                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl         7022                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         3218                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall         1055                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn         1051                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data        22993                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            22993                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        23112                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           23112                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          735                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            735                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          774                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           774                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data        23728                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        23728                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        23886                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        23886                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.030976                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.030976                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.032404                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.032404                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          171                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              171                       # number of writebacks (Count)
system.cpu1.dcache.replacements                   282                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          655                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          655                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          365                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          365                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         1020                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         1020                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.357843                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.357843                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         1020                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         1020                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         1020                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         1020                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data        16221                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          16221                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          461                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          461                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data        16682                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        16682                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.027635                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.027635                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data          119                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          119                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data           39                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total           39                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data          158                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          158                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.246835                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.246835                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data         6772                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total          6772                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          274                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          274                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data         7046                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total         7046                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.038887                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.038887                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         2824.123952                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs               14778                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               788                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             18.753807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  2824.123952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.689483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.689483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         2893                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           37                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          173                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          225                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         2347                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          111                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.706299                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses             52770                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses            52770                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker          106                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total          106                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker          106                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total          106                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker          150                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          150                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker          150                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          150                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          256                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          256                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          256                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          256                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.585938                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.585938                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.585938                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.585938                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements          142                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker          106                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total          106                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker          150                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          150                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.585938                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.585938                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    12.761959                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          240                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          147                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.632653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker    12.761959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.797622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.797622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses          662                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses          662                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns         2106                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 220850.077410                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 151201.922590                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.406400                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.593600                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         25946                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses        14071                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads         25882                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites        13542                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses       116351                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads       157185                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites        87285                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            25946                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads        47003                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites          694                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                73250                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                 130909                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.196881                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             10251                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.027553                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst        99051                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total            99051                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst        99051                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total           99051                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          308                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            308                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          308                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           308                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst        99359                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total        99359                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst        99359                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total        99359                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003100                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003100                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003100                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003100                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          289                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              289                       # number of writebacks (Count)
system.cpu1.icache.replacements                   289                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst        99051                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total          99051                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          308                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          308                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst        99359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total        99359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003100                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003100                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse         3796.431184                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              368284                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               289                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           1274.339100                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst  3796.431184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.926863                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.926863                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3808                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          174                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         2692                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          813                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.929688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            199026                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           199026                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker           57                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total           57                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker           57                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total           57                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker           83                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total           83                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker           83                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker          140                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          140                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker          140                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          140                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.592857                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.592857                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.592857                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.592857                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements           77                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker           57                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total           57                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker           83                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker          140                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          140                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.592857                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.592857                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    12.551572                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs           78                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs           78                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker    12.551572                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.784473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.784473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses          363                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses          363                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                  17874                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                   8081                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       58                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        6                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  99359                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       35                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             26                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 8044107.142857                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 11072920.058515                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       461500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value     36894000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON     77102000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    112617500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                          383276                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.945558                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.339494                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts              130120                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                236130                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.945558                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.339494                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts             15281                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           218272                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           31925                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          25046                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass          885      0.37%      0.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       164525     69.68%     70.05% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult          830      0.35%     70.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv           92      0.04%     70.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          542      0.23%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         4694      1.99%     72.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     72.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     72.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc         2147      0.91%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.57% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd         2683      1.14%     74.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt         2336      0.99%     75.69% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv           40      0.02%     75.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult          388      0.16%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     75.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        31012     13.13%     89.01% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        24711     10.46%     99.47% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead          910      0.39%     99.86% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          335      0.14%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       236130                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        20804                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        18296                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         2405                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        14794                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         6001                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall         2173                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn         2169                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data        51914                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            51914                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        52150                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           52150                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data         1771                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total           1771                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data         1822                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total          1822                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data        53685                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        53685                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        53972                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        53972                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.032989                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.032989                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.033758                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.033758                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks          709                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total              709                       # number of writebacks (Count)
system.cpu2.dcache.replacements                  1037                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data         1103                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total         1103                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data          357                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total          357                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data         1460                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total         1460                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.244521                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.244521                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data         1460                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total         1460                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data         1460                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total         1460                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data        29696                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total          29696                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          443                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          443                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data        30139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total        30139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.014699                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.014699                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data          236                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total          236                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data           51                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total           51                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data          287                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total          287                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.177700                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.177700                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data        22218                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         22218                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data         1328                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total         1328                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        23546                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        23546                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.056400                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.056400                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         3438.409549                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs              356380                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              2029                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            175.643174                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  3438.409549                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.839455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.839455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         3330                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          213                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2         1184                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         1676                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          221                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.812988                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            115639                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           115639                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker          229                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total          229                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker          229                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total          229                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker          270                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total          270                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker          270                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total          270                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          499                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          499                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          499                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          499                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.541082                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.541082                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.541082                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.541082                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements          257                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker          229                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total          229                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker          270                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total          270                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.541082                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.541082                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse    13.715794                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs          524                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs          270                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.940741                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker    13.715794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.857237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.857237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses         1268                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses         1268                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         4342                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 101144.564027                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 282131.435973                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.736105                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.263895                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         56971                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpAluAccesses        15281                       # Number of float alu accesses (Count)
system.cpu2.executeStats0.numFpRegReads         28287                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites        14757                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses       218272                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads       295837                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       155946                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            56971                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads        97121                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites         1589                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts               130120                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                 236130                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.339494                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             20804                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.054279                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst       176371                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           176371                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       176371                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          176371                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          740                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            740                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          740                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           740                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst       177111                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       177111                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       177111                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       177111                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.004178                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.004178                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.004178                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.004178                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          683                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              683                       # number of writebacks (Count)
system.cpu2.icache.replacements                   683                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       176371                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         176371                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          740                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          740                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       177111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       177111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.004178                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.004178                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse         3662.227742                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1566586                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               683                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           2293.683748                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  3662.227742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.894099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.894099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3679                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          567                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2072                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          858                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.898193                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            354962                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           354962                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker          138                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total          138                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker          138                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total          138                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker          178                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total          178                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker          178                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total          178                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker          316                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total          316                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker          316                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total          316                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.563291                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.563291                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.563291                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.563291                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements          175                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker          138                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total          138                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker          178                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total          178                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker          316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total          316                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.563291                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.563291                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse    15.917937                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs          384                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs          178                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     2.157303                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker    15.917937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.994871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.994871                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses          810                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses          810                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                  31895                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  25036                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       93                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 177112                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       79                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 16688666.666667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 13314938.127281                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value      4104000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value     30630000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    139653500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED     50066000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                           52199                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              5.881577                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.170022                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts                8875                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                 20380                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 5.881577                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.170022                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts            19781                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts            3057                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts           1732                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass           29      0.14%      0.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu        15572     76.41%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     76.55% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead         3047     14.95%     91.50% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite         1732      8.50%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total        20380                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl         2134                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl         1643                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl          463                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl         1221                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl          904                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          327                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          334                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data         4526                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total             4526                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data         4526                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total            4526                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data           82                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data           82                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data         4608                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total         4608                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data         4608                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total         4608                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.017795                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.017795                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.017795                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.017795                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data           46                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total           46                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           36                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           36                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           82                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           82                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.439024                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.439024                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           82                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           82                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           82                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           82                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data         2913                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total           2913                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data           45                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data         2958                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total         2958                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.015213                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.015213                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data         1613                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total          1613                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data           37                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total           37                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data         1650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total         1650                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.022424                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.022424                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         2712.130155                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                1551                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                93                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             16.677419                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  2712.130155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.662141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.662141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         2708                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         2683                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.661133                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses              9616                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses             9616                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse           10                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker           10                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.625000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.625000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns          661                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 49057.614537                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles  3141.385463                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.060181                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.939819                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts          4789                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses        19781                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads        24700                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites        14629                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs             4789                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads         8800                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites          340                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                 8875                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                  20380                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.170022                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches              2134                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.040882                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst        11529                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            11529                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst        11529                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           11529                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst            1                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total              1                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst            1                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total             1                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst        11530                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        11530                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst        11530                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        11530                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000087                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000087                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000087                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000087                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst        11529                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          11529                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst            1                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst        11530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        11530                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000087                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000087                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                3727                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                 182                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 1                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst         3727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.909912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.909912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         3727                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2833                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          893                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.909912                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses             23061                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses            23061                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            9                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker            9                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.562500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.562500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                   3050                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                   1741                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  11530                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             19                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean     17830200                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 51262296.630066                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      1566000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    163725000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON     11417500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    178302000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   144                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  144                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   72                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  72                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio          362                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          362                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port           70                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total           70                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      432                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio          181                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          181                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          140                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          140                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       321                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb.walker            7                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst                   220                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                    69                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb.walker            9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   219                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                    55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb.walker           13                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   151                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    68                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       812                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb.walker            7                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst                  220                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                   69                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb.walker            9                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  219                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                   55                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb.walker           13                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  151                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   68                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                    1                       # number of overall hits (Count)
system.l2.overallHits::total                      812                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                 185                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data                 245                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  89                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                 122                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 589                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                1182                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2412                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst                185                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data                245                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 89                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                122                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                589                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data               1182                       # number of overall misses (Count)
system.l2.overallMisses::total                   2412                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb.walker            7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst               405                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data               314                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb.walker            9                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               308                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data               177                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb.walker           13                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               740                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data              1250                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                 1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  3224                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb.walker            7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst              405                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data              314                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb.walker            9                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              308                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data              177                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb.walker           13                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              740                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data             1250                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst                1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 3224                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.456790                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.780255                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.288961                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.689266                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.795946                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.945600                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.748139                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.456790                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.780255                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.288961                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.689266                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.795946                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.945600                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.748139                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1003                       # number of writebacks (Count)
system.l2.writebacks::total                      1003                       # number of writebacks (Count)
system.l2.replacements                           3967                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            220                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            219                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            151                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst              1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                591                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst          185                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           89                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          589                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              863                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst          405                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          308                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          740                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1454                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.456790                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.288961                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.795946                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.593535                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data                10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                 7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                13                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    30                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data             172                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data              85                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data            1060                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1317                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data           182                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data            92                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data          1073                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1347                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.945055                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.923913                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.987884                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.977728                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.mmu.dtb.walker            7                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu0.data            59                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.mmu.dtb.walker            9                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data            48                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.mmu.dtb.walker           13                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            55                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               191                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data           73                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data           37                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data          122                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             232                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.mmu.dtb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu0.data          132                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.mmu.dtb.walker            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data           85                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.mmu.dtb.walker           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data          177                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           423                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.553030                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.435294                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.689266                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.548463                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data               10                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data               33                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   52                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             27                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data             17                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data             58                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                103                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data           37                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           26                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data           91                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              155                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.729730                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.653846                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.637363                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.664516                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks          476                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              476                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          476                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          476                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1212                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1212                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1212                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1212                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4061.747185                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         4729                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3967                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.192085                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1444.704029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb.walker     0.807706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       85.111494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      114.741843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      110.127681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      246.874401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb.walker     2.095270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      668.572888                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     1302.709964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb.walker     0.999976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.itb.walker     1.259673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       24.718187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data       59.024075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.352711                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb.walker     0.000197                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.020779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.028013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.026887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.060272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb.walker     0.000512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.163226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.318044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb.walker     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.itb.walker     0.000308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.006035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.014410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4073                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  276                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  575                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1971                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1251                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.994385                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      14901                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     14901                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        11840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data        15616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         5696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         7808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        37696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data        75584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         154240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        11840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         5696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        37696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        55232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        64192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        64192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          185                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data          244                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           89                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data          122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          589                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data         1181                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1003                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1003                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst      62407923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      82310991                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst      30023271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      41155495                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst     198693334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data     398398689                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         812989703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     62407923                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst     30023271                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst    198693334                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     291124529                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    338352146                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        338352146                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    338352146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     62407923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     82310991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst     30023271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     41155495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst    198693334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data    398398689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1151341849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     72852480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      72852480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.001012                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    189719500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     72852480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      72852480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.001012                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    189719500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  150                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                1245                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 136                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                136                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1003                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               767                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               971                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              105                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1337                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1315                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1095                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio           26                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio           50                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         7688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         8174                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8260                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total          140                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          181                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio           60                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       218432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       218861                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   219033                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3689                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3689    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3689                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           5173                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3344                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                           nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                           nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numOps             0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi              nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc              nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                 150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               4648                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                 93                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                93                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1212                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1354                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1613                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1021                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1021                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2454                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2454                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1454                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3044                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         1191                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         4686                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          391                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          698                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          905                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         2680                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          243                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          442                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         2163                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         5535                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          531                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          797                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port            3                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port          346                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  20611                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        50304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       123617                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         8640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        15296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        38208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        69801                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        91072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       164241                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        11392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         4690                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  609581                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3967                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     64192                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             12183                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             1.311335                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            1.566721                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3595     29.51%     29.51% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5705     46.83%     76.34% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    1082      8.88%     85.22% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     722      5.93%     91.14% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     310      2.54%     93.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     206      1.69%     95.38% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     337      2.77%     98.14% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     159      1.31%     99.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      67      0.55%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               12183                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    189719500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         12152                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         4972                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         5206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2593                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1780                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          813                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002616                       # Number of seconds simulated (Second)
simTicks                                   2615888000                       # Number of ticks simulated (Tick)
finalTick                                4801046678000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.20                       # Real time elapsed on the host (Second)
hostTickRate                              13213604332                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1535748                       # Number of bytes of host memory used (Byte)
simInsts                                    260891939                       # Number of instructions simulated (Count)
simOps                                      668530717                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1317451686                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 3375881918                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           357                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data        14706                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total            14706                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data        14802                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total           14802                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data          481                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total            481                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data          487                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total           487                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data     11518000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total     11518000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data     11518000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total     11518000                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data        15187                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total        15187                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data        15289                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total        15289                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.031672                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.031672                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.031853                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.031853                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 23945.945946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 23945.945946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 23650.924025                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 23650.924025                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks           91                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total               91                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data            3                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data          478                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total          478                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data          484                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total          484                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data     10894500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total     10894500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data     11292500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total     11292500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.031474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.031474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.031657                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.031657                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 22791.841004                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 22791.841004                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 23331.611570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 23331.611570                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                   162                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data          230                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          230                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data           48                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           48                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data       385000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       385000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.172662                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.172662                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data  8020.833333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  8020.833333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data       952000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       952000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.172662                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.172662                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data 19833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 19833.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data         8466                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           8466                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data          170                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total          170                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data      2292500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total      2292500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data         8636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         8636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.019685                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.019685                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 13485.294118                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 13485.294118                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data          170                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total          170                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data      2122500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total      2122500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.019685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.019685                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 12485.294118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 12485.294118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data           96                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total           96                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data            6                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            6                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data          102                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          102                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.058824                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.058824                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data            6                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            6                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data       398000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total       398000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.058824                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.058824                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 66333.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 66333.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data         6240                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          6240                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data          311                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total          311                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data      9225500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total      9225500                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data         6551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total         6551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.047474                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.047474                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 29663.987138                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 29663.987138                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data          308                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total          308                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data      8772000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total      8772000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.047016                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.047016                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 28480.519481                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 28480.519481                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         2740.681641                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs              452642                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs              3170                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            142.789274                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  2717.756682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data    22.924959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.663515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.005597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.669112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2696                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          146                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         2113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4          437                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.658203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             32063                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            32063                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker           25                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total           25                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker           25                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total           25                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker           96                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total           96                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker           96                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total           96                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker       728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total       728000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker       728000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total       728000                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker          121                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total          121                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker          121                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total          121                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.793388                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.793388                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.793388                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.793388                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker  7583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total  7583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker  7583.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total  7583.333333                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker           96                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total           96                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker           96                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total           96                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       632000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total       632000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       632000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total       632000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.793388                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.793388                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.793388                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.793388                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker  6583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total  6583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker  6583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total  6583.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements           75                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker           25                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total           25                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker           96                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker       728000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total       728000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker          121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total          121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.793388                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.793388                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker  7583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total  7583.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker           96                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total           96                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       632000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total       632000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.793388                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.793388                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker  6583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  6583.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse     2.559382                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs          123                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.255102                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker     0.559382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.125000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.034961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.159961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses          338                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses          338                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst        42364                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total            42364                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst        42364                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total           42364                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst           64                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total             64                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst           64                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total            64                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst      3530500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total      3530500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst      3530500                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total      3530500                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst        42428                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total        42428                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst        42428                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total        42428                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.001508                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001508                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.001508                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001508                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 55164.062500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 55164.062500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 55164.062500                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 55164.062500                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks           64                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total               64                       # number of writebacks (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst           64                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total           64                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst           64                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total           64                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst      3466500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total      3466500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst      3466500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total      3466500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.001508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.001508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.001508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.001508                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 54164.062500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 54164.062500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 54164.062500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 54164.062500                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                    64                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst        42364                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total          42364                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst           64                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total           64                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst      3530500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total      3530500                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst        42428                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total        42428                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.001508                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001508                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 55164.062500                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 55164.062500                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst           64                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total           64                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst      3466500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total      3466500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.001508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.001508                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 54164.062500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 54164.062500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                3909                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            21933467                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3973                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           5520.631009                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst  3905.156435                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst     3.843565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.953407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.000938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.954346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         3909                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         1830                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4         2040                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.954346                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses             84920                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses            84920                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker           11                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total           11                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker           11                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total           11                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker          114                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          114                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker          114                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          114                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker       497500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total       497500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker       497500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total       497500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker          125                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total          125                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker          125                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total          125                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.912000                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.912000                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker  4364.035088                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total  4364.035088                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker  4364.035088                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total  4364.035088                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total          114                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker          114                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total          114                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker       383500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total       383500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker       383500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total       383500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.912000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.912000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker  3364.035088                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total  3364.035088                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker  3364.035088                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total  3364.035088                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements           90                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker           11                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total           11                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker          114                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          114                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker       497500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total       497500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total          125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.912000                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker  4364.035088                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total  4364.035088                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker          114                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total          114                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker       383500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total       383500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.912000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker  3364.035088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3364.035088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse     0.312431                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs          125                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          114                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     1.096491                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker     0.312431                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.019527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.019527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.tagAccesses          364                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses          364                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF   2615888000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data        51981                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            51981                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data        52194                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           52194                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data         1341                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total           1341                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data         1393                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total          1393                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data     18749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total     18749500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data     18749500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total     18749500                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data        53322                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        53322                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data        53587                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        53587                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.025149                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.025149                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.025995                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.025995                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 13981.730052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 13981.730052                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 13459.798995                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 13459.798995                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            6                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs             6                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks          605                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total              605                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data            4                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data         1337                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total         1337                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data         1389                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total         1389                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total            4                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data     17174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total     17174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data     20713500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total     20713500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data       126500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total       126500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.025074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.025074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.025920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 12845.175767                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 12845.175767                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 14912.526998                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 14912.526998                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data        31625                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total        31625                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements                   849                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::switch_cpus1.data          834                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          834                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::switch_cpus1.data           88                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           88                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::switch_cpus1.data       820000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       820000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::switch_cpus1.data          922                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          922                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::switch_cpus1.data     0.095445                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.095445                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus1.data  9318.181818                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total  9318.181818                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::switch_cpus1.data           88                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           88                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus1.data      2386000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2386000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus1.data     0.095445                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.095445                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus1.data 27113.636364                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 27113.636364                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::switch_cpus1.data          922                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          922                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::switch_cpus1.data          922                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          922                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data        26705                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          26705                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data          353                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          353                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data      7940500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total      7940500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data        27058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        27058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.013046                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.013046                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 22494.334278                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 22494.334278                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data          351                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total          351                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data      7496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total      7496000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       126500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total       126500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.012972                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.012972                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 21356.125356                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 21356.125356                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data       126500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total       126500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data          213                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          213                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data           52                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total           52                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data          265                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          265                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.196226                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.196226                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data           52                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total           52                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data      3539500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total      3539500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.196226                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.196226                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 68067.307692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 68067.307692                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data        25276                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         25276                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data          988                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          988                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data     10809000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total     10809000                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data        26264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        26264                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.037618                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.037618                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 10940.283401                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 10940.283401                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data          986                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total          986                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data      9678000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total      9678000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.037542                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.037542                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data  9815.415822                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total  9815.415822                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         3328.944703                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              259472                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs              4581                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             56.640908                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  3221.175855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   107.768848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.786420                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.026311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.812731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         3591                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          373                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          602                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         2420                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          192                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.876709                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            112076                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           112076                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::switch_cpus1.mmu.dtb.walker           30                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total           30                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::switch_cpus1.mmu.dtb.walker           30                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total           30                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::switch_cpus1.mmu.dtb.walker          178                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total          178                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::switch_cpus1.mmu.dtb.walker          178                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total          178                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandMissLatency::switch_cpus1.mmu.dtb.walker      1556000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMissLatency::total      1556000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::switch_cpus1.mmu.dtb.walker      1556000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::total      1556000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandAccesses::switch_cpus1.mmu.dtb.walker          208                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          208                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::switch_cpus1.mmu.dtb.walker          208                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          208                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.855769                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.855769                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.855769                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.855769                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker  8741.573034                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMissLatency::total  8741.573034                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker  8741.573034                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::total  8741.573034                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker          178                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::total          178                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker          178                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::total          178                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker      1378000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::total      1378000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker      1378000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::total      1378000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.855769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMshrMissRate::total     0.855769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.855769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::total     0.855769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker  7741.573034                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::total  7741.573034                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker  7741.573034                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::total  7741.573034                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.replacements          146                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker           30                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total           30                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker          178                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total          178                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker      1556000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::total      1556000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          208                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.855769                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.855769                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker  8741.573034                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::total  8741.573034                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker          178                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::total          178                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker      1378000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::total      1378000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.855769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.855769                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker  7741.573034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  7741.573034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     9.082157                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          250                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs          189                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.322751                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     2.032928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.occupancies::switch_cpus1.mmu.dtb.walker     7.049229                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.127058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.440577                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.567635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses          594                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses          594                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst       170945                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           170945                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst       170945                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          170945                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst          276                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            276                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst          276                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           276                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst     17342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     17342500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst     17342500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     17342500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst       171221                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       171221                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst       171221                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       171221                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.001612                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001612                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.001612                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001612                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 62835.144928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 62835.144928                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 62835.144928                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 62835.144928                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          272                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              272                       # number of writebacks (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          276                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst          276                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          276                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst     17066500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     17066500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst     17066500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     17066500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.001612                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.001612                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.001612                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.001612                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 61835.144928                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 61835.144928                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 61835.144928                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 61835.144928                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   272                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst       170945                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         170945                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst          276                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          276                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst     17342500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     17342500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst       171221                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       171221                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.001612                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001612                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 62835.144928                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 62835.144928                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst          276                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          276                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst     17066500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     17066500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.001612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.001612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 61835.144928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 61835.144928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse         3824.968179                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             8814737                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              4097                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2151.510129                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst  3728.408956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst    96.559223                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.910256                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.023574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.933830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         3825                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3         1984                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4         1712                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.933838                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            342718                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           342718                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::switch_cpus1.mmu.itb.walker           19                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total           19                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::switch_cpus1.mmu.itb.walker           19                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total           19                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::switch_cpus1.mmu.itb.walker          249                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total          249                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::switch_cpus1.mmu.itb.walker          249                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total          249                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandMissLatency::switch_cpus1.mmu.itb.walker      1036000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMissLatency::total      1036000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::switch_cpus1.mmu.itb.walker      1036000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::total      1036000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.demandAccesses::switch_cpus1.mmu.itb.walker          268                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total          268                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::switch_cpus1.mmu.itb.walker          268                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total          268                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.929104                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.929104                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.929104                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.929104                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker  4160.642570                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMissLatency::total  4160.642570                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker  4160.642570                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::total  4160.642570                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.demandMshrMisses::switch_cpus1.mmu.itb.walker          249                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::total          249                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::switch_cpus1.mmu.itb.walker          249                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::total          249                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker       787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissLatency::total       787000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker       787000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::total       787000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.929104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMshrMissRate::total     0.929104                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.929104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::total     0.929104                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker  3160.642570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::total  3160.642570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker  3160.642570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::total  3160.642570                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.replacements          208                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::switch_cpus1.mmu.itb.walker           19                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total           19                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::switch_cpus1.mmu.itb.walker          249                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total          249                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker      1036000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.missLatency::total      1036000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker          268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total          268                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.929104                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.929104                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker  4160.642570                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::total  4160.642570                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker          249                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::total          249                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker       787000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::total       787000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.929104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::total     0.929104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker  3160.642570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::total  3160.642570                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     1.286380                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs          325                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs          257                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     1.264591                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     0.028462                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.occupancies::switch_cpus1.mmu.itb.walker     1.257918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.001779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.078620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.080399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses          785                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses          785                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF   2615888000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data         1217                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total             1217                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data         1217                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total            1217                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data           39                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total             39                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data           39                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total            39                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data      1244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total      1244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data      1244000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total      1244000                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data         1256                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total         1256                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data         1256                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total         1256                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.031051                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.031051                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.031051                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.031051                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 31897.435897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 31897.435897                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 31897.435897                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 31897.435897                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total               17                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data           39                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total           39                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data           39                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total           39                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data      1205000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total      1205000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data      1205000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total      1205000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.031051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.031051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.031051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.031051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 30897.435897                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 30897.435897                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 30897.435897                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 30897.435897                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                    19                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::switch_cpus2.data            4                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            4                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::switch_cpus2.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::switch_cpus2.data        31000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total        31000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::switch_cpus2.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::switch_cpus2.data     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus2.data        15500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total        15500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::switch_cpus2.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus2.data        64000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total        64000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus2.data     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus2.data        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total        32000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::switch_cpus2.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::switch_cpus2.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data          783                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total            783                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data           29                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total           29                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data       865000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total       865000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data          812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total          812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.035714                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.035714                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 29827.586207                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 29827.586207                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data           29                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total           29                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data       836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total       836000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.035714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.035714                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 28827.586207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 28827.586207                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data          434                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total           434                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data           10                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total           10                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data       379000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total       379000                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data          444                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total          444                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.022523                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.022523                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data        37900                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total        37900                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data           10                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total           10                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data       369000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total       369000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.022523                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.022523                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data        36900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total        36900                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         3544.539957                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs              884197                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              3584                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            246.706752                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  3526.706613                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data    17.833344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.861012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.004354                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.865366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         3535                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         3092                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          443                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.863037                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses              2571                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses             2571                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::switch_cpus2.mmu.dtb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total            5                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::switch_cpus2.mmu.dtb.walker            5                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total            5                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::switch_cpus2.mmu.dtb.walker           11                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total           11                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::switch_cpus2.mmu.dtb.walker           11                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total           11                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandMissLatency::switch_cpus2.mmu.dtb.walker       284500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMissLatency::total       284500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::switch_cpus2.mmu.dtb.walker       284500                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::total       284500                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandAccesses::switch_cpus2.mmu.dtb.walker           16                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total           16                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::switch_cpus2.mmu.dtb.walker           16                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total           16                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.687500                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.687500                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 25863.636364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMissLatency::total 25863.636364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 25863.636364                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::total 25863.636364                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMisses::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker           11                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::total           11                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker       273500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::total       273500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker       273500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::total       273500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMshrMissRate::total     0.687500                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::total     0.687500                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 24863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::total 24863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 24863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::total 24863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker            5                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total            5                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker           11                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total           11                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker       284500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::total       284500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total           16                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.687500                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 25863.636364                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::total 25863.636364                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker           11                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::total           11                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker       273500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::total       273500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.687500                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 24863.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 24863.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse     3.929120                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs           18                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker     0.414189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.occupancies::switch_cpus2.mmu.dtb.walker     3.514931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.025887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.219683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.245570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses           43                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses           43                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst         3592                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total             3592                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst         3592                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total            3592                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst           53                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             53                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst           53                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            53                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst      4075500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4075500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst      4075500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4075500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst         3645                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total         3645                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst         3645                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total         3645                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.014540                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.014540                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.014540                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.014540                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 76896.226415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 76896.226415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 76896.226415                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 76896.226415                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks           53                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total               53                       # number of writebacks (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           53                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst           53                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           53                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst      4022500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      4022500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst      4022500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      4022500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.014540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.014540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.014540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.014540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 75896.226415                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 75896.226415                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 75896.226415                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 75896.226415                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                    53                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst         3592                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total           3592                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst           53                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst      4075500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4075500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst         3645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total         3645                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.014540                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.014540                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 76896.226415                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 76896.226415                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst           53                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           53                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst      4022500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      4022500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.014540                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.014540                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 75896.226415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 75896.226415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                3730                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             8021281                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              3783                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           2120.349194                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst  3699.057914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst    30.942086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.903090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.007554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.910645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         3730                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::3         2176                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4         1554                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.910645                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses              7343                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses             7343                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::switch_cpus2.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::switch_cpus2.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandMissLatency::switch_cpus2.mmu.itb.walker        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMissLatency::total        42000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::switch_cpus2.mmu.itb.walker        42000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::total        42000                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.demandAccesses::switch_cpus2.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::switch_cpus2.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.500000                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.500000                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMissLatency::total        14000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker        14000                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::total        14000                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.demandMshrMisses::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::switch_cpus2.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissLatency::total        39000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::total        39000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMshrMissRate::total     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::total     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::total        13000                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::switch_cpus2.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::switch_cpus2.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker        42000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.missLatency::total        42000                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.500000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::total        14000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::total        39000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::total     0.500000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::total        13000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse     1.757357                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs            2                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::switch_cpus2.mmu.itb.walker     1.757357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.109835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.109835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses           15                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses           15                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF   2615888000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data        29855                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            29855                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data        30621                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           30621                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data         1489                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total           1489                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data         1632                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total          1632                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data     96466000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total     96466000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data     96466000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total     96466000                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data        31344                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        31344                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data        32253                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        32253                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.047505                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.047505                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.050600                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.050600                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 64785.762257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 64785.762257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 59109.068627                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 59109.068627                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks          550                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total              550                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data           45                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total           45                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data           45                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total           45                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data         1444                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total         1444                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data         1587                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total         1587                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data     92512000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total     92512000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data     97118500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total     97118500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.046069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.046069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.049205                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.049205                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 64066.481994                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 64066.481994                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 61196.282294                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 61196.282294                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                   847                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::switch_cpus3.data          203                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total          203                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::switch_cpus3.data           51                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           51                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::switch_cpus3.data       795500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       795500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::switch_cpus3.data          254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::switch_cpus3.data     0.200787                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.200787                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus3.data 15598.039216                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 15598.039216                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::switch_cpus3.data           51                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           51                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus3.data      1743000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1743000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus3.data     0.200787                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.200787                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus3.data 34176.470588                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 34176.470588                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::switch_cpus3.data          254                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          254                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::switch_cpus3.data          254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data        14498                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total          14498                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data          236                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          236                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data     11437000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total     11437000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data        14734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total        14734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.016017                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.016017                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 48461.864407                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 48461.864407                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data           33                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total           33                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data          203                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total          203                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data      9347500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total      9347500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.013778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.013778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 46046.798030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 46046.798030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data          766                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          766                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data          143                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          143                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          909                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.157316                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.157316                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data          143                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          143                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data      4606500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      4606500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.157316                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.157316                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data 32213.286713                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 32213.286713                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data        15357                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total         15357                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data         1253                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total         1253                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data     85029000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total     85029000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data        16610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        16610                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.075436                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.075436                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 67860.335196                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 67860.335196                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data         1241                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         1241                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            1                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data     83164500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total     83164500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.074714                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.074714                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 67014.101531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 67014.101531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         3181.886180                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs              393960                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs              4295                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             91.725262                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  2234.815171                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   947.071010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.545609                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.231219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.776828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         2677                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         2660                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           17                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.653564                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses             67085                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses            67085                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::switch_cpus3.mmu.dtb.walker           31                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total           31                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::switch_cpus3.mmu.dtb.walker           31                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total           31                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::switch_cpus3.mmu.dtb.walker          126                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total          126                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::switch_cpus3.mmu.dtb.walker          126                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total          126                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandMissLatency::switch_cpus3.mmu.dtb.walker      2076500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMissLatency::total      2076500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::switch_cpus3.mmu.dtb.walker      2076500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::total      2076500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandAccesses::switch_cpus3.mmu.dtb.walker          157                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total          157                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::switch_cpus3.mmu.dtb.walker          157                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total          157                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.802548                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.802548                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.802548                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.802548                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 16480.158730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMissLatency::total 16480.158730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 16480.158730                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::total 16480.158730                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMisses::total          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker          126                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::total          126                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker      1950500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::total      1950500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker      1950500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::total      1950500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.802548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMshrMissRate::total     0.802548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.802548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::total     0.802548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 15480.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::total 15480.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 15480.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::total 15480.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.replacements          115                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker           31                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total           31                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker          126                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total          126                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker      2076500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::total      2076500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker          157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total          157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.802548                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.802548                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 16480.158730                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::total 16480.158730                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker          126                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::total          126                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker      1950500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::total      1950500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.802548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.802548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 15480.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 15480.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse    12.449224                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs          231                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs          137                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.686131                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     4.982853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.occupancies::switch_cpus3.mmu.dtb.walker     7.466371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.311428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.466648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.778077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          440                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          440                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst        76452                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total            76452                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst        76452                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total           76452                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst          117                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            117                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst          117                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           117                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst      8753000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      8753000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst      8753000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      8753000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst        76569                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total        76569                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst        76569                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total        76569                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.001528                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.001528                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.001528                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.001528                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 74811.965812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 74811.965812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 74811.965812                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 74811.965812                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          116                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              116                       # number of writebacks (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst      8636000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      8636000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst      8636000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      8636000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.001528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.001528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.001528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.001528                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 73811.965812                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 73811.965812                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 73811.965812                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 73811.965812                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   116                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst        76452                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total          76452                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst          117                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          117                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst      8753000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      8753000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst        76569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total        76569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.001528                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.001528                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 74811.965812                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 74811.965812                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst      8636000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      8636000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.001528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.001528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 73811.965812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 73811.965812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse         3727.753274                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             4390479                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              3844                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           1142.164152                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst  3656.935681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst    70.817594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.892807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.017289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.910096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         3728                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3         2171                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4         1557                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            153255                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           153255                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::switch_cpus3.mmu.itb.walker           28                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total           28                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::switch_cpus3.mmu.itb.walker           28                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total           28                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::switch_cpus3.mmu.itb.walker           98                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total           98                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::switch_cpus3.mmu.itb.walker           98                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total           98                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandMissLatency::switch_cpus3.mmu.itb.walker      1365000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMissLatency::total      1365000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::switch_cpus3.mmu.itb.walker      1365000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::total      1365000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.demandAccesses::switch_cpus3.mmu.itb.walker          126                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total          126                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::switch_cpus3.mmu.itb.walker          126                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total          126                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.777778                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.777778                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.777778                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.777778                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 13928.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMissLatency::total 13928.571429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 13928.571429                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::total 13928.571429                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.demandMshrMisses::switch_cpus3.mmu.itb.walker           98                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMisses::total           98                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::switch_cpus3.mmu.itb.walker           98                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::total           98                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker      1267000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissLatency::total      1267000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker      1267000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::total      1267000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.777778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMshrMissRate::total     0.777778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.777778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::total     0.777778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 12928.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::total 12928.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 12928.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::total 12928.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.replacements           98                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::switch_cpus3.mmu.itb.walker           28                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total           28                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::switch_cpus3.mmu.itb.walker           98                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker      1365000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.missLatency::total      1365000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker          126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total          126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.777778                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.777778                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 13928.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::total 13928.571429                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker           98                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::total           98                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker      1267000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::total      1267000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.777778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::total     0.777778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 12928.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 12928.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs          269                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          110                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     2.445455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     8.226915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.occupancies::switch_cpus3.mmu.itb.walker     3.773085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.514182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.235818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          350                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          350                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF   2615888000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::switch_cpus0.mmu.dtb.walker           18                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.mmu.itb.walker            4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.inst            28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus0.data            17                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.dtb.walker           13                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.mmu.itb.walker            4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.inst            74                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus1.data           181                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.mmu.dtb.walker            9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.inst             4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus2.data             6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.mmu.dtb.walker          102                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.mmu.itb.walker           98                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.inst            14                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus3.data           132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       707                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus0.mmu.dtb.walker           18                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.mmu.itb.walker            4                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.inst           28                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus0.data           17                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.dtb.walker           13                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.mmu.itb.walker            4                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.inst           74                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus1.data          181                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.mmu.dtb.walker            9                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.mmu.itb.walker            3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.inst            4                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus2.data            6                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.mmu.dtb.walker          102                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.mmu.itb.walker           98                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.inst           14                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus3.data          132                       # number of overall hits (Count)
system.l2.overallHits::total                      707                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus0.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.inst           36                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus0.data          111                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.mmu.dtb.walker           10                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.inst          202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus1.data          182                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus2.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus2.inst           49                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus2.data           12                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus3.mmu.dtb.walker            7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus3.inst          103                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus3.data         1311                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2027                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus0.mmu.dtb.walker            2                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.inst           36                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus0.data          111                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.mmu.dtb.walker           10                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.inst          202                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus1.data          182                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus2.mmu.dtb.walker            2                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus2.inst           49                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus2.data           12                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus3.mmu.dtb.walker            7                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus3.inst          103                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus3.data         1311                       # number of overall misses (Count)
system.l2.overallMisses::total                   2027                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus0.mmu.dtb.walker       154500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.inst      3062000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus0.data      7925500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.mmu.dtb.walker       732500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.inst     15838000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus1.data     14068000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus2.mmu.dtb.walker       155500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus2.inst      3899000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus2.data       955000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus3.mmu.dtb.walker       571000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus3.inst      8311500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus3.data     92915000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          148587500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.mmu.dtb.walker       154500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.inst      3062000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus0.data      7925500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.mmu.dtb.walker       732500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.inst     15838000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus1.data     14068000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus2.mmu.dtb.walker       155500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus2.inst      3899000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus2.data       955000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus3.mmu.dtb.walker       571000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus3.inst      8311500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus3.data     92915000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         148587500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus0.mmu.dtb.walker           20                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.inst           64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus0.data          128                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.dtb.walker           23                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.inst          276                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus1.data          363                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.mmu.dtb.walker           11                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.inst           53                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus2.data           18                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.mmu.dtb.walker          109                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.mmu.itb.walker           98                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.inst          117                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus3.data         1443                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  2734                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.dtb.walker           20                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.inst           64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus0.data          128                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.dtb.walker           23                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.inst          276                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus1.data          363                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.mmu.dtb.walker           11                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.inst           53                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus2.data           18                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.mmu.dtb.walker          109                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.mmu.itb.walker           98                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.inst          117                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus3.data         1443                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 2734                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus0.mmu.dtb.walker     0.100000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.inst     0.562500                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus0.data     0.867188                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.mmu.dtb.walker     0.434783                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.inst     0.731884                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus1.data     0.501377                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus2.mmu.dtb.walker     0.181818                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus2.inst     0.924528                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus2.data     0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus3.mmu.dtb.walker     0.064220                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus3.inst     0.880342                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus3.data     0.908524                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.741405                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.mmu.dtb.walker     0.100000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.inst     0.562500                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus0.data     0.867188                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.mmu.dtb.walker     0.434783                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.inst     0.731884                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus1.data     0.501377                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus2.mmu.dtb.walker     0.181818                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus2.inst     0.924528                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus2.data     0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus3.mmu.dtb.walker     0.064220                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus3.inst     0.880342                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus3.data     0.908524                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.741405                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker        77250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.inst 85055.555556                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus0.data 71400.900901                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker        73250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.inst 78405.940594                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus1.data 77296.703297                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker        77750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus2.inst 79571.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus2.data 79583.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 81571.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus3.inst 80694.174757                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus3.data 70873.379100                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    73304.144055                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker        77250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.inst 85055.555556                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus0.data 71400.900901                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker        73250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.inst 78405.940594                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus1.data 77296.703297                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker        77750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus2.inst 79571.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus2.data 79583.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 81571.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus3.inst 80694.174757                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus3.data 70873.379100                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   73304.144055                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  672                       # number of writebacks (Count)
system.l2.writebacks::total                       672                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus0.data          111                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.mmu.dtb.walker           10                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.inst          202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus1.data          182                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus2.mmu.dtb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus2.data           12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus3.mmu.dtb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus3.data         1311                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                2027                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.inst           36                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus0.data          111                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.mmu.dtb.walker           10                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.inst          202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus1.data          182                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus2.mmu.dtb.walker            2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus2.inst           49                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus2.data           12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus3.mmu.dtb.walker            7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus3.inst          103                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus3.data         1311                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               2027                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::switch_cpus0.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus2.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::switch_cpus3.data            1                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             8                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       133903                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.inst      2691147                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus0.data      6780031                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker       629602                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.inst     13756961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus1.data     12193911                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker       135010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus2.inst      3394412                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus2.data       831073                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker       498784                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus3.inst      7249489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus3.data     79392446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      127686769                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       133903                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.inst      2691147                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus0.data      6780031                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker       629602                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.inst     13756961                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus1.data     12193911                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker       135010                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus2.inst      3394412                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus2.data       831073                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker       498784                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus3.inst      7249489                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus3.data     79392446                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     127686769                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::switch_cpus1.data       114426                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total       114426                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.100000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.inst     0.562500                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus0.data     0.867188                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.434783                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.inst     0.731884                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus1.data     0.501377                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.181818                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus2.inst     0.924528                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus2.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.064220                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus3.inst     0.880342                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus3.data     0.908524                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.741405                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.100000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.inst     0.562500                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus0.data     0.867188                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.434783                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.inst     0.731884                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus1.data     0.501377                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.181818                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus2.inst     0.924528                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus2.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.064220                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus3.inst     0.880342                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus3.data     0.908524                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.741405                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 66951.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.inst 74754.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus0.data 61081.360360                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 62960.200000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.inst 68103.767327                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus1.data 66999.510989                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker        67505                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus2.inst 69273.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus2.data 69256.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 71254.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus3.inst 70383.388350                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus3.data 60558.692601                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62992.979280                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 66951.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.inst 74754.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus0.data 61081.360360                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 62960.200000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.inst 68103.767327                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus1.data 66999.510989                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker        67505                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus2.inst 69273.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus2.data 69256.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 71254.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus3.inst 70383.388350                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus3.data 60558.692601                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62992.979280                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::switch_cpus1.data 28606.500000                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 14303.250000                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                           3280                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          228                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            228                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::switch_cpus0.inst           28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus1.inst           74                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus2.inst            4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::switch_cpus3.inst           14                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                120                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus0.inst           36                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus1.inst          202                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus2.inst           49                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus3.inst          103                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              390                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus0.inst      3062000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus1.inst     15838000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus2.inst      3899000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::switch_cpus3.inst      8311500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     31110500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus0.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus1.inst          276                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus2.inst           53                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus3.inst          117                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            510                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus0.inst     0.562500                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus1.inst     0.731884                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus2.inst     0.924528                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus3.inst     0.880342                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.764706                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus0.inst 85055.555556                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus1.inst 78405.940594                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus2.inst 79571.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::switch_cpus3.inst 80694.174757                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79770.512821                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus0.inst           36                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus1.inst          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus2.inst           49                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus3.inst          103                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          390                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus0.inst      2691147                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus1.inst     13756961                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus2.inst      3394412                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus3.inst      7249489                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     27092009                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.562500                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.731884                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.924528                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.880342                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.764706                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 74754.083333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 68103.767327                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 69273.714286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 70383.388350                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69466.689744                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus0.data           10                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus1.data          143                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus2.data            2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::switch_cpus3.data           15                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   170                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus0.data           86                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus1.data           59                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus2.data            3                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus3.data         1148                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1296                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus0.data      5985000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus1.data      4408000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus2.data       232000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::switch_cpus3.data     80828500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       91453500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus0.data           96                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus1.data          202                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus3.data         1163                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1466                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus0.data     0.895833                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus1.data     0.292079                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus2.data     0.600000                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus3.data     0.987102                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.884038                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus0.data 69593.023256                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus1.data 74711.864407                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus2.data 77333.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::switch_cpus3.data 70408.101045                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70565.972222                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus0.data           86                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus1.data           59                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::switch_cpus3.data         1148                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1296                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus0.data      5097691                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus1.data      3800643                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus2.data       200829                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::switch_cpus3.data     68984314                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     78083477                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus0.data     0.895833                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus1.data     0.292079                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus2.data     0.600000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::switch_cpus3.data     0.987102                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.884038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus0.data 59275.476744                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus1.data 64417.677966                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus2.data        66943                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus3.data 60090.865854                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60249.596451                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.mshrUncacheable::switch_cpus1.data            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheableLatency::switch_cpus1.data       114426                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total       114426                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data       114426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total       114426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker           18                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus0.data            7                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker           13                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus1.data           38                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker            9                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus2.data            4                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker          102                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           98                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus3.data          117                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               417                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus0.data           25                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker           10                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus1.data          123                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker            2                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus2.data            9                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker            7                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus3.data          163                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             341                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker       154500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus0.data      1940500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker       732500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus1.data      9660000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker       155500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus2.data       723000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker       571000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus3.data     12086500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     26023500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus0.data           32                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker           23                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus1.data          161                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker           11                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus2.data           13                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker          109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker           98                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus3.data          280                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           758                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.100000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus0.data     0.781250                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.434783                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus1.data     0.763975                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.181818                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus2.data     0.692308                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.064220                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus3.data     0.582143                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.449868                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker        77250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus0.data        77620                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker        73250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus1.data 78536.585366                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker        77750                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus2.data 80333.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 81571.428571                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus3.data 74150.306748                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76315.249267                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus0.data           25                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker           10                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus1.data          123                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus2.data            9                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus3.data          163                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          341                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       133903                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus0.data      1682340                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker       629602                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus1.data      8393268                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker       135010                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus2.data       630244                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker       498784                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus3.data     10408132                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     22511283                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.100000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.781250                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.434783                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.763975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.181818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.692308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.064220                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.582143                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.449868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 66951.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 67293.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 62960.200000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 68237.951220                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker        67505                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 70027.111111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 71254.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 63853.570552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66015.492669                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus0.data            5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::switch_cpus1.data           23                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   28                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus0.data           89                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus1.data           58                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus2.data            5                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::switch_cpus3.data           33                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                185                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::switch_cpus0.data       387500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::switch_cpus3.data        50000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        437500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::switch_cpus0.data           94                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus1.data           81                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::switch_cpus3.data           33                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              213                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus0.data     0.946809                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus1.data     0.716049                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.868545                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::switch_cpus0.data  4353.932584                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::switch_cpus3.data  1515.151515                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  2364.864865                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::switch_cpus0.data           89                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus1.data           58                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::switch_cpus3.data           33                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            185                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus0.data      1270124                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus1.data       844756                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus2.data        73502                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus3.data       484480                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      2672862                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus0.data     0.946809                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus1.data     0.716049                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.868545                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 14271.056180                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 14564.758621                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus2.data 14700.400000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus3.data 14681.212121                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 14447.902703                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::switch_cpus0.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus2.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::switch_cpus3.data            1                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            7                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          164                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              164                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          164                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          164                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         1268                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             1268                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         1268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         1268                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.725671                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         9107                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7376                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.234680                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1356.580129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       56.484778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      198.178184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      272.197255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      504.911842                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      226.322772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      315.687580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb.walker     1.310857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.itb.walker     1.000778                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       47.064058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      309.114992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.mmu.dtb.walker     0.112673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.inst     1.396627                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus0.data     9.092032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.mmu.dtb.walker     6.605225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.inst    62.292895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus1.data    23.125602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus2.mmu.dtb.walker     1.171506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus2.inst    27.151073                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus2.data     6.933333                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus3.mmu.dtb.walker     3.837420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus3.inst    30.867288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus3.data   633.286771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.331196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.013790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.048383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.066454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.123269                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.055255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.077072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb.walker     0.000320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.itb.walker     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.011490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.075468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus0.data     0.002220                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.001613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.inst     0.015208                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus1.data     0.005646                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000286                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus2.inst     0.006629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus2.data     0.001693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.000937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus3.inst     0.007536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus3.data     0.154611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999689                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  300                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  479                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3311                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      12606                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     12606                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       672.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples       111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples       202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples       180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples       103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples      1294.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003061807500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                5321                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                606                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2010                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        672                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2010                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      672                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2010                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  672                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    2000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      50.820513                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     43.631682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     26.464347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      2.56%      2.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             4     10.26%     12.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             1      2.56%     15.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             2      5.13%     20.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             3      7.69%     28.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             3      7.69%     35.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             2      5.13%     41.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             3      7.69%     48.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             1      2.56%     51.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             4     10.26%     61.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             3      7.69%     69.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             2      5.13%     74.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             1      2.56%     76.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             3      7.69%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             2      5.13%     89.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1      2.56%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      2.56%     94.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::108-111            1      2.56%     97.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::116-119            1      2.56%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.538462                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.513461                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.941615                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               29     74.36%     74.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                9     23.08%     97.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      2.56%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  128640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                43008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              49176417.33896864                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              16441070.87153579                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2614418000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     974801.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data         7104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst        12928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data        11520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst         3136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst         6592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data        82816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        41280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 48931.758546237455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 880771.653832274256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 2715712.599316178821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 244658.792731187277                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 4942107.613169983029                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 4403858.269161371514                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 48931.758546237455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 1198828.084382817615                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 293590.551277424733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 171261.154911831109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 2519985.565131228883                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 31658847.779415633529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 15780492.131161579862                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data          111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst          202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data          182                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst          103                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data         1294                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          672                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst      1423500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data      2949250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker       283750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst      6616000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data      5901250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker        65000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst      1657500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data       417500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker       255000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst      3622000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data     34526465                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  70647254250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     39541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     26569.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     28375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     32752.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     32424.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     33826.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     34791.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     36428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     35165.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     26681.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 105129842.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data         7104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst        12928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data        11648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst         3136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst         6592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data        82816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         128640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst         2304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst        12928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst         6592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        24960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        43008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        43008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data          111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst          202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data          182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst           49                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst          103                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data         1294                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          672                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            672                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker        48932                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       880772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data      2715713                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker       244659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst      4942108                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data      4452790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker        48932                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst      1198828                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data       293591                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker       171261                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst      2519986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data     31658848                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          49176417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       880772                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst      4942108                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst      1198828                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst      2519986                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9541693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     16441071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         16441071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     16441071                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker        48932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       880772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data      2715713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker       244659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst      4942108                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data      4452790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker        48932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst      1198828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data       293591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker       171261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst      2519986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data     31658848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         65617488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2008                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 645                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           59                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                20132215                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              10040000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           57782215                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10026.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28776.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1507                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                341                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            75.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   211.287671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   127.097991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   269.670586                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          429     53.42%     53.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          189     23.54%     76.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           62      7.72%     84.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           23      2.86%     87.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           18      2.24%     89.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      1.00%     90.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           13      1.62%     92.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      1.25%     93.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           51      6.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                128512                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              41280                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               49.127486                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               15.780492                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.12                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               69.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2627520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1392765                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        6790140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1430280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 205904400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    206627280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    830196960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1254969345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   479.748883                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2156675500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     87100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    372112500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         3120180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1654620                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        7546980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1936620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 205904400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    221513400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    817926240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1259602440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   481.520019                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2123996250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     87100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    404791750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    1                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                 732                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   8                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  8                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           672                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               379                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               492                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1301                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1279                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            731                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         5585                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         5601                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5603                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       171648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       171680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   171684                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              312                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2533                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2533    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2533                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy                1864                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy                 717                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy                3120                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy                1040                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy                 983                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy             2706117                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            3976673                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy                677                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3575                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2008                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                 4921334                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                    155.227542                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.006442                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts        31704                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps         61403                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi       155.227542                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.006442                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts           38                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts        60102                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts         9015                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts         6834                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass          102      0.17%      0.17% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu        45324     73.81%     73.98% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult           97      0.16%     74.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv            7      0.01%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd            1      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd            2      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu            4      0.01%     74.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     74.16% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt            8      0.01%     74.17% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc           13      0.02%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     74.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead         9004     14.66%     88.86% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite         6834     11.13%     99.99% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead            7      0.01%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total        61403                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl         6553                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl         5578                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl          912                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl         4218                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl         2332                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall          832                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn          823                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns         1655                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 4780939.223818                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 140394.776182                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.028528                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.971472                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts        15849                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses           38                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads           65                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites           31                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses        60102                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads        78615                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites        42243                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs        15849                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads        28798                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites          947                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts        31704                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps          61403                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.006442                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches         6553                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.001332                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses           9034                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses           6854                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses               17                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses               16                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses          42460                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses               32                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions            4                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean    103050250                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 73780582.209176                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     50879500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    155221000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON     74625500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    206100500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF   2773610500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                 5231776                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                     41.258436                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.024237                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts       126805                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps        230405                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi        41.258436                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.024237                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts          175                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts       226394                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts        28244                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts        27193                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass          344      0.15%      0.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu       174056     75.54%     75.69% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult          415      0.18%     75.87% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv           38      0.02%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd            2      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd            4      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu           26      0.01%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     75.90% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt           38      0.02%     75.92% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc           41      0.02%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift            7      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     75.94% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead        28203     12.24%     88.18% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite        27193     11.80%     99.98% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead           38      0.02%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total       230405                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl        24633                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl        21996                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl         2518                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl        18144                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl         6484                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall         2337                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn         2337                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns         4674                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 4701694.998203                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 530081.001797                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.101320                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.898680                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts        55437                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses          175                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads          279                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites          141                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses       226394                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads       300511                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites       157426                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs        55437                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads       102978                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         1978                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts       126805                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps         230405                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.024237                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches        24633                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.004708                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses          28284                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses          27207                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses               38                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses               18                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses         171289                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses               68                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions            4                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean   1175423750                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 440809306.731522                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value    863724500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   1487123000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON    217257500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   2350847500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    486231500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                 2187902                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                    813.044221                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.001230                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts         2691                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps          5498                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi       813.044221                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.001230                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts         5419                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts          815                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts          448                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass           13      0.24%      0.24% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu         4203     76.45%     76.68% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult           14      0.25%     76.94% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv            7      0.13%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     77.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead          813     14.79%     91.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite          448      8.15%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total         5498                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl          556                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl          461                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl           92                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl          346                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl          209                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall           79                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn           79                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns          158                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 2179012.012986                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles  8889.987014                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.004063                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.995937                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts         1263                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses         5419                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads         7027                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites         4056                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs         1263                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads         2365                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites           42                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts         2691                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps           5498                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.001230                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches          556                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.000254                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses            822                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses            452                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                4                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                1                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses           3647                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                2                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean   1521937000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value   1521937000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value   1521937000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON     10629000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   1521937000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   1521770500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                 1701190                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                     29.387103                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.034029                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts        57889                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps        104075                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi        29.387103                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.034029                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts          908                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts       101089                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts        15895                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts        16869                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass          201      0.19%      0.19% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu        70264     67.51%     67.71% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult          145      0.14%     67.85% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv           33      0.03%     67.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd           18      0.02%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.89% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd           30      0.03%     67.92% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.92% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu           71      0.07%     67.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     67.99% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt          220      0.21%     68.20% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc          316      0.30%     68.51% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     68.51% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.51% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.51% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift           15      0.01%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     68.52% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead        15753     15.14%     83.66% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite        16869     16.21%     99.87% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead          140      0.13%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total       104075                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl        10331                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl         9268                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl         1042                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl         7766                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl         2564                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall          940                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn          940                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns         1880                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 1559864.873569                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 141325.126431                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.083074                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.916926                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts        32764                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses          908                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads         1578                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites          718                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses       101089                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads       139902                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites        68709                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs        32764                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads        50439                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites          448                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts        57889                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps         104075                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.034029                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches        10331                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.006073                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses          15929                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses          16882                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses               32                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses               10                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses          76601                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses               32                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions            2                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean   1765293000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value   1765293000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value   1765293000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON    217313000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1765293000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF   1071730500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                   1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               2340                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  7                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 7                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1940                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          505                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3955                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              503                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             503                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2231                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2231                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            510                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          1829                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port          192                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          920                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          208                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          191                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          824                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         2778                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          461                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          347                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          159                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port           85                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           28                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         3963                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          294                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          350                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  11156                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port        14024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        35072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        61968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         2244                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        14912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       127556                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  288480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            5406                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    160512                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              8361                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.973329                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.941027                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    2755     32.95%     32.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3941     47.14%     80.09% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     986     11.79%     91.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     496      5.93%     97.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     179      2.14%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       3      0.04%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       1      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               6                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                8361                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3054336500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            5877000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             96000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            640000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer10.occupancy             4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer11.occupancy            16500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy           175500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy          2382500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer14.occupancy           147000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer15.occupancy           189000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            171000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            144000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            414000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy           1955143                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer6.occupancy            373500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer7.occupancy            267000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             79500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy             56000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          8193                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         3252                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         2993                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2545                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          704                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
