{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558666331800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MyCircuit EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MyCircuit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558666331800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558666331832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558666331832 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558666331894 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558666331894 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558666332285 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558666332285 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558666332285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3367 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666332285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3368 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666332285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 3369 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558666332285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558666332285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "293 293 " "No exact pin location assignment(s) for 293 pins of 293 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[0\] " "Pin regOUT\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1675 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[1\] " "Pin regOUT\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1676 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[2\] " "Pin regOUT\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1677 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[3\] " "Pin regOUT\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1678 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[4\] " "Pin regOUT\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1679 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[5\] " "Pin regOUT\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1680 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[6\] " "Pin regOUT\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1681 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[7\] " "Pin regOUT\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1682 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[8\] " "Pin regOUT\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1683 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[9\] " "Pin regOUT\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1684 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[10\] " "Pin regOUT\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1685 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[11\] " "Pin regOUT\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1686 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[12\] " "Pin regOUT\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1687 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[13\] " "Pin regOUT\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1688 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[14\] " "Pin regOUT\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1689 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[15\] " "Pin regOUT\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1690 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[16\] " "Pin regOUT\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[16] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[17\] " "Pin regOUT\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[17] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1692 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[18\] " "Pin regOUT\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[18] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1693 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[19\] " "Pin regOUT\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[19] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1694 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[20\] " "Pin regOUT\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[20] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1695 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[21\] " "Pin regOUT\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[21] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1696 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[22\] " "Pin regOUT\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[22] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1697 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[23\] " "Pin regOUT\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[23] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1698 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[24\] " "Pin regOUT\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[24] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1699 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[25\] " "Pin regOUT\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[25] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1700 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[26\] " "Pin regOUT\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[26] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1701 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[27\] " "Pin regOUT\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[27] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1702 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[28\] " "Pin regOUT\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[28] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1703 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[29\] " "Pin regOUT\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[29] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1704 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[30\] " "Pin regOUT\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[30] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1705 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[31\] " "Pin regOUT\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[31] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1706 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[32\] " "Pin regOUT\[32\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[32] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1707 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[33\] " "Pin regOUT\[33\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[33] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1708 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[34\] " "Pin regOUT\[34\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[34] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1709 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[35\] " "Pin regOUT\[35\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[35] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1710 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[36\] " "Pin regOUT\[36\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[36] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1711 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[37\] " "Pin regOUT\[37\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[37] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1712 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[38\] " "Pin regOUT\[38\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[38] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1713 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[39\] " "Pin regOUT\[39\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[39] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1714 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[40\] " "Pin regOUT\[40\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[40] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1715 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[41\] " "Pin regOUT\[41\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[41] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1716 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[42\] " "Pin regOUT\[42\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[42] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1717 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[43\] " "Pin regOUT\[43\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[43] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1718 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[44\] " "Pin regOUT\[44\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[44] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1719 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[45\] " "Pin regOUT\[45\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[45] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1720 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[46\] " "Pin regOUT\[46\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[46] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1721 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[47\] " "Pin regOUT\[47\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[47] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1722 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[48\] " "Pin regOUT\[48\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[48] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1723 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[49\] " "Pin regOUT\[49\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[49] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1724 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[50\] " "Pin regOUT\[50\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[50] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1725 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[51\] " "Pin regOUT\[51\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[51] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1726 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[52\] " "Pin regOUT\[52\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[52] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1727 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[53\] " "Pin regOUT\[53\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[53] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[54\] " "Pin regOUT\[54\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[54] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1729 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[55\] " "Pin regOUT\[55\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[55] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1730 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[56\] " "Pin regOUT\[56\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[56] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1731 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[57\] " "Pin regOUT\[57\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[57] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1732 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[58\] " "Pin regOUT\[58\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[58] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1733 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[59\] " "Pin regOUT\[59\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[59] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1734 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[60\] " "Pin regOUT\[60\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[60] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1735 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[61\] " "Pin regOUT\[61\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[61] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1736 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[62\] " "Pin regOUT\[62\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[62] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1737 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[63\] " "Pin regOUT\[63\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[63] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1738 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[64\] " "Pin regOUT\[64\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[64] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1739 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[65\] " "Pin regOUT\[65\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[65] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1740 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[66\] " "Pin regOUT\[66\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[66] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1741 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[67\] " "Pin regOUT\[67\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[67] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1742 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[68\] " "Pin regOUT\[68\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[68] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1743 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[69\] " "Pin regOUT\[69\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[69] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1744 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[70\] " "Pin regOUT\[70\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[70] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1745 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[71\] " "Pin regOUT\[71\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[71] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1746 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[72\] " "Pin regOUT\[72\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[72] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1747 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[73\] " "Pin regOUT\[73\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[73] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1748 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[74\] " "Pin regOUT\[74\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[74] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1749 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[75\] " "Pin regOUT\[75\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[75] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1750 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[76\] " "Pin regOUT\[76\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[76] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1751 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[77\] " "Pin regOUT\[77\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[77] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1752 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[78\] " "Pin regOUT\[78\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[78] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1753 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[79\] " "Pin regOUT\[79\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[79] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1754 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[80\] " "Pin regOUT\[80\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[80] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1755 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[81\] " "Pin regOUT\[81\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[81] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1756 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[82\] " "Pin regOUT\[82\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[82] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1757 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[83\] " "Pin regOUT\[83\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[83] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1758 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[84\] " "Pin regOUT\[84\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[84] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1759 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[85\] " "Pin regOUT\[85\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[85] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1760 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[86\] " "Pin regOUT\[86\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[86] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1761 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[87\] " "Pin regOUT\[87\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[87] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1762 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[88\] " "Pin regOUT\[88\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[88] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1763 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[89\] " "Pin regOUT\[89\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[89] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1764 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[90\] " "Pin regOUT\[90\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[90] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1765 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[91\] " "Pin regOUT\[91\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[91] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[92\] " "Pin regOUT\[92\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[92] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1767 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[93\] " "Pin regOUT\[93\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[93] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[94\] " "Pin regOUT\[94\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[94] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[95\] " "Pin regOUT\[95\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[95] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[96\] " "Pin regOUT\[96\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[96] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[97\] " "Pin regOUT\[97\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[97] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[98\] " "Pin regOUT\[98\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[98] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[99\] " "Pin regOUT\[99\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[99] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[100\] " "Pin regOUT\[100\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[100] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[101\] " "Pin regOUT\[101\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[101] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[102\] " "Pin regOUT\[102\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[102] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[103\] " "Pin regOUT\[103\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[103] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[104\] " "Pin regOUT\[104\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[104] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[105\] " "Pin regOUT\[105\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[105] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[106\] " "Pin regOUT\[106\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[106] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[107\] " "Pin regOUT\[107\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[107] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[108\] " "Pin regOUT\[108\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[108] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[109\] " "Pin regOUT\[109\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[109] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[110\] " "Pin regOUT\[110\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[110] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1785 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[111\] " "Pin regOUT\[111\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[111] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1786 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[112\] " "Pin regOUT\[112\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[112] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1787 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[113\] " "Pin regOUT\[113\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[113] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1788 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[114\] " "Pin regOUT\[114\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[114] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[115\] " "Pin regOUT\[115\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[115] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[116\] " "Pin regOUT\[116\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[116] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[117\] " "Pin regOUT\[117\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[117] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[118\] " "Pin regOUT\[118\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[118] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1793 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[119\] " "Pin regOUT\[119\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[119] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1794 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[120\] " "Pin regOUT\[120\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[120] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1795 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[121\] " "Pin regOUT\[121\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[121] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1796 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[122\] " "Pin regOUT\[122\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[122] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1797 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[123\] " "Pin regOUT\[123\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[123] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1798 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[124\] " "Pin regOUT\[124\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[124] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1799 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[125\] " "Pin regOUT\[125\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[125] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1800 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[126\] " "Pin regOUT\[126\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[126] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1801 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[127\] " "Pin regOUT\[127\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[127] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1802 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[128\] " "Pin regOUT\[128\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[128] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[128] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[129\] " "Pin regOUT\[129\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[129] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[129] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1804 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[130\] " "Pin regOUT\[130\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[130] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[130] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1805 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[131\] " "Pin regOUT\[131\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[131] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[131] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1806 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[132\] " "Pin regOUT\[132\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[132] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[132] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1807 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[133\] " "Pin regOUT\[133\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[133] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[133] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1808 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[134\] " "Pin regOUT\[134\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[134] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[134] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1809 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[135\] " "Pin regOUT\[135\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[135] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[135] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1810 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[136\] " "Pin regOUT\[136\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[136] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[136] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1811 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[137\] " "Pin regOUT\[137\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[137] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[137] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[138\] " "Pin regOUT\[138\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[138] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[138] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1813 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[139\] " "Pin regOUT\[139\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[139] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[139] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1814 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[140\] " "Pin regOUT\[140\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[140] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[140] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1815 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[141\] " "Pin regOUT\[141\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[141] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[141] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1816 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[142\] " "Pin regOUT\[142\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[142] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[142] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1817 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regOUT\[143\] " "Pin regOUT\[143\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { regOUT[143] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 42 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regOUT[143] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1818 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[0\] " "Pin Result\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1819 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[1\] " "Pin Result\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1820 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[2\] " "Pin Result\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1821 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[3\] " "Pin Result\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1822 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[4\] " "Pin Result\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1823 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[5\] " "Pin Result\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1824 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[6\] " "Pin Result\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1825 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[7\] " "Pin Result\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1826 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[8\] " "Pin Result\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1827 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[9\] " "Pin Result\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1828 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[10\] " "Pin Result\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1829 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[11\] " "Pin Result\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1830 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[12\] " "Pin Result\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1831 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[13\] " "Pin Result\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1832 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[14\] " "Pin Result\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1833 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[15\] " "Pin Result\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { Result[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 46 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1834 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[0\] " "Pin instructionAD\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1835 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[1\] " "Pin instructionAD\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1836 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[2\] " "Pin instructionAD\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1837 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[3\] " "Pin instructionAD\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1838 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[4\] " "Pin instructionAD\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1839 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[5\] " "Pin instructionAD\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1840 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[6\] " "Pin instructionAD\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1841 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[7\] " "Pin instructionAD\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1842 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[8\] " "Pin instructionAD\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1843 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[9\] " "Pin instructionAD\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1844 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[10\] " "Pin instructionAD\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1845 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[11\] " "Pin instructionAD\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1846 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[12\] " "Pin instructionAD\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1847 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[13\] " "Pin instructionAD\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[14\] " "Pin instructionAD\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1849 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instructionAD\[15\] " "Pin instructionAD\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instructionAD[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 50 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instructionAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1850 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[0\] " "Pin dataAD\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1867 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[1\] " "Pin dataAD\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1868 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[2\] " "Pin dataAD\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1869 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[3\] " "Pin dataAD\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1870 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[4\] " "Pin dataAD\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1871 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[5\] " "Pin dataAD\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1872 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[6\] " "Pin dataAD\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1873 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[7\] " "Pin dataAD\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1874 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[8\] " "Pin dataAD\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1875 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[9\] " "Pin dataAD\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1876 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[10\] " "Pin dataAD\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1877 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[11\] " "Pin dataAD\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1878 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[12\] " "Pin dataAD\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1879 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[13\] " "Pin dataAD\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1880 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[14\] " "Pin dataAD\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1881 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataAD\[15\] " "Pin dataAD\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { dataAD[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 55 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataAD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1882 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[0\] " "Pin toData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1899 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[1\] " "Pin toData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1900 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[2\] " "Pin toData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1901 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[3\] " "Pin toData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1902 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[4\] " "Pin toData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1903 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[5\] " "Pin toData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1904 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[6\] " "Pin toData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1905 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[7\] " "Pin toData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1906 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[8\] " "Pin toData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1907 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[9\] " "Pin toData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1908 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[10\] " "Pin toData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1909 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[11\] " "Pin toData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1910 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[12\] " "Pin toData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1911 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[13\] " "Pin toData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1912 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[14\] " "Pin toData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1913 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "toData\[15\] " "Pin toData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { toData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 57 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { toData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1914 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataWriteFlag " "Pin DataWriteFlag not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { DataWriteFlag } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 58 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataWriteFlag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1965 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyEnable " "Pin keyEnable not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyEnable } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 62 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1966 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printEnable " "Pin printEnable not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printEnable } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 67 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printEnable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1967 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[0\] " "Pin printCode\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1931 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[1\] " "Pin printCode\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1932 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[2\] " "Pin printCode\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1933 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[3\] " "Pin printCode\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1934 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[4\] " "Pin printCode\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1935 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[5\] " "Pin printCode\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1936 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[6\] " "Pin printCode\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1937 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[7\] " "Pin printCode\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1938 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[8\] " "Pin printCode\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1939 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[9\] " "Pin printCode\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1940 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[10\] " "Pin printCode\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[11\] " "Pin printCode\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1942 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[12\] " "Pin printCode\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1943 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[13\] " "Pin printCode\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1944 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[14\] " "Pin printCode\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1945 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printCode\[15\] " "Pin printCode\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printCode[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 68 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printCode[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1946 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[0\] " "Pin printData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1947 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[1\] " "Pin printData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1948 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[2\] " "Pin printData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1949 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[3\] " "Pin printData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1950 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[4\] " "Pin printData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1951 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[5\] " "Pin printData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1952 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[6\] " "Pin printData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1953 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[7\] " "Pin printData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1954 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[8\] " "Pin printData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1955 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[9\] " "Pin printData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1956 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[10\] " "Pin printData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1957 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[11\] " "Pin printData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1958 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[12\] " "Pin printData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1959 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[13\] " "Pin printData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1960 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[14\] " "Pin printData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1961 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "printData\[15\] " "Pin printData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { printData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 69 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { printData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1962 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[0\] " "Pin keyData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1915 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[0\] " "Pin fromData\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1883 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[1\] " "Pin keyData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1916 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[1\] " "Pin fromData\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1884 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[2\] " "Pin keyData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1917 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[2\] " "Pin fromData\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1885 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[3\] " "Pin keyData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1918 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[3\] " "Pin fromData\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1886 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[4\] " "Pin keyData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1919 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[4\] " "Pin fromData\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1887 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[5\] " "Pin keyData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1920 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[5\] " "Pin fromData\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1888 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[6\] " "Pin keyData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1921 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[6\] " "Pin fromData\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1889 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[7\] " "Pin keyData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1922 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[7\] " "Pin fromData\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1890 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[8\] " "Pin keyData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1923 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[8\] " "Pin fromData\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1891 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[9\] " "Pin keyData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1924 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[9\] " "Pin fromData\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1892 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[10\] " "Pin keyData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1925 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[10\] " "Pin fromData\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1893 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[11\] " "Pin keyData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1926 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[11\] " "Pin fromData\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1894 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[12\] " "Pin keyData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1927 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[12\] " "Pin fromData\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1895 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[13\] " "Pin keyData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1928 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[13\] " "Pin fromData\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1896 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[14\] " "Pin keyData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1929 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[14\] " "Pin fromData\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1897 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyData\[15\] " "Pin keyData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { keyData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 63 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1930 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromData\[15\] " "Pin fromData\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { fromData[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 56 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fromData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1898 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1856 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1854 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1855 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1859 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1857 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1858 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock2 " "Pin clock2 not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock2 } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 38 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1964 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 37 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1963 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1864 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1865 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1866 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1863 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1861 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1860 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1862 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1853 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1852 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 51 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1851 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1558666332394 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1558666332394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "282 " "TimeQuest Timing Analyzer is analyzing 282 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MyCircuit.sdc " "Synopsys Design Constraints File file not found: 'MyCircuit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U15\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U14\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U12\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U8\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U7\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332535 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U6\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U4\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U3\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U1\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U7\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U6\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U5\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U5\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U8\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U8\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U3\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U3\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U2\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|combout " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "RegisterFile\|U4\|U0\|U6\|compOut~1\|dataa " "Node \"RegisterFile\|U4\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|combout " "Node \"PC\|U0\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U0\|U6\|compOut~1\|dataa " "Node \"PC\|U0\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|combout " "Node \"PC\|U15\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U15\|U6\|compOut~1\|dataa " "Node \"PC\|U15\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|combout " "Node \"PC\|U14\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U14\|U6\|compOut~1\|dataa " "Node \"PC\|U14\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|combout " "Node \"PC\|U13\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U13\|U6\|compOut~1\|dataa " "Node \"PC\|U13\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|combout " "Node \"PC\|U12\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U12\|U6\|compOut~1\|dataa " "Node \"PC\|U12\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|combout " "Node \"PC\|U11\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U11\|U6\|compOut~1\|dataa " "Node \"PC\|U11\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|combout " "Node \"PC\|U10\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U10\|U6\|compOut~1\|dataa " "Node \"PC\|U10\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|combout " "Node \"PC\|U9\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U9\|U6\|compOut~1\|dataa " "Node \"PC\|U9\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|combout " "Node \"PC\|U8\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U8\|U6\|compOut~1\|dataa " "Node \"PC\|U8\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|combout " "Node \"PC\|U7\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U7\|U6\|compOut~1\|dataa " "Node \"PC\|U7\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|combout " "Node \"PC\|U6\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U6\|U6\|compOut~1\|dataa " "Node \"PC\|U6\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|combout " "Node \"PC\|U5\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U5\|U6\|compOut~1\|dataa " "Node \"PC\|U5\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|combout " "Node \"PC\|U4\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U4\|U6\|compOut~1\|dataa " "Node \"PC\|U4\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|combout " "Node \"PC\|U3\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U3\|U6\|compOut~1\|dataa " "Node \"PC\|U3\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|combout " "Node \"PC\|U2\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U2\|U6\|compOut~1\|dataa " "Node \"PC\|U2\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|combout " "Node \"PC\|U1\|U6\|compOut~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""} { "Warning" "WSTA_SCC_NODE" "PC\|U1\|U6\|compOut~1\|dataa " "Node \"PC\|U1\|U6\|compOut~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558666332550 ""}  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 860 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558666332550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[0\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[0\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[1\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[1\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1971 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[2\] " "Destination node reg_MEM_WB:MEMWBREG\|PipelineRegisterNo4:U0\|regaddressout\[2\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 816 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_MEM_WB:MEMWBREG|PipelineRegisterNo4:U0|regaddressout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1972 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\|isEOR_IDEX " "Destination node reg_ID_EX:IDEXREG\|PipelineRegisterNo2:U0\|isEOR_IDEX" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 739 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_ID_EX:IDEXREG|PipelineRegisterNo2:U0|isEOR_IDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:PC\|DFF1:U0\|MYAND2:U8\|compOut " "Destination node reg:PC\|DFF1:U0\|MYAND2:U8\|compOut" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 827 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:PC|DFF1:U0|MYAND2:U8|compOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[13\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[13\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[14\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[14\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[15\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[15\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2095 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[12\] " "Destination node reg_IF_ID:IFIDREG\|PipelineRegisterNo1:U0\|commandout\[12\]" {  } { { "basic_func3.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/basic_func3.vhd" 716 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_IF_ID:IFIDREG|PipelineRegisterNo1:U0|commandout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 2092 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558666332582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558666332582 ""}  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clock } } } { "MyCircuit.vhd" "" { Text "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/MyCircuit.vhd" 37 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 0 { 0 ""} 0 1963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558666332582 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558666332675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558666332707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558666332707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558666332707 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "292 unused 3.3V 49 243 0 " "Number of I/O pins in group: 292 (unused VREF, 3.3V VCCIO, 49 input, 243 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558666332707 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558666332707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558666332707 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558666332707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558666332707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558666332707 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666332800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558666334207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666334457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558666334472 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558666336331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666336331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558666336425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558666339378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558666339378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666340549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558666340549 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558666340549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558666340565 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558666340581 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "243 " "Found 243 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[0\] 0 " "Pin \"regOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[1\] 0 " "Pin \"regOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[2\] 0 " "Pin \"regOUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[3\] 0 " "Pin \"regOUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[4\] 0 " "Pin \"regOUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[5\] 0 " "Pin \"regOUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[6\] 0 " "Pin \"regOUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[7\] 0 " "Pin \"regOUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[8\] 0 " "Pin \"regOUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[9\] 0 " "Pin \"regOUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[10\] 0 " "Pin \"regOUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[11\] 0 " "Pin \"regOUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[12\] 0 " "Pin \"regOUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[13\] 0 " "Pin \"regOUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[14\] 0 " "Pin \"regOUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[15\] 0 " "Pin \"regOUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[16\] 0 " "Pin \"regOUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[17\] 0 " "Pin \"regOUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[18\] 0 " "Pin \"regOUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[19\] 0 " "Pin \"regOUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[20\] 0 " "Pin \"regOUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[21\] 0 " "Pin \"regOUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[22\] 0 " "Pin \"regOUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[23\] 0 " "Pin \"regOUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[24\] 0 " "Pin \"regOUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[25\] 0 " "Pin \"regOUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[26\] 0 " "Pin \"regOUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[27\] 0 " "Pin \"regOUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[28\] 0 " "Pin \"regOUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[29\] 0 " "Pin \"regOUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[30\] 0 " "Pin \"regOUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[31\] 0 " "Pin \"regOUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[32\] 0 " "Pin \"regOUT\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[33\] 0 " "Pin \"regOUT\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[34\] 0 " "Pin \"regOUT\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[35\] 0 " "Pin \"regOUT\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[36\] 0 " "Pin \"regOUT\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[37\] 0 " "Pin \"regOUT\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[38\] 0 " "Pin \"regOUT\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[39\] 0 " "Pin \"regOUT\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[40\] 0 " "Pin \"regOUT\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[41\] 0 " "Pin \"regOUT\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[42\] 0 " "Pin \"regOUT\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[43\] 0 " "Pin \"regOUT\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[44\] 0 " "Pin \"regOUT\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[45\] 0 " "Pin \"regOUT\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[46\] 0 " "Pin \"regOUT\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[47\] 0 " "Pin \"regOUT\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[48\] 0 " "Pin \"regOUT\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[49\] 0 " "Pin \"regOUT\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[50\] 0 " "Pin \"regOUT\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[51\] 0 " "Pin \"regOUT\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[52\] 0 " "Pin \"regOUT\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[53\] 0 " "Pin \"regOUT\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[54\] 0 " "Pin \"regOUT\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[55\] 0 " "Pin \"regOUT\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[56\] 0 " "Pin \"regOUT\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[57\] 0 " "Pin \"regOUT\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[58\] 0 " "Pin \"regOUT\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[59\] 0 " "Pin \"regOUT\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[60\] 0 " "Pin \"regOUT\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[61\] 0 " "Pin \"regOUT\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[62\] 0 " "Pin \"regOUT\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[63\] 0 " "Pin \"regOUT\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[64\] 0 " "Pin \"regOUT\[64\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[65\] 0 " "Pin \"regOUT\[65\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[66\] 0 " "Pin \"regOUT\[66\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[67\] 0 " "Pin \"regOUT\[67\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[68\] 0 " "Pin \"regOUT\[68\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[69\] 0 " "Pin \"regOUT\[69\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[70\] 0 " "Pin \"regOUT\[70\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[71\] 0 " "Pin \"regOUT\[71\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[72\] 0 " "Pin \"regOUT\[72\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[73\] 0 " "Pin \"regOUT\[73\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[74\] 0 " "Pin \"regOUT\[74\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[75\] 0 " "Pin \"regOUT\[75\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[76\] 0 " "Pin \"regOUT\[76\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[77\] 0 " "Pin \"regOUT\[77\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[78\] 0 " "Pin \"regOUT\[78\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[79\] 0 " "Pin \"regOUT\[79\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[80\] 0 " "Pin \"regOUT\[80\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[81\] 0 " "Pin \"regOUT\[81\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[82\] 0 " "Pin \"regOUT\[82\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[83\] 0 " "Pin \"regOUT\[83\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[84\] 0 " "Pin \"regOUT\[84\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[85\] 0 " "Pin \"regOUT\[85\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[86\] 0 " "Pin \"regOUT\[86\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[87\] 0 " "Pin \"regOUT\[87\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[88\] 0 " "Pin \"regOUT\[88\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[89\] 0 " "Pin \"regOUT\[89\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[90\] 0 " "Pin \"regOUT\[90\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[91\] 0 " "Pin \"regOUT\[91\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[92\] 0 " "Pin \"regOUT\[92\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[93\] 0 " "Pin \"regOUT\[93\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[94\] 0 " "Pin \"regOUT\[94\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[95\] 0 " "Pin \"regOUT\[95\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[96\] 0 " "Pin \"regOUT\[96\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[97\] 0 " "Pin \"regOUT\[97\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[98\] 0 " "Pin \"regOUT\[98\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[99\] 0 " "Pin \"regOUT\[99\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[100\] 0 " "Pin \"regOUT\[100\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[101\] 0 " "Pin \"regOUT\[101\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[102\] 0 " "Pin \"regOUT\[102\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[103\] 0 " "Pin \"regOUT\[103\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[104\] 0 " "Pin \"regOUT\[104\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[105\] 0 " "Pin \"regOUT\[105\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[106\] 0 " "Pin \"regOUT\[106\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[107\] 0 " "Pin \"regOUT\[107\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[108\] 0 " "Pin \"regOUT\[108\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[109\] 0 " "Pin \"regOUT\[109\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[110\] 0 " "Pin \"regOUT\[110\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[111\] 0 " "Pin \"regOUT\[111\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[112\] 0 " "Pin \"regOUT\[112\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[113\] 0 " "Pin \"regOUT\[113\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[114\] 0 " "Pin \"regOUT\[114\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[115\] 0 " "Pin \"regOUT\[115\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[116\] 0 " "Pin \"regOUT\[116\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[117\] 0 " "Pin \"regOUT\[117\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[118\] 0 " "Pin \"regOUT\[118\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[119\] 0 " "Pin \"regOUT\[119\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[120\] 0 " "Pin \"regOUT\[120\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[121\] 0 " "Pin \"regOUT\[121\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[122\] 0 " "Pin \"regOUT\[122\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[123\] 0 " "Pin \"regOUT\[123\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[124\] 0 " "Pin \"regOUT\[124\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[125\] 0 " "Pin \"regOUT\[125\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[126\] 0 " "Pin \"regOUT\[126\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[127\] 0 " "Pin \"regOUT\[127\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[128\] 0 " "Pin \"regOUT\[128\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[129\] 0 " "Pin \"regOUT\[129\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[130\] 0 " "Pin \"regOUT\[130\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[131\] 0 " "Pin \"regOUT\[131\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[132\] 0 " "Pin \"regOUT\[132\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[133\] 0 " "Pin \"regOUT\[133\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[134\] 0 " "Pin \"regOUT\[134\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[135\] 0 " "Pin \"regOUT\[135\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[136\] 0 " "Pin \"regOUT\[136\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[137\] 0 " "Pin \"regOUT\[137\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[138\] 0 " "Pin \"regOUT\[138\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[139\] 0 " "Pin \"regOUT\[139\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[140\] 0 " "Pin \"regOUT\[140\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[141\] 0 " "Pin \"regOUT\[141\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[142\] 0 " "Pin \"regOUT\[142\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regOUT\[143\] 0 " "Pin \"regOUT\[143\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[0\] 0 " "Pin \"Result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[1\] 0 " "Pin \"Result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[2\] 0 " "Pin \"Result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[3\] 0 " "Pin \"Result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[4\] 0 " "Pin \"Result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[5\] 0 " "Pin \"Result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[6\] 0 " "Pin \"Result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[7\] 0 " "Pin \"Result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[8\] 0 " "Pin \"Result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[9\] 0 " "Pin \"Result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[10\] 0 " "Pin \"Result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[11\] 0 " "Pin \"Result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[12\] 0 " "Pin \"Result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[13\] 0 " "Pin \"Result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[14\] 0 " "Pin \"Result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[15\] 0 " "Pin \"Result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[0\] 0 " "Pin \"instructionAD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[1\] 0 " "Pin \"instructionAD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[2\] 0 " "Pin \"instructionAD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[3\] 0 " "Pin \"instructionAD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[4\] 0 " "Pin \"instructionAD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[5\] 0 " "Pin \"instructionAD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[6\] 0 " "Pin \"instructionAD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[7\] 0 " "Pin \"instructionAD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[8\] 0 " "Pin \"instructionAD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[9\] 0 " "Pin \"instructionAD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[10\] 0 " "Pin \"instructionAD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[11\] 0 " "Pin \"instructionAD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[12\] 0 " "Pin \"instructionAD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[13\] 0 " "Pin \"instructionAD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[14\] 0 " "Pin \"instructionAD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instructionAD\[15\] 0 " "Pin \"instructionAD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[0\] 0 " "Pin \"dataAD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[1\] 0 " "Pin \"dataAD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[2\] 0 " "Pin \"dataAD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[3\] 0 " "Pin \"dataAD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[4\] 0 " "Pin \"dataAD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[5\] 0 " "Pin \"dataAD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[6\] 0 " "Pin \"dataAD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[7\] 0 " "Pin \"dataAD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[8\] 0 " "Pin \"dataAD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[9\] 0 " "Pin \"dataAD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[10\] 0 " "Pin \"dataAD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[11\] 0 " "Pin \"dataAD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[12\] 0 " "Pin \"dataAD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[13\] 0 " "Pin \"dataAD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[14\] 0 " "Pin \"dataAD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataAD\[15\] 0 " "Pin \"dataAD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[0\] 0 " "Pin \"toData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[1\] 0 " "Pin \"toData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[2\] 0 " "Pin \"toData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[3\] 0 " "Pin \"toData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[4\] 0 " "Pin \"toData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[5\] 0 " "Pin \"toData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[6\] 0 " "Pin \"toData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[7\] 0 " "Pin \"toData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[8\] 0 " "Pin \"toData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[9\] 0 " "Pin \"toData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[10\] 0 " "Pin \"toData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[11\] 0 " "Pin \"toData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[12\] 0 " "Pin \"toData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[13\] 0 " "Pin \"toData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[14\] 0 " "Pin \"toData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toData\[15\] 0 " "Pin \"toData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DataWriteFlag 0 " "Pin \"DataWriteFlag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyEnable 0 " "Pin \"keyEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printEnable 0 " "Pin \"printEnable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[0\] 0 " "Pin \"printCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[1\] 0 " "Pin \"printCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[2\] 0 " "Pin \"printCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[3\] 0 " "Pin \"printCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[4\] 0 " "Pin \"printCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[5\] 0 " "Pin \"printCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[6\] 0 " "Pin \"printCode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[7\] 0 " "Pin \"printCode\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[8\] 0 " "Pin \"printCode\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[9\] 0 " "Pin \"printCode\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[10\] 0 " "Pin \"printCode\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[11\] 0 " "Pin \"printCode\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[12\] 0 " "Pin \"printCode\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[13\] 0 " "Pin \"printCode\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[14\] 0 " "Pin \"printCode\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printCode\[15\] 0 " "Pin \"printCode\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[0\] 0 " "Pin \"printData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[1\] 0 " "Pin \"printData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[2\] 0 " "Pin \"printData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[3\] 0 " "Pin \"printData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[4\] 0 " "Pin \"printData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[5\] 0 " "Pin \"printData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[6\] 0 " "Pin \"printData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[7\] 0 " "Pin \"printData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[8\] 0 " "Pin \"printData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[9\] 0 " "Pin \"printData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[10\] 0 " "Pin \"printData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[11\] 0 " "Pin \"printData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[12\] 0 " "Pin \"printData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[13\] 0 " "Pin \"printData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[14\] 0 " "Pin \"printData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "printData\[15\] 0 " "Pin \"printData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558666340596 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1558666340596 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558666340831 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558666340893 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558666341143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558666341393 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1558666341549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/output_files/MyCircuit.fit.smsg " "Generated suppressed messages file F:/COURSES/Architecture/ergasia3/ProjPt1c_ALL/output_files/MyCircuit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558666341696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 391 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558666341977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 05:52:21 2019 " "Processing ended: Fri May 24 05:52:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558666341977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558666341977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558666341977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558666341977 ""}
