
    Selected circuits
    ===================
     - **Bitwidth**: 12
     - **Pareto filtration critera**: pwr - ep
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul12s_pwr_1_210_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul12s_pwr_1_210_ep_00_gen.v) [Verilog PDK45](mul12s_pwr_1_210_ep_00_pdk45.v)  [C](mul12s_pwr_1_210_ep_00.c) |
| mul12s_pwr_1_205_ep_25 | 0.2 | 1 | 25.0 | 0.0004718265 |  [Verilog generic](mul12s_pwr_1_205_ep_25_gen.v) [Verilog PDK45](mul12s_pwr_1_205_ep_25_pdk45.v)  [C](mul12s_pwr_1_205_ep_25.c) |
| mul12s_pwr_1_093_ep_49 | 512.0 | 2048 | 49.9877929688 | 0.2172156745 |  [Verilog generic](mul12s_pwr_1_093_ep_49_gen.v) [Verilog PDK45](mul12s_pwr_1_093_ep_49_pdk45.v)  [C](mul12s_pwr_1_093_ep_49.c) |
| mul12s_pwr_1_091_ep_62 | 512.3 | 2049 | 62.4877929688 | 0.2177037778 |  [Verilog generic](mul12s_pwr_1_091_ep_62_gen.v) [Verilog PDK45](mul12s_pwr_1_091_ep_62_pdk45.v)  [C](mul12s_pwr_1_091_ep_62.c) |
| mul12s_pwr_0_965_ep_74 | 853.33337 | 4095 | 74.9755859375 | 0.4100200724 |  [Verilog generic](mul12s_pwr_0_965_ep_74_gen.v) [Verilog PDK45](mul12s_pwr_0_965_ep_74_pdk45.v)  [C](mul12s_pwr_0_965_ep_74.c) |
| mul12s_pwr_0_850_ep_87 | 3584.0 | 14336 | 87.4786376953 | 1.4528030577 |  [Verilog generic](mul12s_pwr_0_850_ep_87_gen.v) [Verilog PDK45](mul12s_pwr_0_850_ep_87_pdk45.v)  [C](mul12s_pwr_0_850_ep_87.c) |
| mul12s_pwr_0_000_ep_99 | 1572351.9 | 4194303 | 99.951171875 | 1732.6494993 |  [Verilog generic](mul12s_pwr_0_000_ep_99_gen.v) [Verilog PDK45](mul12s_pwr_0_000_ep_99_pdk45.v)  [C](mul12s_pwr_0_000_ep_99.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             