Reading OpenROAD database at '/content/openlane_run/10-openroad-globalrouting/spm.odb'…
Reading library file at '/content/openlane_run/tmp/e6ad2c8168094a51b03dd78aa3c31964.lib'…
Reading design constraints file at '/content/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 96580 107300 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     457
Number of terminals:      38
Number of snets:          2
Number of nets:           331

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 39.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12323.
[INFO DRT-0033] mcon shape region query size = 7478.
[INFO DRT-0033] met1 shape region query size = 2215.
[INFO DRT-0033] via shape region query size = 160.
[INFO DRT-0033] met2 shape region query size = 96.
[INFO DRT-0033] via2 shape region query size = 128.
[INFO DRT-0033] met3 shape region query size = 132.
[INFO DRT-0033] via3 shape region query size = 128.
[INFO DRT-0033] met4 shape region query size = 36.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 103 pins.
[INFO DRT-0081]   Complete 33 unique inst patterns.
[INFO DRT-0084]   Complete 217 groups.
#scanned instances     = 457
#unique  instances     = 39
#stdCellGenAp          = 1020
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 689
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 942
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 114.36 (MB), peak = 114.98 (MB)

Number of guides:     1989

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-1000] Pin _239_/B not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-1000] Pin y not in any guide. Attempting to patch guides to cover (at least part of) the pin.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 661.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 543.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 275.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 36.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 936 vertical wires in 1 frboxes and 579 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 51 vertical wires in 1 frboxes and 119 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.24 (MB), peak = 119.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.24 (MB), peak = 119.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 127.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 128.46 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:02, memory = 131.61 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:02, memory = 131.61 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:03, memory = 138.30 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:06, memory = 159.56 (MB).
[INFO DRT-0199]   Number of violations = 132.
Viol/Layer         li1   met1   met2
Metal Spacing        2     38      0
Recheck              0     51     18
Short                0     23      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 502.77 (MB), peak = 502.77 (MB)
Total wire length = 5433 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2176 um.
Total wire length on LAYER met2 = 2238 um.
Total wire length on LAYER met3 = 1018 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1794.
Up-via summary (total 1794):.

-----------------------
 FR_MASTERSLICE       0
            li1     847
           met1     911
           met2      36
           met3       0
           met4       0
-----------------------
                   1794


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 132 violations.
    elapsed time = 00:00:00, memory = 502.77 (MB).
    Completing 20% with 132 violations.
    elapsed time = 00:00:00, memory = 502.77 (MB).
    Completing 30% with 132 violations.
    elapsed time = 00:00:00, memory = 502.77 (MB).
    Completing 40% with 132 violations.
    elapsed time = 00:00:00, memory = 502.77 (MB).
    Completing 50% with 131 violations.
    elapsed time = 00:00:00, memory = 502.77 (MB).
    Completing 60% with 131 violations.
    elapsed time = 00:00:02, memory = 502.77 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:02, memory = 502.77 (MB).
    Completing 80% with 106 violations.
    elapsed time = 00:00:03, memory = 502.77 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:05, memory = 502.84 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:05, memory = 502.84 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                5      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 502.84 (MB), peak = 513.91 (MB)
Total wire length = 5341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2127 um.
Total wire length on LAYER met2 = 2182 um.
Total wire length on LAYER met3 = 1032 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1783.
Up-via summary (total 1783):.

-----------------------
 FR_MASTERSLICE       0
            li1     847
           met1     900
           met2      36
           met3       0
           met4       0
-----------------------
                   1783


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 508.00 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:04, memory = 508.00 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:04, memory = 508.00 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        2
Short                5
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 508.25 (MB), peak = 513.91 (MB)
Total wire length = 5348 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2109 um.
Total wire length on LAYER met2 = 2190 um.
Total wire length on LAYER met3 = 1048 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1801.
Up-via summary (total 1801):.

-----------------------
 FR_MASTERSLICE       0
            li1     847
           met1     918
           met2      36
           met3       0
           met4       0
-----------------------
                   1801


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 508.25 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 508.25 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 508.25 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 508.25 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 508.25 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 508.25 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 508.25 (MB), peak = 513.91 (MB)
Total wire length = 5341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2065 um.
Total wire length on LAYER met2 = 2213 um.
Total wire length on LAYER met3 = 1062 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1800.
Up-via summary (total 1800):.

-----------------------
 FR_MASTERSLICE       0
            li1     847
           met1     917
           met2      36
           met3       0
           met4       0
-----------------------
                   1800


[INFO DRT-0198] Complete detail routing.
Total wire length = 5341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2065 um.
Total wire length on LAYER met2 = 2213 um.
Total wire length on LAYER met3 = 1062 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1800.
Up-via summary (total 1800):.

-----------------------
 FR_MASTERSLICE       0
            li1     847
           met1     917
           met2      36
           met3       0
           met4       0
-----------------------
                   1800


[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:19, memory = 508.25 (MB), peak = 513.91 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/content/openlane_run/11-openroad-detailedrouting/spm.odb'…
Writing netlist to '/content/openlane_run/11-openroad-detailedrouting/spm.nl.v'…
Writing powered netlist to '/content/openlane_run/11-openroad-detailedrouting/spm.pnl.v'…
Writing layout to '/content/openlane_run/11-openroad-detailedrouting/spm.def'…
Writing timing constraints to '/content/openlane_run/11-openroad-detailedrouting/spm.sdc'…
