<?xml version='1.0'?>
<island simulinkPath='streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B' topLevelEntity='streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='bus_clk' dir='in' role='clock'/>
    <port name='bus_areset' dir='in' clock='bus_clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='bus_clk' reset='bus_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='bus_clk' reset='bus_areset' width='14' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='bus_clk' reset='bus_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='bus_clk' reset='bus_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='bus_clk' reset='bus_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='in_1_rx_vin1_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_1_rx_vin1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='rx_vin1' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_2_imag_rx_din1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_imag_rx_din1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='rx_din1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='in_2_real_rx_din1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_2_real_rx_din1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='rx_din1' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_fft_in1_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_3_fft_in1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='fft_in1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_cp_in1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_cp_in1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='cp_in1' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_nprb1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_5_nprb1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='nprb1' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_hcs_bypass_l1_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_6_hcs_bypass_l1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem_channel_HSC1_1_in_cunroll_x.stm' highLevelName='hcs_bypass_l1' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_fft_gain_re_l1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_fft_gain_re_l1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_in_cunroll_x.stm' highLevelName='fft_gain_re_l1' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_fft_gain_im_l1_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_8_fft_gain_im_l1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_in_cunroll_x.stm' highLevelName='fft_gain_im_l1' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_9_fft_shift_l1_tpl' clock='clk' reset='areset' width='4' dir='in' role='data' qsys_role='data_in_9_fft_shift_l1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling_channel_RXS1_in.stm' highLevelName='fft_shift_l1' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_time_in1_tpl' clock='clk' reset='areset' width='64' dir='in' role='data' qsys_role='data_in_10_time_in1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='time_in1' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_11_DC_SC_EN_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_11_DC_SC_EN_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_in_cunroll_x.stm' highLevelName='DC_SC_EN' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_12_rx_ch_in_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_12_rx_ch_in_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='rx_ch_in' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_13_ripple_comp_en_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_13_ripple_comp_en_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_in_cunroll_x.stm' highLevelName='ripple_comp_en' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_14_rc_bw_sel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_14_rc_bw_sel_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_in_cunroll_x.stm' highLevelName='rc_bw_sel' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_15_sym_metadata_in_tpl' clock='clk' reset='areset' width='64' dir='in' role='data' qsys_role='data_in_15_sym_metadata_in_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='sym_metadata_in' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_16_sym_metadata_in_valid_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_16_sym_metadata_in_valid_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_ChannelIn_cunroll_x.stm' highLevelName='sym_metadata_in_valid' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='21' vector='0' complex='0'/>
    <port name='in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='in_sharedMemWireData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='22' vector='0' complex='0'/>
    <port name='out_1_rx_valid_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_rx_valid_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='rx_valid' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_2_rx_chout_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_rx_chout_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='rx_chout' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_3_imag_rx_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_imag_rx_dout_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='rx_dout' highLevelIndex='2' vector='0' complex='1'/>
    <port name='out_3_real_rx_dout_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_real_rx_dout_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='rx_dout' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_rx_time_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_4_rx_time_out_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='rx_time_out' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_td_fft_in_v_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_5_td_fft_in_v_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='td_fft_in_v' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_td_fft_in_ch_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_6_td_fft_in_ch_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='td_fft_in_ch' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_7_imag_td_fft_in_d_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_7_imag_td_fft_in_d_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='td_fft_in_d' highLevelIndex='7' vector='0' complex='1'/>
    <port name='out_7_real_td_fft_in_d_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_7_real_td_fft_in_d_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='td_fft_in_d' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_8_nsc_out_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_8_nsc_out_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='nsc_out' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_9_size_out_tpl' clock='clk' reset='areset' width='4' dir='out' role='data' qsys_role='data_out_9_size_out_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='size_out' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_10_td_time_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_10_td_time_out_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp_channel_RXG1_out_cunroll_x.stm' highLevelName='td_time_out' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_11_fd_data_v_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_11_fd_data_v_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling_channel_RXS1_out.stm' highLevelName='fd_data_v' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_12_fd_data_c_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_12_fd_data_c_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling_channel_RXS1_out.stm' highLevelName='fd_data_c' highLevelIndex='13' vector='0' complex='0'/>
    <port name='out_13_imag_fd_data_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_13_imag_fd_data_q_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling_channel_RXS1_out.stm' highLevelName='fd_data_q' highLevelIndex='14' vector='0' complex='1'/>
    <port name='out_13_real_fd_data_q_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_13_real_fd_data_q_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling_channel_RXS1_out.stm' highLevelName='fd_data_q' highLevelIndex='15' vector='0' complex='0'/>
    <port name='out_14_eAxC_tpl' clock='clk' reset='areset' width='2' dir='out' role='data' qsys_role='data_out_14_eAxC_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='eAxC' highLevelIndex='16' vector='0' complex='0'/>
    <port name='out_15_metadata_sym_out_tpl' clock='clk' reset='areset' width='64' dir='out' role='data' qsys_role='data_out_15_metadata_sym_out_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_channel_BRSC1_out_cunroll_x.stm' highLevelName='metadata_sym_out' highLevelIndex='17' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='21' vector='0' complex='0'/>
    <port name='out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='out_sharedMemPortAddr_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='22' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' stm='' highLevelName='out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_100MHz_x_tpl' highLevelIndex='23' vector='0' complex='0'/>
    <port name='out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' stm='' highLevelName='out_sharedMemPortData_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpose_ripple_comp_LookupTable_60MHz_x_tpl' highLevelIndex='24' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
