<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\Pmod\Pmod_Matrix2\sample\GOWIN_matrix2\impl\gwsynthesis\matrix2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\Pmod\Pmod_Matrix2\sample\GOWIN_matrix2\src\matrix2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 06 21:42:58 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>61</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>75</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>398.733(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>overflow_Z</td>
<td>100.000(MHz)</td>
<td>260.729(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>overflow_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.165</td>
<td>rowCounter_0_s1/Q</td>
<td>COL_Green_s2/SET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.800</td>
</tr>
<tr>
<td>2</td>
<td>6.209</td>
<td>rowCounter_0_s1/Q</td>
<td>COL_Red_s2/SET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.756</td>
</tr>
<tr>
<td>3</td>
<td>7.222</td>
<td>currentStep_1_s0/Q</td>
<td>mat_RCLOCK_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.743</td>
</tr>
<tr>
<td>4</td>
<td>7.274</td>
<td>mat_CLOCK_s2/Q</td>
<td>mat_RCLOCK_s2/RESET</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.691</td>
</tr>
<tr>
<td>5</td>
<td>7.414</td>
<td>mat_CLOCK_s2/Q</td>
<td>rowCounter_2_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.551</td>
</tr>
<tr>
<td>6</td>
<td>7.475</td>
<td>colorSelector_s1/Q</td>
<td>COL_Red_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.490</td>
</tr>
<tr>
<td>7</td>
<td>7.492</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/overflow_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.473</td>
</tr>
<tr>
<td>8</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>9</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>10</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>11</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_4_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>12</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>13</td>
<td>7.893</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.072</td>
</tr>
<tr>
<td>14</td>
<td>7.925</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.040</td>
</tr>
<tr>
<td>15</td>
<td>7.957</td>
<td>colorSelector_s1/Q</td>
<td>COL_Green_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.008</td>
</tr>
<tr>
<td>16</td>
<td>8.107</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_10_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>8.107</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_7_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>8.107</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_8_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>8.107</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>8.239</td>
<td>timer_instance/counter_1_s0/Q</td>
<td>timer_instance/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.726</td>
</tr>
<tr>
<td>21</td>
<td>8.245</td>
<td>mat_CLOCK_s2/Q</td>
<td>rowCounter_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.720</td>
</tr>
<tr>
<td>22</td>
<td>8.245</td>
<td>mat_CLOCK_s2/Q</td>
<td>rowCounter_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.720</td>
</tr>
<tr>
<td>23</td>
<td>8.248</td>
<td>mat_CLOCK_s2/Q</td>
<td>COL_Green_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>24</td>
<td>8.274</td>
<td>timer_instance/counter_1_s0/Q</td>
<td>timer_instance/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.691</td>
</tr>
<tr>
<td>25</td>
<td>8.290</td>
<td>mat_CLOCK_s2/Q</td>
<td>COL_Red_s2/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.675</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.347</td>
<td>rowCounter_2_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/AD[5]</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>timer_instance/counter_3_s0/Q</td>
<td>timer_instance/counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_instance/counter_7_s0/Q</td>
<td>timer_instance/counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>timer_instance/counter_9_s0/Q</td>
<td>timer_instance/counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>rowCounter_1_s1/Q</td>
<td>rowCounter_1_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.429</td>
<td>currentStep_0_s0/Q</td>
<td>currentStep_0_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>8</td>
<td>0.430</td>
<td>mat_CLOCK_s2/Q</td>
<td>mat_CLOCK_s2/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>9</td>
<td>0.458</td>
<td>rowCounter_1_s1/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/AD[4]</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>10</td>
<td>0.465</td>
<td>mat_CLOCK_s2/Q</td>
<td>currentStep_0_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>11</td>
<td>0.465</td>
<td>mat_CLOCK_s2/Q</td>
<td>currentStep_1_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>12</td>
<td>0.465</td>
<td>mat_CLOCK_s2/Q</td>
<td>currentStep_2_s0/CE</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>13</td>
<td>0.470</td>
<td>currentStep_2_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/AD[2]</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>14</td>
<td>0.470</td>
<td>colorSelector_s1/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/AD[6]</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>15</td>
<td>0.471</td>
<td>currentStep_1_s0/Q</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/AD[1]</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>16</td>
<td>0.485</td>
<td>currentStep_2_s0/Q</td>
<td>currentStep_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>0.485</td>
<td>rowCounter_2_s0/Q</td>
<td>rowCounter_2_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>0.546</td>
<td>timer_instance/counter_10_s0/Q</td>
<td>timer_instance/counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>19</td>
<td>0.546</td>
<td>timer_instance/counter_4_s0/Q</td>
<td>timer_instance/counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>20</td>
<td>0.546</td>
<td>timer_instance/counter_5_s0/Q</td>
<td>timer_instance/counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>21</td>
<td>0.546</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>22</td>
<td>0.547</td>
<td>timer_instance/counter_2_s0/Q</td>
<td>timer_instance/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>23</td>
<td>0.553</td>
<td>timer_instance/counter_0_s0/Q</td>
<td>timer_instance/counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>24</td>
<td>0.553</td>
<td>colorSelector_s1/Q</td>
<td>rowCounter_0_s1/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>25</td>
<td>0.560</td>
<td>currentStep_1_s0/Q</td>
<td>currentStep_1_s0/D</td>
<td>overflow_Z:[R]</td>
<td>overflow_Z:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>mat_RCLOCK_s2</td>
</tr>
<tr>
<td>3</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.653</td>
<td>4.653</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>overflow_Z</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Green_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.483</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C31[0][B]</td>
<td>n36_s0/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n36_s0/COUT</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>n37_s0/CIN</td>
</tr>
<tr>
<td>2.088</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n37_s0/COUT</td>
</tr>
<tr>
<td>2.562</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>n42_s4/I2</td>
</tr>
<tr>
<td>3.132</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s4/F</td>
</tr>
<tr>
<td>4.614</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">COL_Green_s2/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.175, 30.923%; route: 2.393, 62.972%; tC2Q: 0.232, 6.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Red_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.483</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C31[0][B]</td>
<td>n36_s0/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n36_s0/COUT</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>n37_s0/CIN</td>
</tr>
<tr>
<td>2.088</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n37_s0/COUT</td>
</tr>
<tr>
<td>2.562</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>n42_s4/I2</td>
</tr>
<tr>
<td>3.132</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s4/F</td>
</tr>
<tr>
<td>4.570</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">COL_Red_s2/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.175, 31.290%; route: 2.349, 62.533%; tC2Q: 0.232, 6.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mat_RCLOCK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>n23_s0/I1</td>
</tr>
<tr>
<td>2.032</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">n23_s0/F</td>
</tr>
<tr>
<td>3.557</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR40[A]</td>
<td style=" font-weight:bold;">mat_RCLOCK_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td>mat_RCLOCK_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR40[A]</td>
<td>mat_RCLOCK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.235%; route: 1.956, 71.307%; tC2Q: 0.232, 8.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mat_RCLOCK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n86_s0/I3</td>
</tr>
<tr>
<td>2.065</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n86_s0/F</td>
</tr>
<tr>
<td>3.505</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td style=" font-weight:bold;">mat_RCLOCK_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[A]</td>
<td>mat_RCLOCK_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR40[A]</td>
<td>mat_RCLOCK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 21.181%; route: 1.889, 70.198%; tC2Q: 0.232, 8.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n86_s0/I3</td>
</tr>
<tr>
<td>2.050</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n86_s0/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n87_s1/I1</td>
</tr>
<tr>
<td>2.641</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 34.573%; route: 1.437, 56.333%; tC2Q: 0.232, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Red_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>1.209</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>n42_s5/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">n42_s5/F</td>
</tr>
<tr>
<td>3.304</td>
<td>1.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">COL_Red_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.765%; route: 1.741, 69.917%; tC2Q: 0.232, 9.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/overflow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>3.399</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance/overflow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 45.492%; route: 1.116, 45.126%; tC2Q: 0.232, 9.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>timer_instance/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.997</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.029%; route: 0.700, 33.772%; tC2Q: 0.232, 11.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.966</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 55.891%; route: 0.668, 32.735%; tC2Q: 0.232, 11.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Green_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>2.822</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">COL_Green_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.776, 88.448%; tC2Q: 0.232, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.784</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 61.349%; route: 0.486, 26.166%; tC2Q: 0.232, 12.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.784</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>timer_instance/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 61.349%; route: 0.486, 26.166%; tC2Q: 0.232, 12.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.784</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[0][B]</td>
<td>timer_instance/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 61.349%; route: 0.486, 26.166%; tC2Q: 0.232, 12.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>timer_instance/n10_s2/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s2/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>timer_instance/n10_s0/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n10_s0/F</td>
</tr>
<tr>
<td>2.784</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 61.349%; route: 0.486, 26.166%; tC2Q: 0.232, 12.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.157</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>timer_instance/n21_s/I0</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n21_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>timer_instance/n20_s/CIN</td>
</tr>
<tr>
<td>1.936</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n20_s/COUT</td>
</tr>
<tr>
<td>1.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>timer_instance/n19_s/CIN</td>
</tr>
<tr>
<td>1.971</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/COUT</td>
</tr>
<tr>
<td>1.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td>timer_instance/n18_s/CIN</td>
</tr>
<tr>
<td>2.006</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n18_s/COUT</td>
</tr>
<tr>
<td>2.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>timer_instance/n17_s/CIN</td>
</tr>
<tr>
<td>2.041</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/COUT</td>
</tr>
<tr>
<td>2.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td>timer_instance/n16_s/CIN</td>
</tr>
<tr>
<td>2.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td>timer_instance/n15_s/CIN</td>
</tr>
<tr>
<td>2.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/COUT</td>
</tr>
<tr>
<td>2.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[0][B]</td>
<td>timer_instance/n14_s/CIN</td>
</tr>
<tr>
<td>2.147</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n14_s/COUT</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td>timer_instance/n13_s/CIN</td>
</tr>
<tr>
<td>2.182</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/COUT</td>
</tr>
<tr>
<td>2.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>timer_instance/n12_s/CIN</td>
</tr>
<tr>
<td>2.652</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n12_s/SUM</td>
</tr>
<tr>
<td>2.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.322, 76.558%; route: 0.174, 10.060%; tC2Q: 0.231, 13.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n86_s0/I3</td>
</tr>
<tr>
<td>2.050</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n86_s0/F</td>
</tr>
<tr>
<td>2.072</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>n18_s3/I2</td>
</tr>
<tr>
<td>2.534</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">n18_s3/F</td>
</tr>
<tr>
<td>2.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 59.132%; route: 0.471, 27.379%; tC2Q: 0.232, 13.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n86_s0/I3</td>
</tr>
<tr>
<td>2.050</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n86_s0/F</td>
</tr>
<tr>
<td>2.072</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n17_s2/I3</td>
</tr>
<tr>
<td>2.534</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n17_s2/F</td>
</tr>
<tr>
<td>2.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 59.132%; route: 0.471, 27.379%; tC2Q: 0.232, 13.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Green_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">COL_Green_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>COL_Green_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.486, 86.543%; tC2Q: 0.231, 13.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.157</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>timer_instance/n21_s/I0</td>
</tr>
<tr>
<td>1.901</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n21_s/COUT</td>
</tr>
<tr>
<td>1.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>timer_instance/n20_s/CIN</td>
</tr>
<tr>
<td>1.936</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n20_s/COUT</td>
</tr>
<tr>
<td>1.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>timer_instance/n19_s/CIN</td>
</tr>
<tr>
<td>1.971</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/COUT</td>
</tr>
<tr>
<td>1.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td>timer_instance/n18_s/CIN</td>
</tr>
<tr>
<td>2.006</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n18_s/COUT</td>
</tr>
<tr>
<td>2.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>timer_instance/n17_s/CIN</td>
</tr>
<tr>
<td>2.041</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/COUT</td>
</tr>
<tr>
<td>2.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td>timer_instance/n16_s/CIN</td>
</tr>
<tr>
<td>2.077</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td>timer_instance/n15_s/CIN</td>
</tr>
<tr>
<td>2.112</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/COUT</td>
</tr>
<tr>
<td>2.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[0][B]</td>
<td>timer_instance/n14_s/CIN</td>
</tr>
<tr>
<td>2.147</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n14_s/COUT</td>
</tr>
<tr>
<td>2.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td>timer_instance/n13_s/CIN</td>
</tr>
<tr>
<td>2.617</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/SUM</td>
</tr>
<tr>
<td>2.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 76.070%; route: 0.174, 10.270%; tC2Q: 0.231, 13.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>COL_Red_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>2.489</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">COL_Red_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2/CLK</td>
</tr>
<tr>
<td>10.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>COL_Red_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 86.210%; tC2Q: 0.231, 13.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/n22_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n22_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>timer_instance/n19_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n19_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>timer_instance/counter_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>timer_instance/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td>timer_instance/n15_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n15_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>timer_instance/counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>timer_instance/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td>timer_instance/n13_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n13_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>timer_instance/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>n17_s2/I0</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">n17_s2/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/Q</td>
</tr>
<tr>
<td>0.801</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n35_s2/I0</td>
</tr>
<tr>
<td>1.033</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>1.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n6_s2/I0</td>
</tr>
<tr>
<td>1.034</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n6_s2/F</td>
</tr>
<tr>
<td>1.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">rowCounter_1_s1/Q</td>
</tr>
<tr>
<td>1.168</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 64.908%; tC2Q: 0.202, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">currentStep_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>currentStep_0_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">currentStep_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>mat_CLOCK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">mat_CLOCK_s2/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.533%; tC2Q: 0.202, 42.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.646%; tC2Q: 0.202, 34.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>1.181</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.650%; tC2Q: 0.202, 34.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>1.182</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ledFrameBuffer_ledFrameBuffer_0_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>0.711</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 65.718%; tC2Q: 0.202, 34.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>n33_s0/I2</td>
</tr>
<tr>
<td>1.088</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">n33_s0/F</td>
</tr>
<tr>
<td>1.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">currentStep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>currentStep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>n16_s0/I2</td>
</tr>
<tr>
<td>1.088</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" background: #97FFFF;">n16_s0/F</td>
</tr>
<tr>
<td>1.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">rowCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>rowCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C28[1][B]</td>
<td>timer_instance/n12_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n12_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][B]</td>
<td>timer_instance/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td>timer_instance/n18_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n18_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>timer_instance/counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>timer_instance/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>timer_instance/n17_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n17_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>timer_instance/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td>timer_instance/n16_s/I1</td>
</tr>
<tr>
<td>1.416</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n16_s/SUM</td>
</tr>
<tr>
<td>1.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>timer_instance/n20_s/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n20_s/SUM</td>
</tr>
<tr>
<td>1.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_instance/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>timer_instance/n21_s/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n21_s/SUM</td>
</tr>
<tr>
<td>1.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>timer_instance/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.150%; route: 0.131, 23.199%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>colorSelector_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rowCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>colorSelector_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">colorSelector_s1/Q</td>
</tr>
<tr>
<td>0.925</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>n18_s3/I1</td>
</tr>
<tr>
<td>1.157</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">n18_s3/F</td>
</tr>
<tr>
<td>1.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">rowCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>rowCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.143%; route: 0.130, 23.034%; tC2Q: 0.202, 35.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>currentStep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>overflow_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">currentStep_1_s0/Q</td>
</tr>
<tr>
<td>0.800</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>n34_s0/I1</td>
</tr>
<tr>
<td>1.164</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">n34_s0/F</td>
</tr>
<tr>
<td>1.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">currentStep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R26C26[1][A]</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>currentStep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rowCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>rowCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mat_RCLOCK_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>mat_RCLOCK_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mat_RCLOCK_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentStep_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>currentStep_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>currentStep_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>ledFrameBuffer_ledFrameBuffer_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentStep_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>currentStep_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>currentStep_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mat_CLOCK_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>mat_CLOCK_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rowCounter_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>rowCounter_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rowCounter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>rowCounter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>colorSelector_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>colorSelector_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>colorSelector_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>overflow_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>currentStep_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>currentStep_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>overflow_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_instance/overflow_s0/Q</td>
</tr>
<tr>
<td>10.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>currentStep_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>12</td>
<td>clk_d</td>
<td>7.492</td>
<td>0.261</td>
</tr>
<tr>
<td>12</td>
<td>n10_3</td>
<td>7.492</td>
<td>0.782</td>
</tr>
<tr>
<td>12</td>
<td>overflow_Z</td>
<td>6.165</td>
<td>0.940</td>
</tr>
<tr>
<td>11</td>
<td>mat_CLOCK_d</td>
<td>7.274</td>
<td>1.888</td>
</tr>
<tr>
<td>7</td>
<td>currentStep[0]</td>
<td>6.213</td>
<td>0.827</td>
</tr>
<tr>
<td>6</td>
<td>colorSelector_4</td>
<td>7.475</td>
<td>1.776</td>
</tr>
<tr>
<td>6</td>
<td>currentStep[1]</td>
<td>6.284</td>
<td>0.674</td>
</tr>
<tr>
<td>5</td>
<td>currentStep[2]</td>
<td>7.263</td>
<td>0.670</td>
</tr>
<tr>
<td>5</td>
<td>n86_3</td>
<td>7.274</td>
<td>1.785</td>
</tr>
<tr>
<td>5</td>
<td>rowCounter[0]</td>
<td>6.165</td>
<td>0.811</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C27</td>
<td>76.39%</td>
</tr>
<tr>
<td>R26C31</td>
<td>72.22%</td>
</tr>
<tr>
<td>R26C28</td>
<td>55.56%</td>
</tr>
<tr>
<td>R26C26</td>
<td>37.50%</td>
</tr>
<tr>
<td>R26C29</td>
<td>33.33%</td>
</tr>
<tr>
<td>R27C30</td>
<td>27.78%</td>
</tr>
<tr>
<td>R27C31</td>
<td>25.00%</td>
</tr>
<tr>
<td>R28C32</td>
<td>8.33%</td>
</tr>
<tr>
<td>R26C32</td>
<td>8.33%</td>
</tr>
<tr>
<td>R1C34</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
