Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/ecen 220/lab5/ALU4bit_isim_beh.exe -prj J:/ecen 220/lab5/ALU4bit_beh.prj work.ALU4bit work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/ecen 220/lab5/lab5.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fullAdder
Compiling module carryControl
Compiling module mux21
Compiling module mux41
Compiling module ALU1bit
Compiling module ALU4bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable J:/ecen 220/lab5/ALU4bit_isim_beh.exe
Fuse Memory Usage: 28296 KB
Fuse CPU Usage: 780 ms
