Vivado Simulator 2018.3
Time resolution is 1 ps
wrong at index 1
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : ffff
test module: ffff
$finish called at time : 2105 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 2
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : ffff
test module: ffff
$finish called at time : 2155 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 3
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : ffff
test module: 0001
$finish called at time : 2205 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 5
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2305 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 6
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2355 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 7
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2405 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 8
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2455 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index 9
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2505 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index a
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 2555 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index b
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 2605 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
wrong at index d
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 2705 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
index e finished
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  == 
Test end!
----PASS!!!
$finish called at time : 2755 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 111
wrong at index f
 ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  ==  = 
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 2805 ns : File "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp3/memory_w_r/memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" Line 121
