# Design_of_32-bit_RISC_Processor
Implemented pipeline design of a 32-bit RISC processor based on MIPS ISA using Verilog HDL.Verified the design functioning using directed test benches in verilog for different assembly instructions.
