verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_tx_46.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_rx_45.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/spi_slave_44.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/pipeline_48.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/edge_detector_47.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/cclk_detector_43.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/timer_4.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reg_interface_3.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/duplicator_5.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/comparator_13.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/avr_interface_2.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/fastclk.v"
verilog work "C:/Users/trinlab/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v"
