
Efinix FPGA Bitstream Generator.
Version: 2023.1.150 
Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Compiled: Jun 23 2023.

Using source file "E:/intern/project/uartmod/work_pnr/uartmod.lbf"
Generating HEX programming file for device "T120F324", family "Trion"
Using periphery source file "E:/intern/project/uartmod/outflow/uartmod.lpf"
Generating bit file: "E:/intern/project/uartmod/outflow/uartmod.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	spi_low_power_mode                       = on
	oscillator_clock_divider                 = DIV8
	io_weak_pullup                           = on
	release_tri_then_reset                   = on
Finished generating "E:/intern/project/uartmod/outflow/uartmod.hex"
Efinity Bitstream Generator took 11.1294 seconds.
	Efinity Bitstream Generator took 5.03125 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 2.556 MB, end = 7.372 MB, delta = 4.816 MB
	Efinity Bitstream Generator peak virtual memory usage = 226.892 MB
Efinity Bitstream Generator resident set memory usage: begin = 7.9 MB, end = 14.968 MB, delta = 7.068 MB
	Efinity Bitstream Generator peak resident set memory usage = 202.064 MB
