<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/count.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/ctrl_lp4k.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/led_panel_4k.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/memory_V2.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/comp.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/lsr_led.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/mux_led.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/Mouse_to_screen.v<br>
/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/PS2_to_screen/Mouse_to_screen/Led_panel_12bpp/mult.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  2 10:24:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Mouse_to_screen</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.282s, Elapsed time = 0h 0m 0.302s, Peak memory usage = 165.281MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.02s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 166.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 166.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 166.234MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 166.621MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 166.953MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 167.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 167.137MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 167.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 167.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 167.145MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.449s, Elapsed time = 0h 0m 0.486s, Peak memory usage = 193.148MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.117s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 193.148MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 193.148MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.945s, Elapsed time = 0h 0m 1s, Peak memory usage = 193.148MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>99</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>42</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>36</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>135(99 LUT, 36 ALU) / 23040</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>83 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>83 / 23280</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 56</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>231.884(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_multiplier/result_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>estado_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/result_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_0_s/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dir_actual_0_s/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dir_actual_1_s/CIN</td>
</tr>
<tr>
<td>1.932</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>dir_actual_1_s/SUM</td>
</tr>
<tr>
<td>2.307</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n87_s0/I0</td>
</tr>
<tr>
<td>2.864</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n87_s0/COUT</td>
</tr>
<tr>
<td>2.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n88_s0/CIN</td>
</tr>
<tr>
<td>2.914</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n88_s0/COUT</td>
</tr>
<tr>
<td>2.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n89_s0/CIN</td>
</tr>
<tr>
<td>2.964</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n89_s0/COUT</td>
</tr>
<tr>
<td>2.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n90_s0/CIN</td>
</tr>
<tr>
<td>3.014</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n90_s0/COUT</td>
</tr>
<tr>
<td>3.014</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n91_s0/CIN</td>
</tr>
<tr>
<td>3.064</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n91_s0/COUT</td>
</tr>
<tr>
<td>3.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n92_s0/CIN</td>
</tr>
<tr>
<td>3.114</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n92_s0/COUT</td>
</tr>
<tr>
<td>3.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n93_s0/CIN</td>
</tr>
<tr>
<td>3.164</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n93_s0/COUT</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n94_s0/CIN</td>
</tr>
<tr>
<td>3.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n94_s0/COUT</td>
</tr>
<tr>
<td>3.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n95_s0/CIN</td>
</tr>
<tr>
<td>3.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n95_s0/COUT</td>
</tr>
<tr>
<td>3.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n96_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n96_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n97_s0/CIN</td>
</tr>
<tr>
<td>3.364</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n97_s0/COUT</td>
</tr>
<tr>
<td>3.739</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>estado_0_s3/I3</td>
</tr>
<tr>
<td>4.001</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>estado_0_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>estado_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>estado_0_s1/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>estado_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.119, 52.952%; route: 1.500, 37.488%; tC2Q: 0.382, 9.560%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_multiplier/A_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_multiplier/result_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/A_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/A_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n43_s/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_multiplier/n43_s/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_multiplier/n42_s/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_multiplier/n42_s/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n41_s/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n41_s/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n40_s/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n40_s/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n39_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n39_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n38_s/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n38_s/COUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n37_s/CIN</td>
</tr>
<tr>
<td>1.995</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n37_s/COUT</td>
</tr>
<tr>
<td>1.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n36_s/CIN</td>
</tr>
<tr>
<td>2.045</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n36_s/COUT</td>
</tr>
<tr>
<td>2.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n35_s/CIN</td>
</tr>
<tr>
<td>2.095</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n35_s/COUT</td>
</tr>
<tr>
<td>2.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n34_s/CIN</td>
</tr>
<tr>
<td>2.145</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n34_s/COUT</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n33_s/CIN</td>
</tr>
<tr>
<td>2.195</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n33_s/COUT</td>
</tr>
<tr>
<td>2.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n32_s/CIN</td>
</tr>
<tr>
<td>2.439</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n32_s/SUM</td>
</tr>
<tr>
<td>2.814</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n108_s12/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n108_s12/F</td>
</tr>
<tr>
<td>3.715</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_11_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_multiplier/result_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.832, 54.865%; route: 1.125, 33.683%; tC2Q: 0.382, 11.452%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_multiplier/result_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/result_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_0_s/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dir_actual_0_s/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dir_actual_1_s/CIN</td>
</tr>
<tr>
<td>1.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dir_actual_1_s/COUT</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_2_s/CIN</td>
</tr>
<tr>
<td>1.789</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_2_s/COUT</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_3_s/CIN</td>
</tr>
<tr>
<td>1.839</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_3_s/COUT</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_4_s/CIN</td>
</tr>
<tr>
<td>1.889</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_4_s/COUT</td>
</tr>
<tr>
<td>1.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_5_s/CIN</td>
</tr>
<tr>
<td>1.939</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_5_s/COUT</td>
</tr>
<tr>
<td>1.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_6_s/CIN</td>
</tr>
<tr>
<td>1.989</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_6_s/COUT</td>
</tr>
<tr>
<td>1.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_7_s/CIN</td>
</tr>
<tr>
<td>2.039</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_7_s/COUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_8_s/CIN</td>
</tr>
<tr>
<td>2.089</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_8_s/COUT</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_9_s/CIN</td>
</tr>
<tr>
<td>2.139</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_9_s/COUT</td>
</tr>
<tr>
<td>2.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_10_s/CIN</td>
</tr>
<tr>
<td>2.189</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_10_s/COUT</td>
</tr>
<tr>
<td>2.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_11_s/CIN</td>
</tr>
<tr>
<td>2.432</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>dir_actual_11_s/SUM</td>
</tr>
<tr>
<td>2.807</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n160_s9/I1</td>
</tr>
<tr>
<td>3.324</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n160_s9/F</td>
</tr>
<tr>
<td>3.699</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>address_11_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>address_11_s2/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>address_11_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.816, 54.645%; route: 1.125, 33.847%; tC2Q: 0.382, 11.508%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_multiplier/A_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_multiplier/result_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/A_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/A_0_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n43_s/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_multiplier/n43_s/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_multiplier/n42_s/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_multiplier/n42_s/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n41_s/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n41_s/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n40_s/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n40_s/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n39_s/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n39_s/COUT</td>
</tr>
<tr>
<td>1.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n38_s/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n38_s/COUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n37_s/CIN</td>
</tr>
<tr>
<td>1.995</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n37_s/COUT</td>
</tr>
<tr>
<td>1.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n36_s/CIN</td>
</tr>
<tr>
<td>2.045</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n36_s/COUT</td>
</tr>
<tr>
<td>2.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n35_s/CIN</td>
</tr>
<tr>
<td>2.095</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n35_s/COUT</td>
</tr>
<tr>
<td>2.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n34_s/CIN</td>
</tr>
<tr>
<td>2.145</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n34_s/COUT</td>
</tr>
<tr>
<td>2.145</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/n33_s/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n33_s/SUM</td>
</tr>
<tr>
<td>2.764</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n109_s12/I0</td>
</tr>
<tr>
<td>3.290</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/n109_s12/F</td>
</tr>
<tr>
<td>3.665</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_10_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_multiplier/result_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.783, 54.179%; route: 1.125, 34.195%; tC2Q: 0.382, 11.626%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_multiplier/result_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_multiplier/result_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_multiplier/result_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_0_s/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>dir_actual_0_s/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>dir_actual_1_s/CIN</td>
</tr>
<tr>
<td>1.739</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>dir_actual_1_s/COUT</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_2_s/CIN</td>
</tr>
<tr>
<td>1.789</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_2_s/COUT</td>
</tr>
<tr>
<td>1.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_3_s/CIN</td>
</tr>
<tr>
<td>1.839</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_3_s/COUT</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_4_s/CIN</td>
</tr>
<tr>
<td>1.889</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_4_s/COUT</td>
</tr>
<tr>
<td>1.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_5_s/CIN</td>
</tr>
<tr>
<td>1.939</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_5_s/COUT</td>
</tr>
<tr>
<td>1.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_6_s/CIN</td>
</tr>
<tr>
<td>1.989</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_6_s/COUT</td>
</tr>
<tr>
<td>1.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_7_s/CIN</td>
</tr>
<tr>
<td>2.039</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_7_s/COUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_8_s/CIN</td>
</tr>
<tr>
<td>2.089</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_8_s/COUT</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_9_s/CIN</td>
</tr>
<tr>
<td>2.139</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>dir_actual_9_s/COUT</td>
</tr>
<tr>
<td>2.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>dir_actual_10_s/CIN</td>
</tr>
<tr>
<td>2.382</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>dir_actual_10_s/SUM</td>
</tr>
<tr>
<td>2.757</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n161_s9/I1</td>
</tr>
<tr>
<td>3.274</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>n161_s9/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>address_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>83</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>address_10_s1/CLK</td>
</tr>
<tr>
<td>10.311</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>address_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.766, 53.952%; route: 1.125, 34.364%; tC2Q: 0.382, 11.684%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
