## Version Document

### Previous Lab Implementation Reference

__code_path:__

```powershell
hls_alu.cpp
test_hls_alu.cpp
Vitis_HLS_Application\hls_rtl_alu.c
```

### Primitive Read/Write WISHBONE Master/Slave Implementation (v1) <img alt="Build Status" src="https://img.shields.io/badge/build-pass-brightgreen">

__code_path:__

```powershell
hls_top_v1.cpp
test_hls_top_v1.cpp
Vitis_HLS_Application\hls_top_v1.c
```

__v1_design_specification:__

![v1_design_specification](img/v1_design_specification.png)

__v1_block_design:__

![v1_block_design](img/v1_block_design.png)

__v1_vitis_application_outcome:__

![v1_vitis_application_outcome](img/v1_vitis_application_outcome.png)

### Read/Write WISHBONE Master/Slave Implementation with `BASEADDR`, `SIZE` and `OFFSET` (v2) <img alt="Build Status" src="https://img.shields.io/badge/build-pass-brightgreen">

__v2_vitis_hls_solution_report:__

![v2_vitis_hls_solution_report](img/v2_vitis_hls_solution_report.png)

```powershell
hls_top_v2.cpp
test_hls_top_v2.cpp
Vitis_HLS_Application\hls_top_v2.c
```
__v2_implemented_design_highlight:__

![v2_implemented_design_highlight](img/v2_implemented_design_highlight.png)

__v2_vitis_application_outcome:__

![v2_vitis_application_outcome](img/v2_vitis_application_outcome.png)
