KEY LIBERO "12.200"
KEY CAPTURE "12.200.35.9"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS_ES"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS_ES"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr"
KEY ProjectDescription "SPlash kit - DDR4 Write/Read operations"
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "TOP::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
CORESPI_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREJTAGDEBUG_LIB
CORERISCVRV32IMA_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCVRV32IMA_LIB
ALIAS=CORERISCVRV32IMA_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1535632262"
SIZE="4344"
PARENT="<project>\component\work\AHB_MEM\AHB_MEM.cxf"
PARENT="<project>\component\work\AHB_MMIO\AHB_MMIO.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1535632262"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1431953724"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1431953724"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1431953724"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1431953724"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1431953724"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1431953724"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1431953724"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBLSRAM_PF\2.4.106\COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1533288785"
SIZE="372"
PARENT="<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1533284955"
SIZE="2657"
PARENT="<project>\component\work\AHBtoAPB\AHBtoAPB.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1533284955"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1526575114"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1526575114"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1526575114"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1526575114"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1526575114"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1526575114"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1526575114"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1526575114"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1526575114"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1533285030"
SIZE="2736"
PARENT="<project>\component\work\APB_PERIPHERALS\APB_PERIPHERALS.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1533285030"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1526426091"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1526426091"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1526426091"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1526426091"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1526426091"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1535705366"
SIZE="10731"
PARENT="<project>\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="125863"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="5029"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4088"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="1933"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="1371"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\byte2bit.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4785"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="2160"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="2827"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DownConverter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="14452"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1535632888"
SIZE="7971"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="27256"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="10773"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="20887"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="16284"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="26269"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="21282"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="17636"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="3576"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="7274"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="5111"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="10289"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12824"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="13185"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4767"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="16471"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="14452"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4456"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4465"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="5191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="6207"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="39481"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="7856"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="13155"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="19930"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="14777"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="1433"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="17504"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="6558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="39235"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1535632888"
SIZE="3796"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="19979"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="27174"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="10721"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12313"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="20986"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="24629"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\UpConverter.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="28137"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\AddressController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="16073"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="38845"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="1348"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="10714"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="9191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="3236"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="3224"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="11879"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="4070"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="8206"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RDataController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="14968"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12739"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12909"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="54288"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="3500"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RespController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="7317"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Revision.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="1496"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="7653"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="61062"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="24177"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12536"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WDataController.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="15748"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="12977"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1535632887"
SIZE="521096"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="13377"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="64960"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="47227"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="18641"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="9861"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\run_user_test_ts.do,do"
STATE="utd"
TIME="1535632887"
SIZE="2548"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v,tb_hdl"
STATE="utd"
TIME="1535632887"
SIZE="442333"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\wave_toplevel.do,do"
STATE="utd"
TIME="1535632887"
SIZE="1926"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreDDRMemCtrlr\2.3.101\CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1535705328"
SIZE="372"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1535705286"
SIZE="4034"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IF.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="10659"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="15606"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="57223"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="45034"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="29640"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="5657"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="2258"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_no_training.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="37288"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="1573"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DLL_MON.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="860"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="63181"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\FIFO_BLK.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="5670"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="1809"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="113148"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="12200"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="6910"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_CTRL.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="1728"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LEVELLING.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="19448"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="1398"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="34434"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ram_simple_dp.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="3011"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="9254"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="12945"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="12172"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="43687"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_bclksclk.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="11801"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="20421"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="21924"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="10342"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_dqsw.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="12939"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\VREF_TR.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="2095"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="26265"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="5795"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1529053064"
SIZE="10340"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1530864642"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1533286341"
SIZE="2725"
PARENT="<project>\component\work\GPIO\GPIO.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1533286341"
SIZE="4093"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1530864642"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1530864642"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1530864642"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1533284669"
SIZE="679"
PARENT="<project>\component\work\JTAG_DEBUG\JTAG_DEBUG.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1526575997"
SIZE="9851"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1526575997"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1535705442"
SIZE="2961"
PARENT="<project>\component\work\CoreSPI_0\CoreSPI_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1535705442"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1535705442"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1535705442"
SIZE="6496"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1535705442"
SIZE="9225"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1535705442"
SIZE="197644"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1535705442"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="4698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="13098"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="42389"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="9209"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1535705442"
SIZE="6648"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1533535659"
SIZE="779"
PARENT="<project>\component\work\UART\UART.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\1.0.113\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1535705329"
SIZE="285"
PARENT="<project>\component\work\CCC_100MHz\CCC_100MHz.cxf"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v,hdl"
STATE="utd"
TIME="1529053114"
SIZE="40782"
PARENT="<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1535705329"
SIZE="458"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.103\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1533204797"
SIZE="252"
PARENT="<project>\component\work\Init_Monitor\Init_Monitor.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.204\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705300"
SIZE="243"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\1.0.202\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1535705301"
SIZE="248"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1533289126"
SIZE="243"
PARENT="<project>\component\work\RCOSC\RCOSC.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1533288791"
SIZE="246"
PARENT="<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AHB\2.0.100\MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1535633093"
SIZE="372"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor.cxf"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB\AHBtoAPB.cxf,actgen_cxf"
STATE="utd"
TIME="1533284955"
SIZE="6869"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB\AHBtoAPB.v,hdl"
STATE="utd"
TIME="1533284955"
SIZE="4413"
PARENT="<project>\component\work\AHBtoAPB\AHBtoAPB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHB_MEM\AHB_MEM.cxf,actgen_cxf"
STATE="utd"
TIME="1533288731"
SIZE="14865"
ENDFILE
VALUE "<project>\component\work\AHB_MEM\AHB_MEM.v,hdl"
STATE="utd"
TIME="1533288731"
SIZE="24937"
PARENT="<project>\component\work\AHB_MEM\AHB_MEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHB_MMIO\AHB_MMIO.cxf,actgen_cxf"
STATE="utd"
TIME="1535632263"
SIZE="18739"
ENDFILE
VALUE "<project>\component\work\AHB_MMIO\AHB_MMIO.v,hdl"
STATE="utd"
TIME="1535632262"
SIZE="27559"
PARENT="<project>\component\work\AHB_MMIO\AHB_MMIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\APB_PERIPHERALS\APB_PERIPHERALS.cxf,actgen_cxf"
STATE="utd"
TIME="1533285031"
SIZE="11865"
ENDFILE
VALUE "<project>\component\work\APB_PERIPHERALS\APB_PERIPHERALS.v,hdl"
STATE="utd"
TIME="1533285030"
SIZE="12082"
PARENT="<project>\component\work\APB_PERIPHERALS\APB_PERIPHERALS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1535705376"
SIZE="74936"
ENDFILE
VALUE "<project>\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v,hdl"
STATE="utd"
TIME="1535705366"
SIZE="188892"
PARENT="<project>\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_100MHz\CCC_100MHz.cxf,actgen_cxf"
STATE="utd"
TIME="1535705206"
SIZE="18108"
ENDFILE
VALUE "<project>\component\work\CCC_100MHz\CCC_100MHz.v,hdl"
STATE="utd"
TIME="1535705206"
SIZE="2824"
PARENT="<project>\component\work\CCC_100MHz\CCC_100MHz.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1535705205"
SIZE="731"
PARENT="<project>\component\work\CCC_100MHz\CCC_100MHz.cxf"
ENDFILE
VALUE "<project>\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1535705205"
SIZE="3841"
PARENT="<project>\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CLOCKS_RESETS\CLOCKS_RESETS.cxf,actgen_cxf"
STATE="utd"
TIME="1533302632"
SIZE="2052"
ENDFILE
VALUE "<project>\component\work\CLOCKS_RESETS\CLOCKS_RESETS.v,hdl"
STATE="utd"
TIME="1533302632"
SIZE="3200"
PARENT="<project>\component\work\CLOCKS_RESETS\CLOCKS_RESETS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreSPI_0\CoreSPI_0.cxf,actgen_cxf"
STATE="utd"
TIME="1535705444"
SIZE="6539"
ENDFILE
VALUE "<project>\component\work\CoreSPI_0\CoreSPI_0.v,hdl"
STATE="utd"
TIME="1535705442"
SIZE="5202"
PARENT="<project>\component\work\CoreSPI_0\CoreSPI_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3\CCC_0\DDR3_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1535705328"
SIZE="685"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3\CCC_0\DDR3_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1535705328"
SIZE="4726"
PARENT="<project>\component\work\DDR3\CCC_0\DDR3_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3\DDR3.cxf,actgen_cxf"
STATE="utd"
TIME="1535705330"
SIZE="17865"
ENDFILE
VALUE "<project>\component\work\DDR3\DDR3.v,hdl"
STATE="utd"
TIME="1535705329"
SIZE="189716"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3\DDRCTRL_0\CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1535705328"
SIZE="7132776"
PARENT="<project>\component\work\DDR3\DDRCTRL_0\DDR3_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3\DDRCTRL_0\DDR3_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1535705328"
SIZE="495"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3\DDRCTRL_0\DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1535705328"
SIZE="418"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3\DDRCTRL_0\sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1535705328"
SIZE="2317"
PARENT="<project>\component\work\DDR3\DDRCTRL_0\DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3\DLL_0\DDR3_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1535705329"
SIZE="685"
PARENT="<project>\component\work\DDR3\DDR3.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3\DLL_0\DDR3_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1535705329"
SIZE="2652"
PARENT="<project>\component\work\DDR3\DLL_0\DDR3_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1535705306"
SIZE="38781"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1535705302"
SIZE="539922"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705271"
SIZE="489"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705271"
SIZE="41101"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705272"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705272"
SIZE="4065"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705273"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705273"
SIZE="3855"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705275"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705275"
SIZE="3855"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705276"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705276"
SIZE="3855"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705277"
SIZE="481"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705277"
SIZE="10591"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705278"
SIZE="503"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705278"
SIZE="3867"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705279"
SIZE="487"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705279"
SIZE="3858"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705280"
SIZE="483"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705280"
SIZE="3855"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705281"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705281"
SIZE="3857"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705282"
SIZE="483"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705282"
SIZE="3855"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705283"
SIZE="487"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705283"
SIZE="3858"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705284"
SIZE="509"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705284"
SIZE="3789"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705285"
SIZE="491"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705285"
SIZE="3862"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705286"
SIZE="485"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705286"
SIZE="3856"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1535705300"
SIZE="517"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1535705300"
SIZE="4541"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_CTRL\DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1535705288"
SIZE="501"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_CTRL\DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1535705288"
SIZE="4819"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_CTRL\DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705289"
SIZE="495"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705289"
SIZE="4049"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705292"
SIZE="517"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705292"
SIZE="3898"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705291"
SIZE="497"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705291"
SIZE="4832"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705290"
SIZE="495"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705290"
SIZE="32667"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705293"
SIZE="517"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705293"
SIZE="4351"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_CTRL\DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1535705294"
SIZE="501"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_CTRL\DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1535705294"
SIZE="4819"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_CTRL\DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705295"
SIZE="495"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705295"
SIZE="4049"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705298"
SIZE="517"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705298"
SIZE="3898"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705297"
SIZE="497"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705297"
SIZE="4832"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705296"
SIZE="495"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705296"
SIZE="32673"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1535705299"
SIZE="517"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1535705299"
SIZE="4351"
PARENT="<project>\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\GPIO\GPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1533286341"
SIZE="12582"
ENDFILE
VALUE "<project>\component\work\GPIO\GPIO.v,hdl"
STATE="utd"
TIME="1533286341"
SIZE="7604"
PARENT="<project>\component\work\GPIO\GPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Init_Monitor\Init_Monitor.cxf,actgen_cxf"
STATE="utd"
TIME="1533204798"
SIZE="7784"
ENDFILE
VALUE "<project>\component\work\Init_Monitor\Init_Monitor.v,hdl"
STATE="utd"
TIME="1533204798"
SIZE="5511"
PARENT="<project>\component\work\Init_Monitor\Init_Monitor.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1533204797"
SIZE="509"
PARENT="<project>\component\work\Init_Monitor\Init_Monitor.cxf"
ENDFILE
VALUE "<project>\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1533204797"
SIZE="1737"
PARENT="<project>\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\IO\IO.cxf,actgen_cxf"
STATE="utd"
TIME="1536323245"
SIZE="6690"
ENDFILE
VALUE "<project>\component\work\IO\IO.v,hdl"
STATE="utd"
TIME="1536323245"
SIZE="17120"
PARENT="<project>\component\work\IO\IO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\JTAG_DEBUG\JTAG_DEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1533284669"
SIZE="9399"
ENDFILE
VALUE "<project>\component\work\JTAG_DEBUG\JTAG_DEBUG.v,hdl"
STATE="utd"
TIME="1533284669"
SIZE="6370"
PARENT="<project>\component\work\JTAG_DEBUG\JTAG_DEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1533288785"
SIZE="853"
PARENT="<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v,hdl"
STATE="utd"
TIME="1533288785"
SIZE="12097"
PARENT="<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v,hdl"
STATE="utd"
TIME="1533288785"
SIZE="8524"
PARENT="<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v,hdl"
STATE="utd"
TIME="1533288785"
SIZE="9723"
PARENT="<project>\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf,actgen_cxf"
STATE="utd"
TIME="1533288791"
SIZE="5936"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.v,hdl"
STATE="utd"
TIME="1533288791"
SIZE="19741"
PARENT="<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1533288790"
SIZE="786"
PARENT="<project>\component\work\LSRAM_64kBytes\LSRAM_64kBytes.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1533288789"
SIZE="192400"
PARENT="<project>\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MEMORY\MEMORY.cxf,actgen_cxf"
STATE="utd"
TIME="1535705404"
SIZE="8215"
ENDFILE
VALUE "<project>\component\work\MEMORY\MEMORY.v,hdl"
STATE="utd"
TIME="1535705404"
SIZE="17442"
PARENT="<project>\component\work\MEMORY\MEMORY.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor.cxf,actgen_cxf"
STATE="utd"
TIME="1535633105"
SIZE="10261"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor.v,hdl"
STATE="utd"
TIME="1535633094"
SIZE="8971"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1535633093"
SIZE="26940"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor.cxf"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="8191"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10625"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5310"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="8517"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5580"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12718"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12332"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10654"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11664"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9976"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12057"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3063"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="18765"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3141"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4176"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5040"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5465"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3429"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4697"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5339"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3461"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4793"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9986"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="20664"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="23620"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="28741"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7220"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11175"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="231436"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="125880"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="29926"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4876"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9579"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="131504"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="19379"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="6453"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5157"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="2705"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="2863"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="2949"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="29047"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3628"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10183"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="19441"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4699"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5995"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7687"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3681"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="16877"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3199"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3231"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="2747"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="25115"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11793"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11610"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11692"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="8566"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11864"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11750"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="8871"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10885"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="5760"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12751"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12751"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="6708"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7707"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="6777"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9712"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10801"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7776"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3719"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7433"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10615"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11795"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="8516"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4112"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10858"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="6715"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="6717"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3580"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="115249"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="50178"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3985"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="3196"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="29745"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="12664"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="13144"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="20733"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="11953"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7176"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="166616"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="13051"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="13059"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="41253"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="29150"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9430"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="9272"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4779"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="14738"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="16803"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="31006"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="19505"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="22906"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="291256"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="29694"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="10516"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="18523"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4824"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="44426"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7175"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="24412"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="24422"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7065"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="4717"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="19625"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="7525"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="24483"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="48811"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v,hdl"
STATE="utd"
TIME="1535633093"
SIZE="25157"
LIBRARY="CORERISCVRV32IMA_LIB"
PARENT="<project>\component\work\Mi_V_Processor\Mi_V_Processor_0\Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROCESSOR\PROCESSOR.cxf,actgen_cxf"
STATE="utd"
TIME="1536323292"
SIZE="9782"
ENDFILE
VALUE "<project>\component\work\PROCESSOR\PROCESSOR.v,hdl"
STATE="utd"
TIME="1536323292"
SIZE="10470"
PARENT="<project>\component\work\PROCESSOR\PROCESSOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RCOSC\RCOSC.cxf,actgen_cxf"
STATE="utd"
TIME="1533289126"
SIZE="2343"
ENDFILE
VALUE "<project>\component\work\RCOSC\RCOSC.v,hdl"
STATE="utd"
TIME="1533289126"
SIZE="1381"
PARENT="<project>\component\work\RCOSC\RCOSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1533289126"
SIZE="463"
PARENT="<project>\component\work\RCOSC\RCOSC.cxf"
ENDFILE
VALUE "<project>\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1533289126"
SIZE="450"
PARENT="<project>\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\TOP\TOP.cxf,actgen_cxf"
STATE="utd"
TIME="1536323310"
SIZE="7334"
ENDFILE
VALUE "<project>\component\work\TOP\TOP.v,hdl"
STATE="utd"
TIME="1536323309"
SIZE="13735"
PARENT="<project>\component\work\TOP\TOP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART.cxf,actgen_cxf"
STATE="utd"
TIME="1533535662"
SIZE="5946"
ENDFILE
VALUE "<project>\component\work\UART\UART.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="4485"
PARENT="<project>\component\work\UART\UART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="605"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1533535659"
SIZE="1011"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1533535659"
SIZE="2034"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="8082"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="11216"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="2485"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="48798"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="4647"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="9108"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="25163"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="36297"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="4710"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="122489"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="13226"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="14212"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="13931"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="8210"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="21135"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1533535659"
SIZE="8850"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1533535659"
SIZE="8930"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1533535659"
SIZE="4124"
PARENT="<project>\component\work\UART\UART.cxf"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1535633771"
SIZE="1056"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\EvalkitIO.pdc,io_pdc"
STATE="utd"
TIME="1535616614"
SIZE="2140"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1535633771"
SIZE="7990"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\jtag_tck_constraint.sdc,sdc"
STATE="utd"
TIME="1533295459"
SIZE="504"
ENDFILE
VALUE "<project>\constraint\TOP_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1533719564"
SIZE="800"
ENDFILE
VALUE "<project>\designer\impl1\TOP.ide_des,ide_des"
STATE="utd"
TIME="1535633773"
SIZE="909"
ENDFILE
VALUE "<project>\hdl\reset_synchronizer.v,hdl"
STATE="utd"
TIME="1533289219"
SIZE="2881"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1431953724"
SIZE="1462"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1526598825"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1526598825"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1526598825"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1526598825"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1526598825"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1526426091"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1530864642"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1530864642"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1533204406"
SIZE="2906"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1533204406"
SIZE="13597"
PARENT="<project>\component\work\UART\UART_0\UART_UART_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1526575114"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1533051502"
SIZE="7303"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1533290463"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\TOP.so,so"
STATE="utd"
TIME="1536323746"
SIZE="249"
ENDFILE
VALUE "<project>\synthesis\TOP.vm,syn_vm"
STATE="utd"
TIME="1536323741"
SIZE="13934569"
ENDFILE
VALUE "<project>\synthesis\TOP_syn.prj,prj"
STATE="utd"
TIME="1538478382"
SIZE="62212"
ENDFILE
VALUE "<project>\synthesis\TOP_vm.sdc,syn_sdc"
STATE="utd"
TIME="1536323743"
SIZE="1895"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREAXI4INTERCONNECT::work"
FILE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\run_user_test_ts.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "DDR3_DDRPHY_BLK::work"
FILE "<project>\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "TOP::work"
FILE "<project>\component\work\TOP\TOP.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\TOP_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\TOP_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\jtag_tck_constraint.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>\synthesis\TOP.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "UART_UART_0_CoreUARTapb::work"
FILE "<project>\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART\UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART\UART_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\UART\UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CORESPI
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST UART_UART_0_CoreUARTapb
VALUE "<project>\component\work\UART\UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST CORESPI
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST UART_UART_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART\UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART\UART_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART\UART_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\run_user_test_ts.do,do"
ENDLIST
LIST DDR3_DDRPHY_BLK
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_PolarFire_v2.3\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FPExpress"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_PolarFire_v2.3\Designer\bin\FPExpress.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_PolarFire_v2.3\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "COREAXI4INTERCONNECT::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "TOP::work"
LIST Impl1
ideSYNTHESIS(<project>\synthesis\TOP.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "UART_UART_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Export Bitstream:TOP_exportBitstream.log
HDL;constraint\io\EvalkitIO.pdc;0
StartPage;StartPage;0
Constraint Manager;Constraint Manager;0
SmartDesign;TOP;0
SmartDesign;IO;0
SmartDesign;PROCESSOR;0
SmartDesign;MEMORY;0
SmartDesign;CLOCKS_RESETS;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "AHB_MEM::work","component\work\AHB_MEM\AHB_MEM.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "AHB_MMIO::work","component\work\AHB_MMIO\AHB_MMIO.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "AHBtoAPB::work","component\work\AHBtoAPB\AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
ENDLIST
LIST "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "APB_PERIPHERALS::work","component\work\APB_PERIPHERALS\APB_PERIPHERALS.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "AXI_INTERCONNECT::work","component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "CCC_100MHz::work","component\work\CCC_100MHz\CCC_100MHz.v","TRUE","FALSE"
SUBBLOCK "CCC_100MHz_CCC_100MHz_0_PF_CCC::work","component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CCC_100MHz_CCC_100MHz_0_PF_CCC::work","component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CLOCKS_RESETS::work","component\work\CLOCKS_RESETS\CLOCKS_RESETS.v","TRUE","FALSE"
SUBBLOCK "CCC_100MHz::work","component\work\CCC_100MHz\CCC_100MHz.v","TRUE","FALSE"
SUBBLOCK "Init_Monitor::work","component\work\Init_Monitor\Init_Monitor.v","TRUE","FALSE"
SUBBLOCK "RCOSC::work","component\work\RCOSC\RCOSC.v","TRUE","FALSE"
SUBBLOCK "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
SUBBLOCK "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreSPI_0::work","component\work\CoreSPI_0\CoreSPI_0.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
ENDLIST
LIST "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "DDR3::work","component\work\DDR3\DDR3.v","TRUE","FALSE"
SUBBLOCK "DDR3_CCC_0_PF_CCC::work","component\work\DDR3\CCC_0\DDR3_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK::work","component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "DDR3_DLL_0_PF_CCC::work","component\work\DDR3\DLL_0\DDR3_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_CCC_0_PF_CCC::work","component\work\DDR3\CCC_0\DDR3_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK::work","component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANE_0_CTRL\DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANE_1_CTRL\DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANE_0_CTRL\DDR3_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANE_1_CTRL\DDR3_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_DLL_0_PF_CCC::work","component\work\DDR3\DLL_0\DDR3_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
ENDLIST
LIST "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
ENDLIST
LIST "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
ENDLIST
LIST "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "GPIO::work","component\work\GPIO\GPIO.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "Init_Monitor::work","component\work\Init_Monitor\Init_Monitor.v","TRUE","FALSE"
SUBBLOCK "Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR::work","component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR::work","component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "IO::work","component\work\IO\IO.v","TRUE","FALSE"
SUBBLOCK "AHB_MMIO::work","component\work\AHB_MMIO\AHB_MMIO.v","TRUE","FALSE"
SUBBLOCK "AHBtoAPB::work","component\work\AHBtoAPB\AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "APB_PERIPHERALS::work","component\work\APB_PERIPHERALS\APB_PERIPHERALS.v","TRUE","FALSE"
SUBBLOCK "CoreSPI_0::work","component\work\CoreSPI_0\CoreSPI_0.v","TRUE","FALSE"
SUBBLOCK "GPIO::work","component\work\GPIO\GPIO.v","TRUE","FALSE"
SUBBLOCK "LSRAM_64kBytes::work","component\work\LSRAM_64kBytes\LSRAM_64kBytes.v","TRUE","FALSE"
SUBBLOCK "UART::work","component\work\UART\UART.v","TRUE","FALSE"
ENDLIST
LIST "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "JTAG_DEBUG::work","component\work\JTAG_DEBUG\JTAG_DEBUG.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
SUBBLOCK "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
SUBBLOCK "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
SUBBLOCK "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_64kBytes::work","component\work\LSRAM_64kBytes\LSRAM_64kBytes.v","TRUE","FALSE"
SUBBLOCK "LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v","FALSE","FALSE"
SUBBLOCK "LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v","FALSE","FALSE"
SUBBLOCK "LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf::work","component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "MEMORY::work","component\work\MEMORY\MEMORY.v","TRUE","FALSE"
SUBBLOCK "AXI_INTERCONNECT::work","component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v","TRUE","FALSE"
SUBBLOCK "DDR3::work","component\work\DDR3\DDR3.v","TRUE","FALSE"
ENDLIST
LIST "Mi_V_Processor::work","component\work\Mi_V_Processor\Mi_V_Processor.v","TRUE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
ENDLIST
LIST "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
ENDLIST
LIST "PROCESSOR::work","component\work\PROCESSOR\PROCESSOR.v","TRUE","FALSE"
SUBBLOCK "JTAG_DEBUG::work","component\work\JTAG_DEBUG\JTAG_DEBUG.v","TRUE","FALSE"
SUBBLOCK "Mi_V_Processor::work","component\work\Mi_V_Processor\Mi_V_Processor.v","TRUE","FALSE"
ENDLIST
LIST "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC::work","component\work\RCOSC\RCOSC.v","TRUE","FALSE"
SUBBLOCK "RCOSC_RCOSC_0_PF_OSC::work","component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_RCOSC_0_PF_OSC::work","component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
SUBBLOCK "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
SUBBLOCK "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
SUBBLOCK "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "reset_synchronizer::work","hdl\reset_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
SUBBLOCK "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
SUBBLOCK "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
SUBBLOCK "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
SUBBLOCK "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "TOP::work","component\work\TOP\TOP.v","TRUE","FALSE"
SUBBLOCK "CLOCKS_RESETS::work","component\work\CLOCKS_RESETS\CLOCKS_RESETS.v","TRUE","FALSE"
SUBBLOCK "IO::work","component\work\IO\IO.v","TRUE","FALSE"
SUBBLOCK "MEMORY::work","component\work\MEMORY\MEMORY.v","TRUE","FALSE"
SUBBLOCK "PROCESSOR::work","component\work\PROCESSOR\PROCESSOR.v","TRUE","FALSE"
ENDLIST
LIST "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
ENDLIST
LIST "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
SUBBLOCK "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
SUBBLOCK "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
ENDLIST
LIST "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
ENDLIST
LIST "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "UART::work","component\work\UART\UART.v","TRUE","FALSE"
SUBBLOCK "UART_UART_0_CoreUARTapb::work","component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_Clock_gen::work","component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_COREUART::work","component\work\UART\UART_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_Clock_gen::work","component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_Rx_async::work","component\work\UART\UART_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_Tx_async::work","component\work\UART\UART_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_fifo_256x8::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_CoreUARTapb::work","component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_COREUART::work","component\work\UART\UART_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_fifo_256x8::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_fifo_ctrl_256::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_fifo_ctrl_256::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "UART_UART_0_ram256x8_g5::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_ram256x8_g5::work","component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_Rx_async::work","component\work\UART\UART_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_Tx_async::work","component\work\UART\UART_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
ENDLIST
LIST "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
SUBBLOCK "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\User_Test.v","FALSE","TRUE"
SUBBLOCK "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\UART\UART_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_APB::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_CoreUARTapb::work","component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "UART_UART_0_BFM_AHBL::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_MAIN::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_AHBLAPB::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFMA1l1OII::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_MAIN::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_AHBSLAVE::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_AHBSLAVEEXT::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_AHBSLAVEEXT::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_APB::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFMA1l1OII::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_MAIN::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_APB2APB::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_APBSLAVE::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "UART_UART_0_BFM_APBSLAVEEXT::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_APBSLAVEEXT::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFM_MAIN::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_UART_0_BFMA1l1OII::work","component\work\UART\UART_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_AMOALU::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ARBITER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ALU::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_BUF::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RR_ARBITER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RVC_EXPANDER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XING_XING::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TEST_HARNESS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_test_harness.v","FALSE","FALSE"
SUBBLOCK "JTAGVPI::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v","FALSE","FALSE"
SUBBLOCK "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_4::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_23::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_24::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_25::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_26::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_27::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_14::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_15::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_16::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_17::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_21::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_22::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FILTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_20::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_19::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET_3::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_MEMORY_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
SUBBLOCK "Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_13::CORERISCVRV32IMA_LIB","component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "MirroredMasterAHBInterface::CORERISCVRV32IMA_LIB","","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\EvalkitIO.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\TOP_derived_constraints.sdc"
VALUE "constraint\jtag_tck_constraint.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
