Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 09:33:22 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.271       -3.636                      3                 1171        0.132        0.000                      0                 1171        4.500        0.000                       0                   625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.271       -3.636                      3                 1152        0.132        0.000                      0                 1152        4.500        0.000                       0                   625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.835        0.000                      0                   19        1.460        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.271ns,  Total Violation       -3.636ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.271ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 3.987ns (37.312%)  route 6.699ns (62.688%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.481     6.073    u_game/u_FlagGame/S[0]
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.197 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.628     6.825    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.949 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4/O
                         net (fo=1, routed)           0.480     7.429    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.955 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.955    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.403 f  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=15, routed)          0.815     9.218    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.303     9.521 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.330     9.851    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.377 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.599 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.656    11.255    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X59Y29         LUT4 (Prop_lut4_I2_O)        0.299    11.554 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.554    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.955 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.811    12.766    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124    12.890 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=4, routed)           0.527    13.417    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.541 r  u_Text_display/u_Text_score/u_font/data_reg_i_32_comp_1/O
                         net (fo=1, routed)           0.857    14.398    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0_repN
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.522 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.584    15.106    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X58Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.230 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.530    15.760    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.760    
  -------------------------------------------------------------------
                         slack                                 -1.271    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.621ns  (logic 3.987ns (37.540%)  route 6.634ns (62.460%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.481     6.073    u_game/u_FlagGame/S[0]
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.197 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.628     6.825    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.949 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4/O
                         net (fo=1, routed)           0.480     7.429    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.955 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.955    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.403 f  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=15, routed)          0.815     9.218    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.303     9.521 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.330     9.851    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.377 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.599 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.656    11.255    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X59Y29         LUT4 (Prop_lut4_I2_O)        0.299    11.554 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.554    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.955 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.811    12.766    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124    12.890 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=4, routed)           1.018    13.909    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.033 r  u_Text_display/u_Text_score/u_font/data_reg_i_29/O
                         net (fo=4, routed)           0.327    14.359    u_Text_display/u_Text_score/u_font/data_reg_i_29_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I2_O)        0.124    14.483 r  u_Text_display/u_Text_score/u_font/data_reg_i_10/O
                         net (fo=1, routed)           0.413    14.896    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg
    SLICE_X59Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.020 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.674    15.695    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.695    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 3.987ns (37.711%)  route 6.585ns (62.289%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.481     6.073    u_game/u_FlagGame/S[0]
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.197 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.628     6.825    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.949 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4/O
                         net (fo=1, routed)           0.480     7.429    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.955 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.955    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.403 f  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=15, routed)          0.815     9.218    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.303     9.521 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.330     9.851    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.377 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.599 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.656    11.255    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X59Y29         LUT4 (Prop_lut4_I2_O)        0.299    11.554 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.554    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.955 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.811    12.766    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124    12.890 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=4, routed)           0.527    13.417    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.541 r  u_Text_display/u_Text_score/u_font/data_reg_i_32_comp_1/O
                         net (fo=1, routed)           0.857    14.398    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0_repN
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.522 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=2, routed)           0.322    14.844    u_game/u_FlagGame/data_reg
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.678    15.647    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 3.739ns (41.139%)  route 5.350ns (58.861%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.481     6.073    u_game/u_FlagGame/S[0]
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.197 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.628     6.825    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.949 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_4/O
                         net (fo=1, routed)           0.480     7.429    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[0]
    SLICE_X57Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.955 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.955    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.403 f  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=15, routed)          0.815     9.218    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.303     9.521 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.330     9.851    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.377 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.377    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.599 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.656    11.255    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X59Y29         LUT4 (Prop_lut4_I2_O)        0.299    11.554 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.554    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.955 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.680    12.635    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124    12.759 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=4, routed)           0.458    13.217    u_game/u_FlagGame/data_reg_8
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.341 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.822    14.163    u_Text_display/u_Text_score/u_font/data_reg_1[4]
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.793ns (41.736%)  route 5.295ns (58.264%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.926    14.208    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_color_find/clk
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[10]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/blue_flag_D_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.793ns (41.736%)  route 5.295ns (58.264%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.926    14.208    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_color_find/clk
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[11]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/blue_flag_D_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.793ns (41.736%)  route 5.295ns (58.264%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.926    14.208    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_color_find/clk
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[8]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/blue_flag_D_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.793ns (41.736%)  route 5.295ns (58.264%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.926    14.208    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_color_find/clk
    SLICE_X49Y20         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[9]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.721    u_game/u_color_find/blue_flag_D_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 3.793ns (42.171%)  route 5.201ns (57.829%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.832    14.114    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y18         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.441    14.782    u_game/u_color_find/clk
    SLICE_X49Y18         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/blue_flag_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/blue_flag_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 3.793ns (42.171%)  route 5.201ns (57.829%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.598     5.119    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X2Y12         RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.991 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.057    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.482 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=1, routed)           1.671    10.153    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.124    10.277 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.286    11.563    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Red[3]
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124    11.687 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13/O
                         net (fo=1, routed)           0.843    12.529    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_13_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.653 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.504    13.157    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_U_count_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I2_O)        0.124    13.281 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/blue_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.832    14.114    u_game/u_color_find/blue_flag_D_count
    SLICE_X49Y18         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.441    14.782    u_game/u_color_find/clk
    SLICE_X49Y18         FDCE                                         r  u_game/u_color_find/blue_flag_D_count_reg[1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/blue_flag_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  0.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X55Y38         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[11]/Q
                         net (fo=2, routed)           0.087     1.675    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][11]
    SLICE_X54Y38         LUT4 (Prop_lut4_I1_O)        0.048     1.723 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[11]_i_1/O
                         net (fo=1, routed)           0.000     1.723    u_game/u_PRNG/u_xorshift/y_reg[15]_1[11]
    SLICE_X54Y38         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.835     1.962    u_game/u_PRNG/u_xorshift/clk
    SLICE_X54Y38         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[11]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y38         FDCE (Hold_fdce_C_D)         0.131     1.591    u_game/u_PRNG/u_xorshift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X55Y38         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_sys_counter/count_reg[11]/Q
                         net (fo=2, routed)           0.087     1.675    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][11]
    SLICE_X54Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.720 r  u_game/u_PRNG/u_ButtonPushTimeCounter/w[11]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_game/u_PRNG/u_xorshift/w_reg[15]_1[8]
    SLICE_X54Y38         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.835     1.962    u_game/u_PRNG/u_xorshift/clk
    SLICE_X54Y38         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[11]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y38         FDPE (Hold_fdpe_C_D)         0.120     1.580    u_game/u_PRNG/u_xorshift/w_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/x_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/w_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X49Y39         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_xorshift/x_reg[29]/Q
                         net (fo=2, routed)           0.071     1.659    u_game/u_PRNG/u_xorshift/x[29]
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.704 r  u_game/u_PRNG/u_xorshift/w[21]_i_1/O
                         net (fo=1, routed)           0.000     1.704    u_game/u_PRNG/u_xorshift/w[21]_i_1_n_0
    SLICE_X48Y39         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X48Y39         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[21]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X48Y39         FDPE (Hold_fdpe_C_D)         0.091     1.551    u_game/u_PRNG/u_xorshift/w_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.908%)  route 0.114ns (38.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.564     1.447    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X43Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.114     1.703    u_OV7670_SCCB_core/U_tick_gen_/count[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  u_OV7670_SCCB_core/U_tick_gen_/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_OV7670_SCCB_core/U_tick_gen_/count_0[4]
    SLICE_X42Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.834     1.961    u_OV7670_SCCB_core/U_tick_gen_/clk
    SLICE_X42Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.121     1.581    u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/timeover_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.121     1.698    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  u_game/u_FlagGame/timeover_i_1/O
                         net (fo=1, routed)           0.000     1.743    u_game/u_FlagGame/timeover_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  u_game/u_FlagGame/timeover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X42Y28         FDRE                                         r  u_game/u_FlagGame/timeover_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.120     1.570    u_game/u_FlagGame/timeover_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.565     1.448    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X54Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_game/u_PRNG/u_sys_counter/count_reg[12]/Q
                         net (fo=2, routed)           0.082     1.694    u_game/u_PRNG/u_ButtonPushTimeCounter/z_reg[15][12]
    SLICE_X55Y41         LUT4 (Prop_lut4_I1_O)        0.048     1.742 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[12]_i_1/O
                         net (fo=1, routed)           0.000     1.742    u_game/u_PRNG/u_xorshift/y_reg[15]_1[12]
    SLICE_X55Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.836     1.963    u_game/u_PRNG/u_xorshift/clk
    SLICE_X55Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[12]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y41         FDCE (Hold_fdce_C_D)         0.107     1.568    u_game/u_PRNG/u_xorshift/y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/w_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/z_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.190ns (58.352%)  route 0.136ns (41.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.565     1.448    u_game/u_PRNG/u_xorshift/clk
    SLICE_X53Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_game/u_PRNG/u_xorshift/w_reg[25]/Q
                         net (fo=3, routed)           0.136     1.725    u_game/u_PRNG/u_xorshift/w21_in[6]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.049     1.774 r  u_game/u_PRNG/u_xorshift/z[25]_i_1/O
                         net (fo=1, routed)           0.000     1.774    u_game/u_PRNG/u_xorshift/p_0_in_1[25]
    SLICE_X50Y41         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.836     1.963    u_game/u_PRNG/u_xorshift/clk
    SLICE_X50Y41         FDPE                                         r  u_game/u_PRNG/u_xorshift/z_reg[25]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X50Y41         FDPE (Hold_fdpe_C_D)         0.131     1.595    u_game/u_PRNG/u_xorshift/z_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/rnd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/selected_cmd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.333%)  route 0.110ns (36.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X49Y35         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_xorshift/rnd_reg[0]/Q
                         net (fo=4, routed)           0.110     1.696    u_game/u_PRNG/u_xorshift/rnd_reg_n_0_[0]
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.049     1.745 r  u_game/u_PRNG/u_xorshift/selected_cmd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_game/u_Flag_cmd/D[1]
    SLICE_X48Y35         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.831     1.958    u_game/u_Flag_cmd/clk
    SLICE_X48Y35         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.107     1.565    u_game/u_Flag_cmd/selected_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.025%)  route 0.152ns (44.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.565     1.448    u_game/u_PRNG/u_xorshift/clk
    SLICE_X49Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_game/u_PRNG/u_xorshift/y_reg[23]/Q
                         net (fo=1, routed)           0.152     1.741    u_game/u_PRNG/u_xorshift/y[23]
    SLICE_X50Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.786 r  u_game/u_PRNG/u_xorshift/x[23]_i_1/O
                         net (fo=1, routed)           0.000     1.786    u_game/u_PRNG/u_xorshift/x[23]_i_1_n_0
    SLICE_X50Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.836     1.963    u_game/u_PRNG/u_xorshift/clk
    SLICE_X50Y41         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[23]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.121     1.606    u_game/u_PRNG/u_xorshift/x_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/z_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.562     1.445    u_game/u_PRNG/u_xorshift/clk
    SLICE_X50Y35         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  u_game/u_PRNG/u_xorshift/z_reg[2]/Q
                         net (fo=1, routed)           0.057     1.650    u_game/u_PRNG/u_ButtonPushTimeCounter/y_reg[15][2]
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.098     1.748 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_game/u_PRNG/u_xorshift/y_reg[15]_1[2]
    SLICE_X50Y35         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X50Y35         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.121     1.566    u_game/u_PRNG/u_xorshift/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y34  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  u_game/u_Flag_cmd/selected_cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  u_game/u_Flag_cmd/selected_cmd_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y27  u_game/u_FlagGame/game_score_reg[2]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y18  u_game/u_color_find/blue_flag_D_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  u_game/u_color_find/blue_flag_D_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y20  u_game/u_color_find/blue_flag_D_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y32  u_fndController/U_Clk_Div_1Khz/div_counter_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.608ns (13.622%)  route 3.855ns (86.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.858     9.538    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X57Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X57Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDCE (Recov_fdce_C_CLR)     -0.629    14.373    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.608ns (13.622%)  route 3.855ns (86.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.858     9.538    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X57Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X57Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y25         FDCE (Recov_fdce_C_CLR)     -0.629    14.373    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.608ns (14.087%)  route 3.708ns (85.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.710     9.390    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X57Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X57Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDCE (Recov_fdce_C_CLR)     -0.629    14.375    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.608ns (14.087%)  route 3.708ns (85.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.710     9.390    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X57Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X57Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]_replica/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDCE (Recov_fdce_C_CLR)     -0.629    14.375    u_game/u_FlagGame/game_score_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.608ns (14.143%)  route 3.691ns (85.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.693     9.373    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y28         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.440    14.781    u_game/u_FlagGame/clk
    SLICE_X55Y28         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y28         FDCE (Recov_fdce_C_CLR)     -0.629    14.377    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.608ns (14.614%)  route 3.552ns (85.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.555     9.235    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X55Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]_replica/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y27         FDCE (Recov_fdce_C_CLR)     -0.629    14.375    u_game/u_FlagGame/game_score_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.608ns (14.614%)  route 3.552ns (85.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.555     9.235    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X55Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y27         FDCE (Recov_fdce_C_CLR)     -0.629    14.375    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.608ns (14.614%)  route 3.552ns (85.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.555     9.235    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X54Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.543    14.461    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.608ns (14.614%)  route 3.552ns (85.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.555     9.235    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X54Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.543    14.461    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.608ns (14.614%)  route 3.552ns (85.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.553     5.074    u_game/u_FlagGame/clk
    SLICE_X44Y28         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.997     6.528    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.680 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          2.555     9.235    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X54Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDCE (Recov_fdce_C_CLR)     -0.543    14.461    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.188ns (14.145%)  route 1.141ns (85.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          0.937     2.765    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X55Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X55Y24         FDCE (Remov_fdce_C_CLR)     -0.165     1.305    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.188ns (13.135%)  route 1.243ns (86.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.039     2.867    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X55Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism             -0.478     1.470    
    SLICE_X55Y25         FDCE (Remov_fdce_C_CLR)     -0.165     1.305    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica_1/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X54Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism             -0.478     1.471    
    SLICE_X54Y26         FDCE (Remov_fdce_C_CLR)     -0.140     1.331    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X55Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y26         FDCE (Remov_fdce_C_CLR)     -0.165     1.306    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X55Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y26         FDCE (Remov_fdce_C_CLR)     -0.165     1.306    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.188ns (12.600%)  route 1.304ns (87.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.100     2.928    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X55Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X55Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y26         FDCE (Remov_fdce_C_CLR)     -0.165     1.306    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.188ns (12.336%)  route 1.336ns (87.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.553     1.436    u_game/u_FlagGame/clk
    SLICE_X41Y28         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.204     1.781    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.047     1.828 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=51, routed)          1.132     2.960    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X54Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=624, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X54Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         FDCE (Remov_fdce_C_CLR)     -0.140     1.333    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  1.627    





