<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>427425803</Best-caseLatency>
            <Average-caseLatency>427425803</Average-caseLatency>
            <Worst-caseLatency>427425803</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.137 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.137 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.137 sec</Worst-caseRealTimeLatency>
            <Interval-min>427425804</Interval-min>
            <Interval-max>427425804</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>10</DSP>
            <FF>3141</FF>
            <LUT>3602</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>15</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mmm_basic_fu_30</InstName>
                    <ModuleName>mmm_basic</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>30</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mmm_basic_Pipeline_ak_fu_79</InstName>
                            <ModuleName>mmm_basic_Pipeline_ak</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>add_ln36_fu_212_p2 add_ln34_fu_223_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln31_1_fu_115_p2 add_ln31_fu_127_p2 add_ln33_fu_178_p2 add_ln32_fu_184_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmm_accum2_fu_40</InstName>
                    <ModuleName>mmm_accum2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>40</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mmm_accum2_Pipeline_1_fu_103</InstName>
                            <ModuleName>mmm_accum2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>103</ID>
                            <BindInstances>empty_15_fu_96_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mmm_accum2_Pipeline_ak_fu_111</InstName>
                            <ModuleName>mmm_accum2_Pipeline_ak</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>111</ID>
                            <BindInstances>add_ln75_fu_246_p2 add_ln73_fu_265_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln68_1_fu_160_p2 add_ln68_fu_185_p2 add_ln72_fu_236_p2 add_ln69_fu_250_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmm_accum_fu_50</InstName>
                    <ModuleName>mmm_accum</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>50</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mmm_accum_Pipeline_ak_fu_81</InstName>
                            <ModuleName>mmm_accum_Pipeline_ak</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>81</ID>
                            <BindInstances>add_ln55_fu_212_p2 add_ln53_fu_223_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln48_1_fu_122_p2 add_ln48_fu_134_p2 add_ln52_fu_185_p2 add_ln49_fu_191_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmm_voodoo_fu_60</InstName>
                    <ModuleName>mmm_voodoo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>60</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mmm_voodoo_Pipeline_1_fu_108</InstName>
                            <ModuleName>mmm_voodoo_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>108</ID>
                            <BindInstances>empty_12_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mmm_voodoo_Pipeline_ak_fu_113</InstName>
                            <ModuleName>mmm_voodoo_Pipeline_ak</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>113</ID>
                            <BindInstances>add_ln95_fu_212_p2 fmul_32ns_32ns_32_5_max_dsp_1_U51 fadd_32ns_32ns_32_8_full_dsp_1_U49 add_ln93_fu_231_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>accum_U add_ln88_1_fu_159_p2 add_ln88_fu_176_p2 add_ln92_fu_227_p2 add_ln89_fu_233_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mmm_basic_Pipeline_ak</Name>
            <Loops>
                <ak/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2057</Best-caseLatency>
                    <Average-caseLatency>2057</Average-caseLatency>
                    <Worst-caseLatency>2057</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2057</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ak>
                        <Name>ak</Name>
                        <TripCount>128</TripCount>
                        <Latency>2055</Latency>
                        <AbsoluteTimeLatency>10.275 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ak>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>285</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>249</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_212_p2" SOURCE="mmm.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_223_p2" SOURCE="mmm.cpp:34" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_basic</Name>
            <Loops>
                <ai_aj/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>135004161</Best-caseLatency>
                    <Average-caseLatency>135004161</Average-caseLatency>
                    <Worst-caseLatency>135004161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.675 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.675 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.675 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>135004161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ai_aj>
                        <Name>ai_aj</Name>
                        <TripCount>65536</TripCount>
                        <Latency>135004160</Latency>
                        <AbsoluteTimeLatency>0.675 sec</AbsoluteTimeLatency>
                        <IterationLatency>2060</IterationLatency>
                        <PipelineDepth>2060</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmm_basic_Pipeline_ak_fu_79</Instance>
                        </InstanceList>
                    </ai_aj>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>360</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>441</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_115_p2" SOURCE="mmm.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_127_p2" SOURCE="mmm.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_178_p2" SOURCE="mmm.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_184_p2" SOURCE="mmm.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_accum2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_96_p2" SOURCE="" URAM="0" VARIABLE="empty_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_accum2_Pipeline_ak</Name>
            <Loops>
                <ak/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2184</Best-caseLatency>
                    <Average-caseLatency>2184</Average-caseLatency>
                    <Worst-caseLatency>2184</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2184</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ak>
                        <Name>ak</Name>
                        <TripCount>128</TripCount>
                        <Latency>2182</Latency>
                        <AbsoluteTimeLatency>10.910 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ak>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>416</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_246_p2" SOURCE="mmm.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_265_p2" SOURCE="mmm.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_accum2</Name>
            <Loops>
                <ai_aj/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144769025</Best-caseLatency>
                    <Average-caseLatency>144769025</Average-caseLatency>
                    <Worst-caseLatency>144769025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.724 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.724 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.724 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>144769025</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ai_aj>
                        <Name>ai_aj</Name>
                        <TripCount>65536</TripCount>
                        <Latency>144769024</Latency>
                        <AbsoluteTimeLatency>0.724 sec</AbsoluteTimeLatency>
                        <IterationLatency>2209</IterationLatency>
                        <PipelineDepth>2209</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmm_accum2_Pipeline_1_fu_103</Instance>
                            <Instance>grp_mmm_accum2_Pipeline_ak_fu_111</Instance>
                        </InstanceList>
                    </ai_aj>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>675</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>821</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_160_p2" SOURCE="mmm.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_185_p2" SOURCE="mmm.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_236_p2" SOURCE="mmm.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_250_p2" SOURCE="mmm.cpp:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_accum_Pipeline_ak</Name>
            <Loops>
                <ak/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2057</Best-caseLatency>
                    <Average-caseLatency>2057</Average-caseLatency>
                    <Worst-caseLatency>2057</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.285 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.285 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2057</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ak>
                        <Name>ak</Name>
                        <TripCount>128</TripCount>
                        <Latency>2055</Latency>
                        <AbsoluteTimeLatency>10.275 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ak>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>285</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>249</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_212_p2" SOURCE="mmm.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_223_p2" SOURCE="mmm.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_accum</Name>
            <Loops>
                <ai_aj/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>135528449</Best-caseLatency>
                    <Average-caseLatency>135528449</Average-caseLatency>
                    <Worst-caseLatency>135528449</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.678 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.678 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.678 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>135528449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ai_aj>
                        <Name>ai_aj</Name>
                        <TripCount>65536</TripCount>
                        <Latency>135528448</Latency>
                        <AbsoluteTimeLatency>0.678 sec</AbsoluteTimeLatency>
                        <IterationLatency>2068</IterationLatency>
                        <PipelineDepth>2068</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmm_accum_Pipeline_ak_fu_81</Instance>
                        </InstanceList>
                    </ai_aj>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>400</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_122_p2" SOURCE="mmm.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_134_p2" SOURCE="mmm.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_185_p2" SOURCE="mmm.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_191_p2" SOURCE="mmm.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_voodoo_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.398</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_voodoo_Pipeline_ak</Name>
            <Loops>
                <ak/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>152</Best-caseLatency>
                    <Average-caseLatency>152</Average-caseLatency>
                    <Worst-caseLatency>152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>152</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ak>
                        <Name>ak</Name>
                        <TripCount>128</TripCount>
                        <Latency>150</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ak>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>985</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>556</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_212_p2" SOURCE="mmm.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="ak" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U51" SOURCE="mmm.cpp:95" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="7" LOOP="ak" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_8_full_dsp_1_U49" SOURCE="mmm.cpp:95" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ak" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_231_p2" SOURCE="mmm.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmm_voodoo</Name>
            <Loops>
                <ai_aj/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12124161</Best-caseLatency>
                    <Average-caseLatency>12124161</Average-caseLatency>
                    <Worst-caseLatency>12124161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.621 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.621 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.621 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12124161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ai_aj>
                        <Name>ai_aj</Name>
                        <TripCount>65536</TripCount>
                        <Latency>12124160</Latency>
                        <AbsoluteTimeLatency>60.621 ms</AbsoluteTimeLatency>
                        <IterationLatency>185</IterationLatency>
                        <PipelineDepth>185</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmm_voodoo_Pipeline_1_fu_108</Instance>
                            <Instance>grp_mmm_voodoo_Pipeline_ak_fu_113</Instance>
                        </InstanceList>
                    </ai_aj>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1247</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1035</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="accum_U" SOURCE="mmm.cpp:90" URAM="0" VARIABLE="accum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_159_p2" SOURCE="mmm.cpp:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_176_p2" SOURCE="mmm.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_227_p2" SOURCE="mmm.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ai_aj" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_233_p2" SOURCE="mmm.cpp:89" URAM="0" VARIABLE="add_ln89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>427425803</Best-caseLatency>
                    <Average-caseLatency>427425803</Average-caseLatency>
                    <Worst-caseLatency>427425803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.137 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.137 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.137 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>427425804</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3141</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3602</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="C" index="0" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="15">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">15</column>
                    <column name="A_q0">64</column>
                    <column name="B_address0">15</column>
                    <column name="B_q0">64</column>
                    <column name="C_address0">16</column>
                    <column name="C_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="C">out, float*</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="B">B_address0, port, offset</column>
                    <column name="B">B_ce0, port, </column>
                    <column name="B">B_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="mmm.cpp:27" status="valid" parentFunction="mmm_basic" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="mmm.cpp:35" status="valid" parentFunction="mmm_basic" variable="" isDirective="0" options="factor=UNROLL"/>
        <Pragma type="inline" location="mmm.cpp:44" status="valid" parentFunction="mmm_accum" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="mmm.cpp:54" status="valid" parentFunction="mmm_accum" variable="" isDirective="0" options="factor=UNROLL"/>
        <Pragma type="inline" location="mmm.cpp:64" status="valid" parentFunction="mmm_accum2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="mmm.cpp:74" status="valid" parentFunction="mmm_accum2" variable="" isDirective="0" options="factor=UNROLL"/>
        <Pragma type="inline" location="mmm.cpp:84" status="valid" parentFunction="mmm_voodoo" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="mmm.cpp:94" status="valid" parentFunction="mmm_voodoo" variable="" isDirective="0" options="factor=UNROLL"/>
        <Pragma type="array_reshape" location="mmm.cpp:105" status="valid" parentFunction="top" variable="B" isDirective="0" options="dim=1 type=cyclic factor=UNROLL variable=B"/>
        <Pragma type="array_reshape" location="mmm.cpp:106" status="valid" parentFunction="top" variable="A" isDirective="0" options="dim=2 type=cyclic factor=UNROLL variable=A"/>
    </PragmaReport>
</profile>

