# SE204

Reconfigurable architectures and HDL language project in SystemVerylog language within the framework of the course SE204 at Telecom Paris. 
