
---------- Begin Simulation Statistics ----------
final_tick                                 6762686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 928004                       # Number of bytes of host memory used
host_op_rate                                   162094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.81                       # Real time elapsed on the host
host_tick_rate                               91619211                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006763                       # Number of seconds simulated
sim_ticks                                  6762686000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.410893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1428053                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1496740                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1127                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118147                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2178814                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             104046                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          134699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30653                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3046242                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  330935                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10615                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3224562                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3280087                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             96355                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                480121                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1731168                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     12010450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997925                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.004767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8163858     67.97%     67.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1446035     12.04%     80.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       700251      5.83%     85.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       446120      3.71%     89.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       330561      2.75%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       146786      1.22%     93.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       173534      1.44%     94.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       123184      1.03%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       480121      4.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12010450                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.352561                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.352561                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1107405                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 22093                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1391158                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14287885                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8181837                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2785224                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  97257                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 65217                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                112355                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3046242                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1905091                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3730592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 67418                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12523427                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           421                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  238218                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.225220                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8433870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1863034                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.925905                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12284078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.207248                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.431313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9177596     74.71%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   393053      3.20%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   380813      3.10%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   408790      3.33%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   279500      2.28%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   330501      2.69%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   293311      2.39%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   245599      2.00%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   774915      6.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12284078                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1241529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127579                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2574207                       # Number of branches executed
system.cpu.iew.exec_nop                         25084                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.970222                       # Inst execution rate
system.cpu.iew.exec_refs                      4598314                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1579727                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  224745                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3036677                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                650                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             19048                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1636959                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13719295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3018587                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            130088                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13122846                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2965                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 83500                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97257                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 87849                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47869                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          657                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          801                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       128297                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       451363                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       125161                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            801                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72429                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55150                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12343211                       # num instructions consuming a value
system.cpu.iew.wb_count                      12859973                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552198                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6815891                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.950787                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12912575                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15843579                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9436742                       # number of integer regfile writes
system.cpu.ipc                               0.739338                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.739338                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                73      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8470336     63.91%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110641      0.83%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10061      0.08%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 306      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                195      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                274      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 103      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3069953     23.16%     88.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1590907     12.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13252939                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      155492                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   65713     42.26%     42.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  55885     35.94%     78.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33871     21.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13404997                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38954212                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12857226                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15418840                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13693561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13252939                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 650                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1729578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             15490                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1271285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12284078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.078871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.767642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7637500     62.17%     62.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1330175     10.83%     73.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1076314      8.76%     81.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              824704      6.71%     88.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              560653      4.56%     93.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              347240      2.83%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              316346      2.58%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              110032      0.90%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               81114      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12284078                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.979841                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3361                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6721                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2747                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5719                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             72640                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            92603                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3036677                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1636959                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9882019                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         13525607                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  366104                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 132064                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8261372                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  78151                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1874                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20755225                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14089378                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13878770                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2804376                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 184045                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  97257                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                423801                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2104142                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17078535                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         331168                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15122                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    502066                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            665                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3653                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     25244311                       # The number of ROB reads
system.cpu.rob.rob_writes                    27708204                       # The number of ROB writes
system.cpu.timesIdled                          231118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2286                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     823                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       360461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       722197                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6802                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6802                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           294                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17719                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17719    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17719                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22321000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92054750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            347754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       326804                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4084                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        327060                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20694                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          318                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       980912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1083924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41846528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4091520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45938048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoopTraffic                       768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           361739                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022052                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 361563     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    176      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             361739                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          717472500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51741416                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         490604471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               321664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22318                       # number of demand (read+write) hits
system.l2.demand_hits::total                   343982                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              321664                       # number of overall hits
system.l2.overall_hits::.cpu.data               22318                       # number of overall hits
system.l2.overall_hits::total                  343982                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12042                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17426                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5384                       # number of overall misses
system.l2.overall_misses::.cpu.data             12042                       # number of overall misses
system.l2.overall_misses::total                 17426                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    427025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    941542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1368567000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    427025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    941542000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1368567000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           327048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34360                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               361408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          327048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34360                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              361408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.016462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.350466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048217                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.016462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.350466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048217                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79313.707281                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78188.174722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78535.923333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79313.707281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78188.174722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78535.923333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17425                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17425                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    373099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    821122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1194221000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    373099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    821122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1194221000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.016459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.350466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048214                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.016459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.350466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048214                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69310.607468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68188.174722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68534.921090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69310.607468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68188.174722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68534.921090                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29570                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       326635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           326635                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       326635                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       326635                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    826131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     826131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.777331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77768.144592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77768.144592                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    719901000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    719901000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67768.144592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67768.144592                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         321664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             321664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    427025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    427025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       327048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         327048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.016462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79313.707281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79313.707281                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    373099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    373099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.016459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69310.607468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69310.607468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    115411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115411000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81332.628612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81332.628612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    101221000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    101221000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71332.628612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71332.628612                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                24                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             294                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.924528                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.924528                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5825000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5825000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.924528                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.924528                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19812.925170                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19812.925170                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11829.596021                       # Cycle average of tags in use
system.l2.tags.total_refs                      721717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.728950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     197.181931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3805.353254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7827.060836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.090253                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15804                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.135010                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5793816                       # Number of tag accesses
system.l2.tags.data_accesses                  5793816                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         344512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       344512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            5383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17425                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50943072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         113961819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164904891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50943072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50943072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50943072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        113961819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            164904891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      5383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17425                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    150988500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               477707250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8665.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27415.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17425                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.497026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.295489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.859044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          784     25.91%     25.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          661     21.84%     47.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          300      9.91%     57.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      7.57%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          392     12.95%     78.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      6.61%     84.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      4.76%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      1.55%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          269      8.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3026                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1115200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1115200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6759929500                       # Total gap between requests
system.mem_ctrls.avgGap                     387944.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       344512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50943072.027889505029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 113961819.312622219324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    151642500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    326064750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28170.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27077.29                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9981720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5305410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61646760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     533507520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1380304590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1434509760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3425255760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.493390                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3716174750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    225680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2820831250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11631060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6178260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62767740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     533507520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1523720010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1313738880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3451543470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.380560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3400183000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    225680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3136823000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1559373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1559373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1559373                       # number of overall hits
system.cpu.icache.overall_hits::total         1559373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       345718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         345718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       345718                       # number of overall misses
system.cpu.icache.overall_misses::total        345718                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4926211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4926211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4926211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4926211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1905091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1905091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1905091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1905091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.181471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.181471                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14249.217570                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14249.217570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14249.217570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14249.217570                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       326804                       # number of writebacks
system.cpu.icache.writebacks::total            326804                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18658                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18658                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18658                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18658                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       327060                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       327060                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       327060                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       327060                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4364368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4364368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4364368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4364368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.171677                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.171677                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.171677                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.171677                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13344.242647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13344.242647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13344.242647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13344.242647                       # average overall mshr miss latency
system.cpu.icache.replacements                 326804                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1559373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1559373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       345718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        345718                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4926211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4926211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1905091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1905091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.181471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14249.217570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14249.217570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18658                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18658                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       327060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       327060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4364368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4364368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.171677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.171677                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13344.242647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13344.242647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.506944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1886433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            327060                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.767850                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.506944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4137242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4137242                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4197380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4197380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4203415                       # number of overall hits
system.cpu.dcache.overall_hits::total         4203415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       146925                       # number of overall misses
system.cpu.dcache.overall_misses::total        146925                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6291332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6291332000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6291332000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6291332000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4344298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4344298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4350340                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4350340                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033773                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42822.064008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42822.064008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42820.023822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42820.023822                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             122                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.237705                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29570                       # number of writebacks
system.cpu.dcache.writebacks::total             29570                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       112248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       112248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34677                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1238866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1238866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1239184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1239184000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35733.083357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35733.083357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35735.040517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35735.040517                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33654                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2773378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2773378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        59042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         59042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1495742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1495742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2832420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2832420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25333.525287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25333.525287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    350338000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    350338000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16935.995359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16935.995359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1423999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1423999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4788994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4788994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54624.607909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54624.607909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        73892                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73892                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    882137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    882137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64020.393352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64020.393352                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6035                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6035                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6042                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6042                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001159                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001159                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001159                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6596000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6596000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32175.609756                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32175.609756                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6391000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6391000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31175.609756                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31175.609756                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       444000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       444000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63428.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63428.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.966903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4239238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.245747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.966903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984343                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8737646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8737646                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6762686000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   6762686000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
