$date
	Sat Oct 17 23:03:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! SA1 [2:0] $end
$var wire 3 " SA [2:0] $end
$var wire 1 # CT1 $end
$var wire 1 $ CT $end
$var reg 1 % BF $end
$var reg 1 & BF1 $end
$var reg 4 ' C [3:0] $end
$var reg 1 ( PB1 $end
$var reg 1 ) PB2 $end
$var reg 4 * T [3:0] $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$scope module u1 $end
$var wire 1 % BF $end
$var wire 1 & BF1 $end
$var wire 4 - C [3:0] $end
$var wire 1 ( PB1 $end
$var wire 1 ) PB2 $end
$var wire 4 . T [3:0] $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 / T2 $end
$var wire 1 0 T1 $end
$var wire 3 1 SA1 [2:0] $end
$var wire 3 2 SA [2:0] $end
$var wire 1 3 E1 $end
$var wire 1 4 E $end
$var wire 1 # CT1 $end
$var wire 1 $ CT $end
$var wire 1 5 C2 $end
$var wire 1 6 C1 $end
$scope module a1 $end
$var wire 1 ( PB $end
$var wire 1 6 Q $end
$var wire 1 7 Y2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 8 Y1 $end
$scope module F1 $end
$var wire 1 7 D $end
$var wire 1 9 E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 8 Q $end
$upscope $end
$upscope $end
$scope module a2 $end
$var wire 1 ) PB $end
$var wire 1 0 Q $end
$var wire 1 : Y2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 ; Y1 $end
$scope module F1 $end
$var wire 1 : D $end
$var wire 1 < E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 1 % PB $end
$var wire 1 5 Q $end
$var wire 1 = Y2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 > Y1 $end
$scope module F1 $end
$var wire 1 = D $end
$var wire 1 ? E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 > Q $end
$upscope $end
$upscope $end
$scope module a4 $end
$var wire 1 & PB $end
$var wire 1 / Q $end
$var wire 1 @ Y2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 A Y1 $end
$scope module F1 $end
$var wire 1 @ D $end
$var wire 1 B E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 1 A Q $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 1 4 E $end
$var wire 1 3 E1 $end
$var wire 1 6 PB1 $end
$var wire 1 0 PB2 $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 2 C sf [1:0] $end
$var wire 1 D s1 $end
$var wire 1 E s0 $end
$var wire 2 F s [1:0] $end
$scope module t1 $end
$var wire 2 G D [1:0] $end
$var wire 1 H E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 2 I Q [1:0] $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 1 5 BF $end
$var wire 1 $ CT0 $end
$var wire 1 4 EN $end
$var wire 4 J L [3:0] $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 3 K sf_c [2:0] $end
$var wire 1 L sc2 $end
$var wire 1 M sc1 $end
$var wire 1 N sc0 $end
$var wire 3 O s_c [2:0] $end
$var wire 3 P SA [2:0] $end
$scope module t2 $end
$var wire 3 Q D [2:0] $end
$var wire 1 4 E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 3 R Q [2:0] $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 1 / BF1 $end
$var wire 1 # CT1 $end
$var wire 1 3 EN $end
$var wire 4 S T [3:0] $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 T st2 $end
$var wire 1 U st1 $end
$var wire 1 V st0 $end
$var wire 3 W sf_t [2:0] $end
$var wire 3 X s_t [2:0] $end
$var wire 3 Y SA1 [2:0] $end
$scope module t3 $end
$var wire 3 Z D [2:0] $end
$var wire 1 3 E $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var reg 3 [ Q [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx [
bx Z
bx Y
bx X
bx W
xV
xU
xT
bx S
bx R
bx Q
bx P
bx O
xN
xM
xL
bx K
bx J
bx I
1H
bx G
bx F
xE
xD
bx C
1B
xA
x@
1?
x>
x=
1<
x;
x:
19
x8
x7
x6
x5
x4
x3
bx 2
bx 1
x0
x/
bx .
bx -
0,
1+
bx *
x)
x(
bx '
x&
x%
x$
x#
bx "
bx !
$end
#2
0+
#4
b0 C
b0 G
0#
0$
04
03
0V
0U
b0 !
b0 1
b0 Y
0T
0N
0M
b0 "
b0 2
b0 P
0L
0E
0D
b0 X
b0 [
b0 O
b0 R
b0 F
b0 I
0A
0>
0;
08
1+
b0 W
b0 Z
b0 K
b0 Q
0/
05
00
06
b0 '
b0 -
b0 J
b0 *
b0 .
b0 S
0@
0&
0=
0%
0:
0)
07
0(
1,
#5
0,
#6
0+
b1 C
b1 G
16
17
1(
#8
14
06
1E
b1 F
b1 I
18
1+
#10
0+
b1000 '
b1000 -
b1000 J
07
0(
#12
08
1+
#14
0+
b1 K
b1 Q
15
1=
1%
#16
05
b1 "
b1 2
b1 P
1N
b1 O
b1 R
1>
1+
#18
0+
0=
0%
#20
0>
1+
#22
0+
b10 K
b10 Q
15
1=
1%
#24
b10 K
b10 Q
05
0N
b10 "
b10 2
b10 P
1M
b10 O
b10 R
1>
1+
#26
0+
0=
0%
#28
0>
1+
#30
0+
b11 K
b11 Q
15
1=
1%
#32
b11 K
b11 Q
05
b11 "
b11 2
b11 P
1N
b11 O
b11 R
1>
1+
#34
0+
0=
0%
#36
0>
1+
#38
0+
b100 K
b100 Q
15
1=
1%
#40
b100 K
b100 Q
05
0N
0M
b100 "
b100 2
b100 P
1L
b100 O
b100 R
1>
1+
#42
0+
0=
0%
#44
0>
1+
#46
0+
b101 K
b101 Q
15
1=
1%
#48
b101 K
b101 Q
1$
05
b101 "
b101 2
b101 P
1N
b101 O
b101 R
1>
1+
#50
0+
0=
0%
#52
0>
1+
#54
0+
b0 K
b0 Q
15
1=
1%
#56
b0 K
b0 Q
0$
05
0N
b0 "
b0 2
b0 P
0L
b0 O
b0 R
1>
1+
#58
0+
0=
0%
#60
0>
1+
#62
b0 C
b0 G
04
0E
b0 F
b0 I
0+
b0 '
b0 -
b0 J
1,
#63
0,
#64
13
1D
1;
b10 F
b10 I
1+
b10 C
b10 G
00
1:
1)
#66
0+
#68
0;
1+
b1 *
b1 .
b1 S
0:
0)
#70
0+
#72
b1 !
b1 1
b1 Y
1V
1A
b1 X
b1 [
1+
b1 W
b1 Z
0/
1@
1&
#74
0+
#76
0A
1+
0@
0&
#78
0+
#80
0V
b10 !
b10 1
b10 Y
1U
1A
b10 X
b10 [
1+
b10 W
b10 Z
0/
1@
1&
#82
0+
#84
0A
1+
0@
0&
#86
0+
#88
b11 !
b11 1
b11 Y
1V
1A
b11 X
b11 [
1+
b11 W
b11 Z
0/
1@
1&
#90
0+
#92
0A
1+
0@
0&
#94
0+
#96
0V
0U
b100 !
b100 1
b100 Y
1T
1A
b100 X
b100 [
1+
b100 W
b100 Z
0/
1@
1&
#98
0+
#100
0A
1+
0@
0&
#102
0+
#104
b101 !
b101 1
b101 Y
1V
1A
b101 X
b101 [
1+
b101 W
b101 Z
0/
1@
1&
#106
0+
#108
0A
1+
0@
0&
#110
0+
#112
0V
b110 !
b110 1
b110 Y
1U
1A
b110 X
b110 [
1+
b110 W
b110 Z
0/
1@
1&
#114
0+
#116
0A
1+
0@
0&
#118
0+
#120
1#
b111 !
b111 1
b111 Y
1V
1A
b111 X
b111 [
1+
b111 W
b111 Z
0/
1@
1&
#122
0+
#124
0A
1+
0@
0&
#126
0+
#128
0#
0V
0U
b0 !
b0 1
b0 Y
0T
1A
b0 X
b0 [
1+
b0 W
b0 Z
0/
1@
1&
#130
0+
#132
0A
1+
0@
0&
#134
0+
#136
1+
#138
0+
#140
1+
#142
0+
#144
1+
#145
