#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 30 13:28:56 2021
# Process ID: 28061
# Current directory: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila
# Command line: vivado rm_template.xpr
# Log file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/vivado.log
# Journal file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rm_template.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd}
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd}
set_property name clk_main [get_bd_ports clk_100MHz]
set_property name clk_main [get_bd_pins custom_logic/clk_100MHz]
set_property name clk_extra_0 [get_bd_ports clk_150MHz]
set_property name clk_extra_0 [get_bd_pins custom_logic/clk_150MHz]
set_property name clk_extra_1 [get_bd_ports clk_200MHz]
set_property name clk_extra_1 [get_bd_pins custom_logic/clk_200MHz]
set_property name clk_extra_2 [get_bd_ports clk_240MHz]
set_property name clk_extra_2 [get_bd_pins custom_logic/clk_240MHz]
set_property CONFIG.FREQ_HZ 75000000 [get_bd_ports clk_extra_0]
set_property CONFIG.FREQ_HZ 150000000 [get_bd_ports clk_extra_1]
set_property CONFIG.FREQ_HZ 200000000 [get_bd_ports clk_extra_2]
delete_bd_objs [get_bd_nets clk_150MHz_1]
connect_bd_net [get_bd_ports clk_extra_0] [get_bd_pins custom_logic/clk_extra_0]
set_property name clk_extra_1 [get_bd_nets clk_200MHz_1]
set_property name clk_extra_1_1 [get_bd_nets clk_extra_1]
set_property name clk_extra_2_1 [get_bd_nets clk_250MHz_1]
save_bd_design
set_property name aresetn_S_AXI_HP0 [get_bd_pins custom_logic/aresetn_240MHz]
save_bd_design
validate_bd_design
set_property name proc_sys_reset_0_extra_2 [get_bd_cells custom_logic/proc_sys_reset_0_240MHz]
save_bd_design
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd]
catch { config_ip_cache -export [get_ips -all rm_design_proc_sys_reset_0_240MHz_0] }
catch { config_ip_cache -export [get_ips -all rm_design_system_ila_0_0] }
catch { [ delete_ip_run [get_ips -all rm_design_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all rm_design_dfx_axi_shutdown_man_0_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_us_0] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_us_1] }
catch { config_ip_cache -export [get_ips -all rm_design_auto_cc_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd]
launch_runs rm_design_proc_sys_reset_0_240MHz_0_synth_1 rm_design_dfx_axi_shutdown_man_0_0_synth_1 rm_design_auto_cc_0_synth_1 -jobs 4
wait_on_run rm_design_proc_sys_reset_0_240MHz_0_synth_1
wait_on_run rm_design_dfx_axi_shutdown_man_0_0_synth_1
wait_on_run rm_design_auto_cc_0_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.srcs/sources_1/bd/rm_design/rm_design.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template_ila/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
source ./tcl_files/generate_dcp_from_design.tcl
dcp_gen {}
