.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_nrstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_nrstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_1_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Timer_1_TimerUDB_nrstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_nrstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_nrstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_nrstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_nrstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Timer_1_TimerUDB_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_1_TimerUDB_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_1_TimerUDB_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_1_TimerUDB_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Timer_1_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* SPIM_IntClock */
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x00
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x01
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x01

/* UART_1_BUART */
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* m_miso_pin */
.set m_miso_pin__0__MASK, 0x01
.set m_miso_pin__0__PC, CYREG_PRT0_PC0
.set m_miso_pin__0__PORT, 0
.set m_miso_pin__0__SHIFT, 0
.set m_miso_pin__AG, CYREG_PRT0_AG
.set m_miso_pin__AMUX, CYREG_PRT0_AMUX
.set m_miso_pin__BIE, CYREG_PRT0_BIE
.set m_miso_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_miso_pin__BYP, CYREG_PRT0_BYP
.set m_miso_pin__CTL, CYREG_PRT0_CTL
.set m_miso_pin__DM0, CYREG_PRT0_DM0
.set m_miso_pin__DM1, CYREG_PRT0_DM1
.set m_miso_pin__DM2, CYREG_PRT0_DM2
.set m_miso_pin__DR, CYREG_PRT0_DR
.set m_miso_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_miso_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_miso_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_miso_pin__MASK, 0x01
.set m_miso_pin__PORT, 0
.set m_miso_pin__PRT, CYREG_PRT0_PRT
.set m_miso_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_miso_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_miso_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_miso_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_miso_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_miso_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_miso_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_miso_pin__PS, CYREG_PRT0_PS
.set m_miso_pin__SHIFT, 0
.set m_miso_pin__SLW, CYREG_PRT0_SLW

/* m_mosi_pin */
.set m_mosi_pin__0__MASK, 0x20
.set m_mosi_pin__0__PC, CYREG_PRT0_PC5
.set m_mosi_pin__0__PORT, 0
.set m_mosi_pin__0__SHIFT, 5
.set m_mosi_pin__AG, CYREG_PRT0_AG
.set m_mosi_pin__AMUX, CYREG_PRT0_AMUX
.set m_mosi_pin__BIE, CYREG_PRT0_BIE
.set m_mosi_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_mosi_pin__BYP, CYREG_PRT0_BYP
.set m_mosi_pin__CTL, CYREG_PRT0_CTL
.set m_mosi_pin__DM0, CYREG_PRT0_DM0
.set m_mosi_pin__DM1, CYREG_PRT0_DM1
.set m_mosi_pin__DM2, CYREG_PRT0_DM2
.set m_mosi_pin__DR, CYREG_PRT0_DR
.set m_mosi_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_mosi_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_mosi_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_mosi_pin__MASK, 0x20
.set m_mosi_pin__PORT, 0
.set m_mosi_pin__PRT, CYREG_PRT0_PRT
.set m_mosi_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_mosi_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_mosi_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_mosi_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_mosi_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_mosi_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_mosi_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_mosi_pin__PS, CYREG_PRT0_PS
.set m_mosi_pin__SHIFT, 5
.set m_mosi_pin__SLW, CYREG_PRT0_SLW

/* m_sclk_pin */
.set m_sclk_pin__0__MASK, 0x40
.set m_sclk_pin__0__PC, CYREG_PRT0_PC6
.set m_sclk_pin__0__PORT, 0
.set m_sclk_pin__0__SHIFT, 6
.set m_sclk_pin__AG, CYREG_PRT0_AG
.set m_sclk_pin__AMUX, CYREG_PRT0_AMUX
.set m_sclk_pin__BIE, CYREG_PRT0_BIE
.set m_sclk_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set m_sclk_pin__BYP, CYREG_PRT0_BYP
.set m_sclk_pin__CTL, CYREG_PRT0_CTL
.set m_sclk_pin__DM0, CYREG_PRT0_DM0
.set m_sclk_pin__DM1, CYREG_PRT0_DM1
.set m_sclk_pin__DM2, CYREG_PRT0_DM2
.set m_sclk_pin__DR, CYREG_PRT0_DR
.set m_sclk_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set m_sclk_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set m_sclk_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set m_sclk_pin__MASK, 0x40
.set m_sclk_pin__PORT, 0
.set m_sclk_pin__PRT, CYREG_PRT0_PRT
.set m_sclk_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set m_sclk_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set m_sclk_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set m_sclk_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set m_sclk_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set m_sclk_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set m_sclk_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set m_sclk_pin__PS, CYREG_PRT0_PS
.set m_sclk_pin__SHIFT, 6
.set m_sclk_pin__SLW, CYREG_PRT0_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB03_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB03_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB03_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB03_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB03_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB03_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Pin_1 */
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT3_PC0
.set Pin_1__0__PORT, 3
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT3_AG
.set Pin_1__AMUX, CYREG_PRT3_AMUX
.set Pin_1__BIE, CYREG_PRT3_BIE
.set Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_1__BYP, CYREG_PRT3_BYP
.set Pin_1__CTL, CYREG_PRT3_CTL
.set Pin_1__DM0, CYREG_PRT3_DM0
.set Pin_1__DM1, CYREG_PRT3_DM1
.set Pin_1__DM2, CYREG_PRT3_DM2
.set Pin_1__DR, CYREG_PRT3_DR
.set Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 3
.set Pin_1__PRT, CYREG_PRT3_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_1__PS, CYREG_PRT3_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT3_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT3_PC1
.set Pin_2__0__PORT, 3
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT3_AG
.set Pin_2__AMUX, CYREG_PRT3_AMUX
.set Pin_2__BIE, CYREG_PRT3_BIE
.set Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_2__BYP, CYREG_PRT3_BYP
.set Pin_2__CTL, CYREG_PRT3_CTL
.set Pin_2__DM0, CYREG_PRT3_DM0
.set Pin_2__DM1, CYREG_PRT3_DM1
.set Pin_2__DM2, CYREG_PRT3_DM2
.set Pin_2__DR, CYREG_PRT3_DR
.set Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 3
.set Pin_2__PRT, CYREG_PRT3_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_2__PS, CYREG_PRT3_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT3_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PC, CYREG_PRT3_PC2
.set Pin_3__0__PORT, 3
.set Pin_3__0__SHIFT, 2
.set Pin_3__AG, CYREG_PRT3_AG
.set Pin_3__AMUX, CYREG_PRT3_AMUX
.set Pin_3__BIE, CYREG_PRT3_BIE
.set Pin_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_3__BYP, CYREG_PRT3_BYP
.set Pin_3__CTL, CYREG_PRT3_CTL
.set Pin_3__DM0, CYREG_PRT3_DM0
.set Pin_3__DM1, CYREG_PRT3_DM1
.set Pin_3__DM2, CYREG_PRT3_DM2
.set Pin_3__DR, CYREG_PRT3_DR
.set Pin_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_3__MASK, 0x04
.set Pin_3__PORT, 3
.set Pin_3__PRT, CYREG_PRT3_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_3__PS, CYREG_PRT3_PS
.set Pin_3__SHIFT, 2
.set Pin_3__SLW, CYREG_PRT3_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT3_PC3
.set Pin_4__0__PORT, 3
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT3_AG
.set Pin_4__AMUX, CYREG_PRT3_AMUX
.set Pin_4__BIE, CYREG_PRT3_BIE
.set Pin_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_4__BYP, CYREG_PRT3_BYP
.set Pin_4__CTL, CYREG_PRT3_CTL
.set Pin_4__DM0, CYREG_PRT3_DM0
.set Pin_4__DM1, CYREG_PRT3_DM1
.set Pin_4__DM2, CYREG_PRT3_DM2
.set Pin_4__DR, CYREG_PRT3_DR
.set Pin_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 3
.set Pin_4__PRT, CYREG_PRT3_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_4__PS, CYREG_PRT3_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SLW, CYREG_PRT3_SLW

/* Pin_5 */
.set Pin_5__0__MASK, 0x10
.set Pin_5__0__PC, CYREG_PRT3_PC4
.set Pin_5__0__PORT, 3
.set Pin_5__0__SHIFT, 4
.set Pin_5__AG, CYREG_PRT3_AG
.set Pin_5__AMUX, CYREG_PRT3_AMUX
.set Pin_5__BIE, CYREG_PRT3_BIE
.set Pin_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_5__BYP, CYREG_PRT3_BYP
.set Pin_5__CTL, CYREG_PRT3_CTL
.set Pin_5__DM0, CYREG_PRT3_DM0
.set Pin_5__DM1, CYREG_PRT3_DM1
.set Pin_5__DM2, CYREG_PRT3_DM2
.set Pin_5__DR, CYREG_PRT3_DR
.set Pin_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_5__MASK, 0x10
.set Pin_5__PORT, 3
.set Pin_5__PRT, CYREG_PRT3_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_5__PS, CYREG_PRT3_PS
.set Pin_5__SHIFT, 4
.set Pin_5__SLW, CYREG_PRT3_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT3_PC7
.set Tx_1__0__PORT, 3
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT3_AG
.set Tx_1__AMUX, CYREG_PRT3_AMUX
.set Tx_1__BIE, CYREG_PRT3_BIE
.set Tx_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx_1__BYP, CYREG_PRT3_BYP
.set Tx_1__CTL, CYREG_PRT3_CTL
.set Tx_1__DM0, CYREG_PRT3_DM0
.set Tx_1__DM1, CYREG_PRT3_DM1
.set Tx_1__DM2, CYREG_PRT3_DM2
.set Tx_1__DR, CYREG_PRT3_DR
.set Tx_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 3
.set Tx_1__PRT, CYREG_PRT3_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx_1__PS, CYREG_PRT3_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT3_SLW

/* SS */
.set SS_Async_ctrl_reg__0__MASK, 0x01
.set SS_Async_ctrl_reg__0__POS, 0
.set SS_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set SS_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SS_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SS_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set SS_Async_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set SS_Async_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SS_Async_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SS_Async_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set SS_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set SS_Async_ctrl_reg__1__MASK, 0x02
.set SS_Async_ctrl_reg__1__POS, 1
.set SS_Async_ctrl_reg__2__MASK, 0x04
.set SS_Async_ctrl_reg__2__POS, 2
.set SS_Async_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set SS_Async_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set SS_Async_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SS_Async_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set SS_Async_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set SS_Async_ctrl_reg__MASK, 0x07
.set SS_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set SS_Async_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set SS_Async_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
