INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4A Sync Counter/lab4.srcs/sources_1/new/Down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff
INFO: [VRFC 10-311] analyzing module Down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4A Sync Counter/lab4.srcs/sim_1/new/down_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 4A Sync Counter/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
