// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxCheckTCPchecksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer1_V_dout,
        rxEng_dataBuffer1_V_empty_n,
        rxEng_dataBuffer1_V_read,
        rxEng_dataBuffer2_V_din,
        rxEng_dataBuffer2_V_full_n,
        rxEng_dataBuffer2_V_write,
        rxEng_tcpValidFifo_V_din,
        rxEng_tcpValidFifo_V_full_n,
        rxEng_tcpValidFifo_V_write,
        rxEng_metaDataFifo_V_din,
        rxEng_metaDataFifo_V_full_n,
        rxEng_metaDataFifo_V_write,
        rxEng2portTable_check_req_V_V_din,
        rxEng2portTable_check_req_V_V_full_n,
        rxEng2portTable_check_req_V_V_write,
        rxEng_tupleBuffer_V_din,
        rxEng_tupleBuffer_V_full_n,
        rxEng_tupleBuffer_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_3 = 16'b11;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer1_V_dout;
input   rxEng_dataBuffer1_V_empty_n;
output   rxEng_dataBuffer1_V_read;
output  [72:0] rxEng_dataBuffer2_V_din;
input   rxEng_dataBuffer2_V_full_n;
output   rxEng_dataBuffer2_V_write;
output  [0:0] rxEng_tcpValidFifo_V_din;
input   rxEng_tcpValidFifo_V_full_n;
output   rxEng_tcpValidFifo_V_write;
output  [99:0] rxEng_metaDataFifo_V_din;
input   rxEng_metaDataFifo_V_full_n;
output   rxEng_metaDataFifo_V_write;
output  [15:0] rxEng2portTable_check_req_V_V_din;
input   rxEng2portTable_check_req_V_V_full_n;
output   rxEng2portTable_check_req_V_V_write;
output  [95:0] rxEng_tupleBuffer_V_din;
input   rxEng_tupleBuffer_V_full_n;
output   rxEng_tupleBuffer_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer1_V_read;
reg[72:0] rxEng_dataBuffer2_V_din;
reg rxEng_dataBuffer2_V_write;
reg[0:0] rxEng_tcpValidFifo_V_din;
reg rxEng_tcpValidFifo_V_write;
reg rxEng_metaDataFifo_V_write;
reg rxEng2portTable_check_req_V_V_write;
reg rxEng_tupleBuffer_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] brmerge_fu_501_p2;
reg    ap_sig_bdd_51;
reg   [0:0] brmerge_reg_1867;
reg   [15:0] t_V_reg_1917;
reg   [0:0] tmp_62_reg_1925;
reg   [0:0] tmp_66_reg_1929;
reg   [0:0] csa_shift_load_reg_1921;
reg   [0:0] csa_wasLast_load_reg_1863;
reg   [0:0] tmp_s_reg_1942;
reg    ap_sig_bdd_101;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1867_pp0_it1;
reg   [0:0] ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1;
reg   [0:0] csa_checkChecksum_load_reg_1853;
reg   [0:0] ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1;
reg   [2:0] csa_cc_state_V_load_reg_1938;
reg   [2:0] ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1;
reg   [0:0] tmp_70_reg_1978;
reg   [0:0] tmp_72_reg_1982;
reg   [0:0] tmp_71_reg_1986;
reg    ap_sig_bdd_161;
reg   [0:0] csa_checkChecksum = 1'b0;
reg   [15:0] csa_meta_length_V = 16'b0000000000000000;
reg   [35:0] halfWord_V = 36'b000000000000000000000000000000000000;
reg   [16:0] csa_tcp_sums_V_0 = 17'b00000000000000000;
reg   [15:0] csa_tcp_sums_V_1 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_2 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_3 = 16'b0000000000000000;
reg   [0:0] csa_wasLast = 1'b0;
reg   [15:0] csa_wordCount_V = 16'b0000000000000000;
reg   [7:0] csa_dataOffset_V = 8'b11111111;
reg   [0:0] csa_shift = 1'b0;
reg   [31:0] csa_sessionTuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_sessionTuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] csa_sessionTuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] csa_sessionTuple_dstPort_V = 16'b0000000000000000;
reg   [15:0] csa_port_V = 16'b0000000000000000;
reg   [31:0] csa_meta_seqNumb_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_meta_ackNumb_V = 32'b00000000000000000000000000000000;
reg   [0:0] csa_meta_ack_V = 1'b0;
reg   [0:0] csa_meta_rst_V = 1'b0;
reg   [0:0] csa_meta_syn_V = 1'b0;
reg   [0:0] csa_meta_fin_V = 1'b0;
reg   [15:0] csa_meta_winSize_V = 16'b0000000000000000;
reg   [2:0] csa_cc_state_V = 3'b000;
wire   [0:0] csa_checkChecksum_load_load_fu_483_p1;
reg   [15:0] tmp_length_V_reg_1857;
reg   [15:0] ap_reg_ppstg_tmp_length_V_reg_1857_pp0_it1;
wire   [0:0] csa_wasLast_load_load_fu_491_p1;
reg   [72:0] tmp85_reg_1871;
wire   [0:0] currWord_last_V_fu_507_p3;
reg   [0:0] currWord_last_V_reg_1912;
wire   [15:0] t_V_load_fu_520_p1;
wire   [0:0] csa_shift_load_load_fu_528_p1;
wire   [0:0] tmp_62_fu_622_p2;
wire   [0:0] tmp_66_fu_628_p2;
wire   [0:0] grp_fu_398_p2;
reg   [0:0] tmp_last_V_reg_1933;
wire   [2:0] csa_cc_state_V_load_load_fu_689_p1;
wire   [0:0] tmp_s_fu_729_p2;
wire   [0:0] tmp_74_fu_1051_p2;
wire   [0:0] tmp_122_fu_1057_p3;
wire   [0:0] tmp_142_1_fu_1188_p2;
wire   [0:0] tmp_132_fu_1194_p3;
wire   [0:0] tmp_142_2_fu_1311_p2;
wire   [0:0] tmp_141_fu_1317_p3;
wire   [0:0] tmp_142_3_fu_1434_p2;
wire   [0:0] tmp_150_fu_1440_p3;
wire   [0:0] tmp_70_fu_1552_p2;
wire   [0:0] grp_fu_478_p2;
wire   [0:0] ap_reg_phiprechg_tmp_73_reg_357pp0_it0;
reg   [0:0] tmp_73_phi_fu_360_p16;
wire   [15:0] ap_reg_phiprechg_csa_wordCount_V_new_reg_379pp0_it0;
reg   [15:0] csa_wordCount_V_new_phi_fu_382_p4;
wire   [15:0] tmp_79_fu_658_p2;
wire   [72:0] tmp_2_fu_991_p6;
wire   [72:0] tmp_3_fu_1758_p5;
wire   [15:0] tmp_64_fu_564_p2;
wire   [15:0] p_Result_s_121_fu_596_p3;
reg   [35:0] p_Result_6_fu_1013_p4;
wire   [35:0] p_Result_4_fu_1028_p3;
wire   [16:0] p_14_cast_fu_1107_p1;
wire   [16:0] p_13_cast_fu_1169_p1;
wire   [16:0] p_s_fu_1582_p2;
wire   [16:0] p_3_cast_fu_1622_p1;
wire   [16:0] p_1_cast_fu_1666_p1;
wire   [16:0] p_6_cast_fu_1726_p1;
wire   [15:0] tmp_136_fu_1235_p2;
wire   [15:0] tmp_131_fu_1290_p2;
wire   [15:0] tmp_106_fu_1692_p2;
wire   [15:0] tmp_145_fu_1358_p2;
wire   [15:0] tmp_140_fu_1413_p2;
wire   [15:0] tmp_154_fu_1481_p2;
wire   [15:0] tmp_149_fu_1536_p2;
wire   [0:0] tmp_80_fu_665_p2;
wire   [7:0] p_5_fu_542_p1;
wire   [7:0] tmp_65_fu_646_p2;
wire   [31:0] tmp_88_fu_960_p1;
wire   [31:0] grp_fu_424_p4;
wire   [31:0] p_Result_1_fu_852_p5;
wire   [31:0] p_Result_2_fu_906_p5;
wire   [15:0] p_Result_3_fu_826_p3;
wire   [0:0] grp_fu_390_p3;
wire   [0:0] tmp_not_fu_495_p0;
wire   [0:0] tmp_not_fu_495_p2;
wire   [3:0] p_Result_26_fu_532_p4;
wire   [5:0] tmp_63_fu_552_p3;
wire   [15:0] tmp_79_cast_fu_560_p1;
wire   [7:0] p_Result_16_fu_586_p4;
wire   [7:0] p_Result_15_fu_576_p4;
wire   [7:0] grp_fu_415_p4;
wire   [7:0] grp_fu_406_p4;
wire   [7:0] tmp_89_fu_849_p1;
wire   [7:0] p_Result_21_fu_840_p4;
wire   [7:0] p_Result_25_fu_897_p4;
wire   [7:0] p_Result_24_fu_888_p4;
wire   [7:0] p_Result_23_fu_879_p4;
wire   [7:0] p_Result_22_fu_870_p4;
wire   [3:0] p_Result_33_fu_982_p4;
wire   [3:0] grp_fu_433_p4;
wire   [31:0] tmp_114_fu_979_p1;
wire   [31:0] tmp_113_fu_975_p1;
wire   [3:0] grp_fu_442_p4;
wire   [35:0] p_Result_7_fu_1005_p3;
wire   [1:0] p_Result_36_fu_1042_p4;
wire   [7:0] tmp_123_fu_1064_p1;
wire   [15:0] p_Result_39_fu_1067_p3;
wire   [16:0] tmp_77_fu_1075_p1;
wire   [16:0] tmp_78_fu_1079_p2;
wire   [0:0] tmp_124_fu_1085_p3;
wire   [15:0] tmp_126_fu_1097_p1;
wire   [15:0] tmp_125_fu_1093_p1;
wire   [15:0] tmp_127_fu_1101_p2;
wire   [7:0] tmp_117_fu_1126_p1;
wire   [7:0] p_Result_37_fu_1117_p4;
wire   [15:0] p_Result_38_fu_1129_p3;
wire   [16:0] tmp_75_fu_1137_p1;
wire   [16:0] tmp_76_fu_1141_p2;
wire   [0:0] tmp_118_fu_1147_p3;
wire   [15:0] tmp_120_fu_1159_p1;
wire   [15:0] tmp_119_fu_1155_p1;
wire   [15:0] tmp_121_fu_1163_p2;
wire   [1:0] p_Result_244_1_fu_1179_p4;
wire   [7:0] grp_fu_451_p4;
wire   [15:0] p_Result_251_1_fu_1201_p3;
wire   [16:0] extLd_fu_754_p1;
wire   [16:0] tmp_151_1_fu_1209_p1;
wire   [16:0] tmp_152_1_fu_1213_p2;
wire   [0:0] tmp_133_fu_1219_p3;
wire   [15:0] tmp_135_fu_1231_p1;
wire   [15:0] tmp_134_fu_1227_p1;
wire   [7:0] p_Result_245_1_fu_1247_p4;
wire   [15:0] p_Result_248_1_fu_1256_p3;
wire   [16:0] tmp_145_1_fu_1264_p1;
wire   [16:0] tmp_146_1_fu_1268_p2;
wire   [0:0] tmp_128_fu_1274_p3;
wire   [15:0] tmp_130_fu_1286_p1;
wire   [15:0] tmp_129_fu_1282_p1;
wire   [1:0] p_Result_244_2_fu_1302_p4;
wire   [7:0] grp_fu_460_p4;
wire   [15:0] p_Result_251_2_fu_1324_p3;
wire   [16:0] extLd1_fu_762_p1;
wire   [16:0] tmp_151_2_fu_1332_p1;
wire   [16:0] tmp_152_2_fu_1336_p2;
wire   [0:0] tmp_142_fu_1342_p3;
wire   [15:0] tmp_144_fu_1354_p1;
wire   [15:0] tmp_143_fu_1350_p1;
wire   [7:0] p_Result_245_2_fu_1370_p4;
wire   [15:0] p_Result_248_2_fu_1379_p3;
wire   [16:0] tmp_145_2_fu_1387_p1;
wire   [16:0] tmp_146_2_fu_1391_p2;
wire   [0:0] tmp_137_fu_1397_p3;
wire   [15:0] tmp_139_fu_1409_p1;
wire   [15:0] tmp_138_fu_1405_p1;
wire   [1:0] p_Result_244_3_fu_1425_p4;
wire   [7:0] grp_fu_469_p4;
wire   [15:0] p_Result_251_3_fu_1447_p3;
wire   [16:0] extLd2_fu_770_p1;
wire   [16:0] tmp_151_3_fu_1455_p1;
wire   [16:0] tmp_152_3_fu_1459_p2;
wire   [0:0] tmp_151_fu_1465_p3;
wire   [15:0] tmp_153_fu_1477_p1;
wire   [15:0] tmp_152_fu_1473_p1;
wire   [7:0] p_Result_245_3_fu_1493_p4;
wire   [15:0] p_Result_248_3_fu_1502_p3;
wire   [16:0] tmp_145_3_fu_1510_p1;
wire   [16:0] tmp_146_3_fu_1514_p2;
wire   [0:0] tmp_146_fu_1520_p3;
wire   [15:0] tmp_148_fu_1532_p1;
wire   [15:0] tmp_147_fu_1528_p1;
wire   [15:0] tmp_111_fu_1548_p1;
wire   [16:0] tmp_69_fu_1594_p2;
wire   [0:0] tmp_107_fu_1600_p3;
wire   [15:0] tmp_109_fu_1612_p1;
wire   [15:0] tmp_108_fu_1608_p1;
wire   [15:0] tmp_110_fu_1616_p2;
wire   [16:0] tmp_67_fu_1632_p2;
wire   [0:0] tmp_99_fu_1644_p3;
wire   [15:0] tmp_101_fu_1656_p1;
wire   [15:0] tmp_100_fu_1652_p1;
wire   [15:0] tmp_102_fu_1660_p2;
wire   [16:0] tmp_68_fu_1638_p2;
wire   [0:0] tmp_103_fu_1676_p3;
wire   [15:0] tmp_105_fu_1688_p1;
wire   [15:0] tmp_104_fu_1684_p1;
wire   [0:0] tmp_95_fu_1704_p3;
wire   [15:0] tmp_97_fu_1716_p1;
wire   [15:0] tmp_96_fu_1712_p1;
wire   [15:0] tmp_98_fu_1720_p2;
wire   [31:0] tmp_94_fu_1754_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_339;
reg    ap_sig_bdd_373;
reg    ap_sig_bdd_168;
reg    ap_sig_bdd_1214;
reg    ap_sig_bdd_1216;
reg    ap_sig_bdd_349;
reg    ap_sig_bdd_389;
reg    ap_sig_bdd_393;
reg    ap_sig_bdd_294;
reg    ap_sig_bdd_399;
reg    ap_sig_bdd_404;
reg    ap_sig_bdd_409;
reg    ap_sig_bdd_413;
reg    ap_sig_bdd_352;
reg    ap_sig_bdd_420;
reg    ap_sig_bdd_424;
reg    ap_sig_bdd_432;
reg    ap_sig_bdd_436;
reg    ap_sig_bdd_443;
reg    ap_sig_bdd_447;
reg    ap_sig_bdd_255;
reg    ap_sig_bdd_455;
reg    ap_sig_bdd_1243;
reg    ap_sig_bdd_1242;
reg    ap_sig_bdd_86;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_1251;
reg    ap_sig_bdd_1253;
reg    ap_sig_bdd_1250;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1205) begin
        if ((ap_const_lv3_0 == csa_cc_state_V_load_load_fu_689_p1)) begin
            csa_cc_state_V <= ap_const_lv3_1;
        end else if ((csa_cc_state_V_load_load_fu_689_p1 == ap_const_lv3_1)) begin
            csa_cc_state_V <= ap_const_lv3_2;
        end else if ((csa_cc_state_V_load_load_fu_689_p1 == ap_const_lv3_2)) begin
            csa_cc_state_V <= ap_const_lv3_3;
        end else if ((csa_cc_state_V_load_load_fu_689_p1 == ap_const_lv3_3)) begin
            csa_cc_state_V <= ap_const_lv3_4;
        end else if ((ap_const_lv3_4 == csa_cc_state_V_load_load_fu_689_p1)) begin
            csa_cc_state_V <= ap_const_lv3_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_373) begin
            csa_checkChecksum <= ap_const_lv1_0;
        end else if (ap_sig_bdd_339) begin
            csa_checkChecksum <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if (ap_sig_bdd_1216) begin
            csa_dataOffset_V <= tmp_65_fu_646_p2;
        end else if (ap_sig_bdd_1214) begin
            csa_dataOffset_V <= ap_const_lv8_5;
        end else if ((ap_const_lv16_0 == t_V_load_fu_520_p1)) begin
            csa_dataOffset_V <= ap_const_lv8_FF;
        end else if ((ap_const_lv16_3 == t_V_load_fu_520_p1)) begin
            csa_dataOffset_V <= p_5_fu_542_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if ((ap_const_lv16_1 == t_V_load_fu_520_p1)) begin
            csa_meta_length_V <= p_Result_s_121_fu_596_p3;
        end else if ((ap_const_lv16_3 == t_V_load_fu_520_p1)) begin
            csa_meta_length_V <= tmp_64_fu_564_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if (ap_sig_bdd_1214) begin
            csa_shift <= ap_const_lv1_1;
        end else if ((ap_const_lv16_0 == t_V_load_fu_520_p1)) begin
            csa_shift <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_0 <= p_6_cast_fu_1726_p1;
        end else if (ap_sig_bdd_409) begin
            csa_tcp_sums_V_0 <= p_1_cast_fu_1666_p1;
        end else if (ap_sig_bdd_404) begin
            csa_tcp_sums_V_0 <= p_3_cast_fu_1622_p1;
        end else if (ap_sig_bdd_399) begin
            csa_tcp_sums_V_0 <= p_s_fu_1582_p2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_0 <= ap_const_lv17_0;
        end else if (ap_sig_bdd_393) begin
            csa_tcp_sums_V_0 <= p_13_cast_fu_1169_p1;
        end else if (ap_sig_bdd_389) begin
            csa_tcp_sums_V_0 <= p_14_cast_fu_1107_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_1 <= csa_tcp_sums_V_1;
        end else if (ap_sig_bdd_409) begin
            csa_tcp_sums_V_1 <= tmp_106_fu_1692_p2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_1 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_424) begin
            csa_tcp_sums_V_1 <= tmp_131_fu_1290_p2;
        end else if (ap_sig_bdd_420) begin
            csa_tcp_sums_V_1 <= tmp_136_fu_1235_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_2 <= csa_tcp_sums_V_2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_2 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_436) begin
            csa_tcp_sums_V_2 <= tmp_140_fu_1413_p2;
        end else if (ap_sig_bdd_432) begin
            csa_tcp_sums_V_2 <= tmp_145_fu_1358_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_3 <= csa_tcp_sums_V_3;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_3 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_447) begin
            csa_tcp_sums_V_3 <= tmp_149_fu_1536_p2;
        end else if (ap_sig_bdd_443) begin
            csa_tcp_sums_V_3 <= tmp_154_fu_1481_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_255) begin
            csa_wasLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_339) begin
            csa_wasLast <= tmp_80_fu_665_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1242) begin
        if (~(ap_const_lv1_0 == tmp_66_reg_1929)) begin
            halfWord_V <= p_Result_4_fu_1028_p3;
        end else if (ap_sig_bdd_1243) begin
            halfWord_V <= p_Result_6_fu_1013_p4;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge_reg_1867_pp0_it1 <= brmerge_reg_1867;
        ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 <= csa_cc_state_V_load_reg_1938;
        ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 <= csa_checkChecksum_load_reg_1853;
        ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 <= csa_wasLast_load_reg_1863;
        ap_reg_ppstg_tmp_length_V_reg_1857_pp0_it1 <= tmp_length_V_reg_1857;
        brmerge_reg_1867 <= brmerge_fu_501_p2;
        csa_checkChecksum_load_reg_1853 <= csa_checkChecksum;
        csa_wasLast_load_reg_1863 <= csa_wasLast;
        tmp_length_V_reg_1857 <= csa_meta_length_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_491_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_483_p1))) begin
        csa_cc_state_V_load_reg_1938 <= csa_cc_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & (t_V_reg_1917 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ackNumb_V <= p_Result_2_fu_906_p5;
        csa_meta_seqNumb_V <= p_Result_1_fu_852_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & (t_V_reg_1917 == ap_const_lv16_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ack_V <= tmp85_reg_1871[ap_const_lv32_C];
        csa_meta_fin_V <= tmp85_reg_1871[ap_const_lv32_8];
        csa_meta_rst_V <= tmp85_reg_1871[ap_const_lv32_A];
        csa_meta_syn_V <= tmp85_reg_1871[ap_const_lv32_9];
        csa_meta_winSize_V <= p_Result_3_fu_826_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & (t_V_reg_1917 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_port_V <= {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_dstPort_V <= {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_srcPort_V <= {{tmp85_reg_1871[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & (t_V_reg_1917 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_sessionTuple_dstIp_V <= {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_20]}};
        csa_sessionTuple_srcIp_V <= tmp_88_fu_960_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_shift_load_reg_1921 <= csa_shift;
        currWord_last_V_reg_1912 <= rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
        t_V_reg_1917 <= csa_wordCount_V;
        tmp85_reg_1871 <= rxEng_dataBuffer1_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_wordCount_V <= csa_wordCount_V_new_phi_fu_382_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1))) begin
        tmp_62_reg_1925 <= tmp_62_fu_622_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2))) begin
        tmp_66_reg_1929 <= tmp_66_fu_628_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_4))) begin
        tmp_70_reg_1978 <= tmp_70_fu_1552_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_fu_1552_p2))) begin
        tmp_71_reg_1986 <= grp_fu_478_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_70_fu_1552_p2))) begin
        tmp_72_reg_1982 <= grp_fu_478_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2) & (ap_const_lv1_0 == tmp_66_fu_628_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_528_p1))) begin
        tmp_last_V_reg_1933 <= grp_fu_398_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_491_p1))) begin
        tmp_s_reg_1942 <= tmp_s_fu_729_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// csa_wordCount_V_new_phi_fu_382_p4 assign process. ///
always @ (currWord_last_V_fu_507_p3 or ap_reg_phiprechg_csa_wordCount_V_new_reg_379pp0_it0 or tmp_79_fu_658_p2 or ap_sig_bdd_455)
begin
    if (ap_sig_bdd_455) begin
        if ((ap_const_lv1_0 == currWord_last_V_fu_507_p3)) begin
            csa_wordCount_V_new_phi_fu_382_p4 = tmp_79_fu_658_p2;
        end else if (~(ap_const_lv1_0 == currWord_last_V_fu_507_p3)) begin
            csa_wordCount_V_new_phi_fu_382_p4 = ap_const_lv16_0;
        end else begin
            csa_wordCount_V_new_phi_fu_382_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_379pp0_it0;
        end
    end else begin
        csa_wordCount_V_new_phi_fu_382_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_379pp0_it0;
    end
end

/// rxEng2portTable_check_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or tmp_70_reg_1978 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer1_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_501_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_dataBuffer1_V_read = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer1_V_read = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer2_V_din assign process. ///
always @ (tmp85_reg_1871 or tmp_2_fu_991_p6 or tmp_3_fu_1758_p5 or ap_sig_bdd_352 or ap_sig_bdd_86 or ap_sig_bdd_89 or ap_sig_bdd_98)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_98) begin
            rxEng_dataBuffer2_V_din = tmp_3_fu_1758_p5;
        end else if (ap_sig_bdd_89) begin
            rxEng_dataBuffer2_V_din = tmp_2_fu_991_p6;
        end else if (ap_sig_bdd_86) begin
            rxEng_dataBuffer2_V_din = tmp85_reg_1871;
        end else begin
            rxEng_dataBuffer2_V_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer2_V_din = 'bx;
    end
end

/// rxEng_dataBuffer2_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1867 or t_V_reg_1917 or tmp_62_reg_1925 or tmp_66_reg_1929 or csa_shift_load_reg_1921 or csa_wasLast_load_reg_1863 or tmp_s_reg_1942 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & (ap_const_lv1_0 == csa_shift_load_reg_1921) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & ~(ap_const_lv1_0 == csa_shift_load_reg_1921) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1863) & (ap_const_lv1_0 == tmp_s_reg_1942) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_dataBuffer2_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer2_V_write = ap_const_logic_0;
    end
end

/// rxEng_metaDataFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or tmp_70_reg_1978 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_metaDataFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_metaDataFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpValidFifo_V_din assign process. ///
always @ (ap_sig_bdd_1251 or ap_sig_bdd_1253 or ap_sig_bdd_1250)
begin
    if (ap_sig_bdd_1250) begin
        if (ap_sig_bdd_1253) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_1;
        end else if (ap_sig_bdd_1251) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_0;
        end else begin
            rxEng_tcpValidFifo_V_din = 'bx;
        end
    end else begin
        rxEng_tcpValidFifo_V_din = 'bx;
    end
end

/// rxEng_tcpValidFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or tmp_70_reg_1978 or tmp_72_reg_1982 or tmp_71_reg_1986 or ap_sig_bdd_161)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_72_reg_1982) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_71_reg_1986) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tupleBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or tmp_70_reg_1978 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_tupleBuffer_V_write = ap_const_logic_1;
    end else begin
        rxEng_tupleBuffer_V_write = ap_const_logic_0;
    end
end

/// tmp_73_phi_fu_360_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng_dataBuffer1_V_dout or brmerge_fu_501_p2 or t_V_load_fu_520_p1 or csa_shift_load_load_fu_528_p1 or tmp_62_fu_622_p2 or tmp_66_fu_628_p2 or grp_fu_398_p2 or ap_reg_phiprechg_tmp_73_reg_357pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2) & ~(ap_const_lv1_0 == tmp_66_fu_628_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2) & (ap_const_lv1_0 == tmp_66_fu_628_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_528_p1)))) begin
        tmp_73_phi_fu_360_p16 = grp_fu_398_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv16_3 == t_V_load_fu_520_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv16_2 == t_V_load_fu_520_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv16_1 == t_V_load_fu_520_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv16_0 == t_V_load_fu_520_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2) & (ap_const_lv1_0 == tmp_66_fu_628_p2) & (ap_const_lv1_0 == csa_shift_load_load_fu_528_p1)))) begin
        tmp_73_phi_fu_360_p16 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
    end else begin
        tmp_73_phi_fu_360_p16 = ap_reg_phiprechg_tmp_73_reg_357pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_csa_wordCount_V_new_reg_379pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_73_reg_357pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_101 assign process. ///
always @ (rxEng_dataBuffer2_V_full_n or brmerge_reg_1867 or t_V_reg_1917 or tmp_62_reg_1925 or tmp_66_reg_1929 or csa_shift_load_reg_1921 or csa_wasLast_load_reg_1863 or tmp_s_reg_1942)
begin
    ap_sig_bdd_101 = (((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & (ap_const_lv1_0 == csa_shift_load_reg_1921)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & ~(ap_const_lv1_0 == csa_shift_load_reg_1921)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1863) & (ap_const_lv1_0 == tmp_s_reg_1942)));
end

/// ap_sig_bdd_1205 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_501_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or csa_checkChecksum_load_load_fu_483_p1 or csa_wasLast_load_load_fu_491_p1)
begin
    ap_sig_bdd_1205 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_491_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_483_p1));
end

/// ap_sig_bdd_1214 assign process. ///
always @ (t_V_load_fu_520_p1 or tmp_62_fu_622_p2 or tmp_66_fu_628_p2)
begin
    ap_sig_bdd_1214 = (~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & (ap_const_lv1_0 == tmp_62_fu_622_p2) & ~(ap_const_lv1_0 == tmp_66_fu_628_p2));
end

/// ap_sig_bdd_1216 assign process. ///
always @ (t_V_load_fu_520_p1 or tmp_62_fu_622_p2)
begin
    ap_sig_bdd_1216 = (~(ap_const_lv16_3 == t_V_load_fu_520_p1) & ~(ap_const_lv16_2 == t_V_load_fu_520_p1) & ~(ap_const_lv16_1 == t_V_load_fu_520_p1) & ~(ap_const_lv16_0 == t_V_load_fu_520_p1) & ~(ap_const_lv1_0 == tmp_62_fu_622_p2));
end

/// ap_sig_bdd_1242 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1867 or t_V_reg_1917 or tmp_62_reg_1925 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1242 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1243 assign process. ///
always @ (tmp_66_reg_1929 or csa_shift_load_reg_1921)
begin
    ap_sig_bdd_1243 = ((ap_const_lv1_0 == tmp_66_reg_1929) & ~(ap_const_lv1_0 == csa_shift_load_reg_1921));
end

/// ap_sig_bdd_1250 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1250 = (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1251 assign process. ///
always @ (tmp_70_reg_1978 or tmp_72_reg_1982)
begin
    ap_sig_bdd_1251 = ((ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_72_reg_1982));
end

/// ap_sig_bdd_1253 assign process. ///
always @ (tmp_70_reg_1978 or tmp_71_reg_1986)
begin
    ap_sig_bdd_1253 = (~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_71_reg_1986));
end

/// ap_sig_bdd_161 assign process. ///
always @ (rxEng_tcpValidFifo_V_full_n or ap_reg_ppstg_brmerge_reg_1867_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 or tmp_70_reg_1978 or tmp_72_reg_1982 or rxEng_metaDataFifo_V_full_n or rxEng2portTable_check_req_V_V_full_n or rxEng_tupleBuffer_V_full_n or tmp_71_reg_1986)
begin
    ap_sig_bdd_161 = (((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_72_reg_1982)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & (rxEng_metaDataFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_70_reg_1978)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (rxEng2portTable_check_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (rxEng_tupleBuffer_V_full_n == ap_const_logic_0)) | ((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1867_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1863_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1853_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1938_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_70_reg_1978) & (ap_const_lv1_0 == tmp_71_reg_1986)));
end

/// ap_sig_bdd_168 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_168 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_255 assign process. ///
always @ (brmerge_fu_501_p2 or csa_wasLast_load_load_fu_491_p1)
begin
    ap_sig_bdd_255 = (~(brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_491_p1));
end

/// ap_sig_bdd_294 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or csa_checkChecksum_load_reg_1853 or csa_cc_state_V_load_reg_1938)
begin
    ap_sig_bdd_294 = (~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_4));
end

/// ap_sig_bdd_339 assign process. ///
always @ (brmerge_fu_501_p2 or currWord_last_V_fu_507_p3)
begin
    ap_sig_bdd_339 = ((brmerge_fu_501_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == currWord_last_V_fu_507_p3));
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_501_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_349 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_352 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_352 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_373 assign process. ///
always @ (brmerge_fu_501_p2 or csa_checkChecksum_load_load_fu_483_p1 or csa_wasLast_load_load_fu_491_p1 or csa_cc_state_V_load_load_fu_689_p1)
begin
    ap_sig_bdd_373 = (~(brmerge_fu_501_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_491_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_483_p1) & (ap_const_lv3_4 == csa_cc_state_V_load_load_fu_689_p1));
end

/// ap_sig_bdd_389 assign process. ///
always @ (brmerge_reg_1867 or tmp_74_fu_1051_p2 or tmp_122_fu_1057_p3)
begin
    ap_sig_bdd_389 = ((ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == tmp_74_fu_1051_p2) & ~(ap_const_lv1_0 == tmp_122_fu_1057_p3));
end

/// ap_sig_bdd_393 assign process. ///
always @ (brmerge_reg_1867 or tmp_74_fu_1051_p2)
begin
    ap_sig_bdd_393 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == tmp_74_fu_1051_p2));
end

/// ap_sig_bdd_399 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or csa_checkChecksum_load_reg_1853 or csa_cc_state_V_load_reg_1938)
begin
    ap_sig_bdd_399 = (~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_3));
end

/// ap_sig_bdd_404 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or csa_checkChecksum_load_reg_1853 or csa_cc_state_V_load_reg_1938)
begin
    ap_sig_bdd_404 = (~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_2));
end

/// ap_sig_bdd_409 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or csa_checkChecksum_load_reg_1853 or csa_cc_state_V_load_reg_1938)
begin
    ap_sig_bdd_409 = (~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_1));
end

/// ap_sig_bdd_413 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or csa_checkChecksum_load_reg_1853 or csa_cc_state_V_load_reg_1938)
begin
    ap_sig_bdd_413 = (~(ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == csa_wasLast_load_reg_1863) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1853) & (csa_cc_state_V_load_reg_1938 == ap_const_lv3_0));
end

/// ap_sig_bdd_420 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_1_fu_1188_p2 or tmp_132_fu_1194_p3)
begin
    ap_sig_bdd_420 = ((ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == tmp_142_1_fu_1188_p2) & ~(ap_const_lv1_0 == tmp_132_fu_1194_p3));
end

/// ap_sig_bdd_424 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_1_fu_1188_p2)
begin
    ap_sig_bdd_424 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == tmp_142_1_fu_1188_p2));
end

/// ap_sig_bdd_432 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_2_fu_1311_p2 or tmp_141_fu_1317_p3)
begin
    ap_sig_bdd_432 = ((ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == tmp_142_2_fu_1311_p2) & ~(ap_const_lv1_0 == tmp_141_fu_1317_p3));
end

/// ap_sig_bdd_436 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_2_fu_1311_p2)
begin
    ap_sig_bdd_436 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == tmp_142_2_fu_1311_p2));
end

/// ap_sig_bdd_443 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_3_fu_1434_p2 or tmp_150_fu_1440_p3)
begin
    ap_sig_bdd_443 = ((ap_const_lv1_0 == brmerge_reg_1867) & (ap_const_lv1_0 == tmp_142_3_fu_1434_p2) & ~(ap_const_lv1_0 == tmp_150_fu_1440_p3));
end

/// ap_sig_bdd_447 assign process. ///
always @ (brmerge_reg_1867 or tmp_142_3_fu_1434_p2)
begin
    ap_sig_bdd_447 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == tmp_142_3_fu_1434_p2));
end

/// ap_sig_bdd_455 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_501_p2)
begin
    ap_sig_bdd_455 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_501_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_51 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_dataBuffer1_V_empty_n or brmerge_fu_501_p2)
begin
    ap_sig_bdd_51 = (((rxEng_dataBuffer1_V_empty_n == ap_const_logic_0) & (brmerge_fu_501_p2 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_86 assign process. ///
always @ (brmerge_reg_1867 or t_V_reg_1917 or tmp_62_reg_1925 or tmp_66_reg_1929 or csa_shift_load_reg_1921)
begin
    ap_sig_bdd_86 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & (ap_const_lv1_0 == csa_shift_load_reg_1921));
end

/// ap_sig_bdd_89 assign process. ///
always @ (brmerge_reg_1867 or t_V_reg_1917 or tmp_62_reg_1925 or tmp_66_reg_1929 or csa_shift_load_reg_1921)
begin
    ap_sig_bdd_89 = ((ap_const_lv1_0 == brmerge_reg_1867) & ~(t_V_reg_1917 == ap_const_lv16_3) & ~(t_V_reg_1917 == ap_const_lv16_2) & ~(t_V_reg_1917 == ap_const_lv16_1) & ~(t_V_reg_1917 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_62_reg_1925) & (ap_const_lv1_0 == tmp_66_reg_1929) & ~(ap_const_lv1_0 == csa_shift_load_reg_1921));
end

/// ap_sig_bdd_98 assign process. ///
always @ (brmerge_reg_1867 or csa_wasLast_load_reg_1863 or tmp_s_reg_1942)
begin
    ap_sig_bdd_98 = (~(ap_const_lv1_0 == brmerge_reg_1867) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1863) & (ap_const_lv1_0 == tmp_s_reg_1942));
end
assign brmerge_fu_501_p2 = (csa_checkChecksum | tmp_not_fu_495_p2);
assign csa_cc_state_V_load_load_fu_689_p1 = csa_cc_state_V;
assign csa_checkChecksum_load_load_fu_483_p1 = csa_checkChecksum;
assign csa_shift_load_load_fu_528_p1 = csa_shift;
assign csa_wasLast_load_load_fu_491_p1 = csa_wasLast;
assign currWord_last_V_fu_507_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
assign extLd1_fu_762_p1 = csa_tcp_sums_V_2;
assign extLd2_fu_770_p1 = csa_tcp_sums_V_3;
assign extLd_fu_754_p1 = csa_tcp_sums_V_1;
assign grp_fu_390_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_44];
assign grp_fu_398_p2 = (grp_fu_390_p3 ^ ap_const_lv1_1);
assign grp_fu_406_p4 = {{tmp85_reg_1871[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_415_p4 = {{tmp85_reg_1871[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_424_p4 = {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_433_p4 = {{halfWord_V[ap_const_lv32_23 : ap_const_lv32_20]}};
assign grp_fu_442_p4 = {{tmp85_reg_1871[ap_const_lv32_47 : ap_const_lv32_44]}};
assign grp_fu_451_p4 = {{tmp85_reg_1871[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_460_p4 = {{tmp85_reg_1871[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_469_p4 = {{tmp85_reg_1871[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_478_p2 = (tmp_length_V_reg_1857 == ap_const_lv16_0? 1'b1: 1'b0);
assign p_13_cast_fu_1169_p1 = tmp_121_fu_1163_p2;
assign p_14_cast_fu_1107_p1 = tmp_127_fu_1101_p2;
assign p_1_cast_fu_1666_p1 = tmp_102_fu_1660_p2;
assign p_3_cast_fu_1622_p1 = tmp_110_fu_1616_p2;
assign p_5_fu_542_p1 = p_Result_26_fu_532_p4;
assign p_6_cast_fu_1726_p1 = tmp_98_fu_1720_p2;
assign p_Result_15_fu_576_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_16_fu_586_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_1_fu_852_p5 = {{{{tmp_89_fu_849_p1}, {p_Result_21_fu_840_p4}}, {grp_fu_415_p4}}, {grp_fu_406_p4}};
assign p_Result_21_fu_840_p4 = {{tmp85_reg_1871[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_22_fu_870_p4 = {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_23_fu_879_p4 = {{tmp85_reg_1871[ap_const_lv32_37 : ap_const_lv32_30]}};
assign p_Result_244_1_fu_1179_p4 = {{tmp85_reg_1871[ap_const_lv32_43 : ap_const_lv32_42]}};
assign p_Result_244_2_fu_1302_p4 = {{tmp85_reg_1871[ap_const_lv32_45 : ap_const_lv32_44]}};
assign p_Result_244_3_fu_1425_p4 = {{tmp85_reg_1871[ap_const_lv32_47 : ap_const_lv32_46]}};
assign p_Result_245_1_fu_1247_p4 = {{tmp85_reg_1871[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_245_2_fu_1370_p4 = {{tmp85_reg_1871[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_245_3_fu_1493_p4 = {{tmp85_reg_1871[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_248_1_fu_1256_p3 = {{grp_fu_451_p4}, {p_Result_245_1_fu_1247_p4}};
assign p_Result_248_2_fu_1379_p3 = {{grp_fu_460_p4}, {p_Result_245_2_fu_1370_p4}};
assign p_Result_248_3_fu_1502_p3 = {{grp_fu_469_p4}, {p_Result_245_3_fu_1493_p4}};
assign p_Result_24_fu_888_p4 = {{tmp85_reg_1871[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_251_1_fu_1201_p3 = {{grp_fu_451_p4}, {ap_const_lv8_0}};
assign p_Result_251_2_fu_1324_p3 = {{grp_fu_460_p4}, {ap_const_lv8_0}};
assign p_Result_251_3_fu_1447_p3 = {{grp_fu_469_p4}, {ap_const_lv8_0}};
assign p_Result_25_fu_897_p4 = {{tmp85_reg_1871[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_26_fu_532_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_2_fu_906_p5 = {{{{p_Result_25_fu_897_p4}, {p_Result_24_fu_888_p4}}, {p_Result_23_fu_879_p4}}, {p_Result_22_fu_870_p4}};
assign p_Result_33_fu_982_p4 = {{tmp85_reg_1871[ap_const_lv32_43 : ap_const_lv32_40]}};
assign p_Result_36_fu_1042_p4 = {{tmp85_reg_1871[ap_const_lv32_41 : ap_const_lv32_40]}};
assign p_Result_37_fu_1117_p4 = {{tmp85_reg_1871[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_38_fu_1129_p3 = {{tmp_117_fu_1126_p1}, {p_Result_37_fu_1117_p4}};
assign p_Result_39_fu_1067_p3 = {{tmp_123_fu_1064_p1}, {ap_const_lv8_0}};
assign p_Result_3_fu_826_p3 = {{grp_fu_415_p4}, {grp_fu_406_p4}};
assign p_Result_4_fu_1028_p3 = {{grp_fu_442_p4}, {grp_fu_424_p4}};

always @ (p_Result_7_fu_1005_p3 or currWord_last_V_reg_1912) begin
    p_Result_6_fu_1013_p4 = p_Result_7_fu_1005_p3;
    p_Result_6_fu_1013_p4[ap_const_lv32_23] = currWord_last_V_reg_1912[0];
end


assign p_Result_7_fu_1005_p3 = {{grp_fu_442_p4}, {grp_fu_424_p4}};
assign p_Result_s_121_fu_596_p3 = {{p_Result_16_fu_586_p4}, {p_Result_15_fu_576_p4}};
assign p_s_fu_1582_p2 = (csa_tcp_sums_V_0 ^ ap_const_lv17_1FFFF);
assign rxEng2portTable_check_req_V_V_din = csa_port_V;
assign rxEng_metaDataFifo_V_din = {{{{{{{{csa_meta_fin_V}, {csa_meta_syn_V}}, {csa_meta_rst_V}}, {csa_meta_ack_V}}, {ap_reg_ppstg_tmp_length_V_reg_1857_pp0_it1}}, {csa_meta_winSize_V}}, {csa_meta_ackNumb_V}}, {csa_meta_seqNumb_V}};
assign rxEng_tupleBuffer_V_din = {{{{csa_sessionTuple_dstPort_V}, {csa_sessionTuple_srcPort_V}}, {csa_sessionTuple_dstIp_V}}, {csa_sessionTuple_srcIp_V}};
assign t_V_load_fu_520_p1 = csa_wordCount_V;
assign tmp_100_fu_1652_p1 = tmp_99_fu_1644_p3;
assign tmp_101_fu_1656_p1 = tmp_67_fu_1632_p2[15:0];
assign tmp_102_fu_1660_p2 = (tmp_101_fu_1656_p1 + tmp_100_fu_1652_p1);
assign tmp_103_fu_1676_p3 = tmp_68_fu_1638_p2[ap_const_lv32_10];
assign tmp_104_fu_1684_p1 = tmp_103_fu_1676_p3;
assign tmp_105_fu_1688_p1 = tmp_68_fu_1638_p2[15:0];
assign tmp_106_fu_1692_p2 = (tmp_105_fu_1688_p1 + tmp_104_fu_1684_p1);
assign tmp_107_fu_1600_p3 = tmp_69_fu_1594_p2[ap_const_lv32_10];
assign tmp_108_fu_1608_p1 = tmp_107_fu_1600_p3;
assign tmp_109_fu_1612_p1 = tmp_69_fu_1594_p2[15:0];
assign tmp_110_fu_1616_p2 = (tmp_109_fu_1612_p1 + tmp_108_fu_1608_p1);
assign tmp_111_fu_1548_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_113_fu_975_p1 = halfWord_V[31:0];
assign tmp_114_fu_979_p1 = tmp85_reg_1871[31:0];
assign tmp_117_fu_1126_p1 = tmp85_reg_1871[7:0];
assign tmp_118_fu_1147_p3 = tmp_76_fu_1141_p2[ap_const_lv32_10];
assign tmp_119_fu_1155_p1 = tmp_76_fu_1141_p2[15:0];
assign tmp_120_fu_1159_p1 = tmp_118_fu_1147_p3;
assign tmp_121_fu_1163_p2 = (tmp_120_fu_1159_p1 + tmp_119_fu_1155_p1);
assign tmp_122_fu_1057_p3 = tmp85_reg_1871[ap_const_lv32_40];
assign tmp_123_fu_1064_p1 = tmp85_reg_1871[7:0];
assign tmp_124_fu_1085_p3 = tmp_78_fu_1079_p2[ap_const_lv32_10];
assign tmp_125_fu_1093_p1 = tmp_78_fu_1079_p2[15:0];
assign tmp_126_fu_1097_p1 = tmp_124_fu_1085_p3;
assign tmp_127_fu_1101_p2 = (tmp_126_fu_1097_p1 + tmp_125_fu_1093_p1);
assign tmp_128_fu_1274_p3 = tmp_146_1_fu_1268_p2[ap_const_lv32_10];
assign tmp_129_fu_1282_p1 = tmp_146_1_fu_1268_p2[15:0];
assign tmp_130_fu_1286_p1 = tmp_128_fu_1274_p3;
assign tmp_131_fu_1290_p2 = (tmp_130_fu_1286_p1 + tmp_129_fu_1282_p1);
assign tmp_132_fu_1194_p3 = tmp85_reg_1871[ap_const_lv32_42];
assign tmp_133_fu_1219_p3 = tmp_152_1_fu_1213_p2[ap_const_lv32_10];
assign tmp_134_fu_1227_p1 = tmp_152_1_fu_1213_p2[15:0];
assign tmp_135_fu_1231_p1 = tmp_133_fu_1219_p3;
assign tmp_136_fu_1235_p2 = (tmp_135_fu_1231_p1 + tmp_134_fu_1227_p1);
assign tmp_137_fu_1397_p3 = tmp_146_2_fu_1391_p2[ap_const_lv32_10];
assign tmp_138_fu_1405_p1 = tmp_146_2_fu_1391_p2[15:0];
assign tmp_139_fu_1409_p1 = tmp_137_fu_1397_p3;
assign tmp_140_fu_1413_p2 = (tmp_139_fu_1409_p1 + tmp_138_fu_1405_p1);
assign tmp_141_fu_1317_p3 = tmp85_reg_1871[ap_const_lv32_44];
assign tmp_142_1_fu_1188_p2 = (p_Result_244_1_fu_1179_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_142_2_fu_1311_p2 = (p_Result_244_2_fu_1302_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_142_3_fu_1434_p2 = (p_Result_244_3_fu_1425_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_142_fu_1342_p3 = tmp_152_2_fu_1336_p2[ap_const_lv32_10];
assign tmp_143_fu_1350_p1 = tmp_152_2_fu_1336_p2[15:0];
assign tmp_144_fu_1354_p1 = tmp_142_fu_1342_p3;
assign tmp_145_1_fu_1264_p1 = p_Result_248_1_fu_1256_p3;
assign tmp_145_2_fu_1387_p1 = p_Result_248_2_fu_1379_p3;
assign tmp_145_3_fu_1510_p1 = p_Result_248_3_fu_1502_p3;
assign tmp_145_fu_1358_p2 = (tmp_144_fu_1354_p1 + tmp_143_fu_1350_p1);
assign tmp_146_1_fu_1268_p2 = (extLd_fu_754_p1 + tmp_145_1_fu_1264_p1);
assign tmp_146_2_fu_1391_p2 = (extLd1_fu_762_p1 + tmp_145_2_fu_1387_p1);
assign tmp_146_3_fu_1514_p2 = (extLd2_fu_770_p1 + tmp_145_3_fu_1510_p1);
assign tmp_146_fu_1520_p3 = tmp_146_3_fu_1514_p2[ap_const_lv32_10];
assign tmp_147_fu_1528_p1 = tmp_146_3_fu_1514_p2[15:0];
assign tmp_148_fu_1532_p1 = tmp_146_fu_1520_p3;
assign tmp_149_fu_1536_p2 = (tmp_148_fu_1532_p1 + tmp_147_fu_1528_p1);
assign tmp_150_fu_1440_p3 = tmp85_reg_1871[ap_const_lv32_46];
assign tmp_151_1_fu_1209_p1 = p_Result_251_1_fu_1201_p3;
assign tmp_151_2_fu_1332_p1 = p_Result_251_2_fu_1324_p3;
assign tmp_151_3_fu_1455_p1 = p_Result_251_3_fu_1447_p3;
assign tmp_151_fu_1465_p3 = tmp_152_3_fu_1459_p2[ap_const_lv32_10];
assign tmp_152_1_fu_1213_p2 = (extLd_fu_754_p1 + tmp_151_1_fu_1209_p1);
assign tmp_152_2_fu_1336_p2 = (extLd1_fu_762_p1 + tmp_151_2_fu_1332_p1);
assign tmp_152_3_fu_1459_p2 = (extLd2_fu_770_p1 + tmp_151_3_fu_1455_p1);
assign tmp_152_fu_1473_p1 = tmp_152_3_fu_1459_p2[15:0];
assign tmp_153_fu_1477_p1 = tmp_151_fu_1465_p3;
assign tmp_154_fu_1481_p2 = (tmp_153_fu_1477_p1 + tmp_152_fu_1473_p1);
assign tmp_2_fu_991_p6 = {{{{{tmp_last_V_reg_1933}, {p_Result_33_fu_982_p4}}, {grp_fu_433_p4}}, {tmp_114_fu_979_p1}}, {tmp_113_fu_975_p1}};
assign tmp_3_fu_1758_p5 = {{{{{{ap_const_lv5_10}, {grp_fu_433_p4}}}, {ap_const_lv32_0}}}, {tmp_94_fu_1754_p1}};
assign tmp_62_fu_622_p2 = (csa_dataOffset_V > ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_63_fu_552_p3 = {{p_Result_26_fu_532_p4}, {ap_const_lv2_0}};
assign tmp_64_fu_564_p2 = (csa_meta_length_V - tmp_79_cast_fu_560_p1);
assign tmp_65_fu_646_p2 = ($signed(csa_dataOffset_V) + $signed(ap_const_lv8_FE));
assign tmp_66_fu_628_p2 = (csa_dataOffset_V == ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_67_fu_1632_p2 = (extLd1_fu_762_p1 + csa_tcp_sums_V_0);
assign tmp_68_fu_1638_p2 = (extLd2_fu_770_p1 + extLd_fu_754_p1);
assign tmp_69_fu_1594_p2 = (extLd_fu_754_p1 + csa_tcp_sums_V_0);
assign tmp_70_fu_1552_p2 = (tmp_111_fu_1548_p1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_74_fu_1051_p2 = (p_Result_36_fu_1042_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_75_fu_1137_p1 = p_Result_38_fu_1129_p3;
assign tmp_76_fu_1141_p2 = (tmp_75_fu_1137_p1 + csa_tcp_sums_V_0);
assign tmp_77_fu_1075_p1 = p_Result_39_fu_1067_p3;
assign tmp_78_fu_1079_p2 = (tmp_77_fu_1075_p1 + csa_tcp_sums_V_0);
assign tmp_79_cast_fu_560_p1 = tmp_63_fu_552_p3;
assign tmp_79_fu_658_p2 = (csa_wordCount_V + ap_const_lv16_1);
assign tmp_80_fu_665_p2 = (tmp_73_phi_fu_360_p16 ^ ap_const_lv1_1);
assign tmp_88_fu_960_p1 = tmp85_reg_1871[31:0];
assign tmp_89_fu_849_p1 = tmp85_reg_1871[7:0];
assign tmp_94_fu_1754_p1 = halfWord_V[31:0];
assign tmp_95_fu_1704_p3 = csa_tcp_sums_V_0[ap_const_lv32_10];
assign tmp_96_fu_1712_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_97_fu_1716_p1 = tmp_95_fu_1704_p3;
assign tmp_98_fu_1720_p2 = (tmp_97_fu_1716_p1 + tmp_96_fu_1712_p1);
assign tmp_99_fu_1644_p3 = tmp_67_fu_1632_p2[ap_const_lv32_10];
assign tmp_not_fu_495_p0 = rxEng_dataBuffer1_V_empty_n;
assign tmp_not_fu_495_p2 = (tmp_not_fu_495_p0 ^ ap_const_lv1_1);
assign tmp_s_fu_729_p2 = (csa_meta_length_V == ap_const_lv16_0? 1'b1: 1'b0);


endmodule //toe_rxCheckTCPchecksum

