<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsRegisterInfo.h source code [llvm/llvm/lib/Target/Mips/MipsRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsRegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsRegisterInfo.h.html'>MipsRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsRegisterInfo.h - Mips Register Information Impl ------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H">LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H">LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="21">21</th><td><u>#include <span class='error' title="&apos;MipsGenRegisterInfo.inc&apos; file not found">"MipsGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" id="llvm::MipsSubtarget">MipsSubtarget</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <dfn class="type def" id="llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</dfn> : <b>public</b> MipsGenRegisterInfo {</td></tr>
<tr><th id="29">29</th><td><b>public</b>:</td></tr>
<tr><th id="30">30</th><td>  <b>enum</b> <b>class</b> <dfn class="type def" id="llvm::MipsRegisterInfo::MipsPtrClass" title='llvm::MipsRegisterInfo::MipsPtrClass' data-ref="llvm::MipsRegisterInfo::MipsPtrClass">MipsPtrClass</dfn> {</td></tr>
<tr><th id="31">31</th><td>    <i class="doc">/// The default register class for integer values.</i></td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::MipsRegisterInfo::MipsPtrClass::Default" title='llvm::MipsRegisterInfo::MipsPtrClass::Default' data-ref="llvm::MipsRegisterInfo::MipsPtrClass::Default">Default</dfn> = <var>0</var>,</td></tr>
<tr><th id="33">33</th><td>    <i class="doc">/// The subset of registers permitted in certain microMIPS instructions</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">    /// such as lw16.</i></td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::MipsRegisterInfo::MipsPtrClass::GPR16MM" title='llvm::MipsRegisterInfo::MipsPtrClass::GPR16MM' data-ref="llvm::MipsRegisterInfo::MipsPtrClass::GPR16MM">GPR16MM</dfn> = <var>1</var>,</td></tr>
<tr><th id="36">36</th><td>    <i class="doc">/// The stack pointer only.</i></td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::MipsRegisterInfo::MipsPtrClass::StackPointer" title='llvm::MipsRegisterInfo::MipsPtrClass::StackPointer' data-ref="llvm::MipsRegisterInfo::MipsPtrClass::StackPointer">StackPointer</dfn> = <var>2</var>,</td></tr>
<tr><th id="38">38</th><td>    <i class="doc">/// The global pointer only.</i></td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::MipsRegisterInfo::MipsPtrClass::GlobalPointer" title='llvm::MipsRegisterInfo::MipsPtrClass::GlobalPointer' data-ref="llvm::MipsRegisterInfo::MipsPtrClass::GlobalPointer">GlobalPointer</dfn> = <var>3</var>,</td></tr>
<tr><th id="40">40</th><td>  };</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <dfn class="decl" id="_ZN4llvm16MipsRegisterInfoC1ERKNS_13MipsSubtargetE" title='llvm::MipsRegisterInfo::MipsRegisterInfo' data-ref="_ZN4llvm16MipsRegisterInfoC1ERKNS_13MipsSubtargetE">MipsRegisterInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI">STI</dfn>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// Get PIC indirect call register</i></td></tr>
<tr><th id="45">45</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm16MipsRegisterInfo13getPICCallRegEv" title='llvm::MipsRegisterInfo::getPICCallReg' data-ref="_ZN4llvm16MipsRegisterInfo13getPICCallRegEv">getPICCallReg</dfn>();</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::MipsRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                                <em>unsigned</em> <dfn class="local col3 decl" id="3Kind" title='Kind' data-type='unsigned int' data-ref="3Kind">Kind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm16MipsRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>,</td></tr>
<tr><th id="52">52</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm16MipsRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="6MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="6MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::MipsRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm16MipsRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> override;</td></tr>
<tr><th id="56">56</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZN4llvm16MipsRegisterInfo22getMips16RetHelperMaskEv" title='llvm::MipsRegisterInfo::getMips16RetHelperMask' data-ref="_ZN4llvm16MipsRegisterInfo22getMips16RetHelperMaskEv">getMips16RetHelperMask</dfn>();</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="8MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo17isConstantPhysRegEj" title='llvm::MipsRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm16MipsRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9PhysReg" title='PhysReg' data-type='unsigned int' data-ref="9PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm16MipsRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm16MipsRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// Stack Frame Processing Methods</i></td></tr>
<tr><th id="67">67</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::MipsRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm16MipsRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="12II" title='II' data-type='MachineBasicBlock::iterator' data-ref="12II">II</dfn>,</td></tr>
<tr><th id="68">68</th><td>                           <em>int</em> <dfn class="local col3 decl" id="13SPAdj" title='SPAdj' data-type='int' data-ref="13SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="14FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="69">69</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="15RS" title='RS' data-type='llvm::RegScavenger *' data-ref="15RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Stack realignment queries.</i></td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::canRealignStack' data-ref="_ZNK4llvm16MipsRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i class="doc">/// Debug information queries.</i></td></tr>
<tr><th id="75">75</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16MipsRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm16MipsRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Return GPR register class.</i></td></tr>
<tr><th id="78">78</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="virtual decl" id="_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="18Size" title='Size' data-type='unsigned int' data-ref="18Size">Size</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>private</b>:</td></tr>
<tr><th id="81">81</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm16MipsRegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE" title='llvm::MipsRegisterInfo::eliminateFI' data-ref="_ZNK4llvm16MipsRegisterInfo11eliminateFIENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjimlPNS_12RegScavengerE">eliminateFI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19II" title='II' data-type='MachineBasicBlock::iterator' data-ref="19II">II</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo">OpNo</dfn>,</td></tr>
<tr><th id="82">82</th><td>                           <em>int</em> <dfn class="local col1 decl" id="21FrameIndex" title='FrameIndex' data-type='int' data-ref="21FrameIndex">FrameIndex</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22StackSize" title='StackSize' data-type='uint64_t' data-ref="22StackSize">StackSize</dfn>,</td></tr>
<tr><th id="83">83</th><td>                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="23SPOffset" title='SPOffset' data-type='int64_t' data-ref="23SPOffset">SPOffset</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="24RS" title='RS' data-type='llvm::RegScavenger *' data-ref="24RS">RS</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="84">84</th><td>};</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_LIB_TARGET_MIPS_MIPSREGISTERINFO_H</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='Cheri128FailHard.cpp.html'>llvm/llvm/lib/Target/Mips/Cheri128FailHard.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
