--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml spec_top_fmc_adc_100Ms.twx spec_top_fmc_adc_100Ms.ncd -o
spec_top_fmc_adc_100Ms.twr spec_top_fmc_adc_100Ms.pcf

Design file:              spec_top_fmc_adc_100Ms.ncd
Physical constraint file: spec_top_fmc_adc_100Ms.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_sys_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: sys_clk_fb
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: sys_clk_125_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.636ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: cmp_fmc_adc_100Ms_core/serdes_clk
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: cmp_fmc_adc_100Ms_core/clk_fb_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" 
TS_clk20_vcxo_i / 6.25         HIGH 50%;

 392300 paths analyzed, 16998 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.959ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21 (SLICE_X1Y39.D3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_21 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.562 - 0.595)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_21 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y90.BQ      Tcko                  0.391   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<23>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_21
    SLICE_X1Y52.A4       net (fanout=12)       5.672   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<21>
    SLICE_X1Y52.A        Tilo                  0.259   cnx_master_out[6]_dat<21>
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_dat<21>1
    SLICE_X1Y39.D3       net (fanout=1)        1.177   cnx_master_out[6]_dat<21>
    SLICE_X1Y39.CLK      Tas                   0.322   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (0.972ns logic, 6.849ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_6 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_6 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_6
    SLICE_X1Y52.A3       net (fanout=212)      2.948   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
    SLICE_X1Y52.A        Tilo                  0.259   cnx_master_out[6]_dat<21>
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_dat<21>1
    SLICE_X1Y39.D3       net (fanout=1)        1.177   cnx_master_out[6]_dat<21>
    SLICE_X1Y39.CLK      Tas                   0.322   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_21
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (1.028ns logic, 4.125ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57 (SLICE_X5Y46.B6), 418 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_6 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.831ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_6 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_6
    SLICE_X6Y41.D2       net (fanout=212)      2.228   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
    SLICE_X6Y41.D        Tilo                  0.203   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_45
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_adr<2>1
    SLICE_X6Y41.C5       net (fanout=23)       0.472   cnx_master_out[6]_adr<2>
    SLICE_X6Y41.C        Tilo                  0.204   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_45
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o1
    SLICE_X8Y41.D2       net (fanout=38)       0.723   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o
    SLICE_X8Y41.D        Tilo                  0.205   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X3Y49.A2       net (fanout=32)       2.166   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X3Y49.A        Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv1
    SLICE_X5Y46.B6       net (fanout=1)        0.602   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv
    SLICE_X5Y46.CLK      Tas                   0.322   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    -------------------------------------------------  ---------------------------
    Total                                      7.831ns (1.640ns logic, 6.191ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_6 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_6 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_6
    SLICE_X9Y41.B2       net (fanout=212)      1.766   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
    SLICE_X9Y41.B        Tilo                  0.259   cnx_master_out[6]_adr<4>
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_adr<4>1
    SLICE_X6Y41.C2       net (fanout=24)       0.844   cnx_master_out[6]_adr<4>
    SLICE_X6Y41.C        Tilo                  0.204   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_45
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o1
    SLICE_X8Y41.D2       net (fanout=38)       0.723   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o
    SLICE_X8Y41.D        Tilo                  0.205   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X3Y49.A2       net (fanout=32)       2.166   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X3Y49.A        Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv1
    SLICE_X5Y46.B6       net (fanout=1)        0.602   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv
    SLICE_X5Y46.CLK      Tas                   0.322   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (1.696ns logic, 6.101ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_6 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_6 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_6
    SLICE_X10Y41.B3      net (fanout=212)      1.760   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
    SLICE_X10Y41.B       Tilo                  0.203   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X6Y41.C4       net (fanout=7)        0.725   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X6Y41.C        Tilo                  0.204   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_45
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o1
    SLICE_X8Y41.D2       net (fanout=38)       0.723   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_1827_o
    SLICE_X8Y41.D        Tilo                  0.205   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X3Y49.A2       net (fanout=32)       2.166   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X3Y49.A        Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv1
    SLICE_X5Y46.B6       net (fanout=1)        0.602   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2046_inv
    SLICE_X5Y46.CLK      Tas                   0.322   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_57
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (1.640ns logic, 5.976ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11 (SLICE_X10Y45.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_11 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.572 - 0.598)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_11 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.DQ      Tcko                  0.391   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<11>
                                                       cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_11
    SLICE_X2Y44.B5       net (fanout=13)       5.734   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<11>
    SLICE_X2Y44.BMUX     Tilo                  0.261   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_11
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_dat<11>1
    SLICE_X10Y45.A3      net (fanout=3)        1.130   cnx_master_out[6]_dat<11>
    SLICE_X10Y45.CLK     Tas                   0.289   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_14
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (0.941ns logic, 6.864ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_6 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_6 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.DQ      Tcko                  0.447   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_6
    SLICE_X2Y44.B1       net (fanout=212)      2.421   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
    SLICE_X2Y44.BMUX     Tilo                  0.261   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_11
                                                       cmp_sdb_crossbar/crossbar/master_oe[6]_dat<11>1
    SLICE_X10Y45.A3      net (fanout=3)        1.130   cnx_master_out[6]_dat<11>
    SLICE_X10Y45.CLK     Tas                   0.289   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_14
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_11
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (0.997ns logic, 3.551ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_21 (SLICE_X10Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.234   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1
    SLICE_X10Y53.CE      net (fanout=17)       0.158   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X10Y53.CLK     Tckce       (-Th)     0.108   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<21>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_21
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.126ns logic, 0.158ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_18 (SLICE_X10Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.234   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1
    SLICE_X10Y53.CE      net (fanout=17)       0.158   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X10Y53.CLK     Tckce       (-Th)     0.104   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<21>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_18
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.130ns logic, 0.158ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_16 (SLICE_X10Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1 to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.234   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/cmp_wb_ddr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1
    SLICE_X10Y53.CE      net (fanout=17)       0.158   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X10Y53.CLK     Tckce       (-Th)     0.102   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<21>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_16
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.132ns logic, 0.158ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y43.CLKBRDCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_multishot_dpram1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: sys_clk_125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" 
TS_clk20_vcxo_i / 16.6666667         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" TS_clk20_vcxo_i / 16.6666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in"         TS_SYS_CLK5 / 0.25 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK5 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180"         TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180"
        TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0"         TS_SYS_CLK5 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0"
        TS_SYS_CLK5 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;

 18373 paths analyzed, 1922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.463ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4 (SLICE_X10Y34.A6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.478 - 0.497)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M19       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.A6      net (fanout=1)        1.585   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<19>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT111
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (5.778ns logic, 1.585ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.478 - 0.507)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10
    DSP48_X0Y5.B10       net (fanout=1)        0.958   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<10>
    DSP48_X0Y5.M19       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.A6      net (fanout=1)        1.585   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<19>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT111
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (4.061ns logic, 2.543ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.478 - 0.509)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y5.B3        net (fanout=1)        0.946   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y5.M19       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.A6      net (fanout=1)        1.585   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<19>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT111
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (4.061ns logic, 2.531ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6 (SLICE_X10Y34.C6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.478 - 0.497)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M21       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.C6      net (fanout=1)        1.520   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<21>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      7.298ns (5.778ns logic, 1.520ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.478 - 0.507)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10
    DSP48_X0Y5.B10       net (fanout=1)        0.958   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<10>
    DSP48_X0Y5.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.C6      net (fanout=1)        1.520   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<21>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.539ns (4.061ns logic, 2.478ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.478 - 0.509)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y5.B3        net (fanout=1)        0.946   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y5.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y34.C6      net (fanout=1)        1.520   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<21>
    SLICE_X10Y34.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (4.061ns logic, 2.466ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12 (SLICE_X10Y33.A6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.479 - 0.497)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M27       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y33.A6      net (fanout=1)        1.479   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<27>
    SLICE_X10Y33.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (5.778ns logic, 1.479ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.479 - 0.507)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_10
    DSP48_X0Y5.B10       net (fanout=1)        0.958   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<10>
    DSP48_X0Y5.M27       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y33.A6      net (fanout=1)        1.479   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<27>
    SLICE_X10Y33.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (4.061ns logic, 2.437ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.479 - 0.509)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y5.B3        net (fanout=1)        0.946   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y5.M27       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X10Y33.A6      net (fanout=1)        1.479   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/product<27>
    SLICE_X10Y33.CLK     Tas                   0.289   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o<15>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/Mmux_product[30]_GND_740_o_mux_8_OUT41
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[3].cmp_offset_gain_calibr/data_o_12
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (4.061ns logic, 2.425ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X18Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.AQ      Tcko                  0.198   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg
    SLICE_X18Y47.AX      net (fanout=3)        0.168   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg
    SLICE_X18Y47.CLK     Tckdi       (-Th)    -0.041   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.239ns logic, 0.168ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X19Y45.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.CQ      Tcko                  0.198   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2
    SLICE_X19Y45.C5      net (fanout=2)        0.057   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<2>
    SLICE_X19Y45.CLK     Tah         (-Th)    -0.155   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1<2>_rt
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN (SLICE_X20Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.200   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y45.A4      net (fanout=1)        0.098   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y45.CLK     Tah         (-Th)    -0.121   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.321ns logic, 0.098ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 5.780ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.220ns (450.450MHz) (Tdspper_CARRYINREG_CARRYOUTREG)
  Physical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Location pin: DSP48_X0Y3.CLK
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_serdes_clk = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_serdes_clk" TS_adc_dco_n_i / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;

 29035 paths analyzed, 8392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.936ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29 (SLICE_X16Y94.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.481 - 0.505)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid to cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.DMUX    Tshcko                0.455   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_last
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X16Y94.B5      net (fanout=76)       4.041   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X16Y94.CLK     Tas                   0.341   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<31>
                                                       cmp_gn4124_core/cmp_wbmaster32/mux21111
                                                       cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (0.796ns logic, 4.041ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y38.WEA3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.242 - 0.259)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y78.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
                                                       cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr
    SLICE_X19Y89.A6      net (fanout=3)        1.171   cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr
    SLICE_X19Y89.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB16_X0Y38.WEA3    net (fanout=18)       2.643   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/ram_wr_en
    RAMB16_X0Y38.CLKA    Trcck_WEA             0.300   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.020ns logic, 3.814ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.505 - 0.500)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i to cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.DQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y89.A5      net (fanout=3)        0.360   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y89.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/gl0.wr/ram_wr_en_i1
    RAMB16_X0Y38.WEA3    net (fanout=18)       2.643   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/ram_wr_en
    RAMB16_X0Y38.CLKA    Trcck_WEA             0.300   cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (0.950ns logic, 3.003ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42 (SLICE_X21Y76.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid to cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.DMUX    Tshcko                0.455   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_last
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X21Y78.A4      net (fanout=76)       3.057   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X21Y78.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv621
    SLICE_X21Y76.CE      net (fanout=10)       0.728   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
    SLICE_X21Y76.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_43
                                                       cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (1.054ns logic, 3.785ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.505 - 0.513)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o to cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y65.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o
    SLICE_X21Y78.A1      net (fanout=39)       2.812   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o
    SLICE_X21Y78.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv621
    SLICE_X21Y76.CE      net (fanout=10)       0.728   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
    SLICE_X21Y76.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_43
                                                       cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.990ns logic, 3.540ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/is_next_item (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.505 - 0.498)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/is_next_item to cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
                                                       cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X21Y78.A3      net (fanout=12)       2.530   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X21Y78.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv621
    SLICE_X21Y76.CE      net (fanout=10)       0.728   cmp_gn4124_core/cmp_p2l_dma_master/_n0741_inv
    SLICE_X21Y76.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_43
                                                       cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (0.990ns logic, 3.258ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (OLOGIC_X27Y51.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.499 - 0.450)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_1 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y41.BQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<3>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_1
    OLOGIC_X27Y51.D1     net (fanout=1)        1.177   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<1>
    OLOGIC_X27Y51.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (-0.945ns logic, 1.177ns route)
                                                       (-407.3% logic, 507.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (OLOGIC_X27Y51.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.499 - 0.458)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.BQ      Tcko                  0.384   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<19>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17
    OLOGIC_X27Y51.D2     net (fanout=1)        1.162   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<17>
    OLOGIC_X27Y51.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (-0.938ns logic, 1.162ns route)
                                                       (-418.8% logic, 518.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y42.DIA29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.070 - 0.064)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y86.CQ      Tcko                  0.198   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<63>
                                                       cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62
    RAMB16_X2Y42.DIA29   net (fanout=2)        0.128   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<62>
    RAMB16_X2Y42.CLKA    Trckd_DIA   (-Th)     0.053   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.145ns logic, 0.128ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in_0"         TS_ddr_clk_buf / 0.25 HIGH 
50%;

 10400 paths analyzed, 1129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.900ns.
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X6Y81.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.BQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X7Y79.B4       net (fanout=11)       1.617   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X7Y79.B        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X7Y79.D2       net (fanout=1)        0.426   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X7Y79.DMUX     Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X7Y80.A5       net (fanout=1)        0.347   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X7Y80.A        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X2Y80.C6       net (fanout=2)        0.709   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X2Y80.C        Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_903_o_AND_2259_o
    SLICE_X2Y80.B4       net (fanout=2)        0.277   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_903_o_AND_2259_o
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.331   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (2.219ns logic, 4.574ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y80.AQ       Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X7Y79.C5       net (fanout=6)        0.952   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X7Y79.C        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X7Y79.D5       net (fanout=1)        0.209   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X7Y79.D        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.C3       net (fanout=1)        0.467   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.CMUX     Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X4Y80.A2       net (fanout=2)        1.148   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X4Y80.A        Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv111
    SLICE_X2Y80.B5       net (fanout=3)        0.565   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv11
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.331   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.707ns (2.168ns logic, 4.539ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.480 - 0.531)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y78.CQ       Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X7Y79.C3       net (fanout=2)        0.910   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X7Y79.C        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X7Y79.D5       net (fanout=1)        0.209   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X7Y79.D        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.C3       net (fanout=1)        0.467   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.CMUX     Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X4Y80.A2       net (fanout=2)        1.148   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X4Y80.A        Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv111
    SLICE_X2Y80.B5       net (fanout=3)        0.565   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv11
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.331   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (2.129ns logic, 4.497ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (SLICE_X11Y82.A2), 335 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.783ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.AQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X13Y78.B1      net (fanout=10)       1.144   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X13Y78.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_313_o11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o3
    SLICE_X13Y78.D2      net (fanout=1)        0.426   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o1
    SLICE_X13Y78.DMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_313_o11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o11
    SLICE_X10Y79.A2      net (fanout=1)        0.641   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o11
    SLICE_X10Y79.A       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1605_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o12
    SLICE_X10Y79.B6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o2
    SLICE_X10Y79.B       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1605_inv1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o21
    SLICE_X13Y79.B4      net (fanout=4)        0.529   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_308_o
    SLICE_X13Y79.B       Tilo                  0.259   N208
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In11
    SLICE_X7Y80.D6       net (fanout=1)        0.764   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In11
    SLICE_X7Y80.D        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In15
    SLICE_X11Y82.A2      net (fanout=2)        0.896   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1
    SLICE_X11Y82.CLK     Tas                   0.322   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.783ns (2.265ns logic, 4.518ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y80.DQ       Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X6Y78.D1       net (fanout=5)        1.228   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X6Y78.DMUX     Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0278<7>_SW0
    SLICE_X4Y80.D3       net (fanout=1)        0.676   N214
    SLICE_X4Y80.D        Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0278<7>
    SLICE_X7Y78.C1       net (fanout=3)        0.839   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0278
    SLICE_X7Y78.CMUX     Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In14_SW0
    SLICE_X7Y80.C5       net (fanout=1)        0.485   N486
    SLICE_X7Y80.C        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In14
    SLICE_X7Y80.D4       net (fanout=1)        0.402   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In14
    SLICE_X7Y80.D        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In15
    SLICE_X11Y82.A2      net (fanout=2)        0.896   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1
    SLICE_X11Y82.CLK     Tas                   0.322   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (2.066ns logic, 4.526ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y80.AQ       Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X7Y77.D4       net (fanout=6)        1.210   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X7Y77.D        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X7Y78.B3       net (fanout=1)        0.460   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X7Y78.B        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag23
    SLICE_X7Y78.A5       net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag22
    SLICE_X7Y78.A        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag25
    SLICE_X7Y80.B2       net (fanout=7)        0.785   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X7Y80.B        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In12
    SLICE_X7Y80.C4       net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In12
    SLICE_X7Y80.C        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In14
    SLICE_X7Y80.D4       net (fanout=1)        0.402   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In14
    SLICE_X7Y80.D        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In15
    SLICE_X11Y82.A2      net (fanout=2)        0.896   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In1
    SLICE_X11Y82.CLK     Tas                   0.322   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (2.323ns logic, 4.235ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X6Y81.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.BQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X7Y79.B4       net (fanout=11)       1.617   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X7Y79.B        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X7Y79.D2       net (fanout=1)        0.426   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X7Y79.DMUX     Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X7Y80.A5       net (fanout=1)        0.347   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X7Y80.A        Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o<11>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X2Y80.C6       net (fanout=2)        0.709   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X2Y80.C        Tilo                  0.204   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_903_o_AND_2259_o
    SLICE_X2Y80.B4       net (fanout=2)        0.277   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_903_o_AND_2259_o
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (2.183ns logic, 4.574ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y80.AQ       Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X7Y79.C5       net (fanout=6)        0.952   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X7Y79.C        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X7Y79.D5       net (fanout=1)        0.209   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X7Y79.D        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.C3       net (fanout=1)        0.467   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.CMUX     Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X4Y80.A2       net (fanout=2)        1.148   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X4Y80.A        Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv111
    SLICE_X2Y80.B5       net (fanout=3)        0.565   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv11
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (2.132ns logic, 4.539ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.480 - 0.531)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y78.CQ       Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2
    SLICE_X7Y79.C3       net (fanout=2)        0.910   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
    SLICE_X7Y79.C        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X7Y79.D5       net (fanout=1)        0.209   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X7Y79.D        Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.C3       net (fanout=1)        0.467   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X6Y78.CMUX     Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X4Y80.A2       net (fanout=2)        1.148   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X4Y80.A        Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv111
    SLICE_X2Y80.B5       net (fanout=3)        0.565   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv11
    SLICE_X2Y80.B        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A5       net (fanout=1)        0.222   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X2Y80.A        Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_GND_903_o_AND_2260_o
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X6Y81.CE       net (fanout=2)        0.976   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X6Y81.CLK      Tceck                 0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (2.093ns logic, 4.497ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.DMUX     Tshcko                0.238   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y82.SR      net (fanout=48)       0.188   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y82.CLK     Tcksr       (-Th)     0.131   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.107ns logic, 0.188ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X9Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.DMUX     Tshcko                0.238   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y81.SR       net (fanout=48)       0.185   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y81.CLK      Tcksr       (-Th)     0.127   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.111ns logic, 0.185ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (SLICE_X11Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.DMUX     Tshcko                0.238   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y82.SR      net (fanout=48)       0.188   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X11Y82.CLK     Tcksr       (-Th)     0.121   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.117ns logic, 0.188ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180_0"         TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0"
        TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0_0"         TS_ddr_clk_buf / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0"
        TS_ddr_clk_buf / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clkp
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkp                    |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clkn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkn                    |      5.000ns|      0.925ns|      4.936ns|            0|            0|            0|        29035|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.936ns|            0|            0|            0|        29035|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.936ns|          N/A|            0|            0|        29035|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk20_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk20_vcxo_i                |     50.000ns|     20.000ns|     49.967ns|            0|            0|            0|       402700|
| TS_sys_clk_125_buf            |      8.000ns|      7.959ns|          N/A|            0|            0|       392300|            0|
| TS_ddr_clk_buf                |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|        10400|
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|     12.000ns|      6.900ns|          N/A|            0|            0|        10400|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
|  g_in_0                       |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK5
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK5                    |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|            0|
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|     12.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adc_dco_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adc_dco_n_i                 |      2.000ns|      1.636ns|      1.866ns|            0|            0|            0|        18373|
| TS_cmp_fmc_adc_100Ms_core_fs_c|      8.000ns|      7.463ns|          N/A|            0|            0|        18373|            0|
| lk_buf                        |             |             |             |             |             |             |             |
| TS_cmp_fmc_adc_100Ms_core_serd|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| es_clk                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.936|         |         |         |
P2L_CLKp       |    4.936|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.936|         |         |         |
P2L_CLKp       |    4.936|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.463|         |         |         |
adc_dco_p_i    |    7.463|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.463|         |         |         |
adc_dco_p_i    |    7.463|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk20_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk20_vcxo_i   |    7.959|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 450108 paths, 0 nets, and 32776 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar  5 14:05:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 273 MB



