Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/36-openroad-resizertimingpostcts/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.013697    0.194316    0.748184    1.286001 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.194316    0.000034    1.286035 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004686    0.284871    0.210910    1.496946 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.284871    0.000009    1.496955 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003872    0.170297    0.142707    1.639662 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.170297    0.000012    1.639674 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.639674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787817   clock uncertainty
                                  0.000000    0.787817   clock reconvergence pessimism
                                  0.120654    0.908472   library hold time
                                              0.908472   data required time
---------------------------------------------------------------------------------------------
                                              0.908472   data required time
                                             -1.639674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731203   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013394    0.191668    0.745844    1.282277 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.191668    0.000044    1.282321 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004653    0.247637    0.202398    1.484719 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.247637    0.000010    1.484729 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004140    0.200992    0.180610    1.665340 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.200992    0.000016    1.665356 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.665356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786433   clock uncertainty
                                  0.000000    0.786433   clock reconvergence pessimism
                                  0.114020    0.900453   library hold time
                                              0.900453   data required time
---------------------------------------------------------------------------------------------
                                              0.900453   data required time
                                             -1.665356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764903   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.026393    0.508880    1.088682    1.626483 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.508880    0.000017    1.626500 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003797    0.189179    0.123782    1.750282 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.189179    0.000012    1.750294 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.750294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787801   clock uncertainty
                                  0.000000    0.787801   clock reconvergence pessimism
                                  0.116747    0.904549   library hold time
                                              0.904549   data required time
---------------------------------------------------------------------------------------------
                                              0.904549   data required time
                                             -1.750294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845746   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021861    0.266666    0.801618    1.339416 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.266666    0.000037    1.339452 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005082    0.280239    0.281526    1.620978 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.280239    0.000016    1.620994 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003640    0.166292    0.139548    1.760542 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.166292    0.000009    1.760551 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.760551   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787797   clock uncertainty
                                  0.000000    0.787797   clock reconvergence pessimism
                                  0.121483    0.909280   library hold time
                                              0.909280   data required time
---------------------------------------------------------------------------------------------
                                              0.909280   data required time
                                             -1.760551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851271   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015812    0.205936    0.762053    1.298500 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.205936    0.000125    1.298625 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003587    0.153272    0.389437    1.688062 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.153272    0.000010    1.688071 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.004661    0.127218    0.354841    2.042912 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.127218    0.000026    2.042938 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.042938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786447   clock uncertainty
                                  0.000000    0.786447   clock reconvergence pessimism
                                  0.129285    0.915732   library hold time
                                              0.915732   data required time
---------------------------------------------------------------------------------------------
                                              0.915732   data required time
                                             -2.042938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127206   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000145    0.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005401    0.183570    0.881771    1.419639 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.183570    0.000024    1.419663 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005424    0.161481    0.144735    1.564398 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.161481    0.000013    1.564411 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013366    0.394210    0.278793    1.843204 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.394210    0.000070    1.843274 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003609    0.165165    0.116305    1.959579 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.165165    0.000011    1.959591 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003955    0.109628    0.271045    2.230636 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.109628    0.000015    2.230651 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.230651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000047    0.536434 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786434   clock uncertainty
                                  0.000000    0.786434   clock reconvergence pessimism
                                  0.132906    0.919340   library hold time
                                              0.919340   data required time
---------------------------------------------------------------------------------------------
                                              0.919340   data required time
                                             -2.230651   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311311   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000242    5.279584 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787817   clock uncertainty
                                  0.000000    0.787817   clock reconvergence pessimism
                                  0.364679    1.152497   library removal time
                                              1.152497   data required time
---------------------------------------------------------------------------------------------
                                              1.152497   data required time
                                             -5.279584   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127088   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000301    5.279644 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787801   clock uncertainty
                                  0.000000    0.787801   clock reconvergence pessimism
                                  0.364679    1.152480   library removal time
                                              1.152480   data required time
---------------------------------------------------------------------------------------------
                                              1.152480   data required time
                                             -5.279644   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127163   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000495    5.279838 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000145    0.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787868   clock uncertainty
                                  0.000000    0.787868   clock reconvergence pessimism
                                  0.364679    1.152547   library removal time
                                              1.152547   data required time
---------------------------------------------------------------------------------------------
                                              1.152547   data required time
                                             -5.279838   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127290   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000514    5.279857 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000129    0.537852 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787852   clock uncertainty
                                  0.000000    0.787852   clock reconvergence pessimism
                                  0.364679    1.152531   library removal time
                                              1.152531   data required time
---------------------------------------------------------------------------------------------
                                              1.152531   data required time
                                             -5.279857   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127326   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000568    5.279911 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000105    0.537828 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787828   clock uncertainty
                                  0.000000    0.787828   clock reconvergence pessimism
                                  0.364679    1.152507   library removal time
                                              1.152507   data required time
---------------------------------------------------------------------------------------------
                                              1.152507   data required time
                                             -5.279911   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127403   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000587    5.279930 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787797   clock uncertainty
                                  0.000000    0.787797   clock reconvergence pessimism
                                  0.364679    1.152477   library removal time
                                              1.152477   data required time
---------------------------------------------------------------------------------------------
                                              1.152477   data required time
                                             -5.279930   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127453   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000184    5.279527 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786447   clock uncertainty
                                  0.000000    0.786447   clock reconvergence pessimism
                                  0.364449    1.150896   library removal time
                                              1.150896   data required time
---------------------------------------------------------------------------------------------
                                              1.150896   data required time
                                             -5.279527   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128632   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000190    5.279533 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000047    0.536434 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786434   clock uncertainty
                                  0.000000    0.786434   clock reconvergence pessimism
                                  0.364449    1.150883   library removal time
                                              1.150883   data required time
---------------------------------------------------------------------------------------------
                                              1.150883   data required time
                                             -5.279533   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128650   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000387    5.279730 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786433   clock uncertainty
                                  0.000000    0.786433   clock reconvergence pessimism
                                  0.364449    1.150882   library removal time
                                              1.150882   data required time
---------------------------------------------------------------------------------------------
                                              1.150882   data required time
                                             -5.279730   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128849   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000135    4.619629 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004140    0.400664    0.298952    4.918581 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.400664    0.000016    4.918598 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.918598   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                 -0.354334   19.932100   library setup time
                                             19.932100   data required time
---------------------------------------------------------------------------------------------
                                             19.932100   data required time
                                             -4.918598   data arrival time
---------------------------------------------------------------------------------------------
                                             15.013502   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000198    4.619691 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003872    0.259714    0.232904    4.852596 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.259714    0.000012    4.852608 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.852608   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094   20.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287819   clock uncertainty
                                  0.000000   20.287819   clock reconvergence pessimism
                                 -0.330090   19.957729   library setup time
                                             19.957729   data required time
---------------------------------------------------------------------------------------------
                                             19.957729   data required time
                                             -4.852608   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105120   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000212    4.619706 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003640    0.253703    0.228767    4.848473 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.253703    0.000009    4.848482 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.848482   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000075   20.537798 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287798   clock uncertainty
                                  0.000000   20.287798   clock reconvergence pessimism
                                 -0.328971   19.958828   library setup time
                                             19.958828   data required time
---------------------------------------------------------------------------------------------
                                             19.958828   data required time
                                             -4.848482   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110346   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000194    4.619688 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003797    0.261352    0.221963    4.841651 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.261352    0.000012    4.841663 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.841663   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078   20.537802 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287802   clock uncertainty
                                  0.000000   20.287802   clock reconvergence pessimism
                                 -0.330394   19.957409   library setup time
                                             19.957409   data required time
---------------------------------------------------------------------------------------------
                                             19.957409   data required time
                                             -4.841663   data arrival time
---------------------------------------------------------------------------------------------
                                             15.115746   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000061    4.338864 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.004661    0.198613    0.466612    4.805477 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.198613    0.000025    4.805502 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.805502   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060   20.536448 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286449   clock uncertainty
                                  0.000000   20.286449   clock reconvergence pessimism
                                 -0.319043   19.967403   library setup time
                                             19.967403   data required time
---------------------------------------------------------------------------------------------
                                             19.967403   data required time
                                             -4.805502   data arrival time
---------------------------------------------------------------------------------------------
                                             15.161902   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000387    5.279730 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279730   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                  0.202827   20.489262   library recovery time
                                             20.489262   data required time
---------------------------------------------------------------------------------------------
                                             20.489262   data required time
                                             -5.279730   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209532   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000190    5.279533 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279533   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000048   20.536436 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286436   clock uncertainty
                                  0.000000   20.286436   clock reconvergence pessimism
                                  0.202827   20.489264   library recovery time
                                             20.489264   data required time
---------------------------------------------------------------------------------------------
                                             20.489264   data required time
                                             -5.279533   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209731   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000184    5.279527 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279527   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060   20.536448 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286449   clock uncertainty
                                  0.000000   20.286449   clock reconvergence pessimism
                                  0.202827   20.489277   library recovery time
                                             20.489277   data required time
---------------------------------------------------------------------------------------------
                                             20.489277   data required time
                                             -5.279527   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000587    5.279930 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279930   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000075   20.537798 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287798   clock uncertainty
                                  0.000000   20.287798   clock reconvergence pessimism
                                  0.203038   20.490837   library recovery time
                                             20.490837   data required time
---------------------------------------------------------------------------------------------
                                             20.490837   data required time
                                             -5.279930   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210907   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000568    5.279911 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000105   20.537828 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287828   clock uncertainty
                                  0.000000   20.287828   clock reconvergence pessimism
                                  0.203038   20.490866   library recovery time
                                             20.490866   data required time
---------------------------------------------------------------------------------------------
                                             20.490866   data required time
                                             -5.279911   data arrival time
---------------------------------------------------------------------------------------------
                                             15.210955   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000514    5.279857 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279857   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000130   20.537853 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287853   clock uncertainty
                                  0.000000   20.287853   clock reconvergence pessimism
                                  0.203038   20.490891   library recovery time
                                             20.490891   data required time
---------------------------------------------------------------------------------------------
                                             20.490891   data required time
                                             -5.279857   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211035   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000495    5.279838 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279838   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000146   20.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287870   clock uncertainty
                                  0.000000   20.287870   clock reconvergence pessimism
                                  0.203038   20.490908   library recovery time
                                             20.490908   data required time
---------------------------------------------------------------------------------------------
                                             20.490908   data required time
                                             -5.279838   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211070   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000301    5.279644 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279644   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078   20.537802 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287802   clock uncertainty
                                  0.000000   20.287802   clock reconvergence pessimism
                                  0.203038   20.490839   library recovery time
                                             20.490839   data required time
---------------------------------------------------------------------------------------------
                                             20.490839   data required time
                                             -5.279644   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211196   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000242    5.279584 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279584   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000144   20.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230418   20.537724 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094   20.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.287819   clock uncertainty
                                  0.000000   20.287819   clock reconvergence pessimism
                                  0.203038   20.490856   library recovery time
                                             20.490856   data required time
---------------------------------------------------------------------------------------------
                                             20.490856   data required time
                                             -5.279584   data arrival time
---------------------------------------------------------------------------------------------
                                             15.211271   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000099    4.338903 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003955    0.143009    0.297565    4.636468 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.143009    0.000015    4.636482 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.636482   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000048   20.536436 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286436   clock uncertainty
                                  0.000000   20.286436   clock reconvergence pessimism
                                 -0.308742   19.977695   library setup time
                                             19.977695   data required time
---------------------------------------------------------------------------------------------
                                             19.977695   data required time
                                             -4.636482   data arrival time
---------------------------------------------------------------------------------------------
                                             15.341211   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000387    5.279730 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279730   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                  0.202827   20.489262   library recovery time
                                             20.489262   data required time
---------------------------------------------------------------------------------------------
                                             20.489262   data required time
                                             -5.279730   data arrival time
---------------------------------------------------------------------------------------------
                                             15.209532   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004645    0.126479    0.045981    4.045981 ^ ena (in)
                                                         ena (net)
                      0.126479    0.000000    4.045981 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.013549    0.265306    0.292823    4.338804 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.265306    0.000111    4.338915 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.021540    0.370306    0.280579    4.619494 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.370306    0.000135    4.619629 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004140    0.400664    0.298952    4.918581 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.400664    0.000016    4.918598 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.918598   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.023498    0.129775    0.058765   20.058765 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000   20.058765 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395   20.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174   20.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052   20.536386 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046   20.536434 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.286434   clock uncertainty
                                  0.000000   20.286434   clock reconvergence pessimism
                                 -0.354334   19.932100   library setup time
                                             19.932100   data required time
---------------------------------------------------------------------------------------------
                                             19.932100   data required time
                                             -4.918598   data arrival time
---------------------------------------------------------------------------------------------
                                             15.013502   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           8.615311e-04 3.368518e-04 3.456834e-08 1.198417e-03  59.2%
Combinational        1.021296e-04 9.653932e-05 4.261588e-08 1.987115e-04   9.8%
Clock                5.083447e-04 1.203454e-04 1.330510e-08 6.287034e-04  31.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.472006e-03 5.537364e-04 9.048946e-08 2.025833e-03 100.0%
                            72.7%        27.3%         0.0%
Writing metric power__internal__total: 0.001472005620598793
Writing metric power__switching__total: 0.0005537364049814641
Writing metric power__leakage__total: 9.048946481016173e-8
Writing metric power__total: 0.0020258326549082994

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25138450366201526
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.536433 source latency _666_/CLK ^
-0.537817 target latency _668_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.251384 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.2514352963668284
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.537868 source latency _671_/CLK ^
-0.536433 target latency _666_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.251435 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7312027856828743
nom_tt_025C_5v00: 0.7312027856828743
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 15.01350197769584
nom_tt_025C_5v00: 15.01350197769584
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.731203
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.536433         network latency _666_/CLK
        2.650908 network latency _707_/CLK
---------------
0.536433 2.650908 latency
        2.114475 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.983377         network latency _656_/CLK
        2.448102 network latency _707_/CLK
---------------
1.983377 2.448102 latency
        0.464725 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.496087         network latency _666_/CLK
        0.497629 network latency _671_/CLK
---------------
0.496087 0.497629 latency
        0.001543 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.04 fmax = 328.75
%OL_END_REPORT
