[2025-09-15 16:35:00] START suite=spec trace=453.povray-252B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-252B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2178750 heartbeat IPC: 4.59 cumulative IPC: 4.59 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4323991 heartbeat IPC: 4.661 cumulative IPC: 4.625 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4323991 cumulative IPC: 4.625 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4323991 cumulative IPC: 4.625 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10680025 heartbeat IPC: 1.573 cumulative IPC: 1.573 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 16943579 heartbeat IPC: 1.597 cumulative IPC: 1.585 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 23188684 heartbeat IPC: 1.601 cumulative IPC: 1.59 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 29445057 heartbeat IPC: 1.598 cumulative IPC: 1.592 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 35655717 heartbeat IPC: 1.61 cumulative IPC: 1.596 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 41803600 heartbeat IPC: 1.627 cumulative IPC: 1.601 (Simulation time: 00 hr 06 min 33 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 47914834 heartbeat IPC: 1.636 cumulative IPC: 1.606 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 54004394 heartbeat IPC: 1.642 cumulative IPC: 1.61 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 60099392 heartbeat IPC: 1.641 cumulative IPC: 1.614 (Simulation time: 00 hr 09 min 16 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 61859351 cumulative IPC: 1.617 (Simulation time: 00 hr 10 min 10 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 61859351 cumulative IPC: 1.617 (Simulation time: 00 hr 10 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/453.povray-252B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.617 instructions: 100000003 cycles: 61859351
CPU 0 Branch Prediction Accuracy: 91.82% MPKI: 11.93 Average ROB Occupancy at Mispredict: 41.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 7e-05
BRANCH_INDIRECT: 0.01479
BRANCH_CONDITIONAL: 10.55
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.592
BRANCH_RETURN: 0.7739


====Backend Stall Breakdown====
ROB_STALL: 1004551
LQ_STALL: 32239
SQ_STALL: 625093


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.8540967

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1004551

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 260645

cpu0->cpu0_STLB TOTAL        ACCESS:     258850 HIT:     258847 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     258850 HIT:     258847 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 629.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1193935 HIT:    1193794 MISS:        141 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     977729 HIT:     977638 MISS:         91 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      97779 HIT:      97734 MISS:         45 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     118421 HIT:     118421 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:          6 HIT:          1 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8836567 HIT:    8319247 MISS:     517320 MSHR_MERGE:     145532
cpu0->cpu0_L1I LOAD         ACCESS:    8836567 HIT:    8319247 MISS:     517320 MSHR_MERGE:     145532
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32337635 HIT:   31176087 MISS:    1161548 MSHR_MERGE:     457805
cpu0->cpu0_L1D LOAD         ACCESS:   18671483 HIT:   17761036 MISS:     910447 MSHR_MERGE:     304506
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13666146 HIT:   13415051 MISS:     251095 MSHR_MERGE:     153299
cpu0->cpu0_L1D TRANSLATION  ACCESS:          6 HIT:          0 MISS:          6 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 12.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7635633 HIT:    7594342 MISS:      41291 MSHR_MERGE:      25039
cpu0->cpu0_ITLB LOAD         ACCESS:    7635633 HIT:    7594342 MISS:      41291 MSHR_MERGE:      25039
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.04 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30470209 HIT:   30052325 MISS:     417884 MSHR_MERGE:     175286
cpu0->cpu0_DTLB LOAD         ACCESS:   30470209 HIT:   30052325 MISS:     417884 MSHR_MERGE:     175286
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.009 cycles
cpu0->LLC TOTAL        ACCESS:        141 HIT:          0 MISS:        141 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:         91 HIT:          0 MISS:         91 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         45 HIT:          0 MISS:         45 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          5 HIT:          0 MISS:          5 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 78.46 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:        141
  AVG DBUS CONGESTED CYCLE: 2.892
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       5155
[2025-09-15 16:45:10] END   suite=spec trace=453.povray-252B (rc=0)
