module or_gate_3 ( input x1, x2, x3, output reg out );
  
  always @ (x1 or x2 or x3)
    begin
      out   = x1 | x2 | x3 ; 
    end
endmodule