$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # enable $end
  $var wire 2 $ ab_i [1:0] $end
  $var wire 4 % wxyz_o [3:0] $end
  $scope module decoder_2x4 $end
   $var wire 1 # enable $end
   $var wire 2 $ ab_i [1:0] $end
   $var wire 4 % wxyz_o [3:0] $end
   $var wire 1 & z $end
   $var wire 1 ' y $end
   $var wire 1 ( x $end
   $var wire 1 ) w $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00 $
b0000 %
0&
0'
0(
0)
#1
1#
b0001 %
1)
#2
b01 $
b0010 %
1(
0)
#3
b10 $
b0100 %
1'
0(
#4
b11 $
b1000 %
1&
0'
#7
