# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PE_3.srcs/sources_1/new/mc14028b.vhd" \
"../../../../PE_3.srcs/sim_1/new/tb_EP3.vhd" \

# Do not sort compile order
nosort
