// Seed: 2011742040
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 void id_0,
    input wand id_1,
    input supply0 id_2
);
  id_4(
      .id_0(-1)
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1
  );
  wire id_5, id_6;
  not primCall (id_0, id_2);
  id_7(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(),
      .id_5(-1),
      .id_6(""),
      .id_7(-1 <= 1),
      .id_8(id_1),
      .id_9(id_2)
  );
endmodule
