// Seed: 1394217393
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(1),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17, id_18 = id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd12
) (
    input tri0 id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12
);
  defparam id_14 = ~-1;
  wire id_15;
  wire id_16 = id_0, id_17;
  assign id_2 = -1;
  wire id_18, id_19, id_20;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_20,
      id_18,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_18,
      id_15,
      id_19,
      id_18,
      id_19,
      id_15,
      id_20
  );
endmodule
