// Seed: 271882362
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6
    , id_10,
    output wor id_7,
    output supply1 id_8
);
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    inout tri id_13
    , id_15
);
  assign id_0 = id_3;
  wire id_16;
  wire id_17;
  module_0(
      id_4, id_11, id_3, id_5, id_4, id_4, id_8, id_12, id_1
  );
  wire id_18, id_19;
  wire id_20;
endmodule
