module up_counter_4_bit(input wire clk ,
input wire rst,   
output reg [3:0]count
);

initial begin
count = 4'b0000; 
end 
    always@(posedge clk)begin
    if(rst)
    count <= 4'b0000;
    else
    count <= count+1;							
    end 
    
endmodule
