// Seed: 1380360038
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  assign id_0 = id_2;
endmodule
module module_1 (
    input wand id_0[(  1  ) : -1],
    output supply0 id_1,
    input supply0 id_2,
    output wire id_3
);
  wor id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_6;
  assign id_5 = -1;
  integer id_7;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3;
endmodule
module module_3 (
    input tri  id_0,
    input wor  id_1,
    input tri0 id_2
);
  id_4 :
  assert property (@(posedge id_4) 1'h0) id_4 = id_0;
  wire id_5, id_6;
  module_2 modCall_1 (id_5);
endmodule
