/* arch/arm/mach-s3c2410/include/mach/regs-s3c2416-clock.h
 *
 * Copyright (c) 2009 Yauhen Kharuzhy <jekhor@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * S3C2416 clock register definitions
*/

#ifndef __ASM_ARM_REGS_S3C2416_CLOCK
#define __ASM_ARM_REGS_S3C2416_CLOCK

#define S3C2416_CLKREG(x)		((x) + S3C24XX_VA_CLKPWR)

#define S3C2416_PLLCON_MDIVSHIFT	14
#define S3C2416_PLLCON_PDIVSHIFT	5
#define S3C2416_PLLCON_SDIVSHIFT	0
#define S3C2416_PLLCON_MDIVMASK		((1<<(1+(23-14)))-1)
#define S3C2416_PLLCON_PDIVMASK		((1<<(1+(10-5)))-1)
#define S3C2416_PLLCON_SDIVMASK		(3)

#define S3C2416_MPLLCON			S3C2416_CLKREG(0x10)
#define S3C2416_EPLLCON			S3C2416_CLKREG(0x18)
#define S3C2416_EPLLCON_K		S3C2416_CLKREG(0x1C)
#define S3C2416_CLKSRC			S3C2416_CLKREG(0x20)
#define S3C2416_CLKDIV0			S3C2416_CLKREG(0x24)
#define S3C2416_CLKDIV1			S3C2416_CLKREG(0x28)
#define S3C2416_CLKDIV2			S3C2416_CLKREG(0x2C)
#define S3C2416_HCLKCON			S3C2416_CLKREG(0x30)
#define S3C2416_PCLKCON			S3C2416_CLKREG(0x34)
#define S3C2416_SCLKCON			S3C2416_CLKREG(0x38)
#define S3C2416_PWRMODE			S3C2416_CLKREG(0x40)
#define S3C2416_SWRST			S3C2416_CLKREG(0x44)
#define S3C2416_BUSPRI0			S3C2416_CLKREG(0x50)
#define S3C2416_SYSID			S3C2416_CLKREG(0x5C)
#define S3C2416_PWRCFG			S3C2416_CLKREG(0x60)
#define S3C2416_RSTCON			S3C2416_CLKREG(0x64)
#define S3C2416_RSTSTAT			S3C2416_CLKREG(0x68)
#define S3C2416_WKUPSTAT		S3C2416_CLKREG(0x6C)
#define S3C2416_INFORM0			S3C2416_CLKREG(0x70)
#define S3C2416_INFORM1			S3C2416_CLKREG(0x74)
#define S3C2416_INFORM2			S3C2416_CLKREG(0x78)
#define S3C2416_INFORM3			S3C2416_CLKREG(0x7C)
#define S3C2416_USB_PHYCTRL		S3C2416_CLKREG(0x80)
#define S3C2416_USB_PHYPWR		S3C2416_CLKREG(0x84)
#define S3C2416_USB_RSTCON		S3C2416_CLKREG(0x88)
#define S3C2416_USB_CLKCON		S3C2416_CLKREG(0x8C)

#define S3C2416_SWRST_RESET		(0x533c2416)

#define S3C2416_PLLCON_OFF		(1<<24)

#define S3C2416_CLKSRC_SELHSSPI0_MPLL	(1<<18)
#define S3C2416_CLKSRC_SELHSMMC1_EXTCLK	(1<<17)
#define S3C2416_CLKSRC_SELHSMMC0_EXTCLK	(1<<16)

#define S3C2416_CLKSRC_I2S_EXT		(1<<14)
#define S3C2416_CLKSRC_I2S_EPLLDIV	(0<<14)
#define S3C2416_CLKSRC_I2S_EPLLREF	(2<<14)
#define S3C2416_CLKSRC_I2S_EPLLREF3	(3<<14)
#define S3C2416_CLKSRC_I2S_MASK		(3<<14)

#define S3C2416_CLKSRC_EPLLREF_XTAL	(2<<7)
#define S3C2416_CLKSRC_EPLLREF_EXTCLK	(3<<7)
#define S3C2416_CLKSRC_EPLLREF_MPLLREF	(0<<7)
#define S3C2416_CLKSRC_EPLLREF_MPLLREF2	(1<<7)
#define S3C2416_CLKSRC_EPLLREF_MASK	(3<<7)

#define S3C2416_CLKSRC_ESYSCLK_EPLL	(1<<6)
#define S3C2416_CLKSRC_MSYSCLK_MPLL	(1<<4)
#define S3C2416_CLKSRC_EXTCLK_DIV	(1<<3)

#define S3C2416_CLKDIV0_DVS		(1<<13)
#define S3C2416_CLKDIV0_HALF_HCLK	(1<<3)
#define S3C2416_CLKDIV0_HALF_PCLK	(1<<2)

#define S3C2416_CLKDIV0_HCLKDIV_MASK	(3<<0)

#define S3C2416_CLKDIV0_EXTDIV_MASK	(3<<6)
#define S3C2416_CLKDIV0_EXTDIV_SHIFT	(6)

#define S3C2416_CLKDIV0_PREDIV_MASK	(3<<4)
#define S3C2416_CLKDIV0_PREDIV_SHIFT	(4)

#define S3C2416_CLKDIV0_ARMDIV_MASK	(7<<9)
#define S3C2416_CLKDIV0_ARMDIV_SHIFT	(9)
#define S3C2416_CLKDIV0_ARMDIV_1	(0<<9)
#define S3C2416_CLKDIV0_ARMDIV_2	(1<<9)
#define S3C2416_CLKDIV0_ARMDIV_3	(2<<9)
#define S3C2416_CLKDIV0_ARMDIV_4	(3<<9)
#define S3C2416_CLKDIV0_ARMDIV_6	(5<<9)
#define S3C2416_CLKDIV0_ARMDIV_8	(7<<9)

/* S3C2416_CLKDIV1 */

#define S3C2416_CLKDIV1_CAMDIV_MASK	(15<<26)
#define S3C2416_CLKDIV1_CAMDIV_SHIFT	(26)

#define S3C2416_CLKDIV1_HSSPIDIV_MASK	(3<<24)
#define S3C2416_CLKDIV1_HSSPIDIV_SHIFT	(24)

#define S3C2416_CLKDIV1_DISPDIV_MASK	(0xff<<16)
#define S3C2416_CLKDIV1_DISPDIV_SHIFT	(16)

#define S3C2416_CLKDIV1_I2SDIV_MASK	(15<<12)
#define S3C2416_CLKDIV1_I2SDIV_SHIFT	(12)

#define S3C2416_CLKDIV1_UARTDIV_MASK	(15<<8)
#define S3C2416_CLKDIV1_UARTDIV_SHIFT	(8)

#define S3C2416_CLKDIV1_HSMMCDIV1_MASK	(3<<6)
#define S3C2416_CLKDIV1_HSMMCDIV1_SHIFT	(6)

#define S3C2416_CLKDIV1_USBHOSTDIV_MASK	(3<<4)
#define S3C2416_CLKDIV1_USBHOSTDIV_SHIFT (4)

/* S3C2416 CLKDIV2 */

#define S3C2416_CLKDIV2_HSMMCDIV0_MASK	(3<<6)
#define S3C2416_CLKDIV2_HSMMCDIV0_SHIFT	(6)

#define S3C2416_CLKDIV2_SPIDIV0_MPLL_MASK	(0x1f<<6)
#define S3C2416_CLKDIV2_SPIDIV0_MPLL_SHIFT	(0)



#define S3C2416_CLKCON_NAND

#define S3C2416_HCLKCON_DMA0		(1<<0)
#define S3C2416_HCLKCON_DMA1		(1<<1)
#define S3C2416_HCLKCON_DMA2		(1<<2)
#define S3C2416_HCLKCON_DMA3		(1<<3)
#define S3C2416_HCLKCON_DMA4		(1<<4)
#define S3C2416_HCLKCON_DMA5		(1<<5)
#define S3C2416_HCLKCON_DISP		(1<<9)
#define S3C2416_HCLKCON_USBH		(1<<11)
#define S3C2416_HCLKCON_USBD		(1<<12)
#define S3C2416_HCLKCON_IROM		(1<<12)
#define S3C2416_HCLKCON_HSMMC0		(1<<15)
#define S3C2416_HCLKCON_HSMMC1		(1<<16)
#define S3C2416_HCLKCON_SSMC		(1<<18)
#define S3C2416_HCLKCON_DRAMC		(1<<19)
#define S3C2416_HCLKCON_2D		(1<<20)

#define S3C2416_PCLKCON_UART0		(1<<0)
#define S3C2416_PCLKCON_UART1		(1<<1)
#define S3C2416_PCLKCON_UART2		(1<<2)
#define S3C2416_PCLKCON_UART3		(1<<3)
#define S3C2416_PCLKCON_IIC		(1<<4)
#define S3C2416_PCLKCON_SPI_HS0		(1<<14)
#define S3C2416_PCLKCON_ADC		(1<<7)
#define S3C2416_PCLKCON_AC97		(1<<8)
#define S3C2416_PCLKCON_I2S0		(1<<9)
#define S3C2416_PCLKCON_PWMT		(1<<10)
#define S3C2416_PCLKCON_WDT		(1<<11)
#define S3C2416_PCLKCON_RTC		(1<<12)
#define S3C2416_PCLKCON_GPIO		(1<<13)
#define S3C2416_PCLKCON_PCM		(1<<13)

#define S3C2416_SCLKCON_HSSPICLK_MPLL	(1<<19)
#define S3C2416_SCLKCON_PCM0_EXT	(1<<17)
#define S3C2416_SCLKCON_DDRCLK		(1<<16)
#define S3C2416_SCLKCON_SSMCCLK		(1<<15)
#define S3C2416_SCLKCON_HSSPICLK	(1<<14)
#define S3C2416_SCLKCON_HSMMCCLK_EXT	(1<<13)
#define S3C2416_SCLKCON_HSMMCCLK1_EPLL	(1<<12)
#define S3C2416_SCLKCON_CAMCLK		(1<<11)
#define S3C2416_SCLKCON_DISPCLK		(1<<10)
#define S3C2416_SCLKCON_I2SCLK		(1<<9)
#define S3C2416_SCLKCON_UARTCLK		(1<<8)
#define S3C2416_SCLKCON_HSMMCCLK0_EPLL	(1<<6)
#define S3C2416_SCLKCON_USBHOST		(1<<1)

#define S3C2416_PWRCFG_STANDBYWFI_EN		(1<<17)
#define S3C2416_PWRCFG_DEEP_STOP		(1<<16)
#define S3C2416_PWRCFG_SLEEP_CFG		(1<<15)
#define S3C2416_PWRCFG_NFRESET_CFG		(1<<9)
#define S3C2416_PWRCFG_RTC_CFG			(1<<8)
#define S3C2416_PWRCFG_RTCTICK_CFG		(1<<7)
#define S3C2416_PWRCFG_nSW_PHY_OFF_USB		(1<<4)
#define S3C2416_PWRCFG_OSC_EN_SLP		(1<<3)
#define S3C2416_PWRCFG_OSC_EN_STOP		(1<<2)
#define S3C2416_PWRCFG_BATF_CFG_MASK		(3<<0)
#define S3C2416_PWRCFG_BATF_CFG_IGNORE1		(0<<0)
#define S3C2416_PWRCFG_BATF_CFG_INT		(1<<0)
#define S3C2416_PWRCFG_BATF_CFG_IGNORE2		(2<<0)
#define S3C2416_PWRCFG_BATF_CFG_SHIFT		(0)


#define S3C2416_RSTCON_PWROFF_SLP		(1<<16)
#define S3C2416_RSTCON_RSTCNT_MASK		(0xff<<8)
#define S3C2416_RSTCON_RSTCNT_SHIFT		(8)
#define S3C2416_RSTCON_PWRSETCNT_MASK		(0xff<<0)
#define S3C2416_RSTCON_PWRSETCNT_SHIFT		(0)


#define S3C2416_RSTSAT_SWRST			(1<<5)
#define S3C2416_RSTSAT_DEEPSTOP			(1<<4)
#define S3C2416_RSTSAT_SLEEP			(1<<3)
#define S3C2416_RSTSAT_WDTRST			(1<<2)
#define S3C2416_RSTSAT_EXTRST			(1<<0)


#define S3C2416_USB_PHYCTRL_CLK_ON_OFF		(1<<5)
#define S3C2416_USB_PHYCTRL_CLK_SEL_MASK	(3<<3)
#define S3C2416_USB_PHYCTRL_CLK_SEL_48MHZ	(0<<3)
#define S3C2416_USB_PHYCTRL_CLK_SEL_12MHZ	(2<<3)
#define S3C2416_USB_PHYCTRL_CLK_SEL_24MHZ	(3<<3)
#define S3C2416_USB_PHYCTRL_CLK_SEL_SHIFT	(3)
#define S3C2416_USB_PHYCTRL_EXT_CLK		(1<<2)
#define S3C2416_USB_PHYCTRL_INT_PLL_SEL		(1<<1)
#define S3C2416_USB_PHYCTRL_DOWNSTREAM_PORT	(1<<0)


#define S3C2416_USB_PHYPWR_RESERVED_DEFAULTS	(3<<4)
#define S3C2416_USB_PHYPWR_FORCE_SUSPEND	(1<<0)

#define S3C2416_USB_RSTCON_FUNC_RESET		(1<<2)
#define S3C2416_USB_RSTCON_HOST_RESET		(1<<1)
#define S3C2416_USB_RSTCON_PHY_RESET		(1<<0)


#define S3C2416_USB_CLKCON_DETECT_VBUS		(1<<31)
#define S3C2416_USB_CLKCON_FUNC_CLK_EN		(1<<2)
#define S3C2416_USB_CLKCON_HOST_CLK_EN		(1<<1)



#include <asm/div64.h>

static inline unsigned int
s3c2416_get_mpll(unsigned int pllval, unsigned int baseclk)
{
	unsigned int mdiv, pdiv, sdiv;
	uint64_t fout;

	mdiv = pllval >> S3C2416_PLLCON_MDIVSHIFT;
	pdiv = pllval >> S3C2416_PLLCON_PDIVSHIFT;
	sdiv = pllval >> S3C2416_PLLCON_SDIVSHIFT;

	mdiv &= S3C2416_PLLCON_MDIVMASK;
	pdiv &= S3C2416_PLLCON_PDIVMASK;
	sdiv &= S3C2416_PLLCON_SDIVMASK;

	fout = (uint64_t)baseclk * mdiv;
	do_div(fout, pdiv << sdiv);

	return (unsigned int)fout;
}

static inline unsigned int
s3c2416_get_epll(unsigned int pllval, unsigned int baseclk)
{
	unsigned int mdiv, pdiv, sdiv;
	uint64_t fout;

	mdiv = pllval >> S3C2416_PLLCON_MDIVSHIFT;
	pdiv = pllval >> S3C2416_PLLCON_PDIVSHIFT;
	sdiv = pllval >> S3C2416_PLLCON_SDIVSHIFT;

	mdiv &= S3C2416_PLLCON_MDIVMASK;
	pdiv &= S3C2416_PLLCON_PDIVMASK;
	sdiv &= S3C2416_PLLCON_SDIVMASK;

	/* FIXME: we don't see to KDIV (fractional part) */
	fout = (uint64_t)baseclk * mdiv;
	do_div(fout, pdiv << sdiv);

	return (unsigned int)fout;
}

#endif /*  __ASM_ARM_REGS_S3C2416_CLOCK */

