Problem: Prob047_dff8ar
Code file: results\llama3_2_3b_0shot_temp0_0_topP0_01_promptv1\Prob047_dff8ar/Prob047_dff8ar_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 14):

results\llama3_2_3b_0shot_temp0_0_topP0_01_promptv1\Prob047_dff8ar/Prob047_dff8ar_sample01.sv:14: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:12: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:14: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:14: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:22: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:22: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:23: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:25: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:27: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:30: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:31: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:31: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:50: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob047_dff8ar_test.sv:55: Syntax in assignment statement l-value.
