$date
	Mon Sep  2 09:58:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 2 " ab [1:0] $end
$var reg 1 # c $end
$var reg 1 $ d $end
$scope module mux $end
$var wire 2 % ab [1:0] $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
b0 "
1!
$end
#10
1$
#20
0$
1#
#30
0!
1$
#40
1!
0$
0#
b1 "
b1 %
#50
0!
1$
#60
1!
0$
1#
#70
0!
1$
#80
0$
0#
b10 "
b10 %
#90
1!
1$
#100
0!
0$
1#
#110
1$
#120
1!
0$
0#
b11 "
b11 %
#130
0!
1$
#140
1!
0$
1#
#150
0!
1$
#160
