
F:/hw8c/rpds_de_test.elf:     file format elf32-littlenios2
F:/hw8c/rpds_de_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800138

Program Header:
    LOAD off    0x000000b4 vaddr 0x01880020 paddr 0x00800000 align 2**0
         filesz 0x00000138 memsz 0x00000138 flags r-x
    LOAD off    0x000001ec vaddr 0x00800138 paddr 0x00800138 align 2**0
         filesz 0x00003f48 memsz 0x00003f48 flags r-x
    LOAD off    0x00004134 vaddr 0x00804080 paddr 0x00804080 align 2**0
         filesz 0x00001890 memsz 0x00001994 flags rw-
    LOAD off    0x000059c4 vaddr 0x01880000 paddr 0x01880000 align 2**0
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  01880000  01880000  000059c4  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000138  01880020  00800000  000000b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003d44  00800138  00800138  000001ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000204  00803e7c  00803e7c  00003f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001890  00804080  00804080  00004134  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000104  00805910  00805910  000059c4  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  00805a14  00805a14  000059e4  2**0
                  CONTENTS
  7 .flash        00000000  01400000  01400000  000059e4  2**0
                  CONTENTS
  8 .sram         00000000  01880158  01880158  000059e4  2**0
                  CONTENTS
  9 .comment      00000948  00000000  00000000  000059e4  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000006b8  00000000  00000000  00006330  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00000dd0  00000000  00000000  000069e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0000a8b6  00000000  00000000  000077b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000334c  00000000  00000000  0001206e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000095f0  00000000  00000000  000153ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000d80  00000000  00000000  0001e9ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002234  00000000  00000000  0001f72c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00021960  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .cpu          00000003  00000000  00000000  0002416f  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00024172  2**0
                  CONTENTS, READONLY
 20 .stderr_dev   00000009  00000000  00000000  00024173  2**0
                  CONTENTS, READONLY
 21 .stdin_dev    00000009  00000000  00000000  0002417c  2**0
                  CONTENTS, READONLY
 22 .stdout_dev   00000009  00000000  00000000  00024185  2**0
                  CONTENTS, READONLY
 23 .sopc_system_name 00000006  00000000  00000000  0002418e  2**0
                  CONTENTS, READONLY
 24 .jdi          00003f01  00000000  00000000  00024194  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01880000 l    d  .entry	00000000 
01880020 l    d  .exceptions	00000000 
00800138 l    d  .text	00000000 
00803e7c l    d  .rodata	00000000 
00804080 l    d  .rwdata	00000000 
00805910 l    d  .bss	00000000 
00805a14 l    d  .sdram	00000000 
01400000 l    d  .flash	00000000 
01880158 l    d  .sram	00000000 
00000000 l    d  .comment	00000000 
00000000 l    d  .debug_aranges	00000000 
00000000 l    d  .debug_pubnames	00000000 
00000000 l    d  .debug_info	00000000 
00000000 l    d  .debug_abbrev	00000000 
00000000 l    d  .debug_line	00000000 
00000000 l    d  .debug_frame	00000000 
00000000 l    d  .debug_str	00000000 
00000000 l    d  .debug_alt_sim_info	00000000 
00000000 l    d  *ABS*	00000000 
00000000 l    d  *ABS*	00000000 
00000000 l    d  *ABS*	00000000 
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/crt0.S
00000000 l    df *ABS*	00000000 ./HAL/inc/sys/alt_log_printf.h
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 ./HAL/inc/sys/alt_log_printf.h
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/crt0.S
00000000 l    df *ABS*	00000000 ./HAL/inc/nios2.h
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/crt0.S
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 ./linker.h
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/crt0.S
00000000 l    df *ABS*	00000000 <command line>
00000000 l    df *ABS*	00000000 <built-in>
00000000 l    df *ABS*	00000000 /cygdrive/f/hw8a/BSP//
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/crt0.S
00800170 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_irq_entry.S
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 ./linker.h
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_irq_entry.S
00000000 l    df *ABS*	00000000 <command line>
00000000 l    df *ABS*	00000000 <built-in>
00000000 l    df *ABS*	00000000 /cygdrive/f/hw8a/BSP//
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_irq_entry.S
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_exception_entry.S
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 ./linker.h
00000000 l    df *ABS*	00000000 ./system.h
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_exception_entry.S
00000000 l    df *ABS*	00000000 <command line>
00000000 l    df *ABS*	00000000 <built-in>
00000000 l    df *ABS*	00000000 /cygdrive/f/hw8a/BSP//
00000000 l    df *ABS*	00000000 f:/hw8a/BSP/HAL/src/alt_exception_entry.S
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 rpds_de_test.c
00800174 l     F .text	00000028 buttons_isr
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00804080 l     O .rwdata	000000d8 flash
00804158 l     O .rwdata	00001060 jtag_uart
008051b8 l     O .rwdata	00000120 lcd
008052d8 l     O .rwdata	000000c4 uart
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00800d30 l     F .text	00000060 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00801718 l     F .text	00000124 altera_avalon_jtag_uart_irq
0080183c l     F .text	00000048 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
008058cc l     O .rwdata	00000004 colstart
00801bd8 l     F .text	00000084 lcd_write_command
00801c5c l     F .text	0000009c lcd_write_data
00801cf8 l     F .text	00000094 lcd_clear_screen
00801d8c l     F .text	00000124 lcd_repaint_screen
00801eb0 l     F .text	00000084 lcd_scroll_up
00801f34 l     F .text	000001d8 lcd_handle_escape
008023f4 l     F .text	00000060 alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00802558 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00802694 l     F .text	00000060 altera_avalon_uart_irq
008026f4 l     F .text	00000060 altera_avalon_uart_rxirq
00802754 l     F .text	000000ac altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00802c7c l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00802e10 l     F .text	00000064 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00802fa0 l     F .text	00000064 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
008034e0 l     F .text	000000a0 alt_write_word_amd
008033e4 l     F .text	000000fc alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
008036d8 l     F .text	000000f8 alt_unlock_block_intel
008037d0 l     F .text	000000ac alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 ctype_.c
00803efa l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00805544 l     O .rwdata	0000037c impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00803d40 l     F .text	00000060 udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
00803e5c l     F .text	00000010 alt_sim_halt
0080048c g     F .text	00000050 alt_main
00800a94 g     F .text	00000018 alt_read_query_entry_32bit
00805914 g     O .bss	00000100 alt_irq
00800608 g     F .text	00000194 alt_flash_cfi_write
00804080 g       *ABS*	00000000 __flash_rwdata_start
01880000 g       *ABS*	00000000 __alt_mem_sram
01400000 g       *ABS*	00000000 __alt_mem_flash
00000000  w      *UND*	00000000 __errno
00800b14 g     F .text	00000014 alt_write_flash_command_32bit_device_16bit_mode
01880000 g     F .entry	0000001c __reset
00800000 g       *ABS*	00000000 __flash_exceptions_start
0080089c g     F .text	000001cc alt_flash_program_block
00805910 g     O .bss	00000004 errno
008058c4 g     O .rwdata	00000004 alt_argv
0080d8c0 g       *ABS*	00000000 _gp
008004dc g     F .text	00000018 usleep
008053c4 g     O .rwdata	00000180 alt_fd_list
0080387c g     F .text	00000074 alt_find_dev
00803b8c g     F .text	000000bc memcpy
00802e74 g     F .text	00000078 alt_io_redirect
0080323c g     F .text	00000008 altera_nios2_irq_init
00801948 g     F .text	0000013c altera_avalon_jtag_uart_read
00803e3c g     F .text	00000010 __udivsi3
008039fc g     F .text	0000003c alt_icache_flush
00803580 g     F .text	00000060 alt_program_intel
00802c74 g     F .text	00000004 alt_dcache_flush
008058e0 g     O .rwdata	00000004 alt_max_fd
00800a68 g     F .text	00000014 alt_read_query_entry_8bit
008035e0 g     F .text	000000f8 alt_erase_block_intel
00802eec g     F .text	000000b4 alt_irq_register
0080024c g     F .text	000000c4 customChar
00805a14 g       *ABS*	00000000 __bss_end
0080318c g     F .text	000000b0 alt_tick
00802654 g     F .text	00000040 altera_avalon_uart_init
00805908 g     O .rwdata	00000004 __ctype_ptr
00802df8 g     F .text	00000018 alt_ic_irq_enabled
00803158 g     F .text	00000034 alt_alarm_stop
008058f0 g     O .rwdata	00000004 alt_irq_active
018800ec g     F .exceptions	0000006c alt_irq_handler
0080539c g     O .rwdata	00000028 alt_dev_null
00800cbc g     F .text	00000074 alt_set_flash_algorithm_func
00802c78 g     F .text	00000004 alt_dcache_flush_all
00800aac g     F .text	00000010 alt_write_flash_command_8bit_device_8bit_mode
00805910 g       *ABS*	00000000 __ram_rwdata_end
008058d8 g     O .rwdata	00000008 alt_dev_list
00804080 g       *ABS*	00000000 __ram_rodata_end
0080155c g     F .text	000000ac alt_check_primary_table
00803e4c g     F .text	00000010 __umodsi3
008007dc g     F .text	0000002c alt_flash_cfi_read
00800b3c g     F .text	0000000c alt_write_native_8bit
00805a14 g       *ABS*	00000000 end
00800abc g     F .text	00000030 alt_write_flash_command_16bit_device_8bit_mode
0080210c g     F .text	000002e8 altera_avalon_lcd_16207_write
00802958 g     F .text	000000fc altera_avalon_uart_write
00800d90 g     F .text	00000308 alt_read_cfi_table
008016a0 g     F .text	00000078 altera_avalon_jtag_uart_init
01000000 g       *ABS*	00000000 __alt_stack_pointer
00802594 g     F .text	00000048 alt_avalon_timer_sc_init
00802604 g     F .text	00000028 altera_avalon_uart_write_fd
0080262c g     F .text	00000028 altera_avalon_uart_close_fd
00801a84 g     F .text	00000154 altera_avalon_jtag_uart_write
008005b0 g     F .text	00000058 alt_flash_cfi_init
00800138 g     F .text	0000003c _start
008058f8 g     O .rwdata	00000004 _alt_tick_rate
008058fc g     O .rwdata	00000004 _alt_nticks
00800514 g     F .text	0000009c alt_sys_init
00800a7c g     F .text	00000018 alt_read_query_entry_16bit
00801884 g     F .text	0000004c altera_avalon_jtag_uart_close
00804080 g       *ABS*	00000000 __ram_rwdata_start
00803e7c g       *ABS*	00000000 __ram_rodata_start
00800b5c g     F .text	00000160 alt_set_flash_width_func
00801608 g     F .text	00000028 altera_avalon_jtag_uart_read_fd
008039a4 g     F .text	00000058 alt_get_fd
00802ad4 g     F .text	000000f0 alt_busy_sleep
00803274 g     F .text	00000170 alt_erase_block_amd
00803b1c g     F .text	00000070 memcmp
00801658 g     F .text	00000028 altera_avalon_jtag_uart_close_fd
00805a14 g       *ABS*	00000000 __alt_stack_base
00801680 g     F .text	00000020 altera_avalon_jtag_uart_ioctl_fd
00801098 g     F .text	000004c4 alt_read_cfi_width
008038f0 g     F .text	000000b4 alt_find_file
00802c84 g     F .text	00000060 alt_dev_llist_insert
008058e8 g     O .rwdata	00000008 alt_flash_dev_list
00800b00 g     F .text	00000014 alt_write_flash_command_16bit_device_16bit_mode
00805910 g       *ABS*	00000000 __bss_start
00803c48 g     F .text	0000009c memset
0080019c g     F .text	000000b0 lcd_init
00800310 g     F .text	000000c4 main
008058c8 g     O .rwdata	00000004 alt_envp
00801630 g     F .text	00000028 altera_avalon_jtag_uart_write_fd
00802454 g     F .text	000000dc altera_avalon_lcd_16207_init
008058e4 g     O .rwdata	00000004 alt_errno
00800b28 g     F .text	00000014 alt_write_flash_command_32bit_device_32bit_mode
00800808 g     F .text	00000094 alt_write_value_to_flash
00800b48 g     F .text	0000000c alt_write_native_16bit
00803da0 g     F .text	00000050 __divsi3
00803e7c g       *ABS*	00000000 __flash_rodata_start
008004f4 g     F .text	00000020 alt_irq_init
00803134 g     F .text	00000024 alt_release_fd
0080590c g     O .rwdata	00000004 _impure_ptr
008058c0 g     O .rwdata	00000004 alt_argc
01880020 g       .exceptions	00000000 alt_irq_entry
00802530 g     F .text	00000028 altera_avalon_lcd_16207_write_fd
008058d0 g     O .rwdata	00000008 alt_fs_list
00800aec g     F .text	00000014 alt_write_flash_command_32bit_device_8bit_mode
01880020 g       *ABS*	00000000 __ram_exceptions_start
00802d68 g     F .text	00000020 alt_ic_isr_register
00805910 g       *ABS*	00000000 _edata
008025dc g     F .text	00000028 altera_avalon_uart_read_fd
00805a14 g       *ABS*	00000000 _end
00802ce4 g     F .text	00000040 alt_flash_open_dev
01880158 g       *ABS*	00000000 __ram_exceptions_end
008018d0 g     F .text	00000078 altera_avalon_jtag_uart_ioctl
00802dc0 g     F .text	00000038 alt_ic_irq_disable
00803a38 g     F .text	000000e4 exit
00802d24 g     F .text	00000024 alt_flash_close_dev
00803df0 g     F .text	0000004c __modsi3
01000000 g       *ABS*	00000000 __alt_data_end
01880020 g     F .exceptions	00000000 alt_exception
00800000 g       *ABS*	00000000 __alt_mem_sdram
00803f79 g       .rodata	00000000 _ctype_
00802800 g     F .text	00000034 altera_avalon_uart_close
00803e6c g     F .text	00000010 _exit
00802a54 g     F .text	00000080 alt_alarm_start
00800b54 g     F .text	00000008 alt_write_native_32bit
00803ce4 g     F .text	0000005c strlen
00803004 g     F .text	00000130 open
0080079c g     F .text	00000040 alt_flash_cfi_get_info
00802d48 g     F .text	00000020 alt_icache_flush_all
008058f4 g     O .rwdata	00000004 alt_priority_mask
00802d88 g     F .text	00000038 alt_ic_irq_enable
00802834 g     F .text	00000124 altera_avalon_uart_read
00805900 g     O .rwdata	00000008 alt_alarm_list
00802bc4 g     F .text	000000b0 close
00803244 g     F .text	00000030 alt_program_amd
008003d4 g     F .text	000000b8 alt_load


Disassembly of section .entry:

01880000 <__reset>:
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 1880000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 1880004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 1880008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 188000c:	00bffd16 	blt	zero,r2,1880004 <__alt_mem_sram+0x4>
1:

    /*
     * The following debug information tells the ISS not to run the loop above
     * but to perform its actions using faster internal code.
     */
    .pushsection .debug_alt_sim_info
    .int 1, 1, 0b, 1b
    .popsection
#endif /* Initialize Instruction Cache */

/*
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 1880010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
 1880014:	08404e14 	ori	at,at,312
    jmp r1
 1880018:	0800683a 	jmp	at
 188001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>
Disassembly of section .exceptions:

01880020 <alt_exception>:
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 1880020:	deffed04 	addi	sp,sp,-76

#ifdef ALT_STACK_CHECK

        bltu  sp, et, .Lstack_overflow

#endif

#endif

        stw   ra,  0(sp)
 1880024:	dfc00015 	stw	ra,0(sp)

        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 1880028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 188002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 1880030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 1880034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 1880038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 188003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 1880040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 1880044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 1880048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 188004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 1880050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 1880054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 1880058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 188005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 1880060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 1880064:	dbc01015 	stw	r15,64(sp)

        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 1880068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 188006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 1880070:	dbc01215 	stw	r15,72(sp)
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 1880074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 1880078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 188007c:	10000326 	beq	r2,zero,188008c <__ram_exceptions_start+0x6c>
        beq   r4, zero, .Lnot_irq
 1880080:	20000226 	beq	r4,zero,188008c <__ram_exceptions_start+0x6c>
#endif /* ALT_CI_INTERRUPT_VECTOR_N */

        .section .exceptions.irqhandler, "xa"
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 1880084:	18800ec0 	call	18800ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 1880088:	00000306 	br	1880098 <__ram_exceptions_start+0x78>

        /*
         * The interrupt testing code (.exceptions.irqtest) will be
         * linked here here. If an interrupt is active, it calls the HAL
         * IRQ handler (alt_irq_handler()) which successively calls
         * registered interrupt handler(s) until no interrupts remain
         * pending. It then jumps to .exceptions.exit. If there is no
         * interrupt then it continues to .exception.notirq, below.
         */

        .section .exceptions.notirq, "xa"

        /*
         * Prepare to service unimplemtned instructions or traps,
         * each of which is optionally inked into section .exceptions.soft,
         * which will preceed .exceptions.unknown below.
         *
         * Unlike interrupts, we want to skip the exception-causing instructon
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 188008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 1880090:	e8bfff17 	ldw	r2,-4(ea)

        /*
         * Other exception handling code, if enabled, will be linked here.
         * This includes unimplemted (multiply/divide) instruction support
         * (a BSP generaton option), and a trap handler (that would typically
         * be augmented with user-specific code). These are not linked in by
         * default.
         */

        /*
         * In the context of linker sections, "unknown" are all exceptions
         * not handled by the built-in handlers above (interupt, and trap or
         * unimplemented instruction decoding, if enabled).
         *
         * Advanced exception types can be serviced by registering a handler.
         * To do so, enable the "Enable Instruction-related Exception API" HAL
         * BSP setting. If this setting is disabled, this handler code will
         * either break (if the debug core is present) or enter an infinite
         * loop because we don't how how to handle the exception.
         */
        .section .exceptions.unknown
#ifdef ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API
        /*
         * The C-based HAL routine alt_instruction_exception_entry() will
         * attempt to service the exception by calling a user-registered
         * exception handler using alt_instruction_exception_register().
         * If no handler was registered it will either break (if the
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry

        /*
         * If alt_instruction_exception_entry() returned, the exception was
         * serviced by a user-registered routine. Its return code (now in r2)
         * indicates whether to re-issue or skip the exception-causing
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
        stw   r15,  72(sp)

#else /* ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API disabled */

        /*
         * We got here because an instruction-related exception occured, but the
         * handler API was not compiled in. We do not presume to know how to
         * handle it. If the debugger is present, break, otherwise hang.
         *
         *  If you get here then one of the following could have happened:
         *
         *  - An instruction-generated exception occured, and the processor
         *    does not have the extra exceptions feature enabled, or you
         *    have not registered a handler using
         *    alt_instruction_exception_register()
         *
         *  Some examples of instruction-generated exceptions and why they
         *  might occur:
         *
         *  - Your program could have been compiled for a full-featured
         *    Nios II core, but it is running on a smaller core, and
         *    instruction emulation has been disabled by defining
         *    ALT_NO_INSTRUCTION_EMULATION.
         *
         *    You can work around the problem by re-enabling instruction
         *    emulation, or you can figure out why your program is being
         *    compiled for a system other than the one that it is running on.
         *
         *  - Your program has executed a trap instruction, but has not
         *    implemented a handler for this instruction.
         *
         *  - Your program has executed an illegal instruction (one which is
         *    not defined in the instruction set).
         *
         *  - Your processor includes an MMU or MPU, and you have enabled it
         *    before registering an exception handler to service exceptions it
         *    generates.
         *
         * The problem could also be hardware related:
         *  - If your hardware is broken and is generating spurious interrupts
         *    (a peripheral which negates its interrupt output before its
         *    interrupt handler has been executed will cause spurious
         *    interrupts)
         */
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 1880094:	003da03a 	break	0
#else
       /*
        *  If there is no debug stub then a BREAK will probably cause a reboot.
        *  An infinate loop will probably be more useful.
        */
0:
        br   0b
#endif /* NIOS2_HAS_DEBUG_STUB */

#endif /* ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API */

        .section .exceptions.exit.label
.Lexception_exit:

        .section .exceptions.exit, "xa"

        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 1880098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 188009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 18800a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 18800a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 18800a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 18800ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 18800b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 18800b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 18800b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 18800bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 18800c0:	d9c00817 	ldw	r7,32(sp)

#ifdef ALT_EXCEPTION_STACK
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 18800c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 18800c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 18800cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 18800d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 18800d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 18800d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 18800dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 18800e0:	dbc01017 	ldw	r15,64(sp)

#ifdef ALT_EXCEPTION_STACK

#ifdef ALT_STACK_CHECK
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 18800e4:	dec01304 	addi	sp,sp,76

#endif

        /*
         * Return to the interrupted instruction.
         */

        eret
 18800e8:	ef80083a 	eret

018800ec <alt_irq_handler>:
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 18800ec:	defffd04 	addi	sp,sp,-12
 18800f0:	dfc00215 	stw	ra,8(sp)
 18800f4:	dc000115 	stw	r16,4(sp)
 18800f8:	dc400015 	stw	r17,0(sp)
 18800fc:	000b313a 	rdctl	r5,ipending
 1880100:	04000044 	movi	r16,1
 1880104:	04402034 	movhi	r17,128
 1880108:	8c564504 	addi	r17,r17,22804
#ifdef ALT_CI_INTERRUPT_VECTOR
  alt_32 offset;
  char*  alt_irq_base = (char*)alt_irq;
#else
  alt_u32 active;
  alt_u32 mask;
  alt_u32 i;
#endif /* ALT_CI_INTERRUPT_VECTOR */
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();

#ifdef ALT_CI_INTERRUPT_VECTOR
  /*
   * Call the interrupt vector custom instruction using the 
   * ALT_CI_INTERRUPT_VECTOR macro.
   * It returns the offset into the vector table of the lowest-valued pending
   * interrupt (corresponds to highest priority) or a negative value if none.
   * The custom instruction assumes that each table entry is eight bytes.
   */
  while ((offset = ALT_CI_INTERRUPT_VECTOR) >= 0) {
    struct ALT_IRQ_HANDLER* handler_entry = 
      (struct ALT_IRQ_HANDLER*)(alt_irq_base + offset);
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    handler_entry->handler(handler_entry->context);
#else
    handler_entry->handler(handler_entry->context, offset >> 3);
#endif
  }
#else /* ALT_CI_INTERRUPT_VECTOR */
  /* 
   * Obtain from the interrupt controller a bit list of pending interrupts,
   * and then process the highest priority interrupt. This process loops, 
   * loading the active interrupt list on each pass until alt_irq_pending() 
   * return zero.
   * 
   * The maximum interrupt latency for the highest priority interrupt is
   * reduced by finding out which interrupts are pending as late as possible.
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();

  do
  {
    i = 0;
 188010c:	0009883a 	mov	r4,zero
    mask = 1;
 1880110:	00c00044 	movi	r3,1

    /*
     * Test each bit in turn looking for an active interrupt. Once one is 
     * found, the interrupt handler asigned by a call to alt_irq_register() is
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1880114:	28c4703a 	and	r2,r5,r3
 1880118:	1000031e 	bne	r2,zero,1880128 <alt_irq_handler+0x3c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188011c:	18c7883a 	add	r3,r3,r3
      i++;
 1880120:	2409883a 	add	r4,r4,r16

    } while (1);
 1880124:	003ffb06 	br	1880114 <alt_irq_handler+0x28>
 1880128:	20800224 	muli	r2,r4,8
 188012c:	1445883a 	add	r2,r2,r17
 1880130:	10c00017 	ldw	r3,0(r2)
 1880134:	11000117 	ldw	r4,4(r2)
 1880138:	183ee83a 	callr	r3
 188013c:	000b313a 	rdctl	r5,ipending

    active = alt_irq_pending ();
    
  } while (active);
 1880140:	283ff21e 	bne	r5,zero,188010c <alt_irq_handler+0x20>
#endif /* ALT_CI_INTERRUPT_VECTOR */

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1880144:	dfc00217 	ldw	ra,8(sp)
 1880148:	dc000117 	ldw	r16,4(sp)
 188014c:	dc400017 	ldw	r17,0(sp)
 1880150:	dec00304 	addi	sp,sp,12
 1880154:	f800283a 	ret
Disassembly of section .text:

00800138 <_start>:

    .size __reset, . - __reset
#endif /* Jump to _start */

/*
 * When not using exit, provide an _exit symbol to prevent unresolved
 * references to _exit from the linker script.
 */
#ifdef ALT_NO_EXIT
    .globl _exit
_exit:
#endif

/*************************************************************************\
|                          TEXT SECTION (.text)                           |
\*************************************************************************/

/*
 * Start of the .text section, and also the code entry point when
 * the code is executed by a bootloader rather than directly from reset.
 */
    .section .text
    .align 2

    .globl _start
    .type _start, @function
_start:

/*
 * Initialize the data cache if present (i.e. size > 0) and not
 * optimizing for RTL simulation.
 * RTL simulations can ensure the data cache is already initialized
 * so skipping this loop speeds up RTL simulation.
 */

#if NIOS2_DCACHE_SIZE > 0 && !defined(ALT_SIM_OPTIMIZE)

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
#endif

0:
    initd 0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
    bgt r2, zero, 0b
1:

    /*
     * The following debug information tells the ISS not to run the loop above
     * but to perform its actions using faster internal code.
     */
    .pushsection .debug_alt_sim_info
    .int 2, 1, 0b, 1b
    .popsection

#endif /* Initialize Data Cache */

    /* Log that caches have been initialized. */
    ALT_LOG_PUTS(alt_log_msg_cache)

    /* Log that the stack pointer is about to be setup. */
    ALT_LOG_PUTS(alt_log_msg_stackpointer)

#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800138:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  80013c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  800140:	06802034 	movhi	gp,128
    ori gp, gp, %lo(_gp)
  800144:	d6b63014 	ori	gp,gp,55488

#else /* NIOS2_NUM_OF_SHADOW_REG_SETS > 0 */

    /*
     * Set up the GP and SP in all shadow register sets.
     */

    /* 
     * Check current register set number, if CPU resets into a shadow register 
     * set, switch register set to 0 by writing zero to SSTATUS register and 
     * execute an ERET instruction that just jumps to the next PC address 
     * (use the NEXTPC instruction to get this).
     */
    
    rdctl r2, status
    
    /* Get the current register set number (STATUS.CRS). */
    andi r3, r2, NIOS2_STATUS_CRS_MSK
    
    /* Skip switch register set if STATUS.CRS is 0.  */
    beq r3, zero, .Lskip_switch_reg_set
    
    .set nobreak
    
    /* Current register set is non-zero, set SSTATUS to 0. */
    mov sstatus, zero
    
    /* Get next pc and store in ea. */
    nextpc ea
    
    /* Point to instruction after eret. */
    addi ea, ea, 8
    
    /* 
     * Execute ERET instruction that just jumps to the next PC address 
     */
    eret
    
.Lskip_switch_reg_set:    
    mov r2, zero
    
    /* Reset STATUS register */
    wrctl status, r2

    movui r3, NIOS2_NUM_OF_SHADOW_REG_SETS
    
    /* Set up the stack pointer in register set 0. */
    movhi sp, %hi(__alt_stack_pointer)
    ori sp, sp, %lo(__alt_stack_pointer)
    
    /* Set up the global pointer in register set 0. */
    movhi gp, %hi(_gp)
    ori gp, gp, %lo(_gp)     

.Lsetup_sp_and_gp_loop:
    /* 
     * Setup GP and SP for shadow register set 
     * from NIOS2_NUM_OF_SHADOW_REG_SETS to 0
     */

    /* Skip if number of register sets is 0. */
    beq r3, zero, .Lno_shadow_register_set


    /* Add previous register set STATUS.PRS by 1 */
    movhi r4, 1
    add r2, r2, r4

    /* Write STATUS */
    wrctl status, r2

    /* Clear r0 in the shadow register set (not done by hardware) */
    wrprs r0, r0

    /* Write the GP in previous register set */
    wrprs gp, gp

    /* Only write the SP in previous register set
     * if using the seperate exception stack. For normal case (single stack),
     * funnel code would read the SP from previous register set.
     */
#ifdef ALT_INTERRUPT_STACK

    movhi et, %hiadj(__alt_interrupt_stack_pointer)
    addi  et, et, %lo(__alt_interrupt_stack_pointer)
    wrprs sp, et

#endif /* ALT_INTERRUPT_STACK */

    /* Decrease number of register set counter by 1 */
    addi r3, r3, -1

    br .Lsetup_sp_and_gp_loop
.Lno_shadow_register_set:

#endif /* NIOS2_NUM_OF_SHADOW_REG_SETS */
/*
 * Clear the BSS if not optimizing for RTL simulation.
 *
 * This uses the symbols: __bss_start and __bss_end, which are defined
 * by the linker script. They mark the begining and the end of the bss
 * region. The linker script guarantees that these values are word aligned.
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800148:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  80014c:	10964414 	ori	r2,r2,22800

    movhi r3, %hi(__bss_end)
  800150:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800154:	18d68514 	ori	r3,r3,23060

    beq r2, r3, 1f
  800158:	10c00326 	beq	r2,r3,800168 <_start+0x30>

0:
    stw zero, (r2)
  80015c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  800160:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800164:	10fffd36 	bltu	r2,r3,80015c <_start+0x24>

1:

    /*
     * The following debug information tells the ISS not to run the loop above
     * but to perform its actions using faster internal code.
     */
    .pushsection .debug_alt_sim_info
    .int 3, 1, 0b, 1b
    .popsection
#endif /* ALT_SIM_OPTIMIZE */

/*
 * The alt_load() facility is normally used when there is no bootloader.
 * It copies some sections into RAM so it acts like a mini-bootloader.
 */
#ifdef CALL_ALT_LOAD

#ifdef ALT_STACK_CHECK
    /*
     * If the user has selected stack checking then we need to set up a safe
     * value in the stack limit register so that the relocation functions
     * don't think the stack has overflowed (the contents of the rwdata
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800168:	08003d40 	call	8003d4 <alt_load>

#endif /* CALL_ALT_LOAD */

#ifdef ALT_STACK_CHECK
    /*
     * Set up the stack limit (if required).  The linker has set up the
     * copy of the variable which is in memory.
     */

    ldw   et, %gprel(alt_stack_limit_value)(gp)
#endif

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  80016c:	080048c0 	call	80048c <alt_main>

00800170 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  800170:	003fff06 	br	800170 <alt_after_alt_main>

00800174 <buttons_isr>:

static void buttons_isr( void* context, alt_u32 id ) {
  volatile int *function = (volatile int*) context;
  
  *function = IORD_ALTERA_AVALON_PIO_EDGE_CAP( BUTTONS_BASE );
  800174:	00c06434 	movhi	r3,400
  800178:	18c41304 	addi	r3,r3,4172
  80017c:	18800037 	ldwio	r2,0(r3)
  800180:	20800015 	stw	r2,0(r4)
  IOWR_ALTERA_AVALON_PIO_EDGE_CAP( BUTTONS_BASE, 0 );
  800184:	18000035 	stwio	zero,0(r3)
  IOWR_ALTERA_AVALON_PIO_IRQ_MASK( BUTTONS_BASE, 0xF );
  800188:	00c003c4 	movi	r3,15
  80018c:	00806434 	movhi	r2,400
  800190:	10841204 	addi	r2,r2,4168
  800194:	10c00035 	stwio	r3,0(r2)
}
  800198:	f800283a 	ret

0080019c <lcd_init>:

void lcd_init( void ) {
  80019c:	defffd04 	addi	sp,sp,-12
  8001a0:	dfc00215 	stw	ra,8(sp)
  8001a4:	dc000115 	stw	r16,4(sp)
  8001a8:	dc400015 	stw	r17,0(sp)
  /* Set Function Code Four Times -- 8-bit, 2 line, 5x7 mode */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x38 );
  8001ac:	04406434 	movhi	r17,400
  8001b0:	8c441c04 	addi	r17,r17,4208
  8001b4:	04000e04 	movi	r16,56
  8001b8:	8c000035 	stwio	r16,0(r17)
  usleep(4100);   /* Wait 4.1 ms */
  8001bc:	01040104 	movi	r4,4100
  8001c0:	08004dc0 	call	8004dc <usleep>
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x38 );
  8001c4:	8c000035 	stwio	r16,0(r17)
  usleep(100);    /* Wait 100 us */
  8001c8:	01001904 	movi	r4,100
  8001cc:	08004dc0 	call	8004dc <usleep>
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x38 );
  8001d0:	8c000035 	stwio	r16,0(r17)
  usleep(5000);   /* Wait 5.0 ms */
  8001d4:	0104e204 	movi	r4,5000
  8001d8:	08004dc0 	call	8004dc <usleep>
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x38 );
  8001dc:	8c000035 	stwio	r16,0(r17)
  usleep(100);
  8001e0:	01001904 	movi	r4,100
  8001e4:	08004dc0 	call	8004dc <usleep>
  /* Set Display to OFF */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x08 );
  8001e8:	00800204 	movi	r2,8
  8001ec:	88800035 	stwio	r2,0(r17)
  usleep(100);
  8001f0:	01001904 	movi	r4,100
  8001f4:	08004dc0 	call	8004dc <usleep>
  /* Set Display to ON */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x0C );
  8001f8:	00800304 	movi	r2,12
  8001fc:	88800035 	stwio	r2,0(r17)
  usleep(100);
  800200:	01001904 	movi	r4,100
  800204:	08004dc0 	call	8004dc <usleep>
  /* Set Entry Mode -- Cursor increment, display doesn't shift */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x06 );
  800208:	00800184 	movi	r2,6
  80020c:	88800035 	stwio	r2,0(r17)
  usleep(100);
  800210:	01001904 	movi	r4,100
  800214:	08004dc0 	call	8004dc <usleep>
  /* Set the cursor to the home position */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x02 );
  800218:	00800084 	movi	r2,2
  80021c:	88800035 	stwio	r2,0(r17)
  usleep(2000);
  800220:	0101f404 	movi	r4,2000
  800224:	08004dc0 	call	8004dc <usleep>
  /* Clear the display */
  IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x01 );
  800228:	00800044 	movi	r2,1
  80022c:	88800035 	stwio	r2,0(r17)
  usleep(2000);
  800230:	0101f404 	movi	r4,2000
  800234:	08004dc0 	call	8004dc <usleep>
}
  800238:	dfc00217 	ldw	ra,8(sp)
  80023c:	dc000117 	ldw	r16,4(sp)
  800240:	dc400017 	ldw	r17,0(sp)
  800244:	dec00304 	addi	sp,sp,12
  800248:	f800283a 	ret

0080024c <customChar>:

void customChar(int ** cChar, int pos) {
  80024c:	defffa04 	addi	sp,sp,-24
  800250:	dfc00515 	stw	ra,20(sp)
  800254:	dc000415 	stw	r16,16(sp)
  800258:	dc400315 	stw	r17,12(sp)
  80025c:	dc800215 	stw	r18,8(sp)
  800260:	dcc00115 	stw	r19,4(sp)
  800264:	dd000015 	stw	r20,0(sp)
  800268:	2025883a 	mov	r18,r4
  80026c:	2829883a 	mov	r20,r5
	int i;
	IOWR (LCD_BASE, LCD_WR_COMMAND_REG, 0x48 + (pos *8));
  800270:	280490fa 	slli	r2,r5,3
  800274:	10801204 	addi	r2,r2,72
  800278:	00c06434 	movhi	r3,400
  80027c:	18c41c04 	addi	r3,r3,4208
  800280:	18800035 	stwio	r2,0(r3)
	usleep(10000);
  800284:	0109c404 	movi	r4,10000
  800288:	08004dc0 	call	8004dc <usleep>
	
	for (i=0; i<8; i++) {
  80028c:	0021883a 	mov	r16,zero
  800290:	04c06434 	movhi	r19,400
  800294:	9cc41e04 	addi	r19,r19,4216
  800298:	044001c4 	movi	r17,7
		IOWR(LCD_BASE, LCD_WR_DATA_REG, cChar[i]);
  80029c:	80800124 	muli	r2,r16,4
  8002a0:	1485883a 	add	r2,r2,r18
  8002a4:	10800017 	ldw	r2,0(r2)
  8002a8:	98800035 	stwio	r2,0(r19)
		usleep(100);
  8002ac:	01001904 	movi	r4,100
  8002b0:	08004dc0 	call	8004dc <usleep>
  8002b4:	84000044 	addi	r16,r16,1
  8002b8:	8c3ff80e 	bge	r17,r16,80029c <customChar+0x50>
	}

	IOWR( LCD_BASE, LCD_WR_COMMAND_REG, 0x80 + pos);
  8002bc:	a0c02004 	addi	r3,r20,128
  8002c0:	00806434 	movhi	r2,400
  8002c4:	10841c04 	addi	r2,r2,4208
  8002c8:	10c00035 	stwio	r3,0(r2)
	usleep(100);
  8002cc:	01001904 	movi	r4,100
  8002d0:	08004dc0 	call	8004dc <usleep>
	
	IOWR(LCD_BASE, LCD_WR_DATA_REG, pos +1);
  8002d4:	a0c00044 	addi	r3,r20,1
  8002d8:	00806434 	movhi	r2,400
  8002dc:	10841e04 	addi	r2,r2,4216
  8002e0:	10c00035 	stwio	r3,0(r2)
	usleep(500000);
  8002e4:	01000234 	movhi	r4,8
  8002e8:	21284804 	addi	r4,r4,-24288
  8002ec:	08004dc0 	call	8004dc <usleep>
}
  8002f0:	dfc00517 	ldw	ra,20(sp)
  8002f4:	dc000417 	ldw	r16,16(sp)
  8002f8:	dc400317 	ldw	r17,12(sp)
  8002fc:	dc800217 	ldw	r18,8(sp)
  800300:	dcc00117 	ldw	r19,4(sp)
  800304:	dd000017 	ldw	r20,0(sp)
  800308:	dec00604 	addi	sp,sp,24
  80030c:	f800283a 	ret

00800310 <main>:

int main( void ) {
  800310:	deffef04 	addi	sp,sp,-68
  800314:	dfc01015 	stw	ra,64(sp)
  int * person[8] = { 0x04, 0x0e, 0x1b, 0x04, 0x04, 0x0a, 0x1b, 0x00};
  800318:	00802034 	movhi	r2,128
  80031c:	108f9f04 	addi	r2,r2,15996
  800320:	10c00017 	ldw	r3,0(r2)
  800324:	11000117 	ldw	r4,4(r2)
  800328:	11400217 	ldw	r5,8(r2)
  80032c:	d8c00015 	stw	r3,0(sp)
  800330:	10c00317 	ldw	r3,12(r2)
  800334:	d9000115 	stw	r4,4(sp)
  800338:	11000417 	ldw	r4,16(r2)
  80033c:	d9400215 	stw	r5,8(sp)
  800340:	11400517 	ldw	r5,20(r2)
  800344:	d8c00315 	stw	r3,12(sp)
  800348:	10c00617 	ldw	r3,24(r2)
  80034c:	d9000415 	stw	r4,16(sp)
  800350:	11000717 	ldw	r4,28(r2)
  800354:	d9400515 	stw	r5,20(sp)
  800358:	d8c00615 	stw	r3,24(sp)
  80035c:	d9000715 	stw	r4,28(sp)
  int * face[8] = { 0x1f, 0x00, 0x1b, 0x00, 0x0e, 0x00, 0x1f, 0x00 };
  800360:	00802034 	movhi	r2,128
  800364:	108fa704 	addi	r2,r2,16028
  800368:	10c00017 	ldw	r3,0(r2)
  80036c:	11000117 	ldw	r4,4(r2)
  800370:	11400217 	ldw	r5,8(r2)
  800374:	d8c00815 	stw	r3,32(sp)
  800378:	10c00317 	ldw	r3,12(r2)
  80037c:	d9000915 	stw	r4,36(sp)
  800380:	11000417 	ldw	r4,16(r2)
  800384:	d9400a15 	stw	r5,40(sp)
  800388:	11400517 	ldw	r5,20(r2)
  80038c:	d8c00b15 	stw	r3,44(sp)
  800390:	10c00617 	ldw	r3,24(r2)
  800394:	d9000c15 	stw	r4,48(sp)
  800398:	11000717 	ldw	r4,28(r2)
  80039c:	d9400d15 	stw	r5,52(sp)
  8003a0:	d8c00e15 	stw	r3,56(sp)
  8003a4:	d9000f15 	stw	r4,60(sp)
  
  while (1) {
	lcd_init();
  8003a8:	080019c0 	call	80019c <lcd_init>
	customChar(person, 0x00);
  8003ac:	d809883a 	mov	r4,sp
  8003b0:	000b883a 	mov	r5,zero
  8003b4:	080024c0 	call	80024c <customChar>
	customChar(face, 0x01);
  8003b8:	d9000804 	addi	r4,sp,32
  8003bc:	01400044 	movi	r5,1
  8003c0:	080024c0 	call	80024c <customChar>
	
  return(0);
}
}
  8003c4:	0005883a 	mov	r2,zero
  8003c8:	dfc01017 	ldw	ra,64(sp)
  8003cc:	dec01104 	addi	sp,sp,68
  8003d0:	f800283a 	ret

008003d4 <alt_load>:
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  8003d4:	deffff04 	addi	sp,sp,-4
  8003d8:	dfc00015 	stw	ra,0(sp)
  8003dc:	01002034 	movhi	r4,128
  8003e0:	21102004 	addi	r4,r4,16512
  8003e4:	00c02034 	movhi	r3,128
  8003e8:	18d02004 	addi	r3,r3,16512
  8003ec:	01402034 	movhi	r5,128
  8003f0:	29564404 	addi	r5,r5,22800
  8003f4:	19000626 	beq	r3,r4,800410 <alt_load+0x3c>
  8003f8:	19400526 	beq	r3,r5,800410 <alt_load+0x3c>
  8003fc:	20800017 	ldw	r2,0(r4)
  800400:	21000104 	addi	r4,r4,4
  800404:	18800015 	stw	r2,0(r3)
  800408:	18c00104 	addi	r3,r3,4
  80040c:	197ffb1e 	bne	r3,r5,8003fc <alt_load+0x28>
  800410:	01002034 	movhi	r4,128
  800414:	21000004 	addi	r4,r4,0
  800418:	00c06234 	movhi	r3,392
  80041c:	18c00804 	addi	r3,r3,32
  800420:	01406234 	movhi	r5,392
  800424:	29405604 	addi	r5,r5,344
  800428:	19000626 	beq	r3,r4,800444 <alt_load+0x70>
  80042c:	19400526 	beq	r3,r5,800444 <alt_load+0x70>
  800430:	20800017 	ldw	r2,0(r4)
  800434:	21000104 	addi	r4,r4,4
  800438:	18800015 	stw	r2,0(r3)
  80043c:	18c00104 	addi	r3,r3,4
  800440:	197ffb1e 	bne	r3,r5,800430 <alt_load+0x5c>
  800444:	01002034 	movhi	r4,128
  800448:	210f9f04 	addi	r4,r4,15996
  80044c:	00c02034 	movhi	r3,128
  800450:	18cf9f04 	addi	r3,r3,15996
  800454:	01402034 	movhi	r5,128
  800458:	29502004 	addi	r5,r5,16512
  80045c:	19000626 	beq	r3,r4,800478 <alt_load+0xa4>
  800460:	19400526 	beq	r3,r5,800478 <alt_load+0xa4>
  800464:	20800017 	ldw	r2,0(r4)
  800468:	21000104 	addi	r4,r4,4
  80046c:	18800015 	stw	r2,0(r3)
  800470:	18c00104 	addi	r3,r3,4
  800474:	197ffb1e 	bne	r3,r5,800464 <alt_load+0x90>
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
		                &__ram_rwdata_start,
		                &__ram_rwdata_end);

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
		                &__ram_exceptions_start,
		                &__ram_exceptions_end);

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
		                &__ram_rodata_start,
		                &__ram_rodata_end);
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  800478:	0802c780 	call	802c78 <alt_dcache_flush_all>
  alt_icache_flush_all();
  80047c:	0802d480 	call	802d48 <alt_icache_flush_all>
}
  800480:	dfc00017 	ldw	ra,0(sp)
  800484:	dec00104 	addi	sp,sp,4
  800488:	f800283a 	ret

0080048c <alt_main>:
 * the users application, i.e. main().
 */

void alt_main (void)
{
  80048c:	defffe04 	addi	sp,sp,-8
  800490:	dfc00115 	stw	ra,4(sp)
  800494:	dc000015 	stw	r16,0(sp)
  int result;

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  800498:	0009883a 	mov	r4,zero
  80049c:	08004f40 	call	8004f4 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();

  /*
   * Initialize the semaphore used to control access to the file descriptor
   * list.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  8004a0:	08005140 	call	800514 <alt_sys_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_sys_init.\r\n");

#if !defined(ALT_USE_DIRECT_DRIVERS) && (defined(ALT_STDIN_PRESENT) || defined(ALT_STDOUT_PRESENT) || defined(ALT_STDERR_PRESENT))

  /*
   * Redirect stdio to the apropriate devices now that the devices have
   * been initialized. This is only done if the user has requested these
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  8004a4:	01002034 	movhi	r4,128
  8004a8:	210faf04 	addi	r4,r4,16060
  8004ac:	200b883a 	mov	r5,r4
  8004b0:	200d883a 	mov	r6,r4
  8004b4:	0802e740 	call	802e74 <alt_io_redirect>
#endif

#ifndef ALT_NO_C_PLUS_PLUS
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
#endif /* ALT_NO_C_PLUS_PLUS */

#if !defined(ALT_NO_C_PLUS_PLUS) && !defined(ALT_NO_CLEAN_EXIT) && !defined(ALT_NO_EXIT)
  /*
   * Set the C++ destructors to be called at system shutdown. This is only done
   * if a clean exit has been requested (i.e. the exit() function has not been
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
#endif

  /*
   * Finally, call main(). The return code is then passed to a subsequent
   * call to exit() unless the application is never supposed to exit.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  8004b8:	d1200017 	ldw	r4,-32768(gp)
  8004bc:	d1600117 	ldw	r5,-32764(gp)
  8004c0:	d1a00217 	ldw	r6,-32760(gp)
  8004c4:	08003100 	call	800310 <main>
  8004c8:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
  8004cc:	01000044 	movi	r4,1
  8004d0:	0802bc40 	call	802bc4 <close>
  exit (result);
  8004d4:	8009883a 	mov	r4,r16
  8004d8:	0803a380 	call	803a38 <exit>

008004dc <usleep>:
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  8004dc:	deffff04 	addi	sp,sp,-4
  8004e0:	dfc00015 	stw	ra,0(sp)
  return alt_busy_sleep(us);
  8004e4:	0802ad40 	call	802ad4 <alt_busy_sleep>
}
  8004e8:	dfc00017 	ldw	ra,0(sp)
  8004ec:	dec00104 	addi	sp,sp,4
  8004f0:	f800283a 	ret

008004f4 <alt_irq_init>:
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  8004f4:	deffff04 	addi	sp,sp,-4
  8004f8:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_IRQ_INIT ( CPU, cpu);
  8004fc:	080323c0 	call	80323c <altera_nios2_irq_init>
  800500:	00800044 	movi	r2,1
  800504:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  800508:	dfc00017 	ldw	ra,0(sp)
  80050c:	dec00104 	addi	sp,sp,4
  800510:	f800283a 	ret

00800514 <alt_sys_init>:

/*
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  800514:	deffff04 	addi	sp,sp,-4
  800518:	dfc00015 	stw	ra,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
  80051c:	01006434 	movhi	r4,400
  800520:	21040804 	addi	r4,r4,4128
  800524:	000b883a 	mov	r5,zero
  800528:	01800084 	movi	r6,2
  80052c:	01c0fa04 	movi	r7,1000
  800530:	08025940 	call	802594 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH, flash);
  800534:	01002034 	movhi	r4,128
  800538:	21102004 	addi	r4,r4,16512
  80053c:	08005b00 	call	8005b0 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  800540:	01002034 	movhi	r4,128
  800544:	21106004 	addi	r4,r4,16768
  800548:	000b883a 	mov	r5,zero
  80054c:	000d883a 	mov	r6,zero
  800550:	08016a00 	call	8016a0 <altera_avalon_jtag_uart_init>
  800554:	01002034 	movhi	r4,128
  800558:	21105604 	addi	r4,r4,16728
  80055c:	d1600604 	addi	r5,gp,-32744
  800560:	0802c840 	call	802c84 <alt_dev_llist_insert>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
  800564:	01002034 	movhi	r4,128
  800568:	21147804 	addi	r4,r4,20960
  80056c:	08024540 	call	802454 <altera_avalon_lcd_16207_init>
  800570:	01002034 	movhi	r4,128
  800574:	21146e04 	addi	r4,r4,20920
  800578:	d1600604 	addi	r5,gp,-32744
  80057c:	0802c840 	call	802c84 <alt_dev_llist_insert>
    ALTERA_AVALON_UART_INIT ( UART, uart);
  800580:	01002034 	movhi	r4,128
  800584:	2114c004 	addi	r4,r4,21248
  800588:	000b883a 	mov	r5,zero
  80058c:	01800044 	movi	r6,1
  800590:	08026540 	call	802654 <altera_avalon_uart_init>
  800594:	01002034 	movhi	r4,128
  800598:	2114b604 	addi	r4,r4,21208
  80059c:	d1600604 	addi	r5,gp,-32744
  8005a0:	0802c840 	call	802c84 <alt_dev_llist_insert>
}
  8005a4:	dfc00017 	ldw	ra,0(sp)
  8005a8:	dec00104 	addi	sp,sp,4
  8005ac:	f800283a 	ret

008005b0 <alt_flash_cfi_init>:
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
  8005b0:	defffe04 	addi	sp,sp,-8
  8005b4:	dfc00115 	stw	ra,4(sp)
  8005b8:	dc000015 	stw	r16,0(sp)
  8005bc:	2021883a 	mov	r16,r4
  int ret_code = 0;
 
  ret_code = alt_read_cfi_width( flash );
  8005c0:	08010980 	call	801098 <alt_read_cfi_width>
  
  if (!ret_code)
  8005c4:	1000021e 	bne	r2,zero,8005d0 <alt_flash_cfi_init+0x20>
    ret_code = alt_set_flash_width_func( flash );
  8005c8:	8009883a 	mov	r4,r16
  8005cc:	0800b5c0 	call	800b5c <alt_set_flash_width_func>
  
  if (!ret_code)
  8005d0:	1000021e 	bne	r2,zero,8005dc <alt_flash_cfi_init+0x2c>
    ret_code = alt_read_cfi_table( flash );
  8005d4:	8009883a 	mov	r4,r16
  8005d8:	0800d900 	call	800d90 <alt_read_cfi_table>

  if (!ret_code) 
  8005dc:	1000021e 	bne	r2,zero,8005e8 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_algorithm_func( flash);
  8005e0:	8009883a 	mov	r4,r16
  8005e4:	0800cbc0 	call	800cbc <alt_set_flash_algorithm_func>

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
  8005e8:	1000031e 	bne	r2,zero,8005f8 <alt_flash_cfi_init+0x48>
  8005ec:	8009883a 	mov	r4,r16
  8005f0:	d1600a04 	addi	r5,gp,-32728
  8005f4:	0802c840 	call	802c84 <alt_dev_llist_insert>
    ret_code = alt_flash_device_register(&(flash->dev));
 
  return ret_code;
}
  8005f8:	dfc00117 	ldw	ra,4(sp)
  8005fc:	dc000017 	ldw	r16,0(sp)
  800600:	dec00204 	addi	sp,sp,8
  800604:	f800283a 	ret

00800608 <alt_flash_cfi_write>:


/*
 * alt_flash_cfi_write
 * 
 * Program the data into the flash at the selected address. 
 * 
 * Restrictions - For now this function will program the sectors it needs, 
 * if it needs to erase a sector it will. If you wish to have all the contents
 * of the sector preserved you the user need to be aware of this and read out 
 * the contents of that sector and add it to the data you wish to program. 
 * The reasoning here is that sectors can be very large eg. 64k which is a 
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
  800608:	defff204 	addi	sp,sp,-56
  80060c:	dfc00d15 	stw	ra,52(sp)
  800610:	df000c15 	stw	fp,48(sp)
  800614:	dc000b15 	stw	r16,44(sp)
  800618:	dc400a15 	stw	r17,40(sp)
  80061c:	dc800915 	stw	r18,36(sp)
  800620:	dcc00815 	stw	r19,32(sp)
  800624:	dd000715 	stw	r20,28(sp)
  800628:	dd400615 	stw	r21,24(sp)
  80062c:	dd800515 	stw	r22,20(sp)
  800630:	ddc00415 	stw	r23,16(sp)
  800634:	2827883a 	mov	r19,r5
  800638:	3039883a 	mov	fp,r6
  80063c:	382d883a 	mov	r22,r7
  int         ret_code = 0;
  800640:	d8000115 	stw	zero,4(sp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
  800644:	d9c00215 	stw	r7,8(sp)
  int         current_offset;
  int         start_offset = offset;
  800648:	d9400315 	stw	r5,12(sp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  80064c:	2025883a 	mov	r18,r4

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  800650:	0029883a 	mov	r20,zero
  800654:	20800c17 	ldw	r2,48(r4)
  800658:	00803e0e 	bge	zero,r2,800754 <alt_flash_cfi_write+0x14c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
  80065c:	00800404 	movi	r2,16
  800660:	1009883a 	mov	r4,r2
  800664:	a085383a 	mul	r2,r20,r2
  800668:	1487883a 	add	r3,r2,r18
  80066c:	19400d17 	ldw	r5,52(r3)
  800670:	99403516 	blt	r19,r5,800748 <alt_flash_cfi_write+0x140>
  800674:	18800e17 	ldw	r2,56(r3)
  800678:	2885883a 	add	r2,r5,r2
  80067c:	9880320e 	bge	r19,r2,800748 <alt_flash_cfi_write+0x140>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
  800680:	2821883a 	mov	r16,r5

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  800684:	002b883a 	mov	r21,zero
  800688:	18800f17 	ldw	r2,60(r3)
  80068c:	00802e0e 	bge	zero,r2,800748 <alt_flash_cfi_write+0x140>
  800690:	a004913a 	slli	r2,r20,4
  800694:	14af883a 	add	r23,r2,r18
      {
        if ((offset >= current_offset ) && 
  800698:	9c002316 	blt	r19,r16,800728 <alt_flash_cfi_write+0x120>
  80069c:	a105383a 	mul	r2,r20,r4
  8006a0:	1485883a 	add	r2,r2,r18
  8006a4:	10801017 	ldw	r2,64(r2)
  8006a8:	8085883a 	add	r2,r16,r2
  8006ac:	98801e0e 	bge	r19,r2,800728 <alt_flash_cfi_write+0x120>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
  8006b0:	14e3c83a 	sub	r17,r2,r19
                            - offset); 
          data_to_write = MIN(data_to_write, length);
  8006b4:	b440010e 	bge	r22,r17,8006bc <alt_flash_cfi_write+0xb4>
  8006b8:	b023883a 	mov	r17,r22
          if(memcmp(src_addr, 
  8006bc:	91400a17 	ldw	r5,40(r18)
  8006c0:	e009883a 	mov	r4,fp
  8006c4:	994b883a 	add	r5,r19,r5
  8006c8:	880d883a 	mov	r6,r17
  8006cc:	0803b1c0 	call	803b1c <memcmp>
  8006d0:	10000e26 	beq	r2,zero,80070c <alt_flash_cfi_write+0x104>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
  8006d4:	90800817 	ldw	r2,32(r18)
  8006d8:	9009883a 	mov	r4,r18
  8006dc:	800b883a 	mov	r5,r16
  8006e0:	103ee83a 	callr	r2
  8006e4:	d8800115 	stw	r2,4(sp)

            if (!ret_code)
  8006e8:	1000081e 	bne	r2,zero,80070c <alt_flash_cfi_write+0x104>
            {
              ret_code = (*flash->dev.write_block)( 
  8006ec:	dc400015 	stw	r17,0(sp)
  8006f0:	90800917 	ldw	r2,36(r18)
  8006f4:	9009883a 	mov	r4,r18
  8006f8:	800b883a 	mov	r5,r16
  8006fc:	980d883a 	mov	r6,r19
  800700:	e00f883a 	mov	r7,fp
  800704:	103ee83a 	callr	r2
  800708:	d8800115 	stw	r2,4(sp)
                                                  &flash->dev, 
                                                  current_offset, 
                                                  offset,
                                                  src_addr,
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
  80070c:	b4401126 	beq	r22,r17,800754 <alt_flash_cfi_write+0x14c>
  800710:	d8800117 	ldw	r2,4(sp)
  800714:	10000f1e 	bne	r2,zero,800754 <alt_flash_cfi_write+0x14c>
          {
            goto finished;
          }
          
          length -= data_to_write;
  800718:	b46dc83a 	sub	r22,r22,r17
          offset = current_offset + flash->dev.region_info[i].block_size;
  80071c:	b8801017 	ldw	r2,64(r23)
  800720:	80a7883a 	add	r19,r16,r2
          src_addr = (alt_u8*)src_addr + data_to_write;
  800724:	e479883a 	add	fp,fp,r17
        }
        current_offset += flash->dev.region_info[i].block_size;
  800728:	b8801017 	ldw	r2,64(r23)
  80072c:	80a1883a 	add	r16,r16,r2
  800730:	ad400044 	addi	r21,r21,1
  800734:	01000404 	movi	r4,16
  800738:	a105383a 	mul	r2,r20,r4
  80073c:	1485883a 	add	r2,r2,r18
  800740:	10800f17 	ldw	r2,60(r2)
  800744:	a8bfd416 	blt	r21,r2,800698 <alt_flash_cfi_write+0x90>
  800748:	a5000044 	addi	r20,r20,1
  80074c:	90800c17 	ldw	r2,48(r18)
  800750:	a0bfc216 	blt	r20,r2,80065c <alt_flash_cfi_write+0x54>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
  800754:	91000a17 	ldw	r4,40(r18)
  800758:	d8800317 	ldw	r2,12(sp)
  80075c:	1109883a 	add	r4,r2,r4
  800760:	d9400217 	ldw	r5,8(sp)
  800764:	0802c740 	call	802c74 <alt_dcache_flush>
  return ret_code;
}
  800768:	d8800117 	ldw	r2,4(sp)
  80076c:	dfc00d17 	ldw	ra,52(sp)
  800770:	df000c17 	ldw	fp,48(sp)
  800774:	dc000b17 	ldw	r16,44(sp)
  800778:	dc400a17 	ldw	r17,40(sp)
  80077c:	dc800917 	ldw	r18,36(sp)
  800780:	dcc00817 	ldw	r19,32(sp)
  800784:	dd000717 	ldw	r20,28(sp)
  800788:	dd400617 	ldw	r21,24(sp)
  80078c:	dd800517 	ldw	r22,20(sp)
  800790:	ddc00417 	ldw	r23,16(sp)
  800794:	dec00e04 	addi	sp,sp,56
  800798:	f800283a 	ret

0080079c <alt_flash_cfi_get_info>:

/*
 *  alt_flash_cfi_get_info
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
  int ret_code = 0;
  80079c:	0007883a 	mov	r3,zero
  alt_flash_dev* flash = (alt_flash_dev*)fd;

  *number_of_regions = flash->number_of_regions;
  8007a0:	20800c17 	ldw	r2,48(r4)
  8007a4:	30800015 	stw	r2,0(r6)

  if (!flash->number_of_regions)
  8007a8:	20800c17 	ldw	r2,48(r4)
  8007ac:	1000021e 	bne	r2,zero,8007b8 <alt_flash_cfi_get_info+0x1c>
  {
    ret_code = -EIO;
  8007b0:	00fffec4 	movi	r3,-5
  8007b4:	00000706 	br	8007d4 <alt_flash_cfi_get_info+0x38>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  8007b8:	20800c17 	ldw	r2,48(r4)
  8007bc:	10800250 	cmplti	r2,r2,9
  8007c0:	1000021e 	bne	r2,zero,8007cc <alt_flash_cfi_get_info+0x30>
  {
    ret_code = -ENOMEM;
  8007c4:	00fffd04 	movi	r3,-12
  8007c8:	00000206 	br	8007d4 <alt_flash_cfi_get_info+0x38>
  }
  else
  {
    *info = &flash->region_info[0];
  8007cc:	20800d04 	addi	r2,r4,52
  8007d0:	28800015 	stw	r2,0(r5)
  }

  return ret_code;
}
  8007d4:	1805883a 	mov	r2,r3
  8007d8:	f800283a 	ret

008007dc <alt_flash_cfi_read>:

/*
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  8007dc:	deffff04 	addi	sp,sp,-4
  8007e0:	dfc00015 	stw	ra,0(sp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
  8007e4:	20800a17 	ldw	r2,40(r4)
  8007e8:	3009883a 	mov	r4,r6
  8007ec:	114b883a 	add	r5,r2,r5
  8007f0:	380d883a 	mov	r6,r7
  8007f4:	0803b8c0 	call	803b8c <memcpy>
  return 0;
}
  8007f8:	0005883a 	mov	r2,zero
  8007fc:	dfc00017 	ldw	ra,0(sp)
  800800:	dec00104 	addi	sp,sp,4
  800804:	f800283a 	ret

00800808 <alt_write_value_to_flash>:

/*
* alt_write_value_to_flash
*
* This function is used by both the intel and amd algorithms
* It writes to the flash described offset from the base of that flash
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  800808:	20802e17 	ldw	r2,184(r4)
  80080c:	10800058 	cmpnei	r2,r2,1
  800810:	1000051e 	bne	r2,zero,800828 <alt_write_value_to_flash+0x20>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  800814:	20800a17 	ldw	r2,40(r4)
  800818:	2885883a 	add	r2,r5,r2
  80081c:	30c00003 	ldbu	r3,0(r6)
  800820:	10c00025 	stbio	r3,0(r2)
  800824:	f800283a 	ret
  }
  else if (flash->mode_width == 2)
  800828:	20802e17 	ldw	r2,184(r4)
  80082c:	10800098 	cmpnei	r2,r2,2
  800830:	1000091e 	bne	r2,zero,800858 <alt_write_value_to_flash+0x50>
  {
    half_word_value = (alt_u16)(*src_addr);
  800834:	30800003 	ldbu	r2,0(r6)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
  800838:	30c00043 	ldbu	r3,1(r6)
  80083c:	1806923a 	slli	r3,r3,8
  800840:	1884b03a 	or	r2,r3,r2
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  800844:	20c00a17 	ldw	r3,40(r4)
  800848:	28c7883a 	add	r3,r5,r3
  80084c:	10bfffcc 	andi	r2,r2,65535
  800850:	1880002d 	sthio	r2,0(r3)
  800854:	f800283a 	ret
  }
  else if (flash->mode_width == 4)
  800858:	20802e17 	ldw	r2,184(r4)
  80085c:	10800118 	cmpnei	r2,r2,4
  800860:	10000d1e 	bne	r2,zero,800898 <alt_write_value_to_flash+0x90>
  {
    word_value = (alt_u32)(*src_addr);
  800864:	30c00003 	ldbu	r3,0(r6)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
  800868:	30800043 	ldbu	r2,1(r6)
  80086c:	1004923a 	slli	r2,r2,8
  800870:	1886b03a 	or	r3,r3,r2
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
  800874:	30800083 	ldbu	r2,2(r6)
  800878:	1004943a 	slli	r2,r2,16
  80087c:	1886b03a 	or	r3,r3,r2
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
  800880:	308000c3 	ldbu	r2,3(r6)
  800884:	1004963a 	slli	r2,r2,24
  800888:	1886b03a 	or	r3,r3,r2
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  80088c:	20800a17 	ldw	r2,40(r4)
  800890:	2885883a 	add	r2,r5,r2
  800894:	10c00035 	stwio	r3,0(r2)
  800898:	f800283a 	ret

0080089c <alt_flash_program_block>:
  }

  return;
}

/*
* alt_flash_program_block
*
* This function has all the commonality for writing data to the flash
* for example dealing with writes which do not start or finish on 
* a boundary of the natural flash width.
*
* The parameters are;
* flash 
* offset - the offset from the base of flash that we wish to start programming to
* src_addr - pointer to the data we wish to write
* length - the amount of data in bytes we wish to write
* program_word_func - This is an alogorithm specific function which writes the 
* width of the mode that the flash is being used in 
* 8 bits wide it writes a byte, 
* 16 bits  wide it write a half word etc
*
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
  80089c:	defff504 	addi	sp,sp,-44
  8008a0:	dfc00a15 	stw	ra,40(sp)
  8008a4:	df000915 	stw	fp,36(sp)
  8008a8:	dc000815 	stw	r16,32(sp)
  8008ac:	dc400715 	stw	r17,28(sp)
  8008b0:	dc800615 	stw	r18,24(sp)
  8008b4:	dcc00515 	stw	r19,20(sp)
  8008b8:	dd000415 	stw	r20,16(sp)
  8008bc:	dd400315 	stw	r21,12(sp)
  8008c0:	dd800215 	stw	r22,8(sp)
  8008c4:	ddc00115 	stw	r23,4(sp)
  8008c8:	2027883a 	mov	r19,r4
  8008cc:	282d883a 	mov	r22,r5
  8008d0:	302b883a 	mov	r21,r6
  8008d4:	382f883a 	mov	r23,r7
  8008d8:	df000b17 	ldw	fp,44(sp)
  int     ret_code = 0;
  8008dc:	0025883a 	mov	r18,zero
  int     bytes_to_preserve;
  int     unaligned_bytes;
  int     unaligned_end_bytes;
  int     i,j;
  alt_u8  unaligned[4];

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
  8008e0:	21000a17 	ldw	r4,40(r4)
  8008e4:	2909883a 	add	r4,r5,r4
  8008e8:	99402e17 	ldw	r5,184(r19)
  8008ec:	0803df00 	call	803df0 <__modsi3>
  8008f0:	100b883a 	mov	r5,r2
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    i = unaligned_bytes;
  }
  else
  {
    i = 0;
  8008f4:	0021883a 	mov	r16,zero
  8008f8:	10001d26 	beq	r2,zero,800970 <alt_flash_program_block+0xd4>
  8008fc:	98802e17 	ldw	r2,184(r19)
  800900:	1163c83a 	sub	r17,r2,r5
  800904:	01400a0e 	bge	zero,r5,800930 <alt_flash_program_block+0x94>
  800908:	b14dc83a 	sub	r6,r22,r5
  80090c:	99000a17 	ldw	r4,40(r19)
  800910:	01c00044 	movi	r7,1
  800914:	dc05883a 	add	r2,sp,r16
  800918:	3407883a 	add	r3,r6,r16
  80091c:	1907883a 	add	r3,r3,r4
  800920:	18c00023 	ldbuio	r3,0(r3)
  800924:	10c00005 	stb	r3,0(r2)
  800928:	81e1883a 	add	r16,r16,r7
  80092c:	817ff916 	blt	r16,r5,800914 <alt_flash_program_block+0x78>
  800930:	0021883a 	mov	r16,zero
  800934:	0440080e 	bge	zero,r17,800958 <alt_flash_program_block+0xbc>
  800938:	2ec9883a 	add	r4,r5,sp
  80093c:	01800044 	movi	r6,1
  800940:	2405883a 	add	r2,r4,r16
  800944:	ac07883a 	add	r3,r21,r16
  800948:	18c00003 	ldbu	r3,0(r3)
  80094c:	10c00005 	stb	r3,0(r2)
  800950:	81a1883a 	add	r16,r16,r6
  800954:	847ffa16 	blt	r16,r17,800940 <alt_flash_program_block+0xa4>
  800958:	9809883a 	mov	r4,r19
  80095c:	b14bc83a 	sub	r5,r22,r5
  800960:	d80d883a 	mov	r6,sp
  800964:	e03ee83a 	callr	fp
  800968:	1025883a 	mov	r18,r2
  80096c:	8821883a 	mov	r16,r17
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  800970:	b5c9883a 	add	r4,r22,r23
  800974:	99402e17 	ldw	r5,184(r19)
  800978:	0803df00 	call	803df0 <__modsi3>
  80097c:	1023883a 	mov	r17,r2
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    i += flash->mode_width;     
  800980:	90000c1e 	bne	r18,zero,8009b4 <alt_flash_program_block+0x118>
  800984:	b885c83a 	sub	r2,r23,r2
  800988:	80800a0e 	bge	r16,r2,8009b4 <alt_flash_program_block+0x118>
  80098c:	1029883a 	mov	r20,r2
  800990:	9809883a 	mov	r4,r19
  800994:	b40b883a 	add	r5,r22,r16
  800998:	ac0d883a 	add	r6,r21,r16
  80099c:	e03ee83a 	callr	fp
  8009a0:	1025883a 	mov	r18,r2
  8009a4:	98802e17 	ldw	r2,184(r19)
  8009a8:	80a1883a 	add	r16,r16,r2
  8009ac:	9000011e 	bne	r18,zero,8009b4 <alt_flash_program_block+0x118>
  8009b0:	853ff716 	blt	r16,r20,800990 <alt_flash_program_block+0xf4>
  }

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
  8009b4:	88001f26 	beq	r17,zero,800a34 <alt_flash_program_block+0x198>
  8009b8:	90001e1e 	bne	r18,zero,800a34 <alt_flash_program_block+0x198>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
  8009bc:	98802e17 	ldw	r2,184(r19)
  8009c0:	144bc83a 	sub	r5,r2,r17
    
    for (j=0;j<unaligned_end_bytes;j++)
  8009c4:	0009883a 	mov	r4,zero
  8009c8:	0440080e 	bge	zero,r17,8009ec <alt_flash_program_block+0x150>
  8009cc:	01800044 	movi	r6,1
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
  8009d0:	d905883a 	add	r2,sp,r4
  8009d4:	a907883a 	add	r3,r21,r4
  8009d8:	1c07883a 	add	r3,r3,r16
  8009dc:	18c00003 	ldbu	r3,0(r3)
  8009e0:	10c00005 	stb	r3,0(r2)
  8009e4:	2189883a 	add	r4,r4,r6
  8009e8:	247ff916 	blt	r4,r17,8009d0 <alt_flash_program_block+0x134>
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  8009ec:	0009883a 	mov	r4,zero
  8009f0:	01400b0e 	bge	zero,r5,800a20 <alt_flash_program_block+0x184>
  8009f4:	8ed1883a 	add	r8,r17,sp
  8009f8:	b5cf883a 	add	r7,r22,r23
  8009fc:	99800a17 	ldw	r6,40(r19)
  800a00:	02400044 	movi	r9,1
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
  800a04:	4105883a 	add	r2,r8,r4
  800a08:	3907883a 	add	r3,r7,r4
  800a0c:	1987883a 	add	r3,r3,r6
  800a10:	18c00023 	ldbuio	r3,0(r3)
  800a14:	10c00005 	stb	r3,0(r2)
  800a18:	2249883a 	add	r4,r4,r9
  800a1c:	217ff916 	blt	r4,r5,800a04 <alt_flash_program_block+0x168>
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
  800a20:	9809883a 	mov	r4,r19
  800a24:	b40b883a 	add	r5,r22,r16
  800a28:	d80d883a 	mov	r6,sp
  800a2c:	e03ee83a 	callr	fp
  800a30:	1025883a 	mov	r18,r2
  }

  return ret_code;
}
  800a34:	9005883a 	mov	r2,r18
  800a38:	dfc00a17 	ldw	ra,40(sp)
  800a3c:	df000917 	ldw	fp,36(sp)
  800a40:	dc000817 	ldw	r16,32(sp)
  800a44:	dc400717 	ldw	r17,28(sp)
  800a48:	dc800617 	ldw	r18,24(sp)
  800a4c:	dcc00517 	ldw	r19,20(sp)
  800a50:	dd000417 	ldw	r20,16(sp)
  800a54:	dd400317 	ldw	r21,12(sp)
  800a58:	dd800217 	ldw	r22,8(sp)
  800a5c:	ddc00117 	ldw	r23,4(sp)
  800a60:	dec00b04 	addi	sp,sp,44
  800a64:	f800283a 	ret

00800a68 <alt_read_query_entry_8bit>:
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
  800a68:	20800a17 	ldw	r2,40(r4)
  800a6c:	288b883a 	add	r5,r5,r2
  800a70:	28800023 	ldbuio	r2,0(r5)
}
  800a74:	10803fcc 	andi	r2,r2,255
  800a78:	f800283a 	ret

00800a7c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
  800a7c:	294b883a 	add	r5,r5,r5
  800a80:	20800a17 	ldw	r2,40(r4)
  800a84:	288b883a 	add	r5,r5,r2
  800a88:	2880002b 	ldhuio	r2,0(r5)
}
  800a8c:	10803fcc 	andi	r2,r2,255
  800a90:	f800283a 	ret

00800a94 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
  800a94:	280a90ba 	slli	r5,r5,2
  800a98:	20800a17 	ldw	r2,40(r4)
  800a9c:	288b883a 	add	r5,r5,r2
  800aa0:	28800037 	ldwio	r2,0(r5)
}
  800aa4:	10803fcc 	andi	r2,r2,255
  800aa8:	f800283a 	ret

00800aac <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_8DIRECT(base_addr, offset, value);
  800aac:	2149883a 	add	r4,r4,r5
  800ab0:	31803fcc 	andi	r6,r6,255
  800ab4:	21800025 	stbio	r6,0(r4)
  return;
}
  800ab8:	f800283a 	ret

00800abc <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  if (offset % 2)
  800abc:	2880004c 	andi	r2,r5,1
  800ac0:	10000526 	beq	r2,zero,800ad8 <alt_write_flash_command_16bit_device_8bit_mode+0x1c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  800ac4:	2945883a 	add	r2,r5,r5
  800ac8:	1105883a 	add	r2,r2,r4
  800acc:	30c03fcc 	andi	r3,r6,255
  800ad0:	10c00025 	stbio	r3,0(r2)
  800ad4:	f800283a 	ret
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  800ad8:	2945883a 	add	r2,r5,r5
  800adc:	1105883a 	add	r2,r2,r4
  800ae0:	30c03fcc 	andi	r3,r6,255
  800ae4:	10c00065 	stbio	r3,1(r2)
  800ae8:	f800283a 	ret

00800aec <alt_write_flash_command_32bit_device_8bit_mode>:
  }
  return;
}

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_8DIRECT(base_addr, offset*4, value);
  800aec:	280a90ba 	slli	r5,r5,2
  800af0:	290b883a 	add	r5,r5,r4
  800af4:	31803fcc 	andi	r6,r6,255
  800af8:	29800025 	stbio	r6,0(r5)
  return;
}
  800afc:	f800283a 	ret

00800b00 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
  800b00:	294b883a 	add	r5,r5,r5
  800b04:	290b883a 	add	r5,r5,r4
  800b08:	31803fcc 	andi	r6,r6,255
  800b0c:	2980002d 	sthio	r6,0(r5)
  return;
}
  800b10:	f800283a 	ret

00800b14 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
  800b14:	280a90ba 	slli	r5,r5,2
  800b18:	290b883a 	add	r5,r5,r4
  800b1c:	31803fcc 	andi	r6,r6,255
  800b20:	2980002d 	sthio	r6,0(r5)
  return;
}
  800b24:	f800283a 	ret

00800b28 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
  800b28:	280a90ba 	slli	r5,r5,2
  800b2c:	290b883a 	add	r5,r5,r4
  800b30:	31803fcc 	andi	r6,r6,255
  800b34:	29800035 	stwio	r6,0(r5)
  return;
}
  800b38:	f800283a 	ret

00800b3c <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
  800b3c:	29403fcc 	andi	r5,r5,255
  800b40:	21400025 	stbio	r5,0(r4)
  return;
}
  800b44:	f800283a 	ret

00800b48 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
  800b48:	297fffcc 	andi	r5,r5,65535
  800b4c:	2140002d 	sthio	r5,0(r4)
  return;
}
  800b50:	f800283a 	ret

00800b54 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
  IOWR_32DIRECT(address, 0, value);
  800b54:	21400035 	stwio	r5,0(r4)
  return;
}
  800b58:	f800283a 	ret

00800b5c <alt_set_flash_width_func>:

/*
 * alt_set_flash_width_func
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  int ret_code = 0;
  800b5c:	000b883a 	mov	r5,zero
  
  switch(flash->mode_width)
  800b60:	20c02e17 	ldw	r3,184(r4)
  800b64:	188000a0 	cmpeqi	r2,r3,2
  800b68:	1000201e 	bne	r2,zero,800bec <alt_set_flash_width_func+0x90>
  800b6c:	188000c8 	cmpgei	r2,r3,3
  800b70:	1000031e 	bne	r2,zero,800b80 <alt_set_flash_width_func+0x24>
  800b74:	18800060 	cmpeqi	r2,r3,1
  800b78:	1000041e 	bne	r2,zero,800b8c <alt_set_flash_width_func+0x30>
  800b7c:	00003306 	br	800c4c <alt_set_flash_width_func+0xf0>
  800b80:	18800120 	cmpeqi	r2,r3,4
  800b84:	10002a1e 	bne	r2,zero,800c30 <alt_set_flash_width_func+0xd4>
  800b88:	00003006 	br	800c4c <alt_set_flash_width_func+0xf0>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
  800b8c:	00802034 	movhi	r2,128
  800b90:	1082cf04 	addi	r2,r2,2876
  800b94:	20803515 	stw	r2,212(r4)

      if (flash->device_width == 1)
  800b98:	20802f17 	ldw	r2,188(r4)
  800b9c:	10800058 	cmpnei	r2,r2,1
  800ba0:	1000041e 	bne	r2,zero,800bb4 <alt_set_flash_width_func+0x58>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
  800ba4:	00802034 	movhi	r2,128
  800ba8:	1082ab04 	addi	r2,r2,2732
  800bac:	20803315 	stw	r2,204(r4)
  800bb0:	00002706 	br	800c50 <alt_set_flash_width_func+0xf4>
      }
      else if (flash->device_width == 2)
  800bb4:	20802f17 	ldw	r2,188(r4)
  800bb8:	10800098 	cmpnei	r2,r2,2
  800bbc:	1000041e 	bne	r2,zero,800bd0 <alt_set_flash_width_func+0x74>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
  800bc0:	00802034 	movhi	r2,128
  800bc4:	1082af04 	addi	r2,r2,2748
  800bc8:	20803315 	stw	r2,204(r4)
  800bcc:	00002006 	br	800c50 <alt_set_flash_width_func+0xf4>
      }
      else if (flash->device_width == 4)
  800bd0:	20802f17 	ldw	r2,188(r4)
  800bd4:	10800118 	cmpnei	r2,r2,4
  800bd8:	10001d1e 	bne	r2,zero,800c50 <alt_set_flash_width_func+0xf4>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
  800bdc:	00802034 	movhi	r2,128
  800be0:	1082bb04 	addi	r2,r2,2796
  800be4:	20803315 	stw	r2,204(r4)
      }
      break;
  800be8:	00001906 	br	800c50 <alt_set_flash_width_func+0xf4>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
  800bec:	00802034 	movhi	r2,128
  800bf0:	1082d204 	addi	r2,r2,2888
  800bf4:	20803515 	stw	r2,212(r4)

      if (flash->device_width == 2)
  800bf8:	20802f17 	ldw	r2,188(r4)
  800bfc:	10800098 	cmpnei	r2,r2,2
  800c00:	1000041e 	bne	r2,zero,800c14 <alt_set_flash_width_func+0xb8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
  800c04:	00802034 	movhi	r2,128
  800c08:	1082c004 	addi	r2,r2,2816
  800c0c:	20803315 	stw	r2,204(r4)
  800c10:	00000f06 	br	800c50 <alt_set_flash_width_func+0xf4>
      }
      else if (flash->device_width == 4)
  800c14:	20802f17 	ldw	r2,188(r4)
  800c18:	10800118 	cmpnei	r2,r2,4
  800c1c:	10000c1e 	bne	r2,zero,800c50 <alt_set_flash_width_func+0xf4>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
  800c20:	00802034 	movhi	r2,128
  800c24:	1082c504 	addi	r2,r2,2836
  800c28:	20803315 	stw	r2,204(r4)
      }

      break;
  800c2c:	00000806 	br	800c50 <alt_set_flash_width_func+0xf4>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
  800c30:	00802034 	movhi	r2,128
  800c34:	1082d504 	addi	r2,r2,2900
  800c38:	20803515 	stw	r2,212(r4)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
  800c3c:	00802034 	movhi	r2,128
  800c40:	1082ca04 	addi	r2,r2,2856
  800c44:	20803315 	stw	r2,204(r4)
      break;
  800c48:	00000106 	br	800c50 <alt_set_flash_width_func+0xf4>
    }
    default:
    {
      ret_code = -EACCES;
  800c4c:	017ffcc4 	movi	r5,-13
    }
  }

  if (!ret_code)
  800c50:	2800181e 	bne	r5,zero,800cb4 <alt_set_flash_width_func+0x158>
  {
    switch(flash->device_width)
  800c54:	20c02f17 	ldw	r3,188(r4)
  800c58:	188000a0 	cmpeqi	r2,r3,2
  800c5c:	10000c1e 	bne	r2,zero,800c90 <alt_set_flash_width_func+0x134>
  800c60:	188000c8 	cmpgei	r2,r3,3
  800c64:	1000031e 	bne	r2,zero,800c74 <alt_set_flash_width_func+0x118>
  800c68:	18800060 	cmpeqi	r2,r3,1
  800c6c:	1000041e 	bne	r2,zero,800c80 <alt_set_flash_width_func+0x124>
  800c70:	00000f06 	br	800cb0 <alt_set_flash_width_func+0x154>
  800c74:	18800120 	cmpeqi	r2,r3,4
  800c78:	1000091e 	bne	r2,zero,800ca0 <alt_set_flash_width_func+0x144>
  800c7c:	00000c06 	br	800cb0 <alt_set_flash_width_func+0x154>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
  800c80:	00802034 	movhi	r2,128
  800c84:	10829a04 	addi	r2,r2,2664
  800c88:	20803415 	stw	r2,208(r4)
        break;
  800c8c:	00000906 	br	800cb4 <alt_set_flash_width_func+0x158>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
  800c90:	00802034 	movhi	r2,128
  800c94:	10829f04 	addi	r2,r2,2684
  800c98:	20803415 	stw	r2,208(r4)
        break;
  800c9c:	00000506 	br	800cb4 <alt_set_flash_width_func+0x158>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
  800ca0:	00802034 	movhi	r2,128
  800ca4:	1082a504 	addi	r2,r2,2708
  800ca8:	20803415 	stw	r2,208(r4)
        break;
  800cac:	00000106 	br	800cb4 <alt_set_flash_width_func+0x158>
      }
      default:
      {
        ret_code = -EACCES;
  800cb0:	017ffcc4 	movi	r5,-13
      }
    }
  }

  return ret_code;
}
  800cb4:	2805883a 	mov	r2,r5
  800cb8:	f800283a 	ret

00800cbc <alt_set_flash_algorithm_func>:

/*
 * alt_set_flash_algorithm_func
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  int ret_code = 0;
  800cbc:	000b883a 	mov	r5,zero
 
  switch(flash->algorithm)
  800cc0:	20c02d17 	ldw	r3,180(r4)
  800cc4:	188000a0 	cmpeqi	r2,r3,2
  800cc8:	1000081e 	bne	r2,zero,800cec <alt_set_flash_algorithm_func+0x30>
  800ccc:	188000c8 	cmpgei	r2,r3,3
  800cd0:	1000031e 	bne	r2,zero,800ce0 <alt_set_flash_algorithm_func+0x24>
  800cd4:	18800060 	cmpeqi	r2,r3,1
  800cd8:	10000b1e 	bne	r2,zero,800d08 <alt_set_flash_algorithm_func+0x4c>
  800cdc:	00001106 	br	800d24 <alt_set_flash_algorithm_func+0x68>
  800ce0:	188000e0 	cmpeqi	r2,r3,3
  800ce4:	1000081e 	bne	r2,zero,800d08 <alt_set_flash_algorithm_func+0x4c>
  800ce8:	00000e06 	br	800d24 <alt_set_flash_algorithm_func+0x68>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
  800cec:	00802034 	movhi	r2,128
  800cf0:	108c9d04 	addi	r2,r2,12916
  800cf4:	20800815 	stw	r2,32(r4)
      flash->dev.write_block = alt_program_amd;
  800cf8:	00802034 	movhi	r2,128
  800cfc:	108c9104 	addi	r2,r2,12868
  800d00:	20800915 	stw	r2,36(r4)
      break;
  800d04:	00000806 	br	800d28 <alt_set_flash_algorithm_func+0x6c>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
  800d08:	00802034 	movhi	r2,128
  800d0c:	108d7804 	addi	r2,r2,13792
  800d10:	20800815 	stw	r2,32(r4)
      flash->dev.write_block = alt_program_intel;
  800d14:	00802034 	movhi	r2,128
  800d18:	108d6004 	addi	r2,r2,13696
  800d1c:	20800915 	stw	r2,36(r4)
      break;
  800d20:	00000106 	br	800d28 <alt_set_flash_algorithm_func+0x6c>
    }
    default:
    {
      ret_code = -EIO;
  800d24:	017ffec4 	movi	r5,-5
    }
  } 
  return ret_code;  
}
  800d28:	2805883a 	mov	r2,r5
  800d2c:	f800283a 	ret

00800d30 <alt_read_16bit_query_entry>:


/*
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  800d30:	defffc04 	addi	sp,sp,-16
  800d34:	dfc00315 	stw	ra,12(sp)
  800d38:	dc000215 	stw	r16,8(sp)
  800d3c:	dc400115 	stw	r17,4(sp)
  800d40:	dc800015 	stw	r18,0(sp)
  800d44:	2021883a 	mov	r16,r4
  800d48:	2825883a 	mov	r18,r5
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
  800d4c:	20803417 	ldw	r2,208(r4)
  800d50:	103ee83a 	callr	r2
  800d54:	14403fcc 	andi	r17,r2,255
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
  800d58:	80803417 	ldw	r2,208(r16)
  800d5c:	8009883a 	mov	r4,r16
  800d60:	91400044 	addi	r5,r18,1
  800d64:	103ee83a 	callr	r2
  800d68:	10803fcc 	andi	r2,r2,255
  800d6c:	1004923a 	slli	r2,r2,8
  800d70:	1462b03a 	or	r17,r2,r17

  return ret_code;
}
  800d74:	88bfffcc 	andi	r2,r17,65535
  800d78:	dfc00317 	ldw	ra,12(sp)
  800d7c:	dc000217 	ldw	r16,8(sp)
  800d80:	dc400117 	ldw	r17,4(sp)
  800d84:	dc800017 	ldw	r18,0(sp)
  800d88:	dec00404 	addi	sp,sp,16
  800d8c:	f800283a 	ret

00800d90 <alt_read_cfi_table>:


/*
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
  800d90:	defff604 	addi	sp,sp,-40
  800d94:	dfc00915 	stw	ra,36(sp)
  800d98:	df000815 	stw	fp,32(sp)
  800d9c:	dc000715 	stw	r16,28(sp)
  800da0:	dc400615 	stw	r17,24(sp)
  800da4:	dc800515 	stw	r18,20(sp)
  800da8:	dcc00415 	stw	r19,16(sp)
  800dac:	dd000315 	stw	r20,12(sp)
  800db0:	dd400215 	stw	r21,8(sp)
  800db4:	dd800115 	stw	r22,4(sp)
  800db8:	ddc00015 	stw	r23,0(sp)
  800dbc:	2027883a 	mov	r19,r4
  int   i,j;
  int   device_size;
  int   ret_code = 0;
  int   size = 0;
  800dc0:	002f883a 	mov	r23,zero
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
  800dc4:	002b883a 	mov	r21,zero
  alt_u8  boot_mode;
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
  800dc8:	080155c0 	call	80155c <alt_check_primary_table>
  800dcc:	102d883a 	mov	r22,r2

  if (!ret_code)
  800dd0:	1000a41e 	bne	r2,zero,801064 <alt_read_cfi_table+0x2d4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
  800dd4:	98803417 	ldw	r2,208(r19)
  800dd8:	9809883a 	mov	r4,r19
  800ddc:	014004c4 	movi	r5,19
  800de0:	103ee83a 	callr	r2
  800de4:	10803fcc 	andi	r2,r2,255
  800de8:	98802d15 	stw	r2,180(r19)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
  800dec:	98803417 	ldw	r2,208(r19)
  800df0:	9809883a 	mov	r4,r19
  800df4:	014007c4 	movi	r5,31
  800df8:	103ee83a 	callr	r2
  800dfc:	14003fcc 	andi	r16,r2,255
    max_timeout = (*flash->read_query)( flash, 0x23);
  800e00:	98803417 	ldw	r2,208(r19)
  800e04:	9809883a 	mov	r4,r19
  800e08:	014008c4 	movi	r5,35
  800e0c:	103ee83a 	callr	r2
  800e10:	10c03fcc 	andi	r3,r2,255
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  800e14:	80000126 	beq	r16,zero,800e1c <alt_read_cfi_table+0x8c>
  800e18:	1800031e 	bne	r3,zero,800e28 <alt_read_cfi_table+0x98>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
  800e1c:	0080fa04 	movi	r2,1000
  800e20:	98803015 	stw	r2,192(r19)
  800e24:	00000406 	br	800e38 <alt_read_cfi_table+0xa8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
  800e28:	00800044 	movi	r2,1
  800e2c:	1404983a 	sll	r2,r2,r16
  800e30:	10c4983a 	sll	r2,r2,r3
  800e34:	98803015 	stw	r2,192(r19)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
  800e38:	98803417 	ldw	r2,208(r19)
  800e3c:	9809883a 	mov	r4,r19
  800e40:	01400844 	movi	r5,33
  800e44:	103ee83a 	callr	r2
  800e48:	14003fcc 	andi	r16,r2,255
    max_timeout = (*flash->read_query)( flash, 0x25);
  800e4c:	98803417 	ldw	r2,208(r19)
  800e50:	9809883a 	mov	r4,r19
  800e54:	01400944 	movi	r5,37
  800e58:	103ee83a 	callr	r2
  800e5c:	10c03fcc 	andi	r3,r2,255
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  800e60:	80000126 	beq	r16,zero,800e68 <alt_read_cfi_table+0xd8>
  800e64:	1800041e 	bne	r3,zero,800e78 <alt_read_cfi_table+0xe8>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
  800e68:	00804c74 	movhi	r2,305
  800e6c:	108b4004 	addi	r2,r2,11520
  800e70:	98803115 	stw	r2,196(r19)
  800e74:	00000506 	br	800e8c <alt_read_cfi_table+0xfc>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
  800e78:	00800044 	movi	r2,1
  800e7c:	1404983a 	sll	r2,r2,r16
  800e80:	10c4983a 	sll	r2,r2,r3
  800e84:	1080fa24 	muli	r2,r2,1000
  800e88:	98803115 	stw	r2,196(r19)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  800e8c:	98803417 	ldw	r2,208(r19)
  800e90:	9809883a 	mov	r4,r19
  800e94:	014009c4 	movi	r5,39
  800e98:	103ee83a 	callr	r2
  800e9c:	10803fcc 	andi	r2,r2,255
  800ea0:	00c00044 	movi	r3,1
  800ea4:	18b8983a 	sll	fp,r3,r2
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
  800ea8:	98803417 	ldw	r2,208(r19)
  800eac:	9809883a 	mov	r4,r19
  800eb0:	01400b04 	movi	r5,44
  800eb4:	103ee83a 	callr	r2
  800eb8:	10803fcc 	andi	r2,r2,255
  800ebc:	98800c15 	stw	r2,48(r19)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  800ec0:	10800250 	cmplti	r2,r2,9
  800ec4:	1000021e 	bne	r2,zero,800ed0 <alt_read_cfi_table+0x140>
    {
      ret_code = -ENOMEM;
  800ec8:	05bffd04 	movi	r22,-12
  800ecc:	00002106 	br	800f54 <alt_read_cfi_table+0x1c4>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  800ed0:	0029883a 	mov	r20,zero
  800ed4:	98800c17 	ldw	r2,48(r19)
  800ed8:	00801c0e 	bge	zero,r2,800f4c <alt_read_cfi_table+0x1bc>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
  800edc:	a4000424 	muli	r16,r20,16
  800ee0:	84e1883a 	add	r16,r16,r19
  800ee4:	84800f04 	addi	r18,r16,60
  800ee8:	a4400124 	muli	r17,r20,4
  800eec:	9809883a 	mov	r4,r19
  800ef0:	89400b44 	addi	r5,r17,45
  800ef4:	0800d300 	call	800d30 <alt_read_16bit_query_entry>
  800ef8:	10bfffcc 	andi	r2,r2,65535
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
  800efc:	10800044 	addi	r2,r2,1
  800f00:	90800015 	stw	r2,0(r18)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
  800f04:	84801004 	addi	r18,r16,64
  800f08:	9809883a 	mov	r4,r19
  800f0c:	89400bc4 	addi	r5,r17,47
  800f10:	0800d300 	call	800d30 <alt_read_16bit_query_entry>
  800f14:	10bfffcc 	andi	r2,r2,65535
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
  800f18:	10804024 	muli	r2,r2,256
  800f1c:	90800015 	stw	r2,0(r18)
        flash->dev.region_info[i].region_size = 
  800f20:	a006913a 	slli	r3,r20,4
  800f24:	1cc7883a 	add	r3,r3,r19
  800f28:	18800f17 	ldw	r2,60(r3)
  800f2c:	19001017 	ldw	r4,64(r3)
  800f30:	1105383a 	mul	r2,r2,r4
  800f34:	80800e15 	stw	r2,56(r16)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
  800f38:	18800e17 	ldw	r2,56(r3)
  800f3c:	b8af883a 	add	r23,r23,r2
  800f40:	a5000044 	addi	r20,r20,1
  800f44:	98800c17 	ldw	r2,48(r19)
  800f48:	a0bfe416 	blt	r20,r2,800edc <alt_read_cfi_table+0x14c>
      }
       
      if (size != device_size)
  800f4c:	bf000126 	beq	r23,fp,800f54 <alt_read_cfi_table+0x1c4>
      {
        ret_code = -ENODEV;
  800f50:	05bffb44 	movi	r22,-19
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
  800f54:	99403217 	ldw	r5,200(r19)
  800f58:	98803417 	ldw	r2,208(r19)
  800f5c:	9809883a 	mov	r4,r19
  800f60:	294003c4 	addi	r5,r5,15
  800f64:	103ee83a 	callr	r2
  800f68:	1007883a 	mov	r3,r2
    
    /* 
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
  800f6c:	98802d17 	ldw	r2,180(r19)
  800f70:	10800098 	cmpnei	r2,r2,2
  800f74:	1000251e 	bne	r2,zero,80100c <alt_read_cfi_table+0x27c>
  800f78:	18803fcc 	andi	r2,r3,255
  800f7c:	108000d8 	cmpnei	r2,r2,3
  800f80:	1000221e 	bne	r2,zero,80100c <alt_read_cfi_table+0x27c>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
  800f84:	98800c17 	ldw	r2,48(r19)
  800f88:	153fffc4 	addi	r20,r2,-1
  800f8c:	0011883a 	mov	r8,zero
  800f90:	a0001e16 	blt	r20,zero,80100c <alt_read_cfi_table+0x27c>
  800f94:	02c00404 	movi	r11,16
  800f98:	02800e04 	movi	r10,56
  800f9c:	02401004 	movi	r9,64
  800fa0:	03000f04 	movi	r12,60
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
  800fa4:	a2c7383a 	mul	r3,r20,r11
  800fa8:	1cc7883a 	add	r3,r3,r19
  800fac:	1a8d883a 	add	r6,r3,r10
  800fb0:	31c00017 	ldw	r7,0(r6)
        flash->dev.region_info[i].region_size =  
  800fb4:	42cb383a 	mul	r5,r8,r11
  800fb8:	2ccb883a 	add	r5,r5,r19
  800fbc:	2a89883a 	add	r4,r5,r10
  800fc0:	20800017 	ldw	r2,0(r4)
  800fc4:	30800015 	stw	r2,0(r6)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
  800fc8:	21c00015 	stw	r7,0(r4)

        swap = flash->dev.region_info[i].block_size;
  800fcc:	1a4d883a 	add	r6,r3,r9
  800fd0:	31c00017 	ldw	r7,0(r6)
        flash->dev.region_info[i].block_size =  
  800fd4:	2a49883a 	add	r4,r5,r9
  800fd8:	20800017 	ldw	r2,0(r4)
  800fdc:	30800015 	stw	r2,0(r6)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
  800fe0:	21c00015 	stw	r7,0(r4)
 
        swap = flash->dev.region_info[i].number_of_blocks;
  800fe4:	1b07883a 	add	r3,r3,r12
  800fe8:	19c00017 	ldw	r7,0(r3)
        flash->dev.region_info[i].number_of_blocks =  
  800fec:	28800f17 	ldw	r2,60(r5)
  800ff0:	18800015 	stw	r2,0(r3)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
  800ff4:	4004913a 	slli	r2,r8,4
  800ff8:	14c5883a 	add	r2,r2,r19
  800ffc:	11c00f15 	stw	r7,60(r2)
  801000:	a53fffc4 	addi	r20,r20,-1
  801004:	42000044 	addi	r8,r8,1
  801008:	a23fe60e 	bge	r20,r8,800fa4 <alt_read_cfi_table+0x214>

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  80100c:	0029883a 	mov	r20,zero
  801010:	98800c17 	ldw	r2,48(r19)
  801014:	00800e0e 	bge	zero,r2,801050 <alt_read_cfi_table+0x2c0>
  801018:	01c00404 	movi	r7,16
  80101c:	01800d04 	movi	r6,52
  801020:	01400e04 	movi	r5,56
  801024:	01000044 	movi	r4,1
    {
      flash->dev.region_info[i].offset = offset;
  801028:	a1c5383a 	mul	r2,r20,r7
  80102c:	14c5883a 	add	r2,r2,r19
  801030:	1187883a 	add	r3,r2,r6
  801034:	1d400015 	stw	r21,0(r3)
      offset += flash->dev.region_info[i].region_size;
  801038:	1145883a 	add	r2,r2,r5
  80103c:	10800017 	ldw	r2,0(r2)
  801040:	a8ab883a 	add	r21,r21,r2
  801044:	a129883a 	add	r20,r20,r4
  801048:	98800c17 	ldw	r2,48(r19)
  80104c:	a0bff616 	blt	r20,r2,801028 <alt_read_cfi_table+0x298>
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
  801050:	98803317 	ldw	r2,204(r19)
  801054:	99000a17 	ldw	r4,40(r19)
  801058:	01401544 	movi	r5,85
  80105c:	01803fc4 	movi	r6,255
  801060:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
}
  801064:	b005883a 	mov	r2,r22
  801068:	dfc00917 	ldw	ra,36(sp)
  80106c:	df000817 	ldw	fp,32(sp)
  801070:	dc000717 	ldw	r16,28(sp)
  801074:	dc400617 	ldw	r17,24(sp)
  801078:	dc800517 	ldw	r18,20(sp)
  80107c:	dcc00417 	ldw	r19,16(sp)
  801080:	dd000317 	ldw	r20,12(sp)
  801084:	dd400217 	ldw	r21,8(sp)
  801088:	dd800117 	ldw	r22,4(sp)
  80108c:	ddc00017 	ldw	r23,0(sp)
  801090:	dec00a04 	addi	sp,sp,40
  801094:	f800283a 	ret

00801098 <alt_read_cfi_width>:


/*
 * alt_read_cfi_width
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
  801098:	defffa04 	addi	sp,sp,-24
  80109c:	dfc00515 	stw	ra,20(sp)
  8010a0:	dc000415 	stw	r16,16(sp)
  8010a4:	dc400315 	stw	r17,12(sp)
  8010a8:	2021883a 	mov	r16,r4
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
  8010ac:	0023883a 	mov	r17,zero

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  8010b0:	21000a17 	ldw	r4,40(r4)
  8010b4:	01401544 	movi	r5,85
  8010b8:	01802604 	movi	r6,152
  8010bc:	0800aac0 	call	800aac <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
  8010c0:	0009883a 	mov	r4,zero
  8010c4:	02000084 	movi	r8,2
  8010c8:	81400a17 	ldw	r5,40(r16)
  8010cc:	01c00404 	movi	r7,16
  8010d0:	01800044 	movi	r6,1
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  8010d4:	d905883a 	add	r2,sp,r4
  8010d8:	2147883a 	add	r3,r4,r5
  8010dc:	19c7883a 	add	r3,r3,r7
  8010e0:	18c00023 	ldbuio	r3,0(r3)
  8010e4:	10c00005 	stb	r3,0(r2)
  8010e8:	2189883a 	add	r4,r4,r6
  8010ec:	413ff90e 	bge	r8,r4,8010d4 <alt_read_cfi_width+0x3c>
  }

  if ((byte_id[0] == 'Q') &&
  8010f0:	d8800003 	ldbu	r2,0(sp)
  8010f4:	10801458 	cmpnei	r2,r2,81
  8010f8:	1000101e 	bne	r2,zero,80113c <alt_read_cfi_width+0xa4>
  8010fc:	d8800043 	ldbu	r2,1(sp)
  801100:	10801498 	cmpnei	r2,r2,82
  801104:	10000d1e 	bne	r2,zero,80113c <alt_read_cfi_width+0xa4>
  801108:	d8800083 	ldbu	r2,2(sp)
  80110c:	10801658 	cmpnei	r2,r2,89
  801110:	10000a1e 	bne	r2,zero,80113c <alt_read_cfi_width+0xa4>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
  801114:	00800044 	movi	r2,1
  801118:	80802e15 	stw	r2,184(r16)
    flash->device_width = 1; 
  80111c:	80802f15 	stw	r2,188(r16)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
  801120:	80800a17 	ldw	r2,40(r16)
  801124:	10800a2b 	ldhuio	r2,40(r2)
    iface += 1;
  801128:	10800044 	addi	r2,r2,1
    if (!(iface & 0x1))
  80112c:	1080004c 	andi	r2,r2,1
  801130:	1001041e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
    {
      ret_code = -ENODEV;
  801134:	047ffb44 	movi	r17,-19
  801138:	00010206 	br	801544 <alt_read_cfi_width+0x4ac>
    }
  }
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  80113c:	81000a17 	ldw	r4,40(r16)
  801140:	01401544 	movi	r5,85
  801144:	01802604 	movi	r6,152
  801148:	0800abc0 	call	800abc <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
  80114c:	0009883a 	mov	r4,zero
  801150:	02000144 	movi	r8,5
  801154:	81400a17 	ldw	r5,40(r16)
  801158:	01c00804 	movi	r7,32
  80115c:	01800044 	movi	r6,1
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801160:	d905883a 	add	r2,sp,r4
  801164:	2147883a 	add	r3,r4,r5
  801168:	19c7883a 	add	r3,r3,r7
  80116c:	18c00023 	ldbuio	r3,0(r3)
  801170:	10c00005 	stb	r3,0(r2)
  801174:	2189883a 	add	r4,r4,r6
  801178:	413ff90e 	bge	r8,r4,801160 <alt_read_cfi_width+0xc8>
    }

    if ((byte_id[0] == 'Q') && 
  80117c:	d8800003 	ldbu	r2,0(sp)
  801180:	10801458 	cmpnei	r2,r2,81
  801184:	10001a1e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
  801188:	d8800043 	ldbu	r2,1(sp)
  80118c:	10801458 	cmpnei	r2,r2,81
  801190:	1000171e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
  801194:	d8800083 	ldbu	r2,2(sp)
  801198:	10801498 	cmpnei	r2,r2,82
  80119c:	1000141e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
  8011a0:	d88000c3 	ldbu	r2,3(sp)
  8011a4:	10801498 	cmpnei	r2,r2,82
  8011a8:	1000111e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
  8011ac:	d8800103 	ldbu	r2,4(sp)
  8011b0:	10801658 	cmpnei	r2,r2,89
  8011b4:	10000e1e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
  8011b8:	d8800143 	ldbu	r2,5(sp)
  8011bc:	10801658 	cmpnei	r2,r2,89
  8011c0:	10000b1e 	bne	r2,zero,8011f0 <alt_read_cfi_width+0x158>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
  8011c4:	00800044 	movi	r2,1
  8011c8:	80802e15 	stw	r2,184(r16)
      flash->device_width = 2; 
  8011cc:	00800084 	movi	r2,2
  8011d0:	80802f15 	stw	r2,188(r16)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  8011d4:	80800a17 	ldw	r2,40(r16)
  8011d8:	1080142b 	ldhuio	r2,80(r2)
      iface += 1;
  8011dc:	10800044 	addi	r2,r2,1
      if (!(iface & 0x1))
  8011e0:	1080004c 	andi	r2,r2,1
  8011e4:	1000d71e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
      {
        ret_code = -ENODEV;
  8011e8:	047ffb44 	movi	r17,-19
  8011ec:	0000d506 	br	801544 <alt_read_cfi_width+0x4ac>
      }
    }
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  8011f0:	81000a17 	ldw	r4,40(r16)
  8011f4:	01401544 	movi	r5,85
  8011f8:	01802604 	movi	r6,152
  8011fc:	0800b000 	call	800b00 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
  801200:	0009883a 	mov	r4,zero
  801204:	02000144 	movi	r8,5
  801208:	81400a17 	ldw	r5,40(r16)
  80120c:	01c00804 	movi	r7,32
  801210:	01800044 	movi	r6,1
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801214:	d905883a 	add	r2,sp,r4
  801218:	2147883a 	add	r3,r4,r5
  80121c:	19c7883a 	add	r3,r3,r7
  801220:	18c00023 	ldbuio	r3,0(r3)
  801224:	10c00005 	stb	r3,0(r2)
  801228:	2189883a 	add	r4,r4,r6
  80122c:	413ff90e 	bge	r8,r4,801214 <alt_read_cfi_width+0x17c>
      }

      if ((byte_id[0] == 'Q') && 
  801230:	d8800003 	ldbu	r2,0(sp)
  801234:	10801458 	cmpnei	r2,r2,81
  801238:	1000161e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
  80123c:	d8800043 	ldbu	r2,1(sp)
  801240:	1000141e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
  801244:	d8800083 	ldbu	r2,2(sp)
  801248:	10801498 	cmpnei	r2,r2,82
  80124c:	1000111e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
  801250:	d88000c3 	ldbu	r2,3(sp)
  801254:	10000f1e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
  801258:	d8800103 	ldbu	r2,4(sp)
  80125c:	10801658 	cmpnei	r2,r2,89
  801260:	10000c1e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
  801264:	d8800143 	ldbu	r2,5(sp)
  801268:	10000a1e 	bne	r2,zero,801294 <alt_read_cfi_width+0x1fc>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
  80126c:	00800084 	movi	r2,2
  801270:	80802e15 	stw	r2,184(r16)
        flash->device_width = 2; 
  801274:	80802f15 	stw	r2,188(r16)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801278:	80800a17 	ldw	r2,40(r16)
  80127c:	1080142b 	ldhuio	r2,80(r2)
        iface += 1;
  801280:	10800044 	addi	r2,r2,1
        if (!(iface & 0x2))
  801284:	1080008c 	andi	r2,r2,2
  801288:	1000ae1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
        {
          ret_code = -ENODEV;
  80128c:	047ffb44 	movi	r17,-19
  801290:	0000ac06 	br	801544 <alt_read_cfi_width+0x4ac>
        }
      }
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801294:	81000a17 	ldw	r4,40(r16)
  801298:	01401544 	movi	r5,85
  80129c:	01802604 	movi	r6,152
  8012a0:	0800b280 	call	800b28 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
  8012a4:	0009883a 	mov	r4,zero
  8012a8:	020002c4 	movi	r8,11
  8012ac:	81400a17 	ldw	r5,40(r16)
  8012b0:	01c01004 	movi	r7,64
  8012b4:	01800044 	movi	r6,1
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  8012b8:	d905883a 	add	r2,sp,r4
  8012bc:	2147883a 	add	r3,r4,r5
  8012c0:	19c7883a 	add	r3,r3,r7
  8012c4:	18c00023 	ldbuio	r3,0(r3)
  8012c8:	10c00005 	stb	r3,0(r2)
  8012cc:	2189883a 	add	r4,r4,r6
  8012d0:	413ff90e 	bge	r8,r4,8012b8 <alt_read_cfi_width+0x220>
        }

        if ((byte_id[0] == 'Q') &&
  8012d4:	d8800003 	ldbu	r2,0(sp)
  8012d8:	10801458 	cmpnei	r2,r2,81
  8012dc:	1000221e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  8012e0:	d8800043 	ldbu	r2,1(sp)
  8012e4:	1000201e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  8012e8:	d8800083 	ldbu	r2,2(sp)
  8012ec:	10001e1e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  8012f0:	d88000c3 	ldbu	r2,3(sp)
  8012f4:	10001c1e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  8012f8:	d8800103 	ldbu	r2,4(sp)
  8012fc:	10801498 	cmpnei	r2,r2,82
  801300:	1000191e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  801304:	d8800143 	ldbu	r2,5(sp)
  801308:	1000171e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  80130c:	d8800183 	ldbu	r2,6(sp)
  801310:	1000151e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  801314:	d88001c3 	ldbu	r2,7(sp)
  801318:	1000131e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  80131c:	d8800203 	ldbu	r2,8(sp)
  801320:	10801658 	cmpnei	r2,r2,89
  801324:	1000101e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  801328:	d8800243 	ldbu	r2,9(sp)
  80132c:	10000e1e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  801330:	d8800283 	ldbu	r2,10(sp)
  801334:	10000c1e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
  801338:	d88002c3 	ldbu	r2,11(sp)
  80133c:	10000a1e 	bne	r2,zero,801368 <alt_read_cfi_width+0x2d0>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
  801340:	00800104 	movi	r2,4
  801344:	80802e15 	stw	r2,184(r16)
          flash->device_width = 4; 
  801348:	80802f15 	stw	r2,188(r16)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  80134c:	80800a17 	ldw	r2,40(r16)
  801350:	10802837 	ldwio	r2,160(r2)
          iface += 1;
  801354:	10800044 	addi	r2,r2,1
          if (!(iface & 0x4))
  801358:	1080010c 	andi	r2,r2,4
  80135c:	1000791e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
          {
            ret_code = -ENODEV;
  801360:	047ffb44 	movi	r17,-19
  801364:	00007706 	br	801544 <alt_read_cfi_width+0x4ac>
          }
        }
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801368:	81000a17 	ldw	r4,40(r16)
  80136c:	01401544 	movi	r5,85
  801370:	01802604 	movi	r6,152
  801374:	0800b140 	call	800b14 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
  801378:	0009883a 	mov	r4,zero
  80137c:	020002c4 	movi	r8,11
  801380:	81400a17 	ldw	r5,40(r16)
  801384:	01c01004 	movi	r7,64
  801388:	01800044 	movi	r6,1
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  80138c:	d905883a 	add	r2,sp,r4
  801390:	2147883a 	add	r3,r4,r5
  801394:	19c7883a 	add	r3,r3,r7
  801398:	18c00023 	ldbuio	r3,0(r3)
  80139c:	10c00005 	stb	r3,0(r2)
  8013a0:	2189883a 	add	r4,r4,r6
  8013a4:	413ff90e 	bge	r8,r4,80138c <alt_read_cfi_width+0x2f4>
          }

          if ((byte_id[0] == 'Q') &&
  8013a8:	d8800003 	ldbu	r2,0(sp)
  8013ac:	10801458 	cmpnei	r2,r2,81
  8013b0:	1000261e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013b4:	d8800043 	ldbu	r2,1(sp)
  8013b8:	1000241e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013bc:	d8800083 	ldbu	r2,2(sp)
  8013c0:	10801458 	cmpnei	r2,r2,81
  8013c4:	1000211e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013c8:	d88000c3 	ldbu	r2,3(sp)
  8013cc:	10001f1e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013d0:	d8800103 	ldbu	r2,4(sp)
  8013d4:	10801498 	cmpnei	r2,r2,82
  8013d8:	10001c1e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013dc:	d8800143 	ldbu	r2,5(sp)
  8013e0:	10001a1e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013e4:	d8800183 	ldbu	r2,6(sp)
  8013e8:	10801498 	cmpnei	r2,r2,82
  8013ec:	1000171e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013f0:	d88001c3 	ldbu	r2,7(sp)
  8013f4:	1000151e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  8013f8:	d8800203 	ldbu	r2,8(sp)
  8013fc:	10801658 	cmpnei	r2,r2,89
  801400:	1000121e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  801404:	d8800243 	ldbu	r2,9(sp)
  801408:	1000101e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  80140c:	d8800283 	ldbu	r2,10(sp)
  801410:	10801658 	cmpnei	r2,r2,89
  801414:	10000d1e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
  801418:	d88002c3 	ldbu	r2,11(sp)
  80141c:	10000b1e 	bne	r2,zero,80144c <alt_read_cfi_width+0x3b4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
  801420:	00800084 	movi	r2,2
  801424:	80802e15 	stw	r2,184(r16)
            flash->device_width = 4; 
  801428:	00800104 	movi	r2,4
  80142c:	80802f15 	stw	r2,188(r16)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  801430:	80800a17 	ldw	r2,40(r16)
  801434:	10802837 	ldwio	r2,160(r2)
            iface += 1;
  801438:	10800044 	addi	r2,r2,1
            if (!(iface & 0x4))
  80143c:	1080010c 	andi	r2,r2,4
  801440:	1000401e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
            {
              ret_code = -ENODEV;
  801444:	047ffb44 	movi	r17,-19
  801448:	00003e06 	br	801544 <alt_read_cfi_width+0x4ac>
            }
          }
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  80144c:	81000a17 	ldw	r4,40(r16)
  801450:	01401544 	movi	r5,85
  801454:	01802604 	movi	r6,152
  801458:	0800aec0 	call	800aec <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
  80145c:	0009883a 	mov	r4,zero
  801460:	020002c4 	movi	r8,11
  801464:	81400a17 	ldw	r5,40(r16)
  801468:	01c01004 	movi	r7,64
  80146c:	01800044 	movi	r6,1
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801470:	d905883a 	add	r2,sp,r4
  801474:	2147883a 	add	r3,r4,r5
  801478:	19c7883a 	add	r3,r3,r7
  80147c:	18c00023 	ldbuio	r3,0(r3)
  801480:	10c00005 	stb	r3,0(r2)
  801484:	2189883a 	add	r4,r4,r6
  801488:	413ff90e 	bge	r8,r4,801470 <alt_read_cfi_width+0x3d8>
            }

            if ((byte_id[0] == 'Q') &&
  80148c:	d8800003 	ldbu	r2,0(sp)
  801490:	10801458 	cmpnei	r2,r2,81
  801494:	10002b1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  801498:	d8800043 	ldbu	r2,1(sp)
  80149c:	10801458 	cmpnei	r2,r2,81
  8014a0:	1000281e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014a4:	d8800083 	ldbu	r2,2(sp)
  8014a8:	10801458 	cmpnei	r2,r2,81
  8014ac:	1000251e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014b0:	d88000c3 	ldbu	r2,3(sp)
  8014b4:	10801458 	cmpnei	r2,r2,81
  8014b8:	1000221e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014bc:	d8800103 	ldbu	r2,4(sp)
  8014c0:	10801498 	cmpnei	r2,r2,82
  8014c4:	10001f1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014c8:	d8800143 	ldbu	r2,5(sp)
  8014cc:	10801498 	cmpnei	r2,r2,82
  8014d0:	10001c1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014d4:	d8800183 	ldbu	r2,6(sp)
  8014d8:	10801498 	cmpnei	r2,r2,82
  8014dc:	1000191e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014e0:	d88001c3 	ldbu	r2,7(sp)
  8014e4:	10801498 	cmpnei	r2,r2,82
  8014e8:	1000161e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014ec:	d8800203 	ldbu	r2,8(sp)
  8014f0:	10801658 	cmpnei	r2,r2,89
  8014f4:	1000131e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  8014f8:	d8800243 	ldbu	r2,9(sp)
  8014fc:	10801658 	cmpnei	r2,r2,89
  801500:	1000101e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  801504:	d8800283 	ldbu	r2,10(sp)
  801508:	10801658 	cmpnei	r2,r2,89
  80150c:	10000d1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
  801510:	d88002c3 	ldbu	r2,11(sp)
  801514:	10801658 	cmpnei	r2,r2,89
  801518:	10000a1e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
  80151c:	00800044 	movi	r2,1
  801520:	80802e15 	stw	r2,184(r16)
              flash->device_width = 4; 
  801524:	00800104 	movi	r2,4
  801528:	80802f15 	stw	r2,188(r16)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  80152c:	80800a17 	ldw	r2,40(r16)
  801530:	10802837 	ldwio	r2,160(r2)
              iface += 1;
  801534:	10800044 	addi	r2,r2,1
              if (!(iface & 0x4))
  801538:	1080010c 	andi	r2,r2,4
  80153c:	1000011e 	bne	r2,zero,801544 <alt_read_cfi_width+0x4ac>
              {
                ret_code = -ENODEV;
  801540:	047ffb44 	movi	r17,-19
              }
            }
          }
        }
      }
    }
  }
  
  return ret_code;
}
  801544:	8805883a 	mov	r2,r17
  801548:	dfc00517 	ldw	ra,20(sp)
  80154c:	dc000417 	ldw	r16,16(sp)
  801550:	dc400317 	ldw	r17,12(sp)
  801554:	dec00604 	addi	sp,sp,24
  801558:	f800283a 	ret

0080155c <alt_check_primary_table>:

/*
 * alt_check_primary_table
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
  80155c:	defff904 	addi	sp,sp,-28
  801560:	dfc00615 	stw	ra,24(sp)
  801564:	dc000515 	stw	r16,20(sp)
  801568:	dc400415 	stw	r17,16(sp)
  80156c:	dc800315 	stw	r18,12(sp)
  801570:	dcc00215 	stw	r19,8(sp)
  801574:	dd000115 	stw	r20,4(sp)
  801578:	2025883a 	mov	r18,r4
  int i;
  int ret_code = 0;
  80157c:	0029883a 	mov	r20,zero
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
  801580:	01400544 	movi	r5,21
  801584:	0800d300 	call	800d30 <alt_read_16bit_query_entry>
  801588:	10bfffcc 	andi	r2,r2,65535
  80158c:	90803215 	stw	r2,200(r18)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  801590:	0023883a 	mov	r17,zero
  801594:	04c00084 	movi	r19,2
  {
    primary_query_string[i] = 
  801598:	dc61883a 	add	r16,sp,r17
  80159c:	91403217 	ldw	r5,200(r18)
  8015a0:	90803417 	ldw	r2,208(r18)
  8015a4:	9009883a 	mov	r4,r18
  8015a8:	894b883a 	add	r5,r17,r5
  8015ac:	103ee83a 	callr	r2
  8015b0:	80800005 	stb	r2,0(r16)
  8015b4:	8c400044 	addi	r17,r17,1
  8015b8:	9c7ff70e 	bge	r19,r17,801598 <alt_check_primary_table+0x3c>
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
  8015bc:	d8800003 	ldbu	r2,0(sp)
  8015c0:	10801418 	cmpnei	r2,r2,80
  8015c4:	1000061e 	bne	r2,zero,8015e0 <alt_check_primary_table+0x84>
  8015c8:	d8800043 	ldbu	r2,1(sp)
  8015cc:	10801498 	cmpnei	r2,r2,82
  8015d0:	1000031e 	bne	r2,zero,8015e0 <alt_check_primary_table+0x84>
  8015d4:	d8800083 	ldbu	r2,2(sp)
  8015d8:	10801258 	cmpnei	r2,r2,73
  8015dc:	10000126 	beq	r2,zero,8015e4 <alt_check_primary_table+0x88>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
  8015e0:	053ffb44 	movi	r20,-19
  }
  
  return ret_code;
}
  8015e4:	a005883a 	mov	r2,r20
  8015e8:	dfc00617 	ldw	ra,24(sp)
  8015ec:	dc000517 	ldw	r16,20(sp)
  8015f0:	dc400417 	ldw	r17,16(sp)
  8015f4:	dc800317 	ldw	r18,12(sp)
  8015f8:	dcc00217 	ldw	r19,8(sp)
  8015fc:	dd000117 	ldw	r20,4(sp)
  801600:	dec00704 	addi	sp,sp,28
  801604:	f800283a 	ret

00801608 <altera_avalon_jtag_uart_read_fd>:
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  801608:	deffff04 	addi	sp,sp,-4
  80160c:	dfc00015 	stw	ra,0(sp)
  801610:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  801614:	21000017 	ldw	r4,0(r4)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  801618:	21000a04 	addi	r4,r4,40
  80161c:	11c00217 	ldw	r7,8(r2)
  801620:	08019480 	call	801948 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  801624:	dfc00017 	ldw	ra,0(sp)
  801628:	dec00104 	addi	sp,sp,4
  80162c:	f800283a 	ret

00801630 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  801630:	deffff04 	addi	sp,sp,-4
  801634:	dfc00015 	stw	ra,0(sp)
  801638:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  80163c:	21000017 	ldw	r4,0(r4)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  801640:	21000a04 	addi	r4,r4,40
  801644:	11c00217 	ldw	r7,8(r2)
  801648:	0801a840 	call	801a84 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  80164c:	dfc00017 	ldw	ra,0(sp)
  801650:	dec00104 	addi	sp,sp,4
  801654:	f800283a 	ret

00801658 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  801658:	deffff04 	addi	sp,sp,-4
  80165c:	dfc00015 	stw	ra,0(sp)
  801660:	2005883a 	mov	r2,r4
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  801664:	21000017 	ldw	r4,0(r4)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  801668:	21000a04 	addi	r4,r4,40
  80166c:	11400217 	ldw	r5,8(r2)
  801670:	08018840 	call	801884 <altera_avalon_jtag_uart_close>
}
  801674:	dfc00017 	ldw	ra,0(sp)
  801678:	dec00104 	addi	sp,sp,4
  80167c:	f800283a 	ret

00801680 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  801680:	deffff04 	addi	sp,sp,-4
  801684:	dfc00015 	stw	ra,0(sp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  801688:	21000017 	ldw	r4,0(r4)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  80168c:	21000a04 	addi	r4,r4,40
  801690:	08018d00 	call	8018d0 <altera_avalon_jtag_uart_ioctl>
}
  801694:	dfc00017 	ldw	ra,0(sp)
  801698:	dec00104 	addi	sp,sp,4
  80169c:	f800283a 	ret

008016a0 <altera_avalon_jtag_uart_init>:
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  8016a0:	defffd04 	addi	sp,sp,-12
  8016a4:	dfc00215 	stw	ra,8(sp)
  8016a8:	dc000115 	stw	r16,4(sp)
  8016ac:	2021883a 	mov	r16,r4
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  8016b0:	00c00044 	movi	r3,1
  8016b4:	20c00815 	stw	r3,32(r4)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  8016b8:	20800017 	ldw	r2,0(r4)
  8016bc:	10c00135 	stwio	r3,4(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  8016c0:	d8000015 	stw	zero,0(sp)
  8016c4:	2809883a 	mov	r4,r5
  8016c8:	300b883a 	mov	r5,r6
  8016cc:	01802034 	movhi	r6,128
  8016d0:	3185c604 	addi	r6,r6,5912
  8016d4:	800f883a 	mov	r7,r16
  8016d8:	0802d680 	call	802d68 <alt_ic_isr_register>
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  8016dc:	80000915 	stw	zero,36(r16)
  8016e0:	81000204 	addi	r4,r16,8
  8016e4:	d1600e17 	ldw	r5,-32712(gp)
  8016e8:	01802034 	movhi	r6,128
  8016ec:	31860f04 	addi	r6,r6,6204
  8016f0:	800f883a 	mov	r7,r16
  8016f4:	0802a540 	call	802a54 <alt_alarm_start>
  8016f8:	1000030e 	bge	r2,zero,801708 <altera_avalon_jtag_uart_init+0x68>

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  8016fc:	00a00034 	movhi	r2,32768
  801700:	10bfffc4 	addi	r2,r2,-1
  801704:	80800115 	stw	r2,4(r16)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  801708:	dfc00217 	ldw	ra,8(sp)
  80170c:	dc000117 	ldw	r16,4(sp)
  801710:	dec00304 	addi	sp,sp,12
  801714:	f800283a 	ret

00801718 <altera_avalon_jtag_uart_irq>:

/*
 * Interrupt routine
 */ 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  unsigned int base = sp->base;
  801718:	22000017 	ldw	r8,0(r4)
  80171c:	43400104 	addi	r13,r8,4
  801720:	6819883a 	mov	r12,r13

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  801724:	6ac00037 	ldwio	r11,0(r13)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  801728:	5880c00c 	andi	r2,r11,768
  80172c:	10004226 	beq	r2,zero,801838 <altera_avalon_jtag_uart_irq+0x120>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  801730:	5880400c 	andi	r2,r11,256
  801734:	10001f26 	beq	r2,zero,8017b4 <altera_avalon_jtag_uart_irq+0x9c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  801738:	00c00074 	movhi	r3,1
  80173c:	18c00004 	addi	r3,r3,0
  801740:	01c00044 	movi	r7,1
  801744:	0181ffc4 	movi	r6,2047
  801748:	21400b17 	ldw	r5,44(r4)
  80174c:	02a00014 	movui	r10,32768
  801750:	02400e04 	movi	r9,56

      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  801754:	20800a17 	ldw	r2,40(r4)
  801758:	11c5883a 	add	r2,r2,r7
  80175c:	1184703a 	and	r2,r2,r6
        if (next == sp->rx_out)
  801760:	28800c26 	beq	r5,r2,801794 <altera_avalon_jtag_uart_irq+0x7c>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  801764:	40c00037 	ldwio	r3,0(r8)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  801768:	1a84703a 	and	r2,r3,r10
  80176c:	10000926 	beq	r2,zero,801794 <altera_avalon_jtag_uart_irq+0x7c>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  801770:	20800a17 	ldw	r2,40(r4)
  801774:	1105883a 	add	r2,r2,r4
  801778:	1245883a 	add	r2,r2,r9
  80177c:	10c00005 	stb	r3,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  801780:	20800a17 	ldw	r2,40(r4)
  801784:	11c5883a 	add	r2,r2,r7
  801788:	1184703a 	and	r2,r2,r6
  80178c:	20800a15 	stw	r2,40(r4)
  801790:	003ff006 	br	801754 <altera_avalon_jtag_uart_irq+0x3c>

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  801794:	18bfffec 	andhi	r2,r3,65535
  801798:	10000626 	beq	r2,zero,8017b4 <altera_avalon_jtag_uart_irq+0x9c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80179c:	20800817 	ldw	r2,32(r4)
  8017a0:	00ffff84 	movi	r3,-2
  8017a4:	10c4703a 	and	r2,r2,r3
  8017a8:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  8017ac:	60800035 	stwio	r2,0(r12)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  8017b0:	60800037 	ldwio	r2,0(r12)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  8017b4:	5880800c 	andi	r2,r11,512
  8017b8:	103fda26 	beq	r2,zero,801724 <altera_avalon_jtag_uart_irq+0xc>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  8017bc:	580ad43a 	srli	r5,r11,16

      while (space > 0 && sp->tx_out != sp->tx_in)
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  8017c0:	28001426 	beq	r5,zero,801814 <altera_avalon_jtag_uart_irq+0xfc>
  8017c4:	20c00d17 	ldw	r3,52(r4)
  8017c8:	20800c17 	ldw	r2,48(r4)
  8017cc:	18801126 	beq	r3,r2,801814 <altera_avalon_jtag_uart_irq+0xfc>
  8017d0:	02420e04 	movi	r9,2104
  8017d4:	01800044 	movi	r6,1
  8017d8:	01c1ffc4 	movi	r7,2047
  8017dc:	20800d17 	ldw	r2,52(r4)
  8017e0:	1105883a 	add	r2,r2,r4
  8017e4:	1245883a 	add	r2,r2,r9
  8017e8:	10800007 	ldb	r2,0(r2)
  8017ec:	40800035 	stwio	r2,0(r8)
  8017f0:	20800d17 	ldw	r2,52(r4)
  8017f4:	1185883a 	add	r2,r2,r6
  8017f8:	11c4703a 	and	r2,r2,r7
  8017fc:	20800d15 	stw	r2,52(r4)
  801800:	298bc83a 	sub	r5,r5,r6
  801804:	28000326 	beq	r5,zero,801814 <altera_avalon_jtag_uart_irq+0xfc>
  801808:	20c00d17 	ldw	r3,52(r4)
  80180c:	20800c17 	ldw	r2,48(r4)
  801810:	18bff21e 	bne	r3,r2,8017dc <altera_avalon_jtag_uart_irq+0xc4>
      }

      if (space > 0)
  801814:	283fc326 	beq	r5,zero,801724 <altera_avalon_jtag_uart_irq+0xc>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  801818:	20800817 	ldw	r2,32(r4)
  80181c:	00ffff44 	movi	r3,-3
  801820:	10c4703a 	and	r2,r2,r3
  801824:	20800815 	stw	r2,32(r4)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  801828:	20c00017 	ldw	r3,0(r4)
  80182c:	18800135 	stwio	r2,4(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  801830:	60800037 	ldwio	r2,0(r12)
  801834:	003fbb06 	br	801724 <altera_avalon_jtag_uart_irq+0xc>
  801838:	f800283a 	ret

0080183c <altera_avalon_jtag_uart_timeout>:
      }
    }
  }
}

/*
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  80183c:	20800017 	ldw	r2,0(r4)
  801840:	10c00104 	addi	r3,r2,4
  801844:	18800037 	ldwio	r2,0(r3)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  801848:	1081000c 	andi	r2,r2,1024
  80184c:	10000526 	beq	r2,zero,801864 <altera_avalon_jtag_uart_timeout+0x28>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  801850:	20800817 	ldw	r2,32(r4)
  801854:	10810014 	ori	r2,r2,1024
  801858:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  80185c:	20000915 	stw	zero,36(r4)
  801860:	00000606 	br	80187c <altera_avalon_jtag_uart_timeout+0x40>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  801864:	20c00917 	ldw	r3,36(r4)
  801868:	00a00034 	movhi	r2,32768
  80186c:	10bfff04 	addi	r2,r2,-4
  801870:	10c00236 	bltu	r2,r3,80187c <altera_avalon_jtag_uart_timeout+0x40>
    sp->host_inactive++;
  801874:	18800044 	addi	r2,r3,1
  801878:	20800915 	stw	r2,36(r4)
    
    if (sp->host_inactive >= sp->timeout) {
      /* Post an event to indicate host is inactive (for jtag_uart_read */
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  80187c:	d0a00e17 	ldw	r2,-32712(gp)
  801880:	f800283a 	ret

00801884 <altera_avalon_jtag_uart_close>:

/*
 * The close() routine is implemented to drain the JTAG UART transmit buffer
 * when not in "small" mode. This routine will wait for transimt data to be
 * emptied unless a timeout from host-activity occurs. If the driver flags
 * have been set to non-blocking mode, this routine will exit immediately if
 * any data remains. This routine should be called indirectly (i.e. though
 * the C library close() routine) so that the file descriptor associated 
 * with the relevant stream (i.e. stdout) can be closed as well. This routine
 * does not manage file descriptors.
 * 
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
  801884:	20c00d17 	ldw	r3,52(r4)
  801888:	20800c17 	ldw	r2,48(r4)
  80188c:	18800e26 	beq	r3,r2,8018c8 <altera_avalon_jtag_uart_close+0x44>
  801890:	20c00917 	ldw	r3,36(r4)
  801894:	20800117 	ldw	r2,4(r4)
  801898:	18800b2e 	bgeu	r3,r2,8018c8 <altera_avalon_jtag_uart_close+0x44>
  80189c:	2890000c 	andi	r2,r5,16384
  8018a0:	100b003a 	cmpeq	r5,r2,zero
  8018a4:	21800c17 	ldw	r6,48(r4)
  8018a8:	2800021e 	bne	r5,zero,8018b4 <altera_avalon_jtag_uart_close+0x30>
  8018ac:	00bffd44 	movi	r2,-11
  8018b0:	f800283a 	ret
  8018b4:	20800d17 	ldw	r2,52(r4)
  8018b8:	11800326 	beq	r2,r6,8018c8 <altera_avalon_jtag_uart_close+0x44>
  8018bc:	20c00917 	ldw	r3,36(r4)
  8018c0:	20800117 	ldw	r2,4(r4)
  8018c4:	18bff836 	bltu	r3,r2,8018a8 <altera_avalon_jtag_uart_close+0x24>
    }
  }

  return 0;
  8018c8:	0005883a 	mov	r2,zero
}
  8018cc:	f800283a 	ret

008018d0 <altera_avalon_jtag_uart_ioctl>:
int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  int rc = -ENOTTY;
  8018d0:	00fff9c4 	movi	r3,-25

  switch (req)
  8018d4:	289a8060 	cmpeqi	r2,r5,27137
  8018d8:	1000031e 	bne	r2,zero,8018e8 <altera_avalon_jtag_uart_ioctl+0x18>
  8018dc:	289a80a0 	cmpeqi	r2,r5,27138
  8018e0:	10000f1e 	bne	r2,zero,801920 <altera_avalon_jtag_uart_ioctl+0x50>
  8018e4:	00001606 	br	801940 <altera_avalon_jtag_uart_ioctl+0x70>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  8018e8:	20800117 	ldw	r2,4(r4)
  8018ec:	01600034 	movhi	r5,32768
  8018f0:	297fffc4 	addi	r5,r5,-1
  8018f4:	11401226 	beq	r2,r5,801940 <altera_avalon_jtag_uart_ioctl+0x70>
    {
      int timeout = *((int *)arg);
  8018f8:	31800017 	ldw	r6,0(r6)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  8018fc:	30800090 	cmplti	r2,r6,2
  801900:	1000021e 	bne	r2,zero,80190c <altera_avalon_jtag_uart_ioctl+0x3c>
  801904:	3005883a 	mov	r2,r6
  801908:	3140021e 	bne	r6,r5,801914 <altera_avalon_jtag_uart_ioctl+0x44>
  80190c:	00a00034 	movhi	r2,32768
  801910:	10bfff84 	addi	r2,r2,-2
  801914:	20800115 	stw	r2,4(r4)
      rc = 0;
  801918:	0007883a 	mov	r3,zero
    }
    break;
  80191c:	00000806 	br	801940 <altera_avalon_jtag_uart_ioctl+0x70>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  801920:	21400117 	ldw	r5,4(r4)
  801924:	00a00034 	movhi	r2,32768
  801928:	10bfffc4 	addi	r2,r2,-1
  80192c:	28800426 	beq	r5,r2,801940 <altera_avalon_jtag_uart_ioctl+0x70>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  801930:	20800917 	ldw	r2,36(r4)
  801934:	1145803a 	cmpltu	r2,r2,r5
  801938:	30800015 	stw	r2,0(r6)
      rc = 0;
  80193c:	0007883a 	mov	r3,zero
    }
    break;

  default:
    break;
  }

  return rc;
}
  801940:	1805883a 	mov	r2,r3
  801944:	f800283a 	ret

00801948 <altera_avalon_jtag_uart_read>:

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  801948:	defff604 	addi	sp,sp,-40
  80194c:	dfc00915 	stw	ra,36(sp)
  801950:	df000815 	stw	fp,32(sp)
  801954:	dc000715 	stw	r16,28(sp)
  801958:	dc400615 	stw	r17,24(sp)
  80195c:	dc800515 	stw	r18,20(sp)
  801960:	dcc00415 	stw	r19,16(sp)
  801964:	dd000315 	stw	r20,12(sp)
  801968:	dd400215 	stw	r21,8(sp)
  80196c:	dd800115 	stw	r22,4(sp)
  801970:	ddc00015 	stw	r23,0(sp)
  801974:	2023883a 	mov	r17,r4
  801978:	282d883a 	mov	r22,r5
  80197c:	3029883a 	mov	r20,r6
  801980:	3839883a 	mov	fp,r7
  char * ptr = buffer;
  801984:	282b883a 	mov	r21,r5

  alt_irq_context context;
  unsigned int n;

  /*
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  {
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
      out = sp->rx_out;

      if (in >= out)
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */

      if (n > space)
        n = space;

      memcpy(ptr, sp->rx_buf + out, n);
      ptr   += n;
      space -= n;

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;

#ifdef __ucosii__
    /* OS Present: Pend on a flag if the OS is running, otherwise spin */
    if(OSRunning == OS_TRUE) {
      /*
       * When running in a multi-threaded mode, we pend on the read event
       * flag set and timeout event flag set in the isr. This avoids wasting CPU
       * cycles waiting in this thread, when we could be doing something more
       * profitable elsewhere.
       */
      ALT_FLAG_PEND (sp->events,
                     ALT_JTAG_UART_READ_RDY | ALT_JTAG_UART_TIMEOUT,
                     OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                     0);
    }
    else {
      /* Spin until more data arrives or until host disconnects */
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  801988:	0180200e 	bge	zero,r6,801a0c <altera_avalon_jtag_uart_read+0xc4>
  80198c:	3890000c 	andi	r2,r7,16384
  801990:	102f003a 	cmpeq	r23,r2,zero
  801994:	8cc00a17 	ldw	r19,40(r17)
  801998:	8c800b17 	ldw	r18,44(r17)
  80199c:	9ca1c83a 	sub	r16,r19,r18
  8019a0:	9c80022e 	bgeu	r19,r18,8019ac <altera_avalon_jtag_uart_read+0x64>
  8019a4:	00820004 	movi	r2,2048
  8019a8:	14a1c83a 	sub	r16,r2,r18
  8019ac:	80000d26 	beq	r16,zero,8019e4 <altera_avalon_jtag_uart_read+0x9c>
  8019b0:	a400012e 	bgeu	r20,r16,8019b8 <altera_avalon_jtag_uart_read+0x70>
  8019b4:	a021883a 	mov	r16,r20
  8019b8:	8c8b883a 	add	r5,r17,r18
  8019bc:	a809883a 	mov	r4,r21
  8019c0:	29400e04 	addi	r5,r5,56
  8019c4:	800d883a 	mov	r6,r16
  8019c8:	0803b8c0 	call	803b8c <memcpy>
  8019cc:	ac2b883a 	add	r21,r21,r16
  8019d0:	a429c83a 	sub	r20,r20,r16
  8019d4:	9405883a 	add	r2,r18,r16
  8019d8:	1081ffcc 	andi	r2,r2,2047
  8019dc:	88800b15 	stw	r2,44(r17)
  8019e0:	053fec16 	blt	zero,r20,801994 <altera_avalon_jtag_uart_read+0x4c>
  8019e4:	ad800a1e 	bne	r21,r22,801a10 <altera_avalon_jtag_uart_read+0xc8>
  8019e8:	b8000826 	beq	r23,zero,801a0c <altera_avalon_jtag_uart_read+0xc4>
  8019ec:	88800a17 	ldw	r2,40(r17)
  8019f0:	14c0031e 	bne	r2,r19,801a00 <altera_avalon_jtag_uart_read+0xb8>
  8019f4:	88c00917 	ldw	r3,36(r17)
  8019f8:	88800117 	ldw	r2,4(r17)
  8019fc:	18bffb36 	bltu	r3,r2,8019ec <altera_avalon_jtag_uart_read+0xa4>
  801a00:	88800a17 	ldw	r2,40(r17)
  801a04:	14c00126 	beq	r2,r19,801a0c <altera_avalon_jtag_uart_read+0xc4>
  801a08:	053fe216 	blt	zero,r20,801994 <altera_avalon_jtag_uart_read+0x4c>
  }

  /*
   * Now that access to the circular buffer is complete, release the read
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  801a0c:	ad800c26 	beq	r21,r22,801a40 <altera_avalon_jtag_uart_read+0xf8>
  801a10:	0009303a 	rdctl	r4,status
  801a14:	00bfff84 	movi	r2,-2
  801a18:	2084703a 	and	r2,r4,r2
  801a1c:	1001703a 	wrctl	status,r2
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  801a20:	88800817 	ldw	r2,32(r17)
  801a24:	10800054 	ori	r2,r2,1
  801a28:	88800815 	stw	r2,32(r17)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  801a2c:	88c00017 	ldw	r3,0(r17)
  801a30:	18800135 	stwio	r2,4(r3)
  801a34:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    return ptr - buffer;
  801a38:	ad87c83a 	sub	r3,r21,r22
  801a3c:	00000406 	br	801a50 <altera_avalon_jtag_uart_read+0x108>
  else if (flags & O_NONBLOCK)
  801a40:	e090000c 	andi	r2,fp,16384
    return -EWOULDBLOCK;
  801a44:	00fffd44 	movi	r3,-11
  801a48:	1000011e 	bne	r2,zero,801a50 <altera_avalon_jtag_uart_read+0x108>
  else
    return -EIO;
  801a4c:	00fffec4 	movi	r3,-5
}
  801a50:	1805883a 	mov	r2,r3
  801a54:	dfc00917 	ldw	ra,36(sp)
  801a58:	df000817 	ldw	fp,32(sp)
  801a5c:	dc000717 	ldw	r16,28(sp)
  801a60:	dc400617 	ldw	r17,24(sp)
  801a64:	dc800517 	ldw	r18,20(sp)
  801a68:	dcc00417 	ldw	r19,16(sp)
  801a6c:	dd000317 	ldw	r20,12(sp)
  801a70:	dd400217 	ldw	r21,8(sp)
  801a74:	dd800117 	ldw	r22,4(sp)
  801a78:	ddc00017 	ldw	r23,0(sp)
  801a7c:	dec00a04 	addi	sp,sp,40
  801a80:	f800283a 	ret

00801a84 <altera_avalon_jtag_uart_write>:

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  801a84:	defff604 	addi	sp,sp,-40
  801a88:	dfc00915 	stw	ra,36(sp)
  801a8c:	df000815 	stw	fp,32(sp)
  801a90:	dc000715 	stw	r16,28(sp)
  801a94:	dc400615 	stw	r17,24(sp)
  801a98:	dc800515 	stw	r18,20(sp)
  801a9c:	dcc00415 	stw	r19,16(sp)
  801aa0:	dd000315 	stw	r20,12(sp)
  801aa4:	dd400215 	stw	r21,8(sp)
  801aa8:	dd800115 	stw	r22,4(sp)
  801aac:	ddc00015 	stw	r23,0(sp)
  801ab0:	2025883a 	mov	r18,r4
  801ab4:	2829883a 	mov	r20,r5
  801ab8:	3027883a 	mov	r19,r6
  801abc:	3839883a 	mov	fp,r7
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  801ac0:	002b883a 	mov	r21,zero
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  801ac4:	282f883a 	mov	r23,r5
  801ac8:	3890000c 	andi	r2,r7,16384
  801acc:	102d003a 	cmpeq	r22,r2,zero

  /*
   * When running in a multi threaded environment, obtain the "write_lock"
   * semaphore. This ensures that writing to the device is thread-safe.
   */
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
      out = sp->tx_out;

      if (in < out)
        n = out - 1 - in;
      else if (out > 0)
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;

      if (n > count)
        n = count;

      memcpy(sp->tx_buf + in, ptr, n);
      ptr   += n;
      count -= n;

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  801ad0:	04c01a0e 	bge	zero,r19,801b3c <altera_avalon_jtag_uart_write+0xb8>
  801ad4:	94400c17 	ldw	r17,48(r18)
  801ad8:	95400d17 	ldw	r21,52(r18)
  801adc:	8d40032e 	bgeu	r17,r21,801aec <altera_avalon_jtag_uart_write+0x68>
  801ae0:	ac45c83a 	sub	r2,r21,r17
  801ae4:	143fffc4 	addi	r16,r2,-1
  801ae8:	00000606 	br	801b04 <altera_avalon_jtag_uart_write+0x80>
  801aec:	a8000326 	beq	r21,zero,801afc <altera_avalon_jtag_uart_write+0x78>
  801af0:	00820004 	movi	r2,2048
  801af4:	1461c83a 	sub	r16,r2,r17
  801af8:	00000206 	br	801b04 <altera_avalon_jtag_uart_write+0x80>
  801afc:	0081ffc4 	movi	r2,2047
  801b00:	1461c83a 	sub	r16,r2,r17
  801b04:	80000d26 	beq	r16,zero,801b3c <altera_avalon_jtag_uart_write+0xb8>
  801b08:	9c00012e 	bgeu	r19,r16,801b10 <altera_avalon_jtag_uart_write+0x8c>
  801b0c:	9821883a 	mov	r16,r19
  801b10:	9449883a 	add	r4,r18,r17
  801b14:	21020e04 	addi	r4,r4,2104
  801b18:	a00b883a 	mov	r5,r20
  801b1c:	800d883a 	mov	r6,r16
  801b20:	0803b8c0 	call	803b8c <memcpy>
  801b24:	a429883a 	add	r20,r20,r16
  801b28:	9c27c83a 	sub	r19,r19,r16
  801b2c:	8c05883a 	add	r2,r17,r16
  801b30:	1081ffcc 	andi	r2,r2,2047
  801b34:	90800c15 	stw	r2,48(r18)
  801b38:	04ffe616 	blt	zero,r19,801ad4 <altera_avalon_jtag_uart_write+0x50>
  801b3c:	0009303a 	rdctl	r4,status
  801b40:	00bfff84 	movi	r2,-2
  801b44:	2084703a 	and	r2,r4,r2
  801b48:	1001703a 	wrctl	status,r2
    }

    /*
     * If interrupts are disabled then we could transmit here, we only need 
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  801b4c:	90800817 	ldw	r2,32(r18)
  801b50:	10800094 	ori	r2,r2,2
  801b54:	90800815 	stw	r2,32(r18)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  801b58:	90c00017 	ldw	r3,0(r18)
  801b5c:	18800135 	stwio	r2,4(r3)
  801b60:	2001703a 	wrctl	status,r4
    alt_irq_enable_all(context);

    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  801b64:	04c0080e 	bge	zero,r19,801b88 <altera_avalon_jtag_uart_write+0x104>
    {
      if (flags & O_NONBLOCK)
  801b68:	b0000826 	beq	r22,zero,801b8c <altera_avalon_jtag_uart_write+0x108>
        break;

#ifdef __ucosii__
      /* OS Present: Pend on a flag if the OS is running, otherwise spin */
      if(OSRunning == OS_TRUE) {
        /*
         * When running in a multi-threaded mode, we pend on the write event
         * flag set or the timeout flag in the isr. This avoids wasting CPU
         * cycles waiting in this thread, when we could be doing something
         * more profitable elsewhere.
         */
        ALT_FLAG_PEND (sp->events,
                       ALT_JTAG_UART_WRITE_RDY | ALT_JTAG_UART_TIMEOUT,
                       OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                       0);
      }
      else {
        /*
         * OS not running: Wait for data to be removed from buffer.
         * Once the interrupt routine has removed some data then we
         * will be able to insert some more.
         */
        while (out == sp->tx_out && sp->host_inactive < sp->timeout)
          ;
      }
#else
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  801b6c:	90800d17 	ldw	r2,52(r18)
  801b70:	1540031e 	bne	r2,r21,801b80 <altera_avalon_jtag_uart_write+0xfc>
  801b74:	90c00917 	ldw	r3,36(r18)
  801b78:	90800117 	ldw	r2,4(r18)
  801b7c:	18bffb36 	bltu	r3,r2,801b6c <altera_avalon_jtag_uart_write+0xe8>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  801b80:	90800d17 	ldw	r2,52(r18)
  801b84:	15400126 	beq	r2,r21,801b8c <altera_avalon_jtag_uart_write+0x108>
        break;
    }
  }
  801b88:	04ffd116 	blt	zero,r19,801ad0 <altera_avalon_jtag_uart_write+0x4c>
  while (count > 0);

  /*
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    return ptr - start;
  801b8c:	a5c7c83a 	sub	r3,r20,r23
  801b90:	a5c0041e 	bne	r20,r23,801ba4 <altera_avalon_jtag_uart_write+0x120>
  else if (flags & O_NONBLOCK)
  801b94:	e090000c 	andi	r2,fp,16384
    return -EWOULDBLOCK;
  801b98:	00fffd44 	movi	r3,-11
  801b9c:	1000011e 	bne	r2,zero,801ba4 <altera_avalon_jtag_uart_write+0x120>
  else
    return -EIO; /* Host not connected */
  801ba0:	00fffec4 	movi	r3,-5
}
  801ba4:	1805883a 	mov	r2,r3
  801ba8:	dfc00917 	ldw	ra,36(sp)
  801bac:	df000817 	ldw	fp,32(sp)
  801bb0:	dc000717 	ldw	r16,28(sp)
  801bb4:	dc400617 	ldw	r17,24(sp)
  801bb8:	dc800517 	ldw	r18,20(sp)
  801bbc:	dcc00417 	ldw	r19,16(sp)
  801bc0:	dd000317 	ldw	r20,12(sp)
  801bc4:	dd400217 	ldw	r21,8(sp)
  801bc8:	dd800117 	ldw	r22,4(sp)
  801bcc:	ddc00017 	ldw	r23,0(sp)
  801bd0:	dec00a04 	addi	sp,sp,40
  801bd4:	f800283a 	ret

00801bd8 <lcd_write_command>:
/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  801bd8:	defffd04 	addi	sp,sp,-12
  801bdc:	dfc00215 	stw	ra,8(sp)
  801be0:	dc000115 	stw	r16,4(sp)
  801be4:	dc400015 	stw	r17,0(sp)
  801be8:	2823883a 	mov	r17,r5
  unsigned int base = sp->base;
  801bec:	24000017 	ldw	r16,0(r4)

  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  801bf0:	00c003f4 	movhi	r3,15
  801bf4:	18d09004 	addi	r3,r3,16960

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  801bf8:	20800807 	ldb	r2,32(r4)
  801bfc:	1000121e 	bne	r2,zero,801c48 <lcd_write_command+0x70>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    {
      sp->broken = 1;
      return;
  801c00:	80800137 	ldwio	r2,4(r16)
  801c04:	1080200c 	andi	r2,r2,128
  801c08:	10000b26 	beq	r2,zero,801c38 <lcd_write_command+0x60>
  801c0c:	01ffffc4 	movi	r7,-1
  801c10:	81400104 	addi	r5,r16,4
  801c14:	01802004 	movi	r6,128
  801c18:	19c7883a 	add	r3,r3,r7
  801c1c:	1800031e 	bne	r3,zero,801c2c <lcd_write_command+0x54>
  801c20:	00800044 	movi	r2,1
  801c24:	20800805 	stb	r2,32(r4)
  801c28:	00000706 	br	801c48 <lcd_write_command+0x70>
  801c2c:	28800037 	ldwio	r2,0(r5)
  801c30:	1184703a 	and	r2,r2,r6
  801c34:	103ff81e 	bne	r2,zero,801c18 <lcd_write_command+0x40>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  801c38:	01001904 	movi	r4,100
  801c3c:	08004dc0 	call	8004dc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  801c40:	88803fcc 	andi	r2,r17,255
  801c44:	80800035 	stwio	r2,0(r16)
}
  801c48:	dfc00217 	ldw	ra,8(sp)
  801c4c:	dc000117 	ldw	r16,4(sp)
  801c50:	dc400017 	ldw	r17,0(sp)
  801c54:	dec00304 	addi	sp,sp,12
  801c58:	f800283a 	ret

00801c5c <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  801c5c:	defffc04 	addi	sp,sp,-16
  801c60:	dfc00315 	stw	ra,12(sp)
  801c64:	dc000215 	stw	r16,8(sp)
  801c68:	dc400115 	stw	r17,4(sp)
  801c6c:	dc800015 	stw	r18,0(sp)
  801c70:	2021883a 	mov	r16,r4
  801c74:	2825883a 	mov	r18,r5
  unsigned int base = sp->base;
  801c78:	24400017 	ldw	r17,0(r4)

  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  801c7c:	00c003f4 	movhi	r3,15
  801c80:	18d09004 	addi	r3,r3,16960

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  801c84:	20800807 	ldb	r2,32(r4)
  801c88:	1000151e 	bne	r2,zero,801ce0 <lcd_write_data+0x84>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    {
      sp->broken = 1;
      return;
  801c8c:	88800137 	ldwio	r2,4(r17)
  801c90:	1080200c 	andi	r2,r2,128
  801c94:	10000b26 	beq	r2,zero,801cc4 <lcd_write_data+0x68>
  801c98:	01bfffc4 	movi	r6,-1
  801c9c:	89000104 	addi	r4,r17,4
  801ca0:	01402004 	movi	r5,128
  801ca4:	1987883a 	add	r3,r3,r6
  801ca8:	1800031e 	bne	r3,zero,801cb8 <lcd_write_data+0x5c>
  801cac:	00800044 	movi	r2,1
  801cb0:	80800805 	stb	r2,32(r16)
  801cb4:	00000a06 	br	801ce0 <lcd_write_data+0x84>
  801cb8:	20800037 	ldwio	r2,0(r4)
  801cbc:	1144703a 	and	r2,r2,r5
  801cc0:	103ff81e 	bne	r2,zero,801ca4 <lcd_write_data+0x48>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  801cc4:	01001904 	movi	r4,100
  801cc8:	08004dc0 	call	8004dc <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  801ccc:	90803fcc 	andi	r2,r18,255
  801cd0:	88800235 	stwio	r2,8(r17)

  sp->address++;
  801cd4:	808008c3 	ldbu	r2,35(r16)
  801cd8:	10800044 	addi	r2,r2,1
  801cdc:	808008c5 	stb	r2,35(r16)
}
  801ce0:	dfc00317 	ldw	ra,12(sp)
  801ce4:	dc000217 	ldw	r16,8(sp)
  801ce8:	dc400117 	ldw	r17,4(sp)
  801cec:	dc800017 	ldw	r18,0(sp)
  801cf0:	dec00404 	addi	sp,sp,16
  801cf4:	f800283a 	ret

00801cf8 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  801cf8:	defffa04 	addi	sp,sp,-24
  801cfc:	dfc00515 	stw	ra,20(sp)
  801d00:	dc000415 	stw	r16,16(sp)
  801d04:	dc400315 	stw	r17,12(sp)
  801d08:	dc800215 	stw	r18,8(sp)
  801d0c:	dcc00115 	stw	r19,4(sp)
  801d10:	dd000015 	stw	r20,0(sp)
  801d14:	2025883a 	mov	r18,r4
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  801d18:	01400044 	movi	r5,1
  801d1c:	0801bd80 	call	801bd8 <lcd_write_command>

  sp->x = 0;
  801d20:	90000845 	stb	zero,33(r18)
  sp->y = 0;
  801d24:	90000885 	stb	zero,34(r18)
  sp->address = 0;
  801d28:	900008c5 	stb	zero,35(r18)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801d2c:	0023883a 	mov	r17,zero
  801d30:	05000804 	movi	r20,32
  801d34:	04c00044 	movi	r19,1
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  801d38:	8c0018e4 	muli	r16,r17,99
  801d3c:	84a1883a 	add	r16,r16,r18
  801d40:	81001004 	addi	r4,r16,64
  801d44:	a00b883a 	mov	r5,r20
  801d48:	01801444 	movi	r6,81
  801d4c:	0803c480 	call	803c48 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  801d50:	81000c04 	addi	r4,r16,48
  801d54:	a00b883a 	mov	r5,r20
  801d58:	01800404 	movi	r6,16
  801d5c:	0803c480 	call	803c48 <memset>
    sp->line[y].width = 0;
  801d60:	80002445 	stb	zero,145(r16)
  801d64:	8ce3883a 	add	r17,r17,r19
  801d68:	9c7ff30e 	bge	r19,r17,801d38 <lcd_clear_screen+0x40>
  }
}
  801d6c:	dfc00517 	ldw	ra,20(sp)
  801d70:	dc000417 	ldw	r16,16(sp)
  801d74:	dc400317 	ldw	r17,12(sp)
  801d78:	dc800217 	ldw	r18,8(sp)
  801d7c:	dcc00117 	ldw	r19,4(sp)
  801d80:	dd000017 	ldw	r20,0(sp)
  801d84:	dec00604 	addi	sp,sp,24
  801d88:	f800283a 	ret

00801d8c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  801d8c:	defff504 	addi	sp,sp,-44
  801d90:	dfc00a15 	stw	ra,40(sp)
  801d94:	df000915 	stw	fp,36(sp)
  801d98:	dc000815 	stw	r16,32(sp)
  801d9c:	dc400715 	stw	r17,28(sp)
  801da0:	dc800615 	stw	r18,24(sp)
  801da4:	dcc00515 	stw	r19,20(sp)
  801da8:	dd000415 	stw	r20,16(sp)
  801dac:	dd400315 	stw	r21,12(sp)
  801db0:	dd800215 	stw	r22,8(sp)
  801db4:	ddc00115 	stw	r23,4(sp)
  801db8:	2029883a 	mov	r20,r4
  int y, x;

  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  801dbc:	20800947 	ldb	r2,37(r4)
  801dc0:	d8800015 	stw	r2,0(sp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801dc4:	0039883a 	mov	fp,zero
  {
    int width  = sp->line[y].width;
  801dc8:	e08018e4 	muli	r2,fp,99
  801dcc:	1505883a 	add	r2,r2,r20
  801dd0:	10802404 	addi	r2,r2,144
  801dd4:	15800047 	ldb	r22,1(r2)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  801dd8:	10800083 	ldbu	r2,2(r2)
  801ddc:	d8c00017 	ldw	r3,0(sp)
  801de0:	10c5383a 	mul	r2,r2,r3
  801de4:	102bd23a 	srai	r21,r2,8
    if (offset >= width)
  801de8:	ad800116 	blt	r21,r22,801df0 <lcd_repaint_screen+0x64>
      offset = 0;
  801dec:	002b883a 	mov	r21,zero

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  801df0:	0025883a 	mov	r18,zero
  801df4:	e08018e4 	muli	r2,fp,99
  801df8:	1527883a 	add	r19,r2,r20
  801dfc:	d0a00304 	addi	r2,gp,-32756
  801e00:	e0af883a 	add	r23,fp,r2
    {
      char c = sp->line[y].data[(x + offset) % width];
  801e04:	9549883a 	add	r4,r18,r21
  801e08:	b00b883a 	mov	r5,r22
  801e0c:	0803df00 	call	803df0 <__modsi3>
  801e10:	9885883a 	add	r2,r19,r2
  801e14:	14401003 	ldbu	r17,64(r2)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  801e18:	9c85883a 	add	r2,r19,r18
  801e1c:	10c00c07 	ldb	r3,48(r2)
  801e20:	88803fcc 	andi	r2,r17,255
  801e24:	1080201c 	xori	r2,r2,128
  801e28:	10bfe004 	addi	r2,r2,-128
  801e2c:	18800e26 	beq	r3,r2,801e68 <lcd_repaint_screen+0xdc>
      {
        unsigned char address = x + colstart[y];
  801e30:	b8800003 	ldbu	r2,0(r23)
  801e34:	90a1883a 	add	r16,r18,r2

        if (address != sp->address)
  801e38:	80c03fcc 	andi	r3,r16,255
  801e3c:	a08008c7 	ldb	r2,35(r20)
  801e40:	18800426 	beq	r3,r2,801e54 <lcd_repaint_screen+0xc8>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  801e44:	a009883a 	mov	r4,r20
  801e48:	19402014 	ori	r5,r3,128
  801e4c:	0801bd80 	call	801bd8 <lcd_write_command>
          sp->address = address;
  801e50:	a40008c5 	stb	r16,35(r20)
        }

        lcd_write_data(sp, c);
  801e54:	a009883a 	mov	r4,r20
  801e58:	89403fcc 	andi	r5,r17,255
  801e5c:	0801c5c0 	call	801c5c <lcd_write_data>
        sp->line[y].visible[x] = c;
  801e60:	9c85883a 	add	r2,r19,r18
  801e64:	14400c05 	stb	r17,48(r2)
  801e68:	94800044 	addi	r18,r18,1
  801e6c:	008003c4 	movi	r2,15
  801e70:	14bfe40e 	bge	r2,r18,801e04 <lcd_repaint_screen+0x78>
  801e74:	e7000044 	addi	fp,fp,1
  801e78:	00800044 	movi	r2,1
  801e7c:	173fd20e 	bge	r2,fp,801dc8 <lcd_repaint_screen+0x3c>
      }
    }
  }
}
  801e80:	dfc00a17 	ldw	ra,40(sp)
  801e84:	df000917 	ldw	fp,36(sp)
  801e88:	dc000817 	ldw	r16,32(sp)
  801e8c:	dc400717 	ldw	r17,28(sp)
  801e90:	dc800617 	ldw	r18,24(sp)
  801e94:	dcc00517 	ldw	r19,20(sp)
  801e98:	dd000417 	ldw	r20,16(sp)
  801e9c:	dd400317 	ldw	r21,12(sp)
  801ea0:	dd800217 	ldw	r22,8(sp)
  801ea4:	ddc00117 	ldw	r23,4(sp)
  801ea8:	dec00b04 	addi	sp,sp,44
  801eac:	f800283a 	ret

00801eb0 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  801eb0:	defffc04 	addi	sp,sp,-16
  801eb4:	dfc00315 	stw	ra,12(sp)
  801eb8:	dc000215 	stw	r16,8(sp)
  801ebc:	dc400115 	stw	r17,4(sp)
  801ec0:	dc800015 	stw	r18,0(sp)
  801ec4:	2023883a 	mov	r17,r4
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  801ec8:	0021883a 	mov	r16,zero
  801ecc:	04800044 	movi	r18,1
  {
    if (y < ALT_LCD_HEIGHT-1)
  801ed0:	04000716 	blt	zero,r16,801ef0 <lcd_scroll_up+0x40>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  801ed4:	814018e4 	muli	r5,r16,99
  801ed8:	2c4b883a 	add	r5,r5,r17
  801edc:	29001004 	addi	r4,r5,64
  801ee0:	294028c4 	addi	r5,r5,163
  801ee4:	01801404 	movi	r6,80
  801ee8:	0803b8c0 	call	803b8c <memcpy>
  801eec:	00000606 	br	801f08 <lcd_scroll_up+0x58>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  801ef0:	810018e4 	muli	r4,r16,99
  801ef4:	2449883a 	add	r4,r4,r17
  801ef8:	21001004 	addi	r4,r4,64
  801efc:	01400804 	movi	r5,32
  801f00:	01801404 	movi	r6,80
  801f04:	0803c480 	call	803c48 <memset>
  801f08:	84a1883a 	add	r16,r16,r18
  801f0c:	943ff00e 	bge	r18,r16,801ed0 <lcd_scroll_up+0x20>
  }

  sp->y--;
  801f10:	88800883 	ldbu	r2,34(r17)
  801f14:	10bfffc4 	addi	r2,r2,-1
  801f18:	88800885 	stb	r2,34(r17)
}
  801f1c:	dfc00317 	ldw	ra,12(sp)
  801f20:	dc000217 	ldw	r16,8(sp)
  801f24:	dc400117 	ldw	r17,4(sp)
  801f28:	dc800017 	ldw	r18,0(sp)
  801f2c:	dec00404 	addi	sp,sp,16
  801f30:	f800283a 	ret

00801f34 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  801f34:	defffd04 	addi	sp,sp,-12
  801f38:	dfc00215 	stw	ra,8(sp)
  801f3c:	dc000115 	stw	r16,4(sp)
  801f40:	dc400015 	stw	r17,0(sp)
  801f44:	2021883a 	mov	r16,r4
  int parm1 = 0, parm2 = 0;
  801f48:	0011883a 	mov	r8,zero
  801f4c:	0017883a 	mov	r11,zero

  if (sp->escape[0] == '[')
  801f50:	20800a07 	ldb	r2,40(r4)
  801f54:	108016d8 	cmpnei	r2,r2,91
  801f58:	1000321e 	bne	r2,zero,802024 <lcd_handle_escape+0xf0>
  {
    char * ptr = sp->escape+1;
  801f5c:	21800a44 	addi	r6,r4,41
    while (isdigit(*ptr))
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  801f60:	30800007 	ldb	r2,0(r6)
  801f64:	1009883a 	mov	r4,r2
  801f68:	00c02034 	movhi	r3,128
  801f6c:	18cfde84 	addi	r3,r3,16250
  801f70:	1813883a 	mov	r9,r3
  801f74:	10c5883a 	add	r2,r2,r3
  801f78:	10800003 	ldbu	r2,0(r2)
  801f7c:	00c00104 	movi	r3,4
  801f80:	180f883a 	mov	r7,r3
  801f84:	10c4703a 	and	r2,r2,r3
  801f88:	10000b26 	beq	r2,zero,801fb8 <lcd_handle_escape+0x84>
  801f8c:	02800284 	movi	r10,10
  801f90:	00fff404 	movi	r3,-48
  801f94:	4285383a 	mul	r2,r8,r10
  801f98:	1105883a 	add	r2,r2,r4
  801f9c:	10d1883a 	add	r8,r2,r3
  801fa0:	31800044 	addi	r6,r6,1
  801fa4:	31000007 	ldb	r4,0(r6)
  801fa8:	2245883a 	add	r2,r4,r9
  801fac:	10800003 	ldbu	r2,0(r2)
  801fb0:	11c4703a 	and	r2,r2,r7
  801fb4:	103ff71e 	bne	r2,zero,801f94 <lcd_handle_escape+0x60>

    if (*ptr == ';')
  801fb8:	30800007 	ldb	r2,0(r6)
  801fbc:	10800ed8 	cmpnei	r2,r2,59
  801fc0:	1000191e 	bne	r2,zero,802028 <lcd_handle_escape+0xf4>
    {
      ptr++;
  801fc4:	31800044 	addi	r6,r6,1
      while (isdigit(*ptr))
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  801fc8:	30800007 	ldb	r2,0(r6)
  801fcc:	1009883a 	mov	r4,r2
  801fd0:	00c02034 	movhi	r3,128
  801fd4:	18cfde84 	addi	r3,r3,16250
  801fd8:	1813883a 	mov	r9,r3
  801fdc:	10c5883a 	add	r2,r2,r3
  801fe0:	10800003 	ldbu	r2,0(r2)
  801fe4:	00c00104 	movi	r3,4
  801fe8:	180f883a 	mov	r7,r3
  801fec:	10c4703a 	and	r2,r2,r3
  801ff0:	10000d26 	beq	r2,zero,802028 <lcd_handle_escape+0xf4>
  801ff4:	02800284 	movi	r10,10
  801ff8:	00fff404 	movi	r3,-48
  801ffc:	5a85383a 	mul	r2,r11,r10
  802000:	1105883a 	add	r2,r2,r4
  802004:	10d7883a 	add	r11,r2,r3
  802008:	31800044 	addi	r6,r6,1
  80200c:	31000007 	ldb	r4,0(r6)
  802010:	2245883a 	add	r2,r4,r9
  802014:	10800003 	ldbu	r2,0(r2)
  802018:	11c4703a 	and	r2,r2,r7
  80201c:	103ff71e 	bne	r2,zero,801ffc <lcd_handle_escape+0xc8>
  802020:	00000106 	br	802028 <lcd_handle_escape+0xf4>
    }
  }
  else
    parm1 = -1;
  802024:	023fffc4 	movi	r8,-1

  switch (c)
  802028:	29403fcc 	andi	r5,r5,255
  80202c:	2940201c 	xori	r5,r5,128
  802030:	297fe004 	addi	r5,r5,-128
  802034:	288012a0 	cmpeqi	r2,r5,74
  802038:	10001d1e 	bne	r2,zero,8020b0 <lcd_handle_escape+0x17c>
  80203c:	288012c8 	cmpgei	r2,r5,75
  802040:	1000031e 	bne	r2,zero,802050 <lcd_handle_escape+0x11c>
  802044:	28801220 	cmpeqi	r2,r5,72
  802048:	1000051e 	bne	r2,zero,802060 <lcd_handle_escape+0x12c>
  80204c:	00002a06 	br	8020f8 <lcd_handle_escape+0x1c4>
  802050:	288012e0 	cmpeqi	r2,r5,75
  802054:	10001b1e 	bne	r2,zero,8020c4 <lcd_handle_escape+0x190>
  802058:	288019a0 	cmpeqi	r2,r5,102
  80205c:	10002626 	beq	r2,zero,8020f8 <lcd_handle_escape+0x1c4>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  802060:	02c0020e 	bge	zero,r11,80206c <lcd_handle_escape+0x138>
      sp->x = parm2 - 1;
  802064:	58bfffc4 	addi	r2,r11,-1
  802068:	80800845 	stb	r2,33(r16)
    if (parm1 > 0)
  80206c:	0200220e 	bge	zero,r8,8020f8 <lcd_handle_escape+0x1c4>
    {
      sp->y = parm1 - 1;
  802070:	40bfffc4 	addi	r2,r8,-1
  802074:	80800885 	stb	r2,34(r16)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  802078:	10803fcc 	andi	r2,r2,255
  80207c:	10800170 	cmpltui	r2,r2,5
  802080:	1000021e 	bne	r2,zero,80208c <lcd_handle_escape+0x158>
        sp->y = ALT_LCD_HEIGHT * 2;
  802084:	00800104 	movi	r2,4
  802088:	80800885 	stb	r2,34(r16)
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
  80208c:	80c00883 	ldbu	r3,34(r16)
  802090:	00800084 	movi	r2,2
  802094:	10c0182e 	bgeu	r2,r3,8020f8 <lcd_handle_escape+0x1c4>
  802098:	1023883a 	mov	r17,r2
  80209c:	8009883a 	mov	r4,r16
  8020a0:	0801eb00 	call	801eb0 <lcd_scroll_up>
  8020a4:	80800883 	ldbu	r2,34(r16)
  8020a8:	88bffc36 	bltu	r17,r2,80209c <lcd_handle_escape+0x168>
    }
    break;
  8020ac:	00001206 	br	8020f8 <lcd_handle_escape+0x1c4>

  case 'J':
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  8020b0:	40800098 	cmpnei	r2,r8,2
  8020b4:	1000101e 	bne	r2,zero,8020f8 <lcd_handle_escape+0x1c4>
      lcd_clear_screen(sp);
  8020b8:	8009883a 	mov	r4,r16
  8020bc:	0801cf80 	call	801cf8 <lcd_clear_screen>
    break;
  8020c0:	00000d06 	br	8020f8 <lcd_handle_escape+0x1c4>

  case 'K':
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  8020c4:	02000c16 	blt	zero,r8,8020f8 <lcd_handle_escape+0x1c4>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  8020c8:	80c00843 	ldbu	r3,33(r16)
  8020cc:	18801428 	cmpgeui	r2,r3,80
  8020d0:	1000091e 	bne	r2,zero,8020f8 <lcd_handle_escape+0x1c4>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  8020d4:	81000883 	ldbu	r4,34(r16)
  8020d8:	210018e4 	muli	r4,r4,99
  8020dc:	2409883a 	add	r4,r4,r16
  8020e0:	20c9883a 	add	r4,r4,r3
  8020e4:	21001004 	addi	r4,r4,64
  8020e8:	01400804 	movi	r5,32
  8020ec:	01801404 	movi	r6,80
  8020f0:	30cdc83a 	sub	r6,r6,r3
  8020f4:	0803c480 	call	803c48 <memset>
    }
    break;
  }
}
  8020f8:	dfc00217 	ldw	ra,8(sp)
  8020fc:	dc000117 	ldw	r16,4(sp)
  802100:	dc400017 	ldw	r17,0(sp)
  802104:	dec00304 	addi	sp,sp,12
  802108:	f800283a 	ret

0080210c <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  80210c:	defff804 	addi	sp,sp,-32
  802110:	dfc00715 	stw	ra,28(sp)
  802114:	dc000615 	stw	r16,24(sp)
  802118:	dc400515 	stw	r17,20(sp)
  80211c:	dc800415 	stw	r18,16(sp)
  802120:	dcc00315 	stw	r19,12(sp)
  802124:	dd000215 	stw	r20,8(sp)
  802128:	dd400115 	stw	r21,4(sp)
  80212c:	dd800015 	stw	r22,0(sp)
  802130:	2023883a 	mov	r17,r4
  802134:	2825883a 	mov	r18,r5
  802138:	302d883a 	mov	r22,r6
  const char* end = ptr + len;
  80213c:	29a7883a 	add	r19,r5,r6

  int y;
  int widthmax;

  /* When running in a multi threaded environment, obtain the "write_lock"
   * semaphore. This ensures that writing to the device is thread-safe.
   */

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  802140:	00800044 	movi	r2,1
  802144:	208009c5 	stb	r2,39(r4)

  for ( ; ptr < end ; ptr++)
  802148:	2cc0602e 	bgeu	r5,r19,8022cc <altera_avalon_lcd_16207_write+0x1c0>
  {
    char c = *ptr;
  80214c:	94000003 	ldbu	r16,0(r18)

    if (sp->esccount >= 0)
  802150:	88800907 	ldb	r2,36(r17)
  802154:	10002616 	blt	r2,zero,8021f0 <altera_avalon_lcd_16207_write+0xe4>
    {
      unsigned int esccount = sp->esccount;
  802158:	1009883a 	mov	r4,r2

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  80215c:	1000051e 	bne	r2,zero,802174 <altera_avalon_lcd_16207_write+0x68>
  802160:	80c03fcc 	andi	r3,r16,255
  802164:	18c0201c 	xori	r3,r3,128
  802168:	18ffe004 	addi	r3,r3,-128
  80216c:	008016c4 	movi	r2,91
  802170:	18800c1e 	bne	r3,r2,8021a4 <altera_avalon_lcd_16207_write+0x98>
  802174:	20001526 	beq	r4,zero,8021cc <altera_avalon_lcd_16207_write+0xc0>
  802178:	80c03fcc 	andi	r3,r16,255
  80217c:	18c0201c 	xori	r3,r3,128
  802180:	18ffe004 	addi	r3,r3,-128
  802184:	00802034 	movhi	r2,128
  802188:	108fde84 	addi	r2,r2,16250
  80218c:	1885883a 	add	r2,r3,r2
  802190:	10800003 	ldbu	r2,0(r2)
  802194:	1080010c 	andi	r2,r2,4
  802198:	10000c1e 	bne	r2,zero,8021cc <altera_avalon_lcd_16207_write+0xc0>
  80219c:	00800ec4 	movi	r2,59
  8021a0:	18800a26 	beq	r3,r2,8021cc <altera_avalon_lcd_16207_write+0xc0>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
  8021a4:	2445883a 	add	r2,r4,r17
  8021a8:	10000a05 	stb	zero,40(r2)

        lcd_handle_escape(sp, c);
  8021ac:	8809883a 	mov	r4,r17
  8021b0:	81403fcc 	andi	r5,r16,255
  8021b4:	2940201c 	xori	r5,r5,128
  8021b8:	297fe004 	addi	r5,r5,-128
  8021bc:	0801f340 	call	801f34 <lcd_handle_escape>

        sp->esccount = -1;
  8021c0:	00bfffc4 	movi	r2,-1
  8021c4:	88800905 	stb	r2,36(r17)
  8021c8:	00003e06 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  8021cc:	88c00903 	ldbu	r3,36(r17)
  8021d0:	00800184 	movi	r2,6
  8021d4:	10c03b36 	bltu	r2,r3,8022c4 <altera_avalon_lcd_16207_write+0x1b8>
      {
        sp->escape[esccount] = c;
  8021d8:	2445883a 	add	r2,r4,r17
  8021dc:	14000a05 	stb	r16,40(r2)
        sp->esccount++;
  8021e0:	88800903 	ldbu	r2,36(r17)
  8021e4:	10800044 	addi	r2,r2,1
  8021e8:	88800905 	stb	r2,36(r17)
  8021ec:	00003506 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
      }
    }
    else if (c == 27) /* ESC */
  8021f0:	808006d8 	cmpnei	r2,r16,27
  8021f4:	1000021e 	bne	r2,zero,802200 <altera_avalon_lcd_16207_write+0xf4>
    {
      sp->esccount = 0;
  8021f8:	88000905 	stb	zero,36(r17)
  8021fc:	00003106 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
    }
    else if (c == '\r')
  802200:	80800358 	cmpnei	r2,r16,13
  802204:	1000021e 	bne	r2,zero,802210 <altera_avalon_lcd_16207_write+0x104>
    {
      sp->x = 0;
  802208:	88000845 	stb	zero,33(r17)
  80220c:	00002d06 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
    }
    else if (c == '\n')
  802210:	80800298 	cmpnei	r2,r16,10
  802214:	10000a1e 	bne	r2,zero,802240 <altera_avalon_lcd_16207_write+0x134>
    {
      sp->x = 0;
  802218:	88000845 	stb	zero,33(r17)
      sp->y++;
  80221c:	88800883 	ldbu	r2,34(r17)
  802220:	10800044 	addi	r2,r2,1
  802224:	88800885 	stb	r2,34(r17)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  802228:	10803fcc 	andi	r2,r2,255
  80222c:	108000f0 	cmpltui	r2,r2,3
  802230:	1000241e 	bne	r2,zero,8022c4 <altera_avalon_lcd_16207_write+0x1b8>
        lcd_scroll_up(sp);
  802234:	8809883a 	mov	r4,r17
  802238:	0801eb00 	call	801eb0 <lcd_scroll_up>
  80223c:	00002106 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
    }
    else if (c == '\b')
  802240:	80800218 	cmpnei	r2,r16,8
  802244:	1000061e 	bne	r2,zero,802260 <altera_avalon_lcd_16207_write+0x154>
    {
      if (sp->x > 0)
  802248:	88800843 	ldbu	r2,33(r17)
  80224c:	10001d26 	beq	r2,zero,8022c4 <altera_avalon_lcd_16207_write+0x1b8>
        sp->x--;
  802250:	88800843 	ldbu	r2,33(r17)
  802254:	10bfffc4 	addi	r2,r2,-1
  802258:	88800845 	stb	r2,33(r17)
  80225c:	00001906 	br	8022c4 <altera_avalon_lcd_16207_write+0x1b8>
    }
    else if (isprint(c))
  802260:	80803fcc 	andi	r2,r16,255
  802264:	1080201c 	xori	r2,r2,128
  802268:	10bfe004 	addi	r2,r2,-128
  80226c:	00c02034 	movhi	r3,128
  802270:	18cfde84 	addi	r3,r3,16250
  802274:	10c5883a 	add	r2,r2,r3
  802278:	10800007 	ldb	r2,0(r2)
  80227c:	108025cc 	andi	r2,r2,151
  802280:	10001026 	beq	r2,zero,8022c4 <altera_avalon_lcd_16207_write+0x1b8>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  802284:	88800883 	ldbu	r2,34(r17)
  802288:	108000b0 	cmpltui	r2,r2,2
  80228c:	1000021e 	bne	r2,zero,802298 <altera_avalon_lcd_16207_write+0x18c>
        lcd_scroll_up(sp);
  802290:	8809883a 	mov	r4,r17
  802294:	0801eb00 	call	801eb0 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  802298:	88c00843 	ldbu	r3,33(r17)
  80229c:	18801428 	cmpgeui	r2,r3,80
  8022a0:	1000051e 	bne	r2,zero,8022b8 <altera_avalon_lcd_16207_write+0x1ac>
        sp->line[sp->y].data[sp->x] = c;
  8022a4:	88800883 	ldbu	r2,34(r17)
  8022a8:	108018e4 	muli	r2,r2,99
  8022ac:	1445883a 	add	r2,r2,r17
  8022b0:	10c5883a 	add	r2,r2,r3
  8022b4:	14001005 	stb	r16,64(r2)

      sp->x++;
  8022b8:	88800843 	ldbu	r2,33(r17)
  8022bc:	10800044 	addi	r2,r2,1
  8022c0:	88800845 	stb	r2,33(r17)
  8022c4:	94800044 	addi	r18,r18,1
  8022c8:	94ffa036 	bltu	r18,r19,80214c <altera_avalon_lcd_16207_write+0x40>
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  8022cc:	05000404 	movi	r20,16
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8022d0:	0025883a 	mov	r18,zero
  8022d4:	020018c4 	movi	r8,99
  8022d8:	01c00fc4 	movi	r7,63
  8022dc:	01400804 	movi	r5,32
  8022e0:	01bfffc4 	movi	r6,-1
  8022e4:	02800044 	movi	r10,1
  8022e8:	02402404 	movi	r9,144
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  8022ec:	00c01404 	movi	r3,80
  8022f0:	9205383a 	mul	r2,r18,r8
  8022f4:	1449883a 	add	r4,r2,r17
      if (sp->line[y].data[width-1] != ' ')
  8022f8:	20c5883a 	add	r2,r4,r3
  8022fc:	11c5883a 	add	r2,r2,r7
  802300:	10800007 	ldb	r2,0(r2)
  802304:	1140021e 	bne	r2,r5,802310 <altera_avalon_lcd_16207_write+0x204>
  802308:	1987883a 	add	r3,r3,r6
  80230c:	00fffa16 	blt	zero,r3,8022f8 <altera_avalon_lcd_16207_write+0x1ec>
        break;

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  802310:	00800404 	movi	r2,16
  802314:	10c00216 	blt	r2,r3,802320 <altera_avalon_lcd_16207_write+0x214>
      width = ALT_LCD_WIDTH;
  802318:	1007883a 	mov	r3,r2
  80231c:	00000106 	br	802324 <altera_avalon_lcd_16207_write+0x218>
    else
      width++;
  802320:	1a87883a 	add	r3,r3,r10

    sp->line[y].width = width;
  802324:	9205383a 	mul	r2,r18,r8
  802328:	1445883a 	add	r2,r2,r17
  80232c:	1245883a 	add	r2,r2,r9
  802330:	10c00045 	stb	r3,1(r2)
    if (widthmax < width)
  802334:	a0c0010e 	bge	r20,r3,80233c <altera_avalon_lcd_16207_write+0x230>
      widthmax = width;
  802338:	1829883a 	mov	r20,r3
    sp->line[y].speed = 0; /* By default lines don't scroll */
  80233c:	9205383a 	mul	r2,r18,r8
  802340:	1445883a 	add	r2,r2,r17
  802344:	1245883a 	add	r2,r2,r9
  802348:	10000085 	stb	zero,2(r2)
  80234c:	94800044 	addi	r18,r18,1
  802350:	54bfe60e 	bge	r10,r18,8022ec <altera_avalon_lcd_16207_write+0x1e0>
  }

  if (widthmax <= ALT_LCD_WIDTH)
  802354:	a0800448 	cmpgei	r2,r20,17
  802358:	1000021e 	bne	r2,zero,802364 <altera_avalon_lcd_16207_write+0x258>
    sp->scrollmax = 0;
  80235c:	88000985 	stb	zero,38(r17)
  802360:	00001006 	br	8023a4 <altera_avalon_lcd_16207_write+0x298>
  else
  {
    widthmax *= 2;
  802364:	a529883a 	add	r20,r20,r20
    sp->scrollmax = widthmax;
  802368:	8d000985 	stb	r20,38(r17)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80236c:	0025883a 	mov	r18,zero
  802370:	05400404 	movi	r21,16
  802374:	04c00044 	movi	r19,1
      if (sp->line[y].width > ALT_LCD_WIDTH)
  802378:	908018e4 	muli	r2,r18,99
  80237c:	1445883a 	add	r2,r2,r17
  802380:	14002404 	addi	r16,r2,144
  802384:	81000047 	ldb	r4,1(r16)
  802388:	a900040e 	bge	r21,r4,80239c <altera_avalon_lcd_16207_write+0x290>
      {
        /* You have three options for how to make the display scroll, chosen
         * using the preprocessor directives below
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  80238c:	21004024 	muli	r4,r4,256
  802390:	a00b883a 	mov	r5,r20
  802394:	0803da00 	call	803da0 <__divsi3>
  802398:	80800085 	stb	r2,2(r16)
  80239c:	94e5883a 	add	r18,r18,r19
  8023a0:	9cbff50e 	bge	r19,r18,802378 <altera_avalon_lcd_16207_write+0x26c>
  8023a4:	04800044 	movi	r18,1
#elif 1
        /* This option pads the shorter lines with spaces so that they all
         * scroll together.
         */
        sp->line[y].width = widthmax / 2;
        sp->line[y].speed = 256/2;
#else
        /* This option makes the shorter lines stop after they have rotated
         * and waits for the longer lines to catch up
         */
        sp->line[y].speed = 256/2;
#endif
      }
  }

  /* Repaint once, then check whether there has been a missed repaint
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  8023a8:	8c000947 	ldb	r16,37(r17)

    lcd_repaint_screen(sp);
  8023ac:	8809883a 	mov	r4,r17
  8023b0:	0801d8c0 	call	801d8c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  8023b4:	880009c5 	stb	zero,39(r17)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  8023b8:	88800947 	ldb	r2,37(r17)
  8023bc:	14000226 	beq	r2,r16,8023c8 <altera_avalon_lcd_16207_write+0x2bc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  8023c0:	8c8009c5 	stb	r18,39(r17)
  8023c4:	003ff806 	br	8023a8 <altera_avalon_lcd_16207_write+0x29c>
  }

  /* Now that access to the display is complete, release the write
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
}
  8023c8:	b005883a 	mov	r2,r22
  8023cc:	dfc00717 	ldw	ra,28(sp)
  8023d0:	dc000617 	ldw	r16,24(sp)
  8023d4:	dc400517 	ldw	r17,20(sp)
  8023d8:	dc800417 	ldw	r18,16(sp)
  8023dc:	dcc00317 	ldw	r19,12(sp)
  8023e0:	dd000217 	ldw	r20,8(sp)
  8023e4:	dd400117 	ldw	r21,4(sp)
  8023e8:	dd800017 	ldw	r22,0(sp)
  8023ec:	dec00804 	addi	sp,sp,32
  8023f0:	f800283a 	ret

008023f4 <alt_lcd_16207_timeout>:

/* --------------------------------------------------------------------- */

/* This should be in a top level header file really */
#define container_of(ptr, type, member) ((type *)((char *)ptr - offsetof(type, member)))

/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  8023f4:	defffe04 	addi	sp,sp,-8
  8023f8:	dfc00115 	stw	ra,4(sp)
  8023fc:	dc000015 	stw	r16,0(sp)
  802400:	2021883a 	mov	r16,r4
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  802404:	20800947 	ldb	r2,37(r4)
  802408:	10800044 	addi	r2,r2,1
  80240c:	20c00987 	ldb	r3,38(r4)
  802410:	10c00216 	blt	r2,r3,80241c <alt_lcd_16207_timeout+0x28>
    sp->scrollpos = 0;
  802414:	20000945 	stb	zero,37(r4)
  802418:	00000306 	br	802428 <alt_lcd_16207_timeout+0x34>
  else
    sp->scrollpos = sp->scrollpos + 1;
  80241c:	20800943 	ldbu	r2,37(r4)
  802420:	10800044 	addi	r2,r2,1
  802424:	20800945 	stb	r2,37(r4)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  802428:	80800987 	ldb	r2,38(r16)
  80242c:	0080040e 	bge	zero,r2,802440 <alt_lcd_16207_timeout+0x4c>
  802430:	808009c7 	ldb	r2,39(r16)
  802434:	1000021e 	bne	r2,zero,802440 <alt_lcd_16207_timeout+0x4c>
    lcd_repaint_screen(sp);
  802438:	8009883a 	mov	r4,r16
  80243c:	0801d8c0 	call	801d8c <lcd_repaint_screen>

  return sp->period;
}
  802440:	80800717 	ldw	r2,28(r16)
  802444:	dfc00117 	ldw	ra,4(sp)
  802448:	dc000017 	ldw	r16,0(sp)
  80244c:	dec00204 	addi	sp,sp,8
  802450:	f800283a 	ret

00802454 <altera_avalon_lcd_16207_init>:

/* --------------------------------------------------------------------- */

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  802454:	defffc04 	addi	sp,sp,-16
  802458:	dfc00315 	stw	ra,12(sp)
  80245c:	dc000215 	stw	r16,8(sp)
  802460:	dc400115 	stw	r17,4(sp)
  802464:	dc800015 	stw	r18,0(sp)
  802468:	2021883a 	mov	r16,r4
  unsigned int base = sp->base;
  80246c:	24800017 	ldw	r18,0(r4)

  /* Mark the device as functional */
  sp->broken = 0;
  802470:	20000805 	stb	zero,32(r4)

  ALT_SEM_CREATE (&sp->write_lock, 1);

  /* The initialisation sequence below is copied from the datasheet for
   * the 16207 LCD display.  The first commands need to be timed because
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  802474:	010ea604 	movi	r4,15000
  802478:	08004dc0 	call	8004dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  80247c:	04400c04 	movi	r17,48
  802480:	94400035 	stwio	r17,0(r18)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  802484:	01040104 	movi	r4,4100
  802488:	08004dc0 	call	8004dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  80248c:	94400035 	stwio	r17,0(r18)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  802490:	0100fa04 	movi	r4,1000
  802494:	08004dc0 	call	8004dc <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  802498:	94400035 	stwio	r17,0(r18)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  80249c:	8009883a 	mov	r4,r16
  8024a0:	01400e04 	movi	r5,56
  8024a4:	0801bd80 	call	801bd8 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8024a8:	8009883a 	mov	r4,r16
  8024ac:	01400204 	movi	r5,8
  8024b0:	0801bd80 	call	801bd8 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8024b4:	8009883a 	mov	r4,r16
  8024b8:	0801cf80 	call	801cf8 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  8024bc:	8009883a 	mov	r4,r16
  8024c0:	01400184 	movi	r5,6
  8024c4:	0801bd80 	call	801bd8 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  8024c8:	8009883a 	mov	r4,r16
  8024cc:	01400304 	movi	r5,12
  8024d0:	0801bd80 	call	801bd8 <lcd_write_command>

  sp->esccount = -1;
  8024d4:	00bfffc4 	movi	r2,-1
  8024d8:	80800905 	stb	r2,36(r16)
  memset(sp->escape, 0, sizeof(sp->escape));
  8024dc:	80000a15 	stw	zero,40(r16)
  8024e0:	80000b15 	stw	zero,44(r16)

  sp->scrollpos = 0;
  8024e4:	80000945 	stb	zero,37(r16)
  sp->scrollmax = 0;
  8024e8:	80000985 	stb	zero,38(r16)
  sp->active = 0;
  8024ec:	800009c5 	stb	zero,39(r16)
  8024f0:	d1200e17 	ldw	r4,-32712(gp)
  8024f4:	01400284 	movi	r5,10
  8024f8:	0803e3c0 	call	803e3c <__udivsi3>
  8024fc:	100b883a 	mov	r5,r2
  802500:	80800715 	stw	r2,28(r16)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  802504:	81000104 	addi	r4,r16,4
  802508:	01802034 	movhi	r6,128
  80250c:	3188fd04 	addi	r6,r6,9204
  802510:	800f883a 	mov	r7,r16
  802514:	0802a540 	call	802a54 <alt_alarm_start>
}
  802518:	dfc00317 	ldw	ra,12(sp)
  80251c:	dc000217 	ldw	r16,8(sp)
  802520:	dc400117 	ldw	r17,4(sp)
  802524:	dc800017 	ldw	r18,0(sp)
  802528:	dec00404 	addi	sp,sp,16
  80252c:	f800283a 	ret

00802530 <altera_avalon_lcd_16207_write_fd>:
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802530:	deffff04 	addi	sp,sp,-4
  802534:	dfc00015 	stw	ra,0(sp)
  802538:	2005883a 	mov	r2,r4
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  80253c:	21000017 	ldw	r4,0(r4)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  802540:	21000a04 	addi	r4,r4,40
  802544:	11c00217 	ldw	r7,8(r2)
  802548:	080210c0 	call	80210c <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  80254c:	dfc00017 	ldw	ra,0(sp)
  802550:	dec00104 	addi	sp,sp,4
  802554:	f800283a 	ret

00802558 <alt_avalon_timer_sc_irq>:
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  802558:	defffe04 	addi	sp,sp,-8
  80255c:	dfc00115 	stw	ra,4(sp)
  802560:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  802564:	20000035 	stwio	zero,0(r4)
  
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  802568:	20800137 	ldwio	r2,4(r4)
  80256c:	0021303a 	rdctl	r16,status
  802570:	00bfff84 	movi	r2,-2
  802574:	8084703a 	and	r2,r16,r2
  802578:	1001703a 	wrctl	status,r2

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
  ALT_LOG_SYS_CLK_HEARTBEAT();

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
  80257c:	080318c0 	call	80318c <alt_tick>
  802580:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
  802584:	dfc00117 	ldw	ra,4(sp)
  802588:	dc000017 	ldw	r16,0(sp)
  80258c:	dec00204 	addi	sp,sp,8
  802590:	f800283a 	ret

00802594 <alt_avalon_timer_sc_init>:

/*
 * alt_avalon_timer_sc_init() is called to initialise the timer that will be 
 * used to provide the periodic system clock. This is called from the 
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  802594:	defffe04 	addi	sp,sp,-8
  802598:	dfc00115 	stw	ra,4(sp)
  80259c:	2007883a 	mov	r3,r4
  8025a0:	d0a00e17 	ldw	r2,-32712(gp)
  8025a4:	1000011e 	bne	r2,zero,8025ac <alt_avalon_timer_sc_init+0x18>
  8025a8:	d1e00e15 	stw	r7,-32712(gp)
  /* set the system clock frequency */
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  8025ac:	008001c4 	movi	r2,7
  8025b0:	18800135 	stwio	r2,4(r3)
            ALTERA_AVALON_TIMER_CONTROL_ITO_MSK  |
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  8025b4:	d8000015 	stw	zero,0(sp)
  8025b8:	2809883a 	mov	r4,r5
  8025bc:	300b883a 	mov	r5,r6
  8025c0:	01802034 	movhi	r6,128
  8025c4:	31895604 	addi	r6,r6,9560
  8025c8:	180f883a 	mov	r7,r3
  8025cc:	0802d680 	call	802d68 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  8025d0:	dfc00117 	ldw	ra,4(sp)
  8025d4:	dec00204 	addi	sp,sp,8
  8025d8:	f800283a 	ret

008025dc <altera_avalon_uart_read_fd>:
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  8025dc:	deffff04 	addi	sp,sp,-4
  8025e0:	dfc00015 	stw	ra,0(sp)
  8025e4:	2005883a 	mov	r2,r4
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8025e8:	21000017 	ldw	r4,0(r4)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  8025ec:	21000a04 	addi	r4,r4,40
  8025f0:	11c00217 	ldw	r7,8(r2)
  8025f4:	08028340 	call	802834 <altera_avalon_uart_read>
      fd->fd_flags);
}
  8025f8:	dfc00017 	ldw	ra,0(sp)
  8025fc:	dec00104 	addi	sp,sp,4
  802600:	f800283a 	ret

00802604 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  802604:	deffff04 	addi	sp,sp,-4
  802608:	dfc00015 	stw	ra,0(sp)
  80260c:	2005883a 	mov	r2,r4
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  802610:	21000017 	ldw	r4,0(r4)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  802614:	21000a04 	addi	r4,r4,40
  802618:	11c00217 	ldw	r7,8(r2)
  80261c:	08029580 	call	802958 <altera_avalon_uart_write>
      fd->fd_flags);
}
  802620:	dfc00017 	ldw	ra,0(sp)
  802624:	dec00104 	addi	sp,sp,4
  802628:	f800283a 	ret

0080262c <altera_avalon_uart_close_fd>:

#if !defined(ALT_USE_SMALL_DRIVERS) && !defined(ALTERA_AVALON_UART_SMALL)

/*
 * Fast driver
 */

/*
 * To reduce the code footprint of this driver, the ioctl() function is not
 * included by default. If you wish to use the ioctl features provided 
 * below, you can do so by adding the option : -DALTERA_AVALON_UART_USE_IOCTL
 * to CPPFLAGS in the Makefile (or through the Eclipse IDE).
 */

#ifdef ALTERA_AVALON_UART_USE_IOCTL

int 
altera_avalon_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev;

    return altera_avalon_uart_ioctl(&dev->state, req, arg);
}

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  80262c:	deffff04 	addi	sp,sp,-4
  802630:	dfc00015 	stw	ra,0(sp)
  802634:	2005883a 	mov	r2,r4
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  802638:	21000017 	ldw	r4,0(r4)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  80263c:	21000a04 	addi	r4,r4,40
  802640:	11400217 	ldw	r5,8(r2)
  802644:	08028000 	call	802800 <altera_avalon_uart_close>
}
  802648:	dfc00017 	ldw	ra,0(sp)
  80264c:	dec00104 	addi	sp,sp,4
  802650:	f800283a 	ret

00802654 <altera_avalon_uart_init>:

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  802654:	defffe04 	addi	sp,sp,-8
  802658:	dfc00115 	stw	ra,4(sp)
  80265c:	200f883a 	mov	r7,r4
  void* base = sp->base;
  802660:	20c00017 	ldw	r3,0(r4)
  int error;

  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  802664:	00832004 	movi	r2,3200
  802668:	20800115 	stw	r2,4(r4)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  80266c:	18800335 	stwio	r2,12(r3)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  802670:	d8000015 	stw	zero,0(sp)
  802674:	2809883a 	mov	r4,r5
  802678:	300b883a 	mov	r5,r6
  80267c:	01802034 	movhi	r6,128
  802680:	3189a504 	addi	r6,r6,9876
  802684:	0802d680 	call	802d68 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  802688:	dfc00117 	ldw	ra,4(sp)
  80268c:	dec00204 	addi	sp,sp,8
  802690:	f800283a 	ret

00802694 <altera_avalon_uart_irq>:

/*
 * altera_avalon_uart_irq() is the interrupt handler registered at 
 * configuration time for processing UART interrupts. It vectors 
 * interrupt requests to either altera_avalon_uart_rxirq() (for incoming 
 * data), or altera_avalon_uart_txirq() (for outgoing data).
 */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  802694:	defffd04 	addi	sp,sp,-12
  802698:	dfc00215 	stw	ra,8(sp)
  80269c:	dc000115 	stw	r16,4(sp)
  8026a0:	dc400015 	stw	r17,0(sp)
  8026a4:	2023883a 	mov	r17,r4
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  void* base               = sp->base;
  8026a8:	20800017 	ldw	r2,0(r4)

  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  8026ac:	10800204 	addi	r2,r2,8
  8026b0:	14000037 	ldwio	r16,0(r2)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  8026b4:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  8026b8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  8026bc:	8080200c 	andi	r2,r16,128
  8026c0:	10000226 	beq	r2,zero,8026cc <altera_avalon_uart_irq+0x38>
  {
    altera_avalon_uart_rxirq(sp, status);
  8026c4:	800b883a 	mov	r5,r16
  8026c8:	08026f40 	call	8026f4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  8026cc:	8081100c 	andi	r2,r16,1088
  8026d0:	10000326 	beq	r2,zero,8026e0 <altera_avalon_uart_irq+0x4c>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  8026d4:	8809883a 	mov	r4,r17
  8026d8:	800b883a 	mov	r5,r16
  8026dc:	08027540 	call	802754 <altera_avalon_uart_txirq>
  }
  

}
  8026e0:	dfc00217 	ldw	ra,8(sp)
  8026e4:	dc000117 	ldw	r16,4(sp)
  8026e8:	dc400017 	ldw	r17,0(sp)
  8026ec:	dec00304 	addi	sp,sp,12
  8026f0:	f800283a 	ret

008026f4 <altera_avalon_uart_rxirq>:

/*
 * altera_avalon_uart_rxirq() is called by altera_avalon_uart_irq() to 
 * process a receive interrupt. It transfers the incoming character into 
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  alt_u32 next;

  /*
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  8026f4:	20800317 	ldw	r2,12(r4)
  {
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8026f8:	20800317 	ldw	r2,12(r4)
  8026fc:	11800044 	addi	r6,r2,1
  802700:	31800fcc 	andi	r6,r6,63

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  802704:	20800317 	ldw	r2,12(r4)
  802708:	1105883a 	add	r2,r2,r4
  80270c:	10800704 	addi	r2,r2,28
  802710:	21c00017 	ldw	r7,0(r4)
  802714:	38c00037 	ldwio	r3,0(r7)
  802718:	10c00005 	stb	r3,0(r2)

  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  80271c:	294000cc 	andi	r5,r5,3
  802720:	28000b1e 	bne	r5,zero,802750 <altera_avalon_uart_rxirq+0x5c>
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  }

  sp->rx_end = next;
  802724:	21800315 	stw	r6,12(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  802728:	20800317 	ldw	r2,12(r4)
  80272c:	11800044 	addi	r6,r2,1
  802730:	31800fcc 	andi	r6,r6,63

  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  802734:	20800217 	ldw	r2,8(r4)
  802738:	1180051e 	bne	r2,r6,802750 <altera_avalon_uart_rxirq+0x5c>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80273c:	20800117 	ldw	r2,4(r4)
  802740:	00ffdfc4 	movi	r3,-129
  802744:	10c4703a 	and	r2,r2,r3
  802748:	20800115 	stw	r2,4(r4)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  80274c:	38800335 	stwio	r2,12(r7)
  802750:	f800283a 	ret

00802754 <altera_avalon_uart_txirq>:
  }   
}

/*
 * altera_avalon_uart_txirq() is called by altera_avalon_uart_irq() to 
 * process a transmit interrupt. It transfers data from the transmit 
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  802754:	20c00417 	ldw	r3,16(r4)
  802758:	20800517 	ldw	r2,20(r4)
  80275c:	18801d26 	beq	r3,r2,8027d4 <altera_avalon_uart_txirq+0x80>
  {
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  802760:	20800617 	ldw	r2,24(r4)
  802764:	1080008c 	andi	r2,r2,2
  802768:	10000226 	beq	r2,zero,802774 <altera_avalon_uart_txirq+0x20>
  80276c:	2882000c 	andi	r2,r5,2048
  802770:	10001026 	beq	r2,zero,8027b4 <altera_avalon_uart_txirq+0x60>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    { 

      /*
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  802774:	20800417 	ldw	r2,16(r4)
      { 
        ALT_FLAG_POST (sp->events, 
                       ALT_UART_WRITE_RDY,
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  802778:	20c00017 	ldw	r3,0(r4)
  80277c:	20800417 	ldw	r2,16(r4)
  802780:	1105883a 	add	r2,r2,r4
  802784:	10801703 	ldbu	r2,92(r2)
  802788:	18800135 	stwio	r2,4(r3)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  80278c:	20800417 	ldw	r2,16(r4)
  802790:	10800044 	addi	r2,r2,1
  802794:	20800415 	stw	r2,16(r4)
  802798:	20800417 	ldw	r2,16(r4)
  80279c:	10800fcc 	andi	r2,r2,63
  8027a0:	20800415 	stw	r2,16(r4)

      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8027a4:	20800117 	ldw	r2,4(r4)
  8027a8:	10801014 	ori	r2,r2,64
  8027ac:	20800115 	stw	r2,4(r4)
  8027b0:	00000806 	br	8027d4 <altera_avalon_uart_txirq+0x80>
    }
    else
    {
      /*
       * CTS is low and we are using flow control, so disable the transmit
       * interrupt while we wait for CTS to go high again. This will be 
       * detected using the DCTS interrupt.
       *
       * There is a race condition here. "status" may indicate that 
       * CTS is low, but it actually went high before DCTS was cleared on 
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  8027b4:	20800017 	ldw	r2,0(r4)
  8027b8:	11400237 	ldwio	r5,8(r2)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8027bc:	2882000c 	andi	r2,r5,2048
  8027c0:	1000041e 	bne	r2,zero,8027d4 <altera_avalon_uart_txirq+0x80>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8027c4:	20800117 	ldw	r2,4(r4)
  8027c8:	00ffefc4 	movi	r3,-65
  8027cc:	10c4703a 	and	r2,r2,r3
  8027d0:	20800115 	stw	r2,4(r4)
      }
    }
  }

  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  8027d4:	20c00417 	ldw	r3,16(r4)
  8027d8:	20800517 	ldw	r2,20(r4)
  8027dc:	1880041e 	bne	r3,r2,8027f0 <altera_avalon_uart_txirq+0x9c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  8027e0:	20800117 	ldw	r2,4(r4)
  8027e4:	00feefc4 	movi	r3,-1089
  8027e8:	10c4703a 	and	r2,r2,r3
  8027ec:	20800115 	stw	r2,4(r4)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8027f0:	20c00017 	ldw	r3,0(r4)
  8027f4:	20800117 	ldw	r2,4(r4)
  8027f8:	18800335 	stwio	r2,12(r3)
}
  8027fc:	f800283a 	ret

00802800 <altera_avalon_uart_close>:

/*
 * The close() routine is implemented to drain the UART transmit buffer
 * when not in "small" mode. This routine will wait for transimt data to be
 * emptied unless the driver flags have been set to non-blocking mode. 
 * This routine should be called indirectly (i.e. though the C library 
 * close() routine) so that the file descriptor associated with the relevant 
 * stream (i.e. stdout) can be closed as well. This routine does not manage 
 * file descriptors.
 * 
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
  802800:	20c00417 	ldw	r3,16(r4)
  802804:	20800517 	ldw	r2,20(r4)
  802808:	18800826 	beq	r3,r2,80282c <altera_avalon_uart_close+0x2c>
  80280c:	2890000c 	andi	r2,r5,16384
  802810:	100b003a 	cmpeq	r5,r2,zero
  802814:	20c00517 	ldw	r3,20(r4)
  802818:	2800021e 	bne	r5,zero,802824 <altera_avalon_uart_close+0x24>
  80281c:	00bffd44 	movi	r2,-11
  802820:	f800283a 	ret
  802824:	20800417 	ldw	r2,16(r4)
  802828:	10fffb1e 	bne	r2,r3,802818 <altera_avalon_uart_close+0x18>
    }
  }

  return 0;
  80282c:	0005883a 	mov	r2,zero
}
  802830:	f800283a 	ret

00802834 <altera_avalon_uart_read>:

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  802834:	defffd04 	addi	sp,sp,-12
  802838:	dfc00215 	stw	ra,8(sp)
  80283c:	dc000115 	stw	r16,4(sp)
  802840:	dc400015 	stw	r17,0(sp)
  802844:	2021883a 	mov	r16,r4
  alt_irq_context context;
  int             block;
  alt_u32         next;

  int count                = 0;
  802848:	0023883a 	mov	r17,zero

  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  80284c:	380ed3ba 	srli	r7,r7,14
  802850:	39c0005c 	xori	r7,r7,1
  802854:	39c0004c 	andi	r7,r7,1

  /*
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */

  ALT_SEM_PEND (sp->read_lock, 0);

  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;

  /*
   * Loop, copying data from the circular buffer to the destination address
   * supplied in "ptr". This loop is terminated when the required number of
   * bytes have been read. If the circular buffer is empty, and no data has
   * been read, then the loop will block (when in blocking mode).
   *
   * If the circular buffer is empty, and some data has already been 
   * transferred, or the device is being accessed in non-blocking mode, then
   * the loop terminates without necessarily reading all the requested data.
   */

  do
  {
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  802858:	8980140e 	bge	r17,r6,8028ac <altera_avalon_uart_read+0x78>
  80285c:	80c00217 	ldw	r3,8(r16)
  802860:	80800317 	ldw	r2,12(r16)
  802864:	18801126 	beq	r3,r2,8028ac <altera_avalon_uart_read+0x78>
  802868:	01000044 	movi	r4,1
  80286c:	02400704 	movi	r9,28
  802870:	02000fc4 	movi	r8,63
  802874:	8923883a 	add	r17,r17,r4
  802878:	80800217 	ldw	r2,8(r16)
  80287c:	1405883a 	add	r2,r2,r16
  802880:	1245883a 	add	r2,r2,r9
  802884:	10800003 	ldbu	r2,0(r2)
  802888:	28800005 	stb	r2,0(r5)
  80288c:	29400044 	addi	r5,r5,1
  802890:	80800217 	ldw	r2,8(r16)
  802894:	1105883a 	add	r2,r2,r4
  802898:	1206703a 	and	r3,r2,r8
  80289c:	80c00215 	stw	r3,8(r16)
  8028a0:	8980020e 	bge	r17,r6,8028ac <altera_avalon_uart_read+0x78>
  8028a4:	80800317 	ldw	r2,12(r16)
  8028a8:	18bff21e 	bne	r3,r2,802874 <altera_avalon_uart_read+0x40>
    }

    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  8028ac:	8800171e 	bne	r17,zero,80290c <altera_avalon_uart_read+0xd8>
  8028b0:	80c00217 	ldw	r3,8(r16)
  8028b4:	80800317 	ldw	r2,12(r16)
  8028b8:	1880141e 	bne	r3,r2,80290c <altera_avalon_uart_read+0xd8>
    {
      if (!block)
  8028bc:	3800081e 	bne	r7,zero,8028e0 <altera_avalon_uart_read+0xac>
  8028c0:	d0a00917 	ldw	r2,-32732(gp)
  8028c4:	d0e01404 	addi	r3,gp,-32688
  8028c8:	10000226 	beq	r2,zero,8028d4 <altera_avalon_uart_read+0xa0>
  8028cc:	103ee83a 	callr	r2
  8028d0:	1007883a 	mov	r3,r2
  8028d4:	008002c4 	movi	r2,11
  8028d8:	18800015 	stw	r2,0(r3)
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
        break;
  8028dc:	00000d06 	br	802914 <altera_avalon_uart_read+0xe0>
  8028e0:	0007303a 	rdctl	r3,status
  8028e4:	00bfff84 	movi	r2,-2
  8028e8:	1884703a 	and	r2,r3,r2
  8028ec:	1001703a 	wrctl	status,r2
  8028f0:	1809883a 	mov	r4,r3
      }
      else
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8028f4:	80800117 	ldw	r2,4(r16)
  8028f8:	10802014 	ori	r2,r2,128
  8028fc:	80800115 	stw	r2,4(r16)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802900:	80c00017 	ldw	r3,0(r16)
  802904:	18800335 	stwio	r2,12(r3)
  802908:	2001703a 	wrctl	status,r4
       alt_irq_enable_all (context);

       /*
        * When running in a multi-threaded mode, we pend on the read event 
        * flag set in the interrupt service routine. This avoids wasting CPU
        * cycles waiting in this thread, when we could be doing something more 
        * profitable elsewhere.
        */

       ALT_FLAG_PEND (sp->events, 
                      ALT_UART_READ_RDY,
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  80290c:	8800011e 	bne	r17,zero,802914 <altera_avalon_uart_read+0xe0>
  802910:	303fd11e 	bne	r6,zero,802858 <altera_avalon_uart_read+0x24>
  802914:	0007303a 	rdctl	r3,status
  802918:	00bfff84 	movi	r2,-2
  80291c:	1884703a 	and	r2,r3,r2
  802920:	1001703a 	wrctl	status,r2
  802924:	1809883a 	mov	r4,r3
  while (!count && len);

  /*
   * Now that access to the circular buffer is complete, release the read
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  802928:	80800117 	ldw	r2,4(r16)
  80292c:	10802014 	ori	r2,r2,128
  802930:	80800115 	stw	r2,4(r16)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802934:	80c00017 	ldw	r3,0(r16)
  802938:	18800335 	stwio	r2,12(r3)
  80293c:	2001703a 	wrctl	status,r4
  alt_irq_enable_all (context);

  /* Return the number of bytes read */

  return count;
}
  802940:	8805883a 	mov	r2,r17
  802944:	dfc00217 	ldw	ra,8(sp)
  802948:	dc000117 	ldw	r16,4(sp)
  80294c:	dc400017 	ldw	r17,0(sp)
  802950:	dec00304 	addi	sp,sp,12
  802954:	f800283a 	ret

00802958 <altera_avalon_uart_write>:

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  802958:	defffc04 	addi	sp,sp,-16
  80295c:	dfc00315 	stw	ra,12(sp)
  802960:	dc000215 	stw	r16,8(sp)
  802964:	dc400115 	stw	r17,4(sp)
  802968:	dc800015 	stw	r18,0(sp)
  80296c:	2021883a 	mov	r16,r4
  802970:	3025883a 	mov	r18,r6
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  802974:	3023883a 	mov	r17,r6

  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  802978:	39d0000c 	andi	r7,r7,16384

  /*
   * When running in a multi threaded environment, obtain the "write_lock"
   * semaphore. This ensures that writing to the device is thread-safe.
   */

  ALT_SEM_PEND (sp->write_lock, 0);

  /*
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    {
      if (no_block)
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
        break;
      }
      else
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
        alt_irq_enable_all (context);

        /* wait for space to come free */

        do
        {
          /*
           * When running in a multi-threaded mode, we pend on the write event 
           * flag set in the interrupt service routine. This avoids wasting CPU
           * cycles waiting in this thread, when we could be doing something
           * more profitable elsewhere.
           */

          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
      }
    }

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    sp->tx_end = next;
  80297c:	30002326 	beq	r6,zero,802a0c <altera_avalon_uart_write+0xb4>
  802980:	80800517 	ldw	r2,20(r16)
  802984:	10800044 	addi	r2,r2,1
  802988:	11000fcc 	andi	r4,r2,63
  80298c:	80800417 	ldw	r2,16(r16)
  802990:	1100161e 	bne	r2,r4,8029ec <altera_avalon_uart_write+0x94>
  802994:	38000826 	beq	r7,zero,8029b8 <altera_avalon_uart_write+0x60>
  802998:	d0a00917 	ldw	r2,-32732(gp)
  80299c:	d0e01404 	addi	r3,gp,-32688
  8029a0:	10000226 	beq	r2,zero,8029ac <altera_avalon_uart_write+0x54>
  8029a4:	103ee83a 	callr	r2
  8029a8:	1007883a 	mov	r3,r2
  8029ac:	008002c4 	movi	r2,11
  8029b0:	18800015 	stw	r2,0(r3)
  8029b4:	00001506 	br	802a0c <altera_avalon_uart_write+0xb4>
  8029b8:	0007303a 	rdctl	r3,status
  8029bc:	00bfff84 	movi	r2,-2
  8029c0:	1884703a 	and	r2,r3,r2
  8029c4:	1001703a 	wrctl	status,r2
  8029c8:	180d883a 	mov	r6,r3
  8029cc:	80800117 	ldw	r2,4(r16)
  8029d0:	10811014 	ori	r2,r2,1088
  8029d4:	80800115 	stw	r2,4(r16)
  8029d8:	80c00017 	ldw	r3,0(r16)
  8029dc:	18800335 	stwio	r2,12(r3)
  8029e0:	3001703a 	wrctl	status,r6
  8029e4:	80800417 	ldw	r2,16(r16)
  8029e8:	113ffe26 	beq	r2,r4,8029e4 <altera_avalon_uart_write+0x8c>
  8029ec:	8c7fffc4 	addi	r17,r17,-1
  8029f0:	80800517 	ldw	r2,20(r16)
  8029f4:	1405883a 	add	r2,r2,r16
  8029f8:	28c00003 	ldbu	r3,0(r5)
  8029fc:	29400044 	addi	r5,r5,1
  802a00:	10c01705 	stb	r3,92(r2)
  802a04:	81000515 	stw	r4,20(r16)
  802a08:	883fdd1e 	bne	r17,zero,802980 <altera_avalon_uart_write+0x28>
  802a0c:	0007303a 	rdctl	r3,status
  802a10:	00bfff84 	movi	r2,-2
  802a14:	1884703a 	and	r2,r3,r2
  802a18:	1001703a 	wrctl	status,r2
  802a1c:	180d883a 	mov	r6,r3
  }

  /*
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  802a20:	80800117 	ldw	r2,4(r16)
  802a24:	10811014 	ori	r2,r2,1088
  802a28:	80800115 	stw	r2,4(r16)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  802a2c:	80c00017 	ldw	r3,0(r16)
  802a30:	18800335 	stwio	r2,12(r3)
  802a34:	3001703a 	wrctl	status,r6
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
}
  802a38:	9445c83a 	sub	r2,r18,r17
  802a3c:	dfc00317 	ldw	ra,12(sp)
  802a40:	dc000217 	ldw	r16,8(sp)
  802a44:	dc400117 	ldw	r17,4(sp)
  802a48:	dc800017 	ldw	r18,0(sp)
  802a4c:	dec00404 	addi	sp,sp,16
  802a50:	f800283a 	ret

00802a54 <alt_alarm_start>:
    }
  }
  else
  {
    return -ENOTSUP;
  802a54:	00ffde84 	movi	r3,-134
  802a58:	d0a00e17 	ldw	r2,-32712(gp)
  802a5c:	10001b26 	beq	r2,zero,802acc <alt_alarm_start+0x78>
  802a60:	00fffa84 	movi	r3,-22
  802a64:	20001926 	beq	r4,zero,802acc <alt_alarm_start+0x78>
  802a68:	21800315 	stw	r6,12(r4)
  802a6c:	21c00515 	stw	r7,20(r4)
  802a70:	0007303a 	rdctl	r3,status
  802a74:	00bfff84 	movi	r2,-2
  802a78:	1884703a 	and	r2,r3,r2
  802a7c:	1001703a 	wrctl	status,r2
  802a80:	180d883a 	mov	r6,r3
  802a84:	d0e00f17 	ldw	r3,-32708(gp)
  802a88:	28c5883a 	add	r2,r5,r3
  802a8c:	10800044 	addi	r2,r2,1
  802a90:	20800215 	stw	r2,8(r4)
  802a94:	10c0032e 	bgeu	r2,r3,802aa4 <alt_alarm_start+0x50>
  802a98:	00800044 	movi	r2,1
  802a9c:	20800405 	stb	r2,16(r4)
  802aa0:	00000106 	br	802aa8 <alt_alarm_start+0x54>
  802aa4:	20000405 	stb	zero,16(r4)
  802aa8:	d0a01004 	addi	r2,gp,-32704
  802aac:	20800115 	stw	r2,4(r4)
  802ab0:	10c00017 	ldw	r3,0(r2)
  802ab4:	20c00015 	stw	r3,0(r4)
  802ab8:	10c00017 	ldw	r3,0(r2)
  802abc:	19000115 	stw	r4,4(r3)
  802ac0:	11000015 	stw	r4,0(r2)
  802ac4:	3001703a 	wrctl	status,r6
  802ac8:	0007883a 	mov	r3,zero
  }
}
  802acc:	1805883a 	mov	r2,r3
  802ad0:	f800283a 	ret

00802ad4 <alt_busy_sleep>:

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  802ad4:	defffa04 	addi	sp,sp,-24
  802ad8:	dfc00515 	stw	ra,20(sp)
  802adc:	dc000415 	stw	r16,16(sp)
  802ae0:	dc400315 	stw	r17,12(sp)
  802ae4:	dc800215 	stw	r18,8(sp)
  802ae8:	dcc00115 	stw	r19,4(sp)
  802aec:	dd000015 	stw	r20,0(sp)
  802af0:	2025883a 	mov	r18,r4
/*
 * Only delay if ALT_SIM_OPTIMIZE is not defined; i.e., if software
 * is built targetting ModelSim RTL simulation, the delay will be
 * skipped to speed up simulation.
 */
#ifndef ALT_SIM_OPTIMIZE
  int i;
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  802af4:	050000c4 	movi	r20,3
  }
  

  big_loops = us / (INT_MAX/
  802af8:	01420034 	movhi	r5,2048
  802afc:	297fffc4 	addi	r5,r5,-1
  802b00:	0803e3c0 	call	803e3c <__udivsi3>
  802b04:	1021883a 	mov	r16,r2
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  802b08:	10001c26 	beq	r2,zero,802b7c <alt_busy_sleep+0xa8>
  {
    for(i=0;i<big_loops;i++)
  802b0c:	0023883a 	mov	r17,zero
  802b10:	0080100e 	bge	zero,r2,802b54 <alt_busy_sleep+0x80>
  802b14:	04e00034 	movhi	r19,32768
  802b18:	9cffffc4 	addi	r19,r19,-1
  802b1c:	0100bef4 	movhi	r4,763
  802b20:	213c2004 	addi	r4,r4,-3968
  802b24:	014003f4 	movhi	r5,15
  802b28:	29509004 	addi	r5,r5,16960
  802b2c:	a14b383a 	mul	r5,r20,r5
  802b30:	0803e3c0 	call	803e3c <__udivsi3>
  802b34:	9809883a 	mov	r4,r19
  802b38:	100b883a 	mov	r5,r2
  802b3c:	0803e3c0 	call	803e3c <__udivsi3>
    {
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  802b40:	9cffffc4 	addi	r19,r19,-1
  802b44:	983ffe1e 	bne	r19,zero,802b40 <alt_busy_sleep+0x6c>
        "\n0:"
        "\n\taddi %0,%0, -1"
        "\n\tbne %0,zero,0b"
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  802b48:	90a5c83a 	sub	r18,r18,r2
  802b4c:	8c400044 	addi	r17,r17,1
  802b50:	8c3ffb16 	blt	r17,r16,802b40 <alt_busy_sleep+0x6c>
      (cycles_per_loop * 1000000)));
    }

    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  802b54:	0100bef4 	movhi	r4,763
  802b58:	213c2004 	addi	r4,r4,-3968
  802b5c:	014003f4 	movhi	r5,15
  802b60:	29509004 	addi	r5,r5,16960
  802b64:	a14b383a 	mul	r5,r20,r5
  802b68:	0803e3c0 	call	803e3c <__udivsi3>
  802b6c:	1485383a 	mul	r2,r2,r18
  802b70:	10bfffc4 	addi	r2,r2,-1
  802b74:	103ffe1e 	bne	r2,zero,802b70 <alt_busy_sleep+0x9c>
  802b78:	00000906 	br	802ba0 <alt_busy_sleep+0xcc>
      "\n0:"
      "\n\taddi %0,%0, -1"
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
  else
  {
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  802b7c:	0100bef4 	movhi	r4,763
  802b80:	213c2004 	addi	r4,r4,-3968
  802b84:	014003f4 	movhi	r5,15
  802b88:	29509004 	addi	r5,r5,16960
  802b8c:	a14b383a 	mul	r5,r20,r5
  802b90:	0803e3c0 	call	803e3c <__udivsi3>
  802b94:	1485383a 	mul	r2,r2,r18
  802b98:	10bfffc4 	addi	r2,r2,-1
  802b9c:	00bffe16 	blt	zero,r2,802b98 <alt_busy_sleep+0xc4>
      "\n0:"
      "\n\taddi %0,%0, -1"
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
  802ba0:	0005883a 	mov	r2,zero
  802ba4:	dfc00517 	ldw	ra,20(sp)
  802ba8:	dc000417 	ldw	r16,16(sp)
  802bac:	dc400317 	ldw	r17,12(sp)
  802bb0:	dc800217 	ldw	r18,8(sp)
  802bb4:	dcc00117 	ldw	r19,4(sp)
  802bb8:	dd000017 	ldw	r20,0(sp)
  802bbc:	dec00604 	addi	sp,sp,24
  802bc0:	f800283a 	ret

00802bc4 <close>:
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  802bc4:	defffd04 	addi	sp,sp,-12
  802bc8:	dfc00215 	stw	ra,8(sp)
  802bcc:	dc000115 	stw	r16,4(sp)
  802bd0:	dc400015 	stw	r17,0(sp)
  802bd4:	2021883a 	mov	r16,r4
  alt_fd* fd;
  int     rval;

  /*
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  802bd8:	0009883a 	mov	r4,zero
  802bdc:	80000416 	blt	r16,zero,802bf0 <close+0x2c>
  802be0:	81000324 	muli	r4,r16,12
  802be4:	00802034 	movhi	r2,128
  802be8:	1094f104 	addi	r2,r2,21444
  802bec:	2089883a 	add	r4,r4,r2

  if (fd)
  802bf0:	20001326 	beq	r4,zero,802c40 <close+0x7c>
  {
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  802bf4:	20800017 	ldw	r2,0(r4)
  802bf8:	10800417 	ldw	r2,16(r2)
  802bfc:	0023883a 	mov	r17,zero
  802c00:	10000226 	beq	r2,zero,802c0c <close+0x48>
  802c04:	103ee83a 	callr	r2
  802c08:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  802c0c:	8009883a 	mov	r4,r16
  802c10:	08031340 	call	803134 <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
  802c14:	0005883a 	mov	r2,zero
  802c18:	8800110e 	bge	r17,zero,802c60 <close+0x9c>
  802c1c:	d0a00917 	ldw	r2,-32732(gp)
  802c20:	d0e01404 	addi	r3,gp,-32688
  802c24:	10000226 	beq	r2,zero,802c30 <close+0x6c>
  802c28:	103ee83a 	callr	r2
  802c2c:	1007883a 	mov	r3,r2
  802c30:	0445c83a 	sub	r2,zero,r17
  802c34:	18800015 	stw	r2,0(r3)
  802c38:	00bfffc4 	movi	r2,-1
  802c3c:	00000806 	br	802c60 <close+0x9c>
  802c40:	d0a00917 	ldw	r2,-32732(gp)
  802c44:	d0e01404 	addi	r3,gp,-32688
  802c48:	10000226 	beq	r2,zero,802c54 <close+0x90>
  802c4c:	103ee83a 	callr	r2
  802c50:	1007883a 	mov	r3,r2
  802c54:	00801444 	movi	r2,81
  802c58:	18800015 	stw	r2,0(r3)
  }
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  802c5c:	00bfffc4 	movi	r2,-1
  }
}
  802c60:	dfc00217 	ldw	ra,8(sp)
  802c64:	dc000117 	ldw	r16,4(sp)
  802c68:	dc400017 	ldw	r17,0(sp)
  802c6c:	dec00304 	addi	sp,sp,12
  802c70:	f800283a 	ret

00802c74 <alt_dcache_flush>:
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
  802c74:	f800283a 	ret

00802c78 <alt_dcache_flush_all>:
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  802c78:	f800283a 	ret

00802c7c <alt_dev_null_write>:

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
  802c7c:	3005883a 	mov	r2,r6
  802c80:	f800283a 	ret

00802c84 <alt_dev_llist_insert>:
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  802c84:	deffff04 	addi	sp,sp,-4
  802c88:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  802c8c:	20000226 	beq	r4,zero,802c98 <alt_dev_llist_insert+0x14>
  802c90:	20800217 	ldw	r2,8(r4)
  802c94:	1000091e 	bne	r2,zero,802cbc <alt_dev_llist_insert+0x38>
  802c98:	d0a00917 	ldw	r2,-32732(gp)
  802c9c:	d0e01404 	addi	r3,gp,-32688
  802ca0:	10000226 	beq	r2,zero,802cac <alt_dev_llist_insert+0x28>
  802ca4:	103ee83a 	callr	r2
  802ca8:	1007883a 	mov	r3,r2
  802cac:	00800584 	movi	r2,22
  802cb0:	18800015 	stw	r2,0(r3)
  {
    ALT_ERRNO = EINVAL;
    return -EINVAL;
  802cb4:	00bffa84 	movi	r2,-22
  802cb8:	00000706 	br	802cd8 <alt_dev_llist_insert+0x54>
  802cbc:	21400115 	stw	r5,4(r4)
  802cc0:	28800017 	ldw	r2,0(r5)
  802cc4:	20800015 	stw	r2,0(r4)
  802cc8:	28800017 	ldw	r2,0(r5)
  802ccc:	11000115 	stw	r4,4(r2)
  802cd0:	29000015 	stw	r4,0(r5)
  }
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
  802cd4:	0005883a 	mov	r2,zero
}
  802cd8:	dfc00017 	ldw	ra,0(sp)
  802cdc:	dec00104 	addi	sp,sp,4
  802ce0:	f800283a 	ret

00802ce4 <alt_flash_open_dev>:

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  802ce4:	defffe04 	addi	sp,sp,-8
  802ce8:	dfc00115 	stw	ra,4(sp)
  802cec:	dc000015 	stw	r16,0(sp)
  802cf0:	2021883a 	mov	r16,r4
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  802cf4:	d1600a04 	addi	r5,gp,-32728
  802cf8:	080387c0 	call	80387c <alt_find_dev>

  if ((dev) && dev->open)
  802cfc:	10000526 	beq	r2,zero,802d14 <alt_flash_open_dev+0x30>
  802d00:	10c00317 	ldw	r3,12(r2)
  802d04:	18000326 	beq	r3,zero,802d14 <alt_flash_open_dev+0x30>
  {
    return dev->open(dev, name);
  802d08:	1009883a 	mov	r4,r2
  802d0c:	800b883a 	mov	r5,r16
  802d10:	183ee83a 	callr	r3
  }

  return dev;
}
  802d14:	dfc00117 	ldw	ra,4(sp)
  802d18:	dc000017 	ldw	r16,0(sp)
  802d1c:	dec00204 	addi	sp,sp,8
  802d20:	f800283a 	ret

00802d24 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  802d24:	deffff04 	addi	sp,sp,-4
  802d28:	dfc00015 	stw	ra,0(sp)
  if (fd && fd->close)
  802d2c:	20000326 	beq	r4,zero,802d3c <alt_flash_close_dev+0x18>
  802d30:	20800417 	ldw	r2,16(r4)
  802d34:	10000126 	beq	r2,zero,802d3c <alt_flash_close_dev+0x18>
  {
    fd->close(fd);
  802d38:	103ee83a 	callr	r2
  }
  return;
}
  802d3c:	dfc00017 	ldw	ra,0(sp)
  802d40:	dec00104 	addi	sp,sp,4
  802d44:	f800283a 	ret

00802d48 <alt_icache_flush_all>:
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  802d48:	deffff04 	addi	sp,sp,-4
  802d4c:	dfc00015 	stw	ra,0(sp)
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  802d50:	0009883a 	mov	r4,zero
  802d54:	01440004 	movi	r5,4096
  802d58:	08039fc0 	call	8039fc <alt_icache_flush>
#endif
}
  802d5c:	dfc00017 	ldw	ra,0(sp)
  802d60:	dec00104 	addi	sp,sp,4
  802d64:	f800283a 	ret

00802d68 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  802d68:	deffff04 	addi	sp,sp,-4
  802d6c:	dfc00015 	stw	ra,0(sp)
    return alt_irq_register(irq, isr_context, isr);
  802d70:	2809883a 	mov	r4,r5
  802d74:	380b883a 	mov	r5,r7
  802d78:	0802eec0 	call	802eec <alt_irq_register>
}  
  802d7c:	dfc00017 	ldw	ra,0(sp)
  802d80:	dec00104 	addi	sp,sp,4
  802d84:	f800283a 	ret

00802d88 <alt_ic_irq_enable>:
  802d88:	0009303a 	rdctl	r4,status
  802d8c:	00bfff84 	movi	r2,-2
  802d90:	2084703a 	and	r2,r4,r2
  802d94:	1001703a 	wrctl	status,r2
  802d98:	00800044 	movi	r2,1
  802d9c:	1144983a 	sll	r2,r2,r5
  802da0:	d0e00c17 	ldw	r3,-32720(gp)
  802da4:	10c4b03a 	or	r2,r2,r3
  802da8:	d0a00c15 	stw	r2,-32720(gp)
  802dac:	d0a00c17 	ldw	r2,-32720(gp)
  802db0:	100170fa 	wrctl	ienable,r2
  802db4:	2001703a 	wrctl	status,r4
                        
/** @Function Description:  This function enables a single interrupt.
  * @API Type:              External
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
  802db8:	0005883a 	mov	r2,zero
  802dbc:	f800283a 	ret

00802dc0 <alt_ic_irq_disable>:
  802dc0:	0009303a 	rdctl	r4,status
  802dc4:	00bfff84 	movi	r2,-2
  802dc8:	2084703a 	and	r2,r4,r2
  802dcc:	1001703a 	wrctl	status,r2
  802dd0:	00bfff84 	movi	r2,-2
  802dd4:	1144183a 	rol	r2,r2,r5
  802dd8:	d0e00c17 	ldw	r3,-32720(gp)
  802ddc:	10c4703a 	and	r2,r2,r3
  802de0:	d0a00c15 	stw	r2,-32720(gp)
  802de4:	d0a00c17 	ldw	r2,-32720(gp)
  802de8:	100170fa 	wrctl	ienable,r2
  802dec:	2001703a 	wrctl	status,r4

/** @Function Description:  This function disables a single interrupt.
  * @API Type:              External
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);

}
  802df0:	0005883a 	mov	r2,zero
  802df4:	f800283a 	ret

00802df8 <alt_ic_irq_enabled>:

/** @Function Description:  This function to determine if corresponding
  *                         interrupt is enabled.
  * @API Type:              External
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  802df8:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
  802dfc:	00800044 	movi	r2,1
  802e00:	1144983a 	sll	r2,r2,r5
  802e04:	10c4703a 	and	r2,r2,r3
}
  802e08:	1004c03a 	cmpne	r2,r2,zero
  802e0c:	f800283a 	ret

00802e10 <alt_open_fd>:
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  802e10:	defffe04 	addi	sp,sp,-8
  802e14:	dfc00115 	stw	ra,4(sp)
  802e18:	dc000015 	stw	r16,0(sp)
  802e1c:	2021883a 	mov	r16,r4
  int old;

  old = open (name, flags, mode);
  802e20:	2809883a 	mov	r4,r5
  802e24:	300b883a 	mov	r5,r6
  802e28:	380d883a 	mov	r6,r7
  802e2c:	08030040 	call	803004 <open>
  802e30:	1009883a 	mov	r4,r2

  if (old >= 0)
  802e34:	10000b16 	blt	r2,zero,802e64 <alt_open_fd+0x54>
  {
    fd->dev      = alt_fd_list[old].dev;
  802e38:	10c00324 	muli	r3,r2,12
  802e3c:	00802034 	movhi	r2,128
  802e40:	1094f104 	addi	r2,r2,21444
  802e44:	1887883a 	add	r3,r3,r2
  802e48:	18800017 	ldw	r2,0(r3)
  802e4c:	80800015 	stw	r2,0(r16)
    fd->priv     = alt_fd_list[old].priv;
  802e50:	18800117 	ldw	r2,4(r3)
  802e54:	80800115 	stw	r2,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  802e58:	18800217 	ldw	r2,8(r3)
  802e5c:	80800215 	stw	r2,8(r16)

    alt_release_fd (old);
  802e60:	08031340 	call	803134 <alt_release_fd>
  }
} 
  802e64:	dfc00117 	ldw	ra,4(sp)
  802e68:	dc000017 	ldw	r16,0(sp)
  802e6c:	dec00204 	addi	sp,sp,8
  802e70:	f800283a 	ret

00802e74 <alt_io_redirect>:

/*
 * alt_io_redirect() is called once the device/filesystem lists have been 
 * initialised, but before main(). Its function is to redirect standard in,
 * standard out and standard error so that they point to the devices selected by
 * the user (as defined in system.h).
 *
 * Prior to the call to this function, io is directed towards /dev/null. If
 * i/o can not be redirected to the requested device, for example if the device 
 * does not exist, then it remains directed at /dev/null. 
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  802e74:	defffd04 	addi	sp,sp,-12
  802e78:	dfc00215 	stw	ra,8(sp)
  802e7c:	dc000115 	stw	r16,4(sp)
  802e80:	dc400015 	stw	r17,0(sp)
  802e84:	2005883a 	mov	r2,r4
  802e88:	2821883a 	mov	r16,r5
  802e8c:	3023883a 	mov	r17,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  802e90:	01002034 	movhi	r4,128
  802e94:	2114f404 	addi	r4,r4,21456
  802e98:	100b883a 	mov	r5,r2
  802e9c:	01800044 	movi	r6,1
  802ea0:	01c07fc4 	movi	r7,511
  802ea4:	0802e100 	call	802e10 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  802ea8:	01002034 	movhi	r4,128
  802eac:	2114f104 	addi	r4,r4,21444
  802eb0:	800b883a 	mov	r5,r16
  802eb4:	000d883a 	mov	r6,zero
  802eb8:	01c07fc4 	movi	r7,511
  802ebc:	0802e100 	call	802e10 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  802ec0:	01002034 	movhi	r4,128
  802ec4:	2114f704 	addi	r4,r4,21468
  802ec8:	880b883a 	mov	r5,r17
  802ecc:	01800044 	movi	r6,1
  802ed0:	01c07fc4 	movi	r7,511
  802ed4:	0802e100 	call	802e10 <alt_open_fd>
}  
  802ed8:	dfc00217 	ldw	ra,8(sp)
  802edc:	dc000117 	ldw	r16,4(sp)
  802ee0:	dc400017 	ldw	r17,0(sp)
  802ee4:	dec00304 	addi	sp,sp,12
  802ee8:	f800283a 	ret

00802eec <alt_irq_register>:
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  802eec:	200f883a 	mov	r7,r4
  int rc = -EINVAL;  
  802ef0:	00fffa84 	movi	r3,-22
  alt_irq_context status;

  if (id < ALT_NIRQ)
  802ef4:	20800828 	cmpgeui	r2,r4,32
  802ef8:	1000271e 	bne	r2,zero,802f98 <alt_irq_register+0xac>
  802efc:	0007303a 	rdctl	r3,status
  802f00:	023fff84 	movi	r8,-2
  802f04:	1a04703a 	and	r2,r3,r8
  802f08:	1001703a 	wrctl	status,r2
  802f0c:	1813883a 	mov	r9,r3
  {
    /* 
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
  802f10:	200490fa 	slli	r2,r4,3
  802f14:	00c02034 	movhi	r3,128
  802f18:	18d64504 	addi	r3,r3,22804
  802f1c:	10c5883a 	add	r2,r2,r3
  802f20:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
  802f24:	11400115 	stw	r5,4(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  802f28:	30000d26 	beq	r6,zero,802f60 <alt_irq_register+0x74>
  802f2c:	0009303a 	rdctl	r4,status
  802f30:	2204703a 	and	r2,r4,r8
  802f34:	1001703a 	wrctl	status,r2
  802f38:	00800044 	movi	r2,1
  802f3c:	11c4983a 	sll	r2,r2,r7
  802f40:	d0e00c17 	ldw	r3,-32720(gp)
  802f44:	10c4b03a 	or	r2,r2,r3
  802f48:	d0a00c15 	stw	r2,-32720(gp)
  802f4c:	d0a00c17 	ldw	r2,-32720(gp)
  802f50:	100170fa 	wrctl	ienable,r2
  802f54:	2001703a 	wrctl	status,r4
  802f58:	0007883a 	mov	r3,zero
  802f5c:	00000d06 	br	802f94 <alt_irq_register+0xa8>
  802f60:	0009303a 	rdctl	r4,status
  802f64:	00bfff84 	movi	r2,-2
  802f68:	2084703a 	and	r2,r4,r2
  802f6c:	1001703a 	wrctl	status,r2
  802f70:	00bfff84 	movi	r2,-2
  802f74:	11c4183a 	rol	r2,r2,r7
  802f78:	d0e00c17 	ldw	r3,-32720(gp)
  802f7c:	10c4703a 	and	r2,r2,r3
  802f80:	d0a00c15 	stw	r2,-32720(gp)
  802f84:	d0a00c17 	ldw	r2,-32720(gp)
  802f88:	100170fa 	wrctl	ienable,r2
  802f8c:	2001703a 	wrctl	status,r4
  802f90:	0007883a 	mov	r3,zero
  802f94:	4801703a 	wrctl	status,r9

    alt_irq_enable_all(status);
  }
  return rc; 
}
  802f98:	1805883a 	mov	r2,r3
  802f9c:	f800283a 	ret

00802fa0 <alt_file_locked>:
  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  802fa0:	20800217 	ldw	r2,8(r4)
  802fa4:	10900034 	orhi	r2,r2,16384
  802fa8:	20800215 	stw	r2,8(r4)

  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  802fac:	000b883a 	mov	r5,zero
  802fb0:	02802034 	movhi	r10,128
  802fb4:	5294f104 	addi	r10,r10,21444
  802fb8:	02400304 	movi	r9,12
  802fbc:	21c00017 	ldw	r7,0(r4)
  802fc0:	02c00204 	movi	r11,8
  802fc4:	02000044 	movi	r8,1
  802fc8:	d1a00817 	ldw	r6,-32736(gp)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  802fcc:	2a45383a 	mul	r2,r5,r9
  802fd0:	1287883a 	add	r3,r2,r10
  802fd4:	18800017 	ldw	r2,0(r3)
  802fd8:	11c0061e 	bne	r2,r7,802ff4 <alt_file_locked+0x54>
  802fdc:	1ac5883a 	add	r2,r3,r11
  802fe0:	10800017 	ldw	r2,0(r2)
  802fe4:	1000030e 	bge	r2,zero,802ff4 <alt_file_locked+0x54>
  802fe8:	19000226 	beq	r3,r4,802ff4 <alt_file_locked+0x54>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  802fec:	00bffcc4 	movi	r2,-13
  802ff0:	f800283a 	ret
  802ff4:	2a0b883a 	add	r5,r5,r8
  802ff8:	317ff42e 	bgeu	r6,r5,802fcc <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  802ffc:	0005883a 	mov	r2,zero
}
  803000:	f800283a 	ret

00803004 <open>:

/*
 * open() is called in order to get a file descriptor that reference the file
 * or device named "name". This descriptor can then be used to manipulate the
 * file/device using the standard system calls, e.g. write(), read(), ioctl()
 * etc.
 *
 * This is equivalent to the standard open() system call.
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  803004:	defff704 	addi	sp,sp,-36
  803008:	dfc00815 	stw	ra,32(sp)
  80300c:	dc000715 	stw	r16,28(sp)
  803010:	dc400615 	stw	r17,24(sp)
  803014:	dc800515 	stw	r18,20(sp)
  803018:	dcc00415 	stw	r19,16(sp)
  80301c:	dd000315 	stw	r20,12(sp)
  803020:	dd400215 	stw	r21,8(sp)
  803024:	dd800115 	stw	r22,4(sp)
  803028:	ddc00015 	stw	r23,0(sp)
  80302c:	202d883a 	mov	r22,r4
  803030:	2829883a 	mov	r20,r5
  803034:	302f883a 	mov	r23,r6
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  803038:	04ffffc4 	movi	r19,-1
  int status = -ENODEV;
  int isafs = 0;
  80303c:	002b883a 	mov	r21,zero

  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  803040:	d1600604 	addi	r5,gp,-32744
  803044:	080387c0 	call	80387c <alt_find_dev>
  803048:	1021883a 	mov	r16,r2
  80304c:	1000041e 	bne	r2,zero,803060 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  803050:	b009883a 	mov	r4,r22
  803054:	08038f00 	call	8038f0 <alt_find_file>
  803058:	1021883a 	mov	r16,r2
    isafs = 1;
  80305c:	05400044 	movi	r21,1
  }

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
      {
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
      }
    }
  }
  else
  {
    status = -ENODEV;
  803060:	04bffb44 	movi	r18,-19
  803064:	80001c26 	beq	r16,zero,8030d8 <open+0xd4>
  803068:	8009883a 	mov	r4,r16
  80306c:	08039a40 	call	8039a4 <alt_get_fd>
  803070:	1027883a 	mov	r19,r2
  803074:	1025883a 	mov	r18,r2
  803078:	10001716 	blt	r2,zero,8030d8 <open+0xd4>
  80307c:	14400324 	muli	r17,r2,12
  803080:	00802034 	movhi	r2,128
  803084:	1094f104 	addi	r2,r2,21444
  803088:	88a3883a 	add	r17,r17,r2
  80308c:	00900034 	movhi	r2,16384
  803090:	10bfffc4 	addi	r2,r2,-1
  803094:	a084703a 	and	r2,r20,r2
  803098:	88800215 	stw	r2,8(r17)
  80309c:	a804c03a 	cmpne	r2,r21,zero
  8030a0:	1000041e 	bne	r2,zero,8030b4 <open+0xb0>
  8030a4:	8809883a 	mov	r4,r17
  8030a8:	0802fa00 	call	802fa0 <alt_file_locked>
  8030ac:	1025883a 	mov	r18,r2
  8030b0:	10000916 	blt	r2,zero,8030d8 <open+0xd4>
  8030b4:	80800317 	ldw	r2,12(r16)
  8030b8:	0025883a 	mov	r18,zero
  8030bc:	10000626 	beq	r2,zero,8030d8 <open+0xd4>
  8030c0:	8809883a 	mov	r4,r17
  8030c4:	b00b883a 	mov	r5,r22
  8030c8:	a00d883a 	mov	r6,r20
  8030cc:	b80f883a 	mov	r7,r23
  8030d0:	103ee83a 	callr	r2
  8030d4:	1025883a 	mov	r18,r2
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
    ALT_ERRNO = -status;
    return -1;
  }
  
  /* return the reference upon success */

  return index;
  8030d8:	9805883a 	mov	r2,r19
  8030dc:	90000a0e 	bge	r18,zero,803108 <open+0x104>
  8030e0:	9809883a 	mov	r4,r19
  8030e4:	08031340 	call	803134 <alt_release_fd>
  8030e8:	d0a00917 	ldw	r2,-32732(gp)
  8030ec:	d0e01404 	addi	r3,gp,-32688
  8030f0:	10000226 	beq	r2,zero,8030fc <open+0xf8>
  8030f4:	103ee83a 	callr	r2
  8030f8:	1007883a 	mov	r3,r2
  8030fc:	0485c83a 	sub	r2,zero,r18
  803100:	18800015 	stw	r2,0(r3)
  803104:	00bfffc4 	movi	r2,-1
}
  803108:	dfc00817 	ldw	ra,32(sp)
  80310c:	dc000717 	ldw	r16,28(sp)
  803110:	dc400617 	ldw	r17,24(sp)
  803114:	dc800517 	ldw	r18,20(sp)
  803118:	dcc00417 	ldw	r19,16(sp)
  80311c:	dd000317 	ldw	r20,12(sp)
  803120:	dd400217 	ldw	r21,8(sp)
  803124:	dd800117 	ldw	r22,4(sp)
  803128:	ddc00017 	ldw	r23,0(sp)
  80312c:	dec00904 	addi	sp,sp,36
  803130:	f800283a 	ret

00803134 <alt_release_fd>:
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
  803134:	208000d0 	cmplti	r2,r4,3
  803138:	1000061e 	bne	r2,zero,803154 <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
  80313c:	20800324 	muli	r2,r4,12
  803140:	00c02034 	movhi	r3,128
  803144:	18d4f104 	addi	r3,r3,21444
  803148:	10c5883a 	add	r2,r2,r3
  80314c:	10000215 	stw	zero,8(r2)
    alt_fd_list[fd].dev      = 0;
  803150:	10000015 	stw	zero,0(r2)
  803154:	f800283a 	ret

00803158 <alt_alarm_stop>:
  803158:	000b303a 	rdctl	r5,status
  80315c:	00bfff84 	movi	r2,-2
  803160:	2884703a 	and	r2,r5,r2
  803164:	1001703a 	wrctl	status,r2
  803168:	20c00017 	ldw	r3,0(r4)
  80316c:	20800117 	ldw	r2,4(r4)
  803170:	18800115 	stw	r2,4(r3)
  803174:	20800117 	ldw	r2,4(r4)
  803178:	10c00015 	stw	r3,0(r2)
  80317c:	21000115 	stw	r4,4(r4)
  803180:	21000015 	stw	r4,0(r4)
  803184:	2801703a 	wrctl	status,r5

  irq_context = alt_irq_disable_all();
  alt_llist_remove (&alarm->llist);
  alt_irq_enable_all (irq_context);
}
  803188:	f800283a 	ret

0080318c <alt_tick>:

/*
 * alt_tick() is periodically called by the system clock driver in order to
 * process the registered list of alarms. Each alarm is registed with a
 * callback interval, and a callback function, "callback". 
 *
 * The return value of the callback function indicates how many ticks are to
 * elapse until the next callback. A return value of zero indicates that the
 * alarm should be deactivated. 
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  80318c:	defffd04 	addi	sp,sp,-12
  803190:	dfc00215 	stw	ra,8(sp)
  803194:	dc000115 	stw	r16,4(sp)
  803198:	dc400015 	stw	r17,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  80319c:	d0e01004 	addi	r3,gp,-32704
  8031a0:	1c000017 	ldw	r16,0(r3)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  8031a4:	d0a00f17 	ldw	r2,-32708(gp)
  8031a8:	10800044 	addi	r2,r2,1
  8031ac:	d0a00f15 	stw	r2,-32708(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;

    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    {
      alarm->rollover = 0;
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    {
      next_callback = alarm->callback (alarm->context);

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
        
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
        }
      }
    }
    alarm = next;
  8031b0:	80c01d26 	beq	r16,r3,803228 <alt_tick+0x9c>
  8031b4:	84400017 	ldw	r17,0(r16)
  8031b8:	80800403 	ldbu	r2,16(r16)
  8031bc:	10000326 	beq	r2,zero,8031cc <alt_tick+0x40>
  8031c0:	d0a00f17 	ldw	r2,-32708(gp)
  8031c4:	1000011e 	bne	r2,zero,8031cc <alt_tick+0x40>
  8031c8:	80000405 	stb	zero,16(r16)
  8031cc:	80c00217 	ldw	r3,8(r16)
  8031d0:	d0a00f17 	ldw	r2,-32708(gp)
  8031d4:	10c01136 	bltu	r2,r3,80321c <alt_tick+0x90>
  8031d8:	80800403 	ldbu	r2,16(r16)
  8031dc:	10000f1e 	bne	r2,zero,80321c <alt_tick+0x90>
  8031e0:	80800317 	ldw	r2,12(r16)
  8031e4:	81000517 	ldw	r4,20(r16)
  8031e8:	103ee83a 	callr	r2
  8031ec:	1007883a 	mov	r3,r2
  8031f0:	1000031e 	bne	r2,zero,803200 <alt_tick+0x74>
  8031f4:	8009883a 	mov	r4,r16
  8031f8:	08031580 	call	803158 <alt_alarm_stop>
  8031fc:	00000706 	br	80321c <alt_tick+0x90>
  803200:	80800217 	ldw	r2,8(r16)
  803204:	1885883a 	add	r2,r3,r2
  803208:	80800215 	stw	r2,8(r16)
  80320c:	d0e00f17 	ldw	r3,-32708(gp)
  803210:	10c0022e 	bgeu	r2,r3,80321c <alt_tick+0x90>
  803214:	00800044 	movi	r2,1
  803218:	80800405 	stb	r2,16(r16)
  80321c:	8821883a 	mov	r16,r17
  803220:	d0a01004 	addi	r2,gp,-32704
  803224:	88bfe31e 	bne	r17,r2,8031b4 <alt_tick+0x28>
  }

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
  803228:	dfc00217 	ldw	ra,8(sp)
  80322c:	dc000117 	ldw	r16,4(sp)
  803230:	dc400017 	ldw	r17,0(sp)
  803234:	dec00304 	addi	sp,sp,12
  803238:	f800283a 	ret

0080323c <altera_nios2_irq_init>:
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
  80323c:	000170fa 	wrctl	ienable,zero
}
  803240:	f800283a 	ret

00803244 <alt_program_amd>:
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  803244:	defffe04 	addi	sp,sp,-8
  803248:	dfc00115 	stw	ra,4(sp)
  int ret_code = 0;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  80324c:	00802034 	movhi	r2,128
  803250:	108d3804 	addi	r2,r2,13536
  803254:	d8800015 	stw	r2,0(sp)
  803258:	300b883a 	mov	r5,r6
  80325c:	380d883a 	mov	r6,r7
  803260:	d9c00217 	ldw	r7,8(sp)
  803264:	080089c0 	call	80089c <alt_flash_program_block>
                                    alt_write_word_amd);
  return ret_code;
}
  803268:	dfc00117 	ldw	ra,4(sp)
  80326c:	dec00204 	addi	sp,sp,8
  803270:	f800283a 	ret

00803274 <alt_erase_block_amd>:


/*
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
  803274:	defffa04 	addi	sp,sp,-24
  803278:	dfc00515 	stw	ra,20(sp)
  80327c:	dc000415 	stw	r16,16(sp)
  803280:	dc400315 	stw	r17,12(sp)
  803284:	dc800215 	stw	r18,8(sp)
  803288:	dcc00115 	stw	r19,4(sp)
  80328c:	2825883a 	mov	r18,r5
  int   ret_code = 0;
  803290:	0027883a 	mov	r19,zero
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  803294:	2023883a 	mov	r17,r4
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  803298:	20803317 	ldw	r2,204(r4)
  80329c:	21000a17 	ldw	r4,40(r4)
  8032a0:	01415544 	movi	r5,1365
  8032a4:	01802a84 	movi	r6,170
  8032a8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  8032ac:	88803317 	ldw	r2,204(r17)
  8032b0:	89000a17 	ldw	r4,40(r17)
  8032b4:	0140aa84 	movi	r5,682
  8032b8:	01801544 	movi	r6,85
  8032bc:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
  8032c0:	88803317 	ldw	r2,204(r17)
  8032c4:	89000a17 	ldw	r4,40(r17)
  8032c8:	01415544 	movi	r5,1365
  8032cc:	01802004 	movi	r6,128
  8032d0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  8032d4:	88803317 	ldw	r2,204(r17)
  8032d8:	89000a17 	ldw	r4,40(r17)
  8032dc:	01415544 	movi	r5,1365
  8032e0:	01802a84 	movi	r6,170
  8032e4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  8032e8:	88803317 	ldw	r2,204(r17)
  8032ec:	89000a17 	ldw	r4,40(r17)
  8032f0:	0140aa84 	movi	r5,682
  8032f4:	01801544 	movi	r6,85
  8032f8:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
  8032fc:	89000a17 	ldw	r4,40(r17)
  803300:	88803517 	ldw	r2,212(r17)
  803304:	9109883a 	add	r4,r18,r4
  803308:	01400c04 	movi	r5,48
  80330c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
  803310:	0109c404 	movi	r4,10000
  803314:	08004dc0 	call	8004dc <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
  803318:	04000c84 	movi	r16,50
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  80331c:	88800a17 	ldw	r2,40(r17)
  803320:	9085883a 	add	r2,r18,r2
  803324:	10800023 	ldbuio	r2,0(r2)
  803328:	d8800005 	stb	r2,0(sp)
    usleep(1000);
  80332c:	0100fa04 	movi	r4,1000
  803330:	08004dc0 	call	8004dc <usleep>
    timeout--;
  803334:	843fffc4 	addi	r16,r16,-1
  }while(!(value & 0x8) && (timeout > 0));
  803338:	d8800003 	ldbu	r2,0(sp)
  80333c:	1080020c 	andi	r2,r2,8
  803340:	1000011e 	bne	r2,zero,803348 <alt_erase_block_amd+0xd4>
  803344:	043ff516 	blt	zero,r16,80331c <alt_erase_block_amd+0xa8>


  timeout = flash->erase_timeout;
  803348:	8c003117 	ldw	r16,196(r17)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    if ((value & 0x80) || (value &0x20))
    {
      break;
    }
    usleep(1000);
    timeout--;
  80334c:	0400100e 	bge	zero,r16,803390 <alt_erase_block_amd+0x11c>
  803350:	88800a17 	ldw	r2,40(r17)
  803354:	9085883a 	add	r2,r18,r2
  803358:	10800023 	ldbuio	r2,0(r2)
  80335c:	d8800005 	stb	r2,0(sp)
  803360:	d8800003 	ldbu	r2,0(sp)
  803364:	10803fcc 	andi	r2,r2,255
  803368:	1080201c 	xori	r2,r2,128
  80336c:	10bfe004 	addi	r2,r2,-128
  803370:	10000716 	blt	r2,zero,803390 <alt_erase_block_amd+0x11c>
  803374:	d8800003 	ldbu	r2,0(sp)
  803378:	1080080c 	andi	r2,r2,32
  80337c:	1000041e 	bne	r2,zero,803390 <alt_erase_block_amd+0x11c>
  803380:	0100fa04 	movi	r4,1000
  803384:	08004dc0 	call	8004dc <usleep>
  803388:	843fffc4 	addi	r16,r16,-1
  80338c:	043ff016 	blt	zero,r16,803350 <alt_erase_block_amd+0xdc>
  }
  
  if (timeout == 0)
  803390:	8000021e 	bne	r16,zero,80339c <alt_erase_block_amd+0x128>
  {
    ret_code = -ETIMEDOUT;
  803394:	04ffe304 	movi	r19,-116
  803398:	00000a06 	br	8033c4 <alt_erase_block_amd+0x150>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  80339c:	88800a17 	ldw	r2,40(r17)
  8033a0:	9085883a 	add	r2,r18,r2
  8033a4:	10800023 	ldbuio	r2,0(r2)
  8033a8:	d8800005 	stb	r2,0(sp)
    if (!(value & 0x80))
  8033ac:	d8800003 	ldbu	r2,0(sp)
  8033b0:	10803fcc 	andi	r2,r2,255
  8033b4:	1080201c 	xori	r2,r2,128
  8033b8:	10bfe004 	addi	r2,r2,-128
  8033bc:	10000116 	blt	r2,zero,8033c4 <alt_erase_block_amd+0x150>
    {
      ret_code = -EIO;
  8033c0:	04fffec4 	movi	r19,-5
    }
  }    
  
  return ret_code;
}
  8033c4:	9805883a 	mov	r2,r19
  8033c8:	dfc00517 	ldw	ra,20(sp)
  8033cc:	dc000417 	ldw	r16,16(sp)
  8033d0:	dc400317 	ldw	r17,12(sp)
  8033d4:	dc800217 	ldw	r18,8(sp)
  8033d8:	dcc00117 	ldw	r19,4(sp)
  8033dc:	dec00604 	addi	sp,sp,24
  8033e0:	f800283a 	ret

008033e4 <alt_wait_for_command_to_complete_amd>:

/******************************************************************************
*                                                                             *
* Private functions for the AMD algorihtm                                     *
* common flash code                                                           *
*                                                                             *
******************************************************************************/

/*
 * alt_wait_for_command_to_complete_amd
 * 
 * Wait for a program command to finish on an amd device
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  8033e4:	defff604 	addi	sp,sp,-40
  8033e8:	dfc00915 	stw	ra,36(sp)
  8033ec:	dc000815 	stw	r16,32(sp)
  8033f0:	dc400715 	stw	r17,28(sp)
  8033f4:	dc800615 	stw	r18,24(sp)
  8033f8:	dcc00515 	stw	r19,20(sp)
  8033fc:	dd000415 	stw	r20,16(sp)
  803400:	dd400315 	stw	r21,12(sp)
  803404:	dd800215 	stw	r22,8(sp)
  803408:	ddc00115 	stw	r23,4(sp)
  80340c:	2023883a 	mov	r17,r4
  803410:	2825883a 	mov	r18,r5
  803414:	302f883a 	mov	r23,r6
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  803418:	20803017 	ldw	r2,192(r4)
  80341c:	14001924 	muli	r16,r2,100
  int ret_code = 0;
  803420:	002d883a 	mov	r22,zero
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  803424:	20800a17 	ldw	r2,40(r4)
  803428:	2885883a 	add	r2,r5,r2
  80342c:	10800023 	ldbuio	r2,0(r2)
  803430:	d8800005 	stb	r2,0(sp)
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
        (value & 0x20))
    {
      break;
    }
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  803434:	0400120e 	bge	zero,r16,803480 <alt_wait_for_command_to_complete_amd+0x9c>
  803438:	05402004 	movi	r21,128
  80343c:	bd66703a 	and	r19,r23,r21
  803440:	05000044 	movi	r20,1
  803444:	d8800003 	ldbu	r2,0(sp)
  803448:	10803fcc 	andi	r2,r2,255
  80344c:	1544703a 	and	r2,r2,r21
  803450:	14c00b26 	beq	r2,r19,803480 <alt_wait_for_command_to_complete_amd+0x9c>
  803454:	d8800003 	ldbu	r2,0(sp)
  803458:	1080080c 	andi	r2,r2,32
  80345c:	1000081e 	bne	r2,zero,803480 <alt_wait_for_command_to_complete_amd+0x9c>
  803460:	a009883a 	mov	r4,r20
  803464:	08004dc0 	call	8004dc <usleep>
  803468:	8521c83a 	sub	r16,r16,r20
  80346c:	88800a17 	ldw	r2,40(r17)
  803470:	9085883a 	add	r2,r18,r2
  803474:	10800023 	ldbuio	r2,0(r2)
  803478:	d8800005 	stb	r2,0(sp)
  80347c:	043ff116 	blt	zero,r16,803444 <alt_wait_for_command_to_complete_amd+0x60>
  }
  
  if (timeout == 0)
  803480:	8000021e 	bne	r16,zero,80348c <alt_wait_for_command_to_complete_amd+0xa8>
  {
    ret_code = -ETIMEDOUT;
  803484:	05bfe304 	movi	r22,-116
  803488:	00000906 	br	8034b0 <alt_wait_for_command_to_complete_amd+0xcc>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  80348c:	88800a17 	ldw	r2,40(r17)
  803490:	9085883a 	add	r2,r18,r2
  803494:	10800023 	ldbuio	r2,0(r2)
  803498:	d8800005 	stb	r2,0(sp)
    if ((value & 0x80) != (data&0x80))
  80349c:	d8800003 	ldbu	r2,0(sp)
  8034a0:	1080200c 	andi	r2,r2,128
  8034a4:	b8c0200c 	andi	r3,r23,128
  8034a8:	10c00126 	beq	r2,r3,8034b0 <alt_wait_for_command_to_complete_amd+0xcc>
    {
      ret_code = -EIO;
  8034ac:	05bffec4 	movi	r22,-5
    }
  }    
  return ret_code;
}
  8034b0:	b005883a 	mov	r2,r22
  8034b4:	dfc00917 	ldw	ra,36(sp)
  8034b8:	dc000817 	ldw	r16,32(sp)
  8034bc:	dc400717 	ldw	r17,28(sp)
  8034c0:	dc800617 	ldw	r18,24(sp)
  8034c4:	dcc00517 	ldw	r19,20(sp)
  8034c8:	dd000417 	ldw	r20,16(sp)
  8034cc:	dd400317 	ldw	r21,12(sp)
  8034d0:	dd800217 	ldw	r22,8(sp)
  8034d4:	ddc00117 	ldw	r23,4(sp)
  8034d8:	dec00a04 	addi	sp,sp,40
  8034dc:	f800283a 	ret

008034e0 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
  8034e0:	defffb04 	addi	sp,sp,-20
  8034e4:	dfc00415 	stw	ra,16(sp)
  8034e8:	dc000315 	stw	r16,12(sp)
  8034ec:	dc400215 	stw	r17,8(sp)
  8034f0:	dc800115 	stw	r18,4(sp)
  8034f4:	dcc00015 	stw	r19,0(sp)
  8034f8:	2021883a 	mov	r16,r4
  8034fc:	2827883a 	mov	r19,r5
  803500:	3025883a 	mov	r18,r6
  int ret_code = 0;
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  803504:	20803317 	ldw	r2,204(r4)
  803508:	21000a17 	ldw	r4,40(r4)
  80350c:	01415544 	movi	r5,1365
  803510:	01802a84 	movi	r6,170
  803514:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  803518:	80803317 	ldw	r2,204(r16)
  80351c:	81000a17 	ldw	r4,40(r16)
  803520:	0140aa84 	movi	r5,682
  803524:	01801544 	movi	r6,85
  803528:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  80352c:	80803317 	ldw	r2,204(r16)
  803530:	81000a17 	ldw	r4,40(r16)
  803534:	01415544 	movi	r5,1365
  803538:	01802804 	movi	r6,160
  80353c:	103ee83a 	callr	r2
  
  value = *src_addr;
  803540:	94400003 	ldbu	r17,0(r18)

  alt_write_value_to_flash(flash, offset, src_addr);
  803544:	8009883a 	mov	r4,r16
  803548:	980b883a 	mov	r5,r19
  80354c:	900d883a 	mov	r6,r18
  803550:	08008080 	call	800808 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
  803554:	8009883a 	mov	r4,r16
  803558:	980b883a 	mov	r5,r19
  80355c:	89803fcc 	andi	r6,r17,255
  803560:	08033e40 	call	8033e4 <alt_wait_for_command_to_complete_amd>
                                                  offset,
                                                  value);
  return ret_code;
  
}
  803564:	dfc00417 	ldw	ra,16(sp)
  803568:	dc000317 	ldw	r16,12(sp)
  80356c:	dc400217 	ldw	r17,8(sp)
  803570:	dc800117 	ldw	r18,4(sp)
  803574:	dcc00017 	ldw	r19,0(sp)
  803578:	dec00504 	addi	sp,sp,20
  80357c:	f800283a 	ret

00803580 <alt_program_intel>:
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  803580:	defffb04 	addi	sp,sp,-20
  803584:	dfc00415 	stw	ra,16(sp)
  803588:	dc000315 	stw	r16,12(sp)
  80358c:	dc400215 	stw	r17,8(sp)
  803590:	dc800115 	stw	r18,4(sp)
  803594:	2021883a 	mov	r16,r4
  803598:	3023883a 	mov	r17,r6
  80359c:	3825883a 	mov	r18,r7
  int ret_code = 0;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  8035a0:	08036d80 	call	8036d8 <alt_unlock_block_intel>

  if (!ret_code)
  8035a4:	1000081e 	bne	r2,zero,8035c8 <alt_program_intel+0x48>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  8035a8:	00802034 	movhi	r2,128
  8035ac:	108df404 	addi	r2,r2,14288
  8035b0:	d8800015 	stw	r2,0(sp)
  8035b4:	8009883a 	mov	r4,r16
  8035b8:	880b883a 	mov	r5,r17
  8035bc:	900d883a 	mov	r6,r18
  8035c0:	d9c00517 	ldw	r7,20(sp)
  8035c4:	080089c0 	call	80089c <alt_flash_program_block>
                                        alt_write_word_intel);
  }
  
  return ret_code;
}
  8035c8:	dfc00417 	ldw	ra,16(sp)
  8035cc:	dc000317 	ldw	r16,12(sp)
  8035d0:	dc400217 	ldw	r17,8(sp)
  8035d4:	dc800117 	ldw	r18,4(sp)
  8035d8:	dec00504 	addi	sp,sp,20
  8035dc:	f800283a 	ret

008035e0 <alt_erase_block_intel>:

/*
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
  8035e0:	defff904 	addi	sp,sp,-28
  8035e4:	dfc00615 	stw	ra,24(sp)
  8035e8:	dc000515 	stw	r16,20(sp)
  8035ec:	dc400415 	stw	r17,16(sp)
  8035f0:	dc800315 	stw	r18,12(sp)
  8035f4:	dcc00215 	stw	r19,8(sp)
  8035f8:	dd000115 	stw	r20,4(sp)
  8035fc:	2825883a 	mov	r18,r5
  int   ret_code = 0;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  803600:	2023883a 	mov	r17,r4
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
  803604:	24003117 	ldw	r16,196(r4)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  803608:	08036d80 	call	8036d8 <alt_unlock_block_intel>
  80360c:	1029883a 	mov	r20,r2

  if (!ret_code)
  803610:	1000281e 	bne	r2,zero,8036b4 <alt_erase_block_intel+0xd4>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
  803614:	89000a17 	ldw	r4,40(r17)
  803618:	88803517 	ldw	r2,212(r17)
  80361c:	9109883a 	add	r4,r18,r4
  803620:	01400804 	movi	r5,32
  803624:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  803628:	89000a17 	ldw	r4,40(r17)
  80362c:	88803517 	ldw	r2,212(r17)
  803630:	9109883a 	add	r4,r18,r4
  803634:	01403404 	movi	r5,208
  803638:	103ee83a 	callr	r2
  80363c:	04c00044 	movi	r19,1

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  803640:	88800a17 	ldw	r2,40(r17)
  803644:	9085883a 	add	r2,r18,r2
  803648:	10800023 	ldbuio	r2,0(r2)
  80364c:	d8800005 	stb	r2,0(sp)
      if (status & 0x80)
  803650:	d8800003 	ldbu	r2,0(sp)
  803654:	10803fcc 	andi	r2,r2,255
  803658:	1080201c 	xori	r2,r2,128
  80365c:	10bfe004 	addi	r2,r2,-128
  803660:	10000416 	blt	r2,zero,803674 <alt_erase_block_intel+0x94>
      {
        break;
      }
      usleep(1);
  803664:	9809883a 	mov	r4,r19
  803668:	08004dc0 	call	8004dc <usleep>
      timeout--;
  80366c:	84e1c83a 	sub	r16,r16,r19
    }while(timeout > 0);
  803670:	043ff316 	blt	zero,r16,803640 <alt_erase_block_intel+0x60>
    
    if (timeout == 0)
  803674:	8000021e 	bne	r16,zero,803680 <alt_erase_block_intel+0xa0>
    {
      ret_code = -ETIMEDOUT;
  803678:	053fe304 	movi	r20,-116
  80367c:	00000806 	br	8036a0 <alt_erase_block_intel+0xc0>
    }
    else if (status & 0x7f)
  803680:	d8800003 	ldbu	r2,0(sp)
  803684:	10801fcc 	andi	r2,r2,127
  803688:	10000526 	beq	r2,zero,8036a0 <alt_erase_block_intel+0xc0>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  80368c:	053ffec4 	movi	r20,-5
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  803690:	88800a17 	ldw	r2,40(r17)
  803694:	9085883a 	add	r2,r18,r2
  803698:	10800023 	ldbuio	r2,0(r2)
  80369c:	d8800005 	stb	r2,0(sp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  8036a0:	89000a17 	ldw	r4,40(r17)
  8036a4:	88803517 	ldw	r2,212(r17)
  8036a8:	9109883a 	add	r4,r18,r4
  8036ac:	01403fc4 	movi	r5,255
  8036b0:	103ee83a 	callr	r2
  }
  
  return ret_code;
}
  8036b4:	a005883a 	mov	r2,r20
  8036b8:	dfc00617 	ldw	ra,24(sp)
  8036bc:	dc000517 	ldw	r16,20(sp)
  8036c0:	dc400417 	ldw	r17,16(sp)
  8036c4:	dc800317 	ldw	r18,12(sp)
  8036c8:	dcc00217 	ldw	r19,8(sp)
  8036cc:	dd000117 	ldw	r20,4(sp)
  8036d0:	dec00704 	addi	sp,sp,28
  8036d4:	f800283a 	ret

008036d8 <alt_unlock_block_intel>:

/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  8036d8:	defffa04 	addi	sp,sp,-24
  8036dc:	dfc00515 	stw	ra,20(sp)
  8036e0:	dc000415 	stw	r16,16(sp)
  8036e4:	dc400315 	stw	r17,12(sp)
  8036e8:	dc800215 	stw	r18,8(sp)
  8036ec:	dcc00115 	stw	r19,4(sp)
  8036f0:	dd000015 	stw	r20,0(sp)
  8036f4:	2021883a 	mov	r16,r4
  8036f8:	2827883a 	mov	r19,r5
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  8036fc:	0029883a 	mov	r20,zero
  int timeout = flash->write_timeout * 100;
  803700:	20803017 	ldw	r2,192(r4)
  803704:	14801924 	muli	r18,r2,100


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  803708:	21000a17 	ldw	r4,40(r4)
  80370c:	80803517 	ldw	r2,212(r16)
  803710:	2909883a 	add	r4,r5,r4
  803714:	01402404 	movi	r5,144
  803718:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  80371c:	80800a17 	ldw	r2,40(r16)
  803720:	9889883a 	add	r4,r19,r2
  803724:	20800123 	ldbuio	r2,4(r4)
  if (locked & 0x1)
  803728:	1080004c 	andi	r2,r2,1
  80372c:	10001a26 	beq	r2,zero,803798 <alt_unlock_block_intel+0xc0>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
  803730:	80803517 	ldw	r2,212(r16)
  803734:	01401804 	movi	r5,96
  803738:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  80373c:	81000a17 	ldw	r4,40(r16)
  803740:	80803517 	ldw	r2,212(r16)
  803744:	9909883a 	add	r4,r19,r4
  803748:	01403404 	movi	r5,208
  80374c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  803750:	80800a17 	ldw	r2,40(r16)
  803754:	9885883a 	add	r2,r19,r2
  803758:	10800023 	ldbuio	r2,0(r2)
  80375c:	1023883a 	mov	r17,r2
      if (status & 0x80)
  803760:	10803fcc 	andi	r2,r2,255
  803764:	1080201c 	xori	r2,r2,128
  803768:	10bfe004 	addi	r2,r2,-128
  80376c:	10000416 	blt	r2,zero,803780 <alt_unlock_block_intel+0xa8>
      {
        break;
      }
      timeout--;
  803770:	94bfffc4 	addi	r18,r18,-1
      usleep(1);
  803774:	01000044 	movi	r4,1
  803778:	08004dc0 	call	8004dc <usleep>
    }while(timeout > 0);
  80377c:	04bff416 	blt	zero,r18,803750 <alt_unlock_block_intel+0x78>

    if (timeout == 0)
  803780:	9000021e 	bne	r18,zero,80378c <alt_unlock_block_intel+0xb4>
    {
      ret_code = -ETIMEDOUT;
  803784:	053fe304 	movi	r20,-116
  803788:	00000306 	br	803798 <alt_unlock_block_intel+0xc0>
    }
    else if (status & 0x7f)
  80378c:	88801fcc 	andi	r2,r17,127
  803790:	10000126 	beq	r2,zero,803798 <alt_unlock_block_intel+0xc0>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  803794:	053ffec4 	movi	r20,-5
    }
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  803798:	81000a17 	ldw	r4,40(r16)
  80379c:	80803517 	ldw	r2,212(r16)
  8037a0:	9909883a 	add	r4,r19,r4
  8037a4:	01403fc4 	movi	r5,255
  8037a8:	103ee83a 	callr	r2

  return ret_code;
}
  8037ac:	a005883a 	mov	r2,r20
  8037b0:	dfc00517 	ldw	ra,20(sp)
  8037b4:	dc000417 	ldw	r16,16(sp)
  8037b8:	dc400317 	ldw	r17,12(sp)
  8037bc:	dc800217 	ldw	r18,8(sp)
  8037c0:	dcc00117 	ldw	r19,4(sp)
  8037c4:	dd000017 	ldw	r20,0(sp)
  8037c8:	dec00604 	addi	sp,sp,24
  8037cc:	f800283a 	ret

008037d0 <alt_write_word_intel>:

/*
 * alt_write_word_intel
 * 
 * Program the native word size of the flash from src_addr
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
  8037d0:	defffb04 	addi	sp,sp,-20
  8037d4:	dfc00415 	stw	ra,16(sp)
  8037d8:	dc000315 	stw	r16,12(sp)
  8037dc:	dc400215 	stw	r17,8(sp)
  8037e0:	dc800115 	stw	r18,4(sp)
  8037e4:	dcc00015 	stw	r19,0(sp)
  8037e8:	2023883a 	mov	r17,r4
  8037ec:	2825883a 	mov	r18,r5
  8037f0:	3021883a 	mov	r16,r6
  int ret_code = 0;
  8037f4:	0027883a 	mov	r19,zero
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
  8037f8:	21000a17 	ldw	r4,40(r4)
  8037fc:	88803517 	ldw	r2,212(r17)
  803800:	2909883a 	add	r4,r5,r4
  803804:	01401004 	movi	r5,64
  803808:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
  80380c:	8809883a 	mov	r4,r17
  803810:	900b883a 	mov	r5,r18
  803814:	800d883a 	mov	r6,r16
  803818:	08008080 	call	800808 <alt_write_value_to_flash>
  80381c:	88800a17 	ldw	r2,40(r17)
  803820:	9089883a 	add	r4,r18,r2

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  803824:	20800023 	ldbuio	r2,0(r4)
  803828:	1007883a 	mov	r3,r2
  }while(!(status & 0x80));
  80382c:	10803fcc 	andi	r2,r2,255
  803830:	1080201c 	xori	r2,r2,128
  803834:	10bfe004 	addi	r2,r2,-128
  803838:	103ffa0e 	bge	r2,zero,803824 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
  80383c:	18801fcc 	andi	r2,r3,127
  803840:	10000126 	beq	r2,zero,803848 <alt_write_word_intel+0x78>
  {
    ret_code = -EIO;
  803844:	04fffec4 	movi	r19,-5
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
  803848:	89000a17 	ldw	r4,40(r17)
  80384c:	88803517 	ldw	r2,212(r17)
  803850:	9109883a 	add	r4,r18,r4
  803854:	01403fc4 	movi	r5,255
  803858:	103ee83a 	callr	r2
  
  return ret_code;
}
  80385c:	9805883a 	mov	r2,r19
  803860:	dfc00417 	ldw	ra,16(sp)
  803864:	dc000317 	ldw	r16,12(sp)
  803868:	dc400217 	ldw	r17,8(sp)
  80386c:	dc800117 	ldw	r18,4(sp)
  803870:	dcc00017 	ldw	r19,0(sp)
  803874:	dec00504 	addi	sp,sp,20
  803878:	f800283a 	ret

0080387c <alt_find_dev>:
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  80387c:	defffb04 	addi	sp,sp,-20
  803880:	dfc00415 	stw	ra,16(sp)
  803884:	dc000315 	stw	r16,12(sp)
  803888:	dc400215 	stw	r17,8(sp)
  80388c:	dc800115 	stw	r18,4(sp)
  803890:	dcc00015 	stw	r19,0(sp)
  803894:	2027883a 	mov	r19,r4
  803898:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
  80389c:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
  8038a0:	0803ce40 	call	803ce4 <strlen>
  8038a4:	14800044 	addi	r18,r2,1

  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  {

    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
  8038a8:	84400926 	beq	r16,r17,8038d0 <alt_find_dev+0x54>
  8038ac:	81000217 	ldw	r4,8(r16)
  8038b0:	980b883a 	mov	r5,r19
  8038b4:	900d883a 	mov	r6,r18
  8038b8:	0803b1c0 	call	803b1c <memcmp>
  8038bc:	1000021e 	bne	r2,zero,8038c8 <alt_find_dev+0x4c>
  8038c0:	8005883a 	mov	r2,r16
  8038c4:	00000306 	br	8038d4 <alt_find_dev+0x58>
  8038c8:	84000017 	ldw	r16,0(r16)
  8038cc:	847ff71e 	bne	r16,r17,8038ac <alt_find_dev+0x30>
  }
  
  /* No match found */
  
  return NULL;
  8038d0:	0005883a 	mov	r2,zero
}
  8038d4:	dfc00417 	ldw	ra,16(sp)
  8038d8:	dc000317 	ldw	r16,12(sp)
  8038dc:	dc400217 	ldw	r17,8(sp)
  8038e0:	dc800117 	ldw	r18,4(sp)
  8038e4:	dcc00017 	ldw	r19,0(sp)
  8038e8:	dec00504 	addi	sp,sp,20
  8038ec:	f800283a 	ret

008038f0 <alt_find_file>:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  8038f0:	defffa04 	addi	sp,sp,-24
  8038f4:	dfc00515 	stw	ra,20(sp)
  8038f8:	dc000415 	stw	r16,16(sp)
  8038fc:	dc400315 	stw	r17,12(sp)
  803900:	dc800215 	stw	r18,8(sp)
  803904:	dcc00115 	stw	r19,4(sp)
  803908:	dd000015 	stw	r20,0(sp)
  80390c:	2025883a 	mov	r18,r4
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  803910:	d0a00404 	addi	r2,gp,-32752
  803914:	14400017 	ldw	r17,0(r2)

  alt_32 len;
 
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
  803918:	88801926 	beq	r17,r2,803980 <alt_find_file+0x90>
  80391c:	053fffc4 	movi	r20,-1
  803920:	04c00bc4 	movi	r19,47
  803924:	8c000217 	ldw	r16,8(r17)
  803928:	8009883a 	mov	r4,r16
  80392c:	0803ce40 	call	803ce4 <strlen>
  803930:	1007883a 	mov	r3,r2
  803934:	80a1883a 	add	r16,r16,r2
  803938:	8521883a 	add	r16,r16,r20
  80393c:	80800007 	ldb	r2,0(r16)
  803940:	14c0011e 	bne	r2,r19,803948 <alt_find_file+0x58>
  803944:	1d07883a 	add	r3,r3,r20
  803948:	90c5883a 	add	r2,r18,r3
  80394c:	10800007 	ldb	r2,0(r2)
  803950:	14c00126 	beq	r2,r19,803958 <alt_find_file+0x68>
  803954:	1000071e 	bne	r2,zero,803974 <alt_find_file+0x84>
  803958:	89000217 	ldw	r4,8(r17)
  80395c:	900b883a 	mov	r5,r18
  803960:	180d883a 	mov	r6,r3
  803964:	0803b1c0 	call	803b1c <memcmp>
  803968:	1000021e 	bne	r2,zero,803974 <alt_find_file+0x84>
  80396c:	8805883a 	mov	r2,r17
  803970:	00000406 	br	803984 <alt_find_file+0x94>
  803974:	8c400017 	ldw	r17,0(r17)
  803978:	d0a00404 	addi	r2,gp,-32752
  80397c:	88bfe91e 	bne	r17,r2,803924 <alt_find_file+0x34>
  }
  
  /* No match found */
  
  return NULL;     
  803980:	0005883a 	mov	r2,zero
}
  803984:	dfc00517 	ldw	ra,20(sp)
  803988:	dc000417 	ldw	r16,16(sp)
  80398c:	dc400317 	ldw	r17,12(sp)
  803990:	dc800217 	ldw	r18,8(sp)
  803994:	dcc00117 	ldw	r19,4(sp)
  803998:	dd000017 	ldw	r20,0(sp)
  80399c:	dec00604 	addi	sp,sp,24
  8039a0:	f800283a 	ret

008039a4 <alt_get_fd>:

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
  8039a4:	02fffa04 	movi	r11,-24
  
  /* 
   * Take the alt_fd_list_lock semaphore in order to avoid races when 
   * accessing the file descriptor pool.
   */
  
  ALT_SEM_PEND(alt_fd_list_lock, 0);
  
  /* 
   * Search through the list of file descriptors, and allocate the first
   * free descriptor that's found. 
   *
   * If a free descriptor is found, then the value of "alt_max_fd" is 
   * updated accordingly. "alt_max_fd" is a 'highwater mark' which 
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8039a8:	000b883a 	mov	r5,zero
  8039ac:	02802034 	movhi	r10,128
  8039b0:	5294f104 	addi	r10,r10,21444
  8039b4:	02400304 	movi	r9,12
  8039b8:	01c00044 	movi	r7,1
  8039bc:	018007c4 	movi	r6,31
  8039c0:	d2200817 	ldw	r8,-32736(gp)
  {
    if (!alt_fd_list[i].dev)
  8039c4:	2a45383a 	mul	r2,r5,r9
  8039c8:	1287883a 	add	r3,r2,r10
  8039cc:	18800017 	ldw	r2,0(r3)
  8039d0:	1000051e 	bne	r2,zero,8039e8 <alt_get_fd+0x44>
    {
      alt_fd_list[i].dev = dev;
  8039d4:	19000015 	stw	r4,0(r3)
      if (i > alt_max_fd)
  8039d8:	4140010e 	bge	r8,r5,8039e0 <alt_get_fd+0x3c>
      {
        alt_max_fd = i;
  8039dc:	2811883a 	mov	r8,r5
      }
      rc = i;
  8039e0:	2817883a 	mov	r11,r5
      goto alt_get_fd_exit;
  8039e4:	00000206 	br	8039f0 <alt_get_fd+0x4c>
  8039e8:	29cb883a 	add	r5,r5,r7
  8039ec:	317ff50e 	bge	r6,r5,8039c4 <alt_get_fd+0x20>
  8039f0:	d2200815 	stw	r8,-32736(gp)
    }
  }

 alt_get_fd_exit:

  /*
   * Release the alt_fd_list_lock semaphore now that we are done with the
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
  8039f4:	5805883a 	mov	r2,r11
  8039f8:	f800283a 	ret

008039fc <alt_icache_flush>:
  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  8039fc:	28840070 	cmpltui	r2,r5,4097
  803a00:	1000011e 	bne	r2,zero,803a08 <alt_icache_flush+0xc>
  {
    len = NIOS2_ICACHE_SIZE;
  803a04:	01440004 	movi	r5,4096
  }

  end = ((char*) start) + len;
  803a08:	2145883a 	add	r2,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  803a0c:	2007883a 	mov	r3,r4
  803a10:	2080042e 	bgeu	r4,r2,803a24 <alt_icache_flush+0x28>
  803a14:	01400804 	movi	r5,32
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  803a18:	1800603a 	flushi	r3
  803a1c:	1947883a 	add	r3,r3,r5
  803a20:	18bffd36 	bltu	r3,r2,803a18 <alt_icache_flush+0x1c>
  }

  /* 
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  803a24:	208007cc 	andi	r2,r4,31
  803a28:	10000126 	beq	r2,zero,803a30 <alt_icache_flush+0x34>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  803a2c:	1800603a 	flushi	r3
  }

  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  803a30:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  803a34:	f800283a 	ret

00803a38 <exit>:
  803a38:	d0a01317 	ldw	r2,-32692(gp)
  803a3c:	defff804 	addi	sp,sp,-32
  803a40:	dd800015 	stw	r22,0(sp)
  803a44:	dfc00715 	stw	ra,28(sp)
  803a48:	dc000615 	stw	r16,24(sp)
  803a4c:	dc400515 	stw	r17,20(sp)
  803a50:	dc800415 	stw	r18,16(sp)
  803a54:	dcc00315 	stw	r19,12(sp)
  803a58:	dd000215 	stw	r20,8(sp)
  803a5c:	dd400115 	stw	r21,4(sp)
  803a60:	15005217 	ldw	r20,328(r2)
  803a64:	202d883a 	mov	r22,r4
  803a68:	a0002526 	beq	r20,zero,803b00 <exit+0xc8>
  803a6c:	a0800117 	ldw	r2,4(r20)
  803a70:	a5402204 	addi	r21,r20,136
  803a74:	0027883a 	mov	r19,zero
  803a78:	143fffc4 	addi	r16,r2,-1
  803a7c:	8006803a 	cmplt	r3,r16,zero
  803a80:	1800021e 	bne	r3,zero,803a8c <exit+0x54>
  803a84:	00800044 	movi	r2,1
  803a88:	1426983a 	sll	r19,r2,r16
  803a8c:	1800191e 	bne	r3,zero,803af4 <exit+0xbc>
  803a90:	800490ba 	slli	r2,r16,2
  803a94:	1025883a 	mov	r18,r2
  803a98:	1505883a 	add	r2,r2,r20
  803a9c:	14400204 	addi	r17,r2,8
  803aa0:	00000806 	br	803ac4 <exit+0x8c>
  803aa4:	88800017 	ldw	r2,0(r17)
  803aa8:	29400017 	ldw	r5,0(r5)
  803aac:	843fffc4 	addi	r16,r16,-1
  803ab0:	94bfff04 	addi	r18,r18,-4
  803ab4:	103ee83a 	callr	r2
  803ab8:	8c7fff04 	addi	r17,r17,-4
  803abc:	9827d07a 	srai	r19,r19,1
  803ac0:	80000c16 	blt	r16,zero,803af4 <exit+0xbc>
  803ac4:	a8802017 	ldw	r2,128(r21)
  803ac8:	954b883a 	add	r5,r18,r21
  803acc:	b009883a 	mov	r4,r22
  803ad0:	14c4703a 	and	r2,r2,r19
  803ad4:	103ff31e 	bne	r2,zero,803aa4 <exit+0x6c>
  803ad8:	88800017 	ldw	r2,0(r17)
  803adc:	843fffc4 	addi	r16,r16,-1
  803ae0:	94bfff04 	addi	r18,r18,-4
  803ae4:	103ee83a 	callr	r2
  803ae8:	8c7fff04 	addi	r17,r17,-4
  803aec:	9827d07a 	srai	r19,r19,1
  803af0:	803ff40e 	bge	r16,zero,803ac4 <exit+0x8c>
  803af4:	a5000017 	ldw	r20,0(r20)
  803af8:	a03fdc1e 	bne	r20,zero,803a6c <exit+0x34>
  803afc:	d0a01317 	ldw	r2,-32692(gp)
  803b00:	10c00f17 	ldw	r3,60(r2)
  803b04:	1800021e 	bne	r3,zero,803b10 <exit+0xd8>
  803b08:	b009883a 	mov	r4,r22
  803b0c:	0803e6c0 	call	803e6c <_exit>
  803b10:	1009883a 	mov	r4,r2
  803b14:	183ee83a 	callr	r3
  803b18:	003ffb06 	br	803b08 <exit+0xd0>

00803b1c <memcmp>:
  803b1c:	01c000c4 	movi	r7,3
  803b20:	3980032e 	bgeu	r7,r6,803b30 <memcmp+0x14>
  803b24:	2144b03a 	or	r2,r4,r5
  803b28:	11c4703a 	and	r2,r2,r7
  803b2c:	10000d26 	beq	r2,zero,803b64 <memcmp+0x48>
  803b30:	31bfffc4 	addi	r6,r6,-1
  803b34:	00bfffc4 	movi	r2,-1
  803b38:	30800826 	beq	r6,r2,803b5c <memcmp+0x40>
  803b3c:	100f883a 	mov	r7,r2
  803b40:	20c00003 	ldbu	r3,0(r4)
  803b44:	28800003 	ldbu	r2,0(r5)
  803b48:	31bfffc4 	addi	r6,r6,-1
  803b4c:	21000044 	addi	r4,r4,1
  803b50:	29400044 	addi	r5,r5,1
  803b54:	18800b1e 	bne	r3,r2,803b84 <memcmp+0x68>
  803b58:	31fff91e 	bne	r6,r7,803b40 <memcmp+0x24>
  803b5c:	0005883a 	mov	r2,zero
  803b60:	f800283a 	ret
  803b64:	20c00017 	ldw	r3,0(r4)
  803b68:	28800017 	ldw	r2,0(r5)
  803b6c:	18bff01e 	bne	r3,r2,803b30 <memcmp+0x14>
  803b70:	31bfff04 	addi	r6,r6,-4
  803b74:	21000104 	addi	r4,r4,4
  803b78:	29400104 	addi	r5,r5,4
  803b7c:	39bff936 	bltu	r7,r6,803b64 <memcmp+0x48>
  803b80:	003feb06 	br	803b30 <memcmp+0x14>
  803b84:	1885c83a 	sub	r2,r3,r2
  803b88:	f800283a 	ret

00803b8c <memcpy>:
  803b8c:	020003c4 	movi	r8,15
  803b90:	2007883a 	mov	r3,r4
  803b94:	4180032e 	bgeu	r8,r6,803ba4 <memcpy+0x18>
  803b98:	2904b03a 	or	r2,r5,r4
  803b9c:	108000cc 	andi	r2,r2,3
  803ba0:	10000c26 	beq	r2,zero,803bd4 <memcpy+0x48>
  803ba4:	31bfffc4 	addi	r6,r6,-1
  803ba8:	00bfffc4 	movi	r2,-1
  803bac:	30800726 	beq	r6,r2,803bcc <memcpy+0x40>
  803bb0:	100f883a 	mov	r7,r2
  803bb4:	28800003 	ldbu	r2,0(r5)
  803bb8:	31bfffc4 	addi	r6,r6,-1
  803bbc:	29400044 	addi	r5,r5,1
  803bc0:	18800005 	stb	r2,0(r3)
  803bc4:	18c00044 	addi	r3,r3,1
  803bc8:	31fffa1e 	bne	r6,r7,803bb4 <memcpy+0x28>
  803bcc:	2005883a 	mov	r2,r4
  803bd0:	f800283a 	ret
  803bd4:	200f883a 	mov	r7,r4
  803bd8:	28800017 	ldw	r2,0(r5)
  803bdc:	29400104 	addi	r5,r5,4
  803be0:	31bffc04 	addi	r6,r6,-16
  803be4:	38800015 	stw	r2,0(r7)
  803be8:	28c00017 	ldw	r3,0(r5)
  803bec:	39c00104 	addi	r7,r7,4
  803bf0:	29400104 	addi	r5,r5,4
  803bf4:	38c00015 	stw	r3,0(r7)
  803bf8:	28800017 	ldw	r2,0(r5)
  803bfc:	39c00104 	addi	r7,r7,4
  803c00:	29400104 	addi	r5,r5,4
  803c04:	38800015 	stw	r2,0(r7)
  803c08:	28c00017 	ldw	r3,0(r5)
  803c0c:	39c00104 	addi	r7,r7,4
  803c10:	29400104 	addi	r5,r5,4
  803c14:	38c00015 	stw	r3,0(r7)
  803c18:	39c00104 	addi	r7,r7,4
  803c1c:	41bfee36 	bltu	r8,r6,803bd8 <memcpy+0x4c>
  803c20:	00c000c4 	movi	r3,3
  803c24:	1980062e 	bgeu	r3,r6,803c40 <memcpy+0xb4>
  803c28:	28800017 	ldw	r2,0(r5)
  803c2c:	31bfff04 	addi	r6,r6,-4
  803c30:	29400104 	addi	r5,r5,4
  803c34:	38800015 	stw	r2,0(r7)
  803c38:	39c00104 	addi	r7,r7,4
  803c3c:	19bffa36 	bltu	r3,r6,803c28 <memcpy+0x9c>
  803c40:	3807883a 	mov	r3,r7
  803c44:	003fd706 	br	803ba4 <memcpy+0x18>

00803c48 <memset>:
  803c48:	008000c4 	movi	r2,3
  803c4c:	29403fcc 	andi	r5,r5,255
  803c50:	2007883a 	mov	r3,r4
  803c54:	11801a2e 	bgeu	r2,r6,803cc0 <memset+0x78>
  803c58:	2084703a 	and	r2,r4,r2
  803c5c:	1000181e 	bne	r2,zero,803cc0 <memset+0x78>
  803c60:	2806923a 	slli	r3,r5,8
  803c64:	200f883a 	mov	r7,r4
  803c68:	1946b03a 	or	r3,r3,r5
  803c6c:	1804943a 	slli	r2,r3,16
  803c70:	1886b03a 	or	r3,r3,r2
  803c74:	008003c4 	movi	r2,15
  803c78:	11800a2e 	bgeu	r2,r6,803ca4 <memset+0x5c>
  803c7c:	38c00015 	stw	r3,0(r7)
  803c80:	39c00104 	addi	r7,r7,4
  803c84:	38c00015 	stw	r3,0(r7)
  803c88:	39c00104 	addi	r7,r7,4
  803c8c:	38c00015 	stw	r3,0(r7)
  803c90:	39c00104 	addi	r7,r7,4
  803c94:	38c00015 	stw	r3,0(r7)
  803c98:	31bffc04 	addi	r6,r6,-16
  803c9c:	39c00104 	addi	r7,r7,4
  803ca0:	11bff636 	bltu	r2,r6,803c7c <memset+0x34>
  803ca4:	008000c4 	movi	r2,3
  803ca8:	1180042e 	bgeu	r2,r6,803cbc <memset+0x74>
  803cac:	38c00015 	stw	r3,0(r7)
  803cb0:	31bfff04 	addi	r6,r6,-4
  803cb4:	39c00104 	addi	r7,r7,4
  803cb8:	11bffc36 	bltu	r2,r6,803cac <memset+0x64>
  803cbc:	3807883a 	mov	r3,r7
  803cc0:	31bfffc4 	addi	r6,r6,-1
  803cc4:	00bfffc4 	movi	r2,-1
  803cc8:	30800426 	beq	r6,r2,803cdc <memset+0x94>
  803ccc:	19400005 	stb	r5,0(r3)
  803cd0:	31bfffc4 	addi	r6,r6,-1
  803cd4:	18c00044 	addi	r3,r3,1
  803cd8:	30bffc1e 	bne	r6,r2,803ccc <memset+0x84>
  803cdc:	2005883a 	mov	r2,r4
  803ce0:	f800283a 	ret

00803ce4 <strlen>:
  803ce4:	208000cc 	andi	r2,r4,3
  803ce8:	200f883a 	mov	r7,r4
  803cec:	1000101e 	bne	r2,zero,803d30 <strlen+0x4c>
  803cf0:	20800017 	ldw	r2,0(r4)
  803cf4:	01bfbff4 	movhi	r6,65279
  803cf8:	31bfbfc4 	addi	r6,r6,-257
  803cfc:	01602074 	movhi	r5,32897
  803d00:	29602004 	addi	r5,r5,-32640
  803d04:	00000206 	br	803d10 <strlen+0x2c>
  803d08:	21000104 	addi	r4,r4,4
  803d0c:	20800017 	ldw	r2,0(r4)
  803d10:	0086303a 	nor	r3,zero,r2
  803d14:	1185883a 	add	r2,r2,r6
  803d18:	10c4703a 	and	r2,r2,r3
  803d1c:	1144703a 	and	r2,r2,r5
  803d20:	103ff926 	beq	r2,zero,803d08 <strlen+0x24>
  803d24:	20800007 	ldb	r2,0(r4)
  803d28:	10000326 	beq	r2,zero,803d38 <strlen+0x54>
  803d2c:	21000044 	addi	r4,r4,1
  803d30:	20800007 	ldb	r2,0(r4)
  803d34:	103ffd1e 	bne	r2,zero,803d2c <strlen+0x48>
  803d38:	21c5c83a 	sub	r2,r4,r7
  803d3c:	f800283a 	ret

00803d40 <udivmodsi4>:
  803d40:	00800044 	movi	r2,1
  803d44:	000f883a 	mov	r7,zero
  803d48:	2900082e 	bgeu	r5,r4,803d6c <udivmodsi4+0x2c>
  803d4c:	28000716 	blt	r5,zero,803d6c <udivmodsi4+0x2c>
  803d50:	294b883a 	add	r5,r5,r5
  803d54:	1085883a 	add	r2,r2,r2
  803d58:	29000e2e 	bgeu	r5,r4,803d94 <udivmodsi4+0x54>
  803d5c:	1007003a 	cmpeq	r3,r2,zero
  803d60:	1800081e 	bne	r3,zero,803d84 <udivmodsi4+0x44>
  803d64:	283ffa0e 	bge	r5,zero,803d50 <udivmodsi4+0x10>
  803d68:	1800061e 	bne	r3,zero,803d84 <udivmodsi4+0x44>
  803d6c:	21400236 	bltu	r4,r5,803d78 <udivmodsi4+0x38>
  803d70:	2149c83a 	sub	r4,r4,r5
  803d74:	388eb03a 	or	r7,r7,r2
  803d78:	1004d07a 	srli	r2,r2,1
  803d7c:	280ad07a 	srli	r5,r5,1
  803d80:	103ffa1e 	bne	r2,zero,803d6c <udivmodsi4+0x2c>
  803d84:	3000011e 	bne	r6,zero,803d8c <udivmodsi4+0x4c>
  803d88:	3809883a 	mov	r4,r7
  803d8c:	2005883a 	mov	r2,r4
  803d90:	f800283a 	ret
  803d94:	1007003a 	cmpeq	r3,r2,zero
  803d98:	183ff426 	beq	r3,zero,803d6c <udivmodsi4+0x2c>
  803d9c:	003ff906 	br	803d84 <udivmodsi4+0x44>

00803da0 <__divsi3>:
  803da0:	defffe04 	addi	sp,sp,-8
  803da4:	dc000015 	stw	r16,0(sp)
  803da8:	dfc00115 	stw	ra,4(sp)
  803dac:	000d883a 	mov	r6,zero
  803db0:	0021883a 	mov	r16,zero
  803db4:	20000816 	blt	r4,zero,803dd8 <__divsi3+0x38>
  803db8:	28000a16 	blt	r5,zero,803de4 <__divsi3+0x44>
  803dbc:	0803d400 	call	803d40 <udivmodsi4>
  803dc0:	80000126 	beq	r16,zero,803dc8 <__divsi3+0x28>
  803dc4:	0085c83a 	sub	r2,zero,r2
  803dc8:	dfc00117 	ldw	ra,4(sp)
  803dcc:	dc000017 	ldw	r16,0(sp)
  803dd0:	dec00204 	addi	sp,sp,8
  803dd4:	f800283a 	ret
  803dd8:	0109c83a 	sub	r4,zero,r4
  803ddc:	0021003a 	cmpeq	r16,zero,zero
  803de0:	283ff60e 	bge	r5,zero,803dbc <__divsi3+0x1c>
  803de4:	014bc83a 	sub	r5,zero,r5
  803de8:	8021003a 	cmpeq	r16,r16,zero
  803dec:	003ff306 	br	803dbc <__divsi3+0x1c>

00803df0 <__modsi3>:
  803df0:	defffe04 	addi	sp,sp,-8
  803df4:	dc000015 	stw	r16,0(sp)
  803df8:	dfc00115 	stw	ra,4(sp)
  803dfc:	01800044 	movi	r6,1
  803e00:	0021883a 	mov	r16,zero
  803e04:	20000816 	blt	r4,zero,803e28 <__modsi3+0x38>
  803e08:	28000a16 	blt	r5,zero,803e34 <__modsi3+0x44>
  803e0c:	0803d400 	call	803d40 <udivmodsi4>
  803e10:	80000126 	beq	r16,zero,803e18 <__modsi3+0x28>
  803e14:	0085c83a 	sub	r2,zero,r2
  803e18:	dfc00117 	ldw	ra,4(sp)
  803e1c:	dc000017 	ldw	r16,0(sp)
  803e20:	dec00204 	addi	sp,sp,8
  803e24:	f800283a 	ret
  803e28:	0109c83a 	sub	r4,zero,r4
  803e2c:	3021883a 	mov	r16,r6
  803e30:	283ff60e 	bge	r5,zero,803e0c <__modsi3+0x1c>
  803e34:	014bc83a 	sub	r5,zero,r5
  803e38:	003ff406 	br	803e0c <__modsi3+0x1c>

00803e3c <__udivsi3>:
  803e3c:	000d883a 	mov	r6,zero
  803e40:	02002034 	movhi	r8,128
  803e44:	420f5004 	addi	r8,r8,15680
  803e48:	4000683a 	jmp	r8

00803e4c <__umodsi3>:
  803e4c:	01800044 	movi	r6,1
  803e50:	02002034 	movhi	r8,128
  803e54:	420f5004 	addi	r8,r8,15680
  803e58:	4000683a 	jmp	r8

00803e5c <alt_sim_halt>:
  803e5c:	00c00044 	movi	r3,1
  803e60:	2005883a 	mov	r2,r4
  803e64:	180171ba 	wrctl	ctl6,r3
  803e68:	f800283a 	ret

00803e6c <_exit>:
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  803e6c:	deffff04 	addi	sp,sp,-4
  803e70:	dfc00015 	stw	ra,0(sp)
  /* ALT_LOG - please see HAL/inc/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
  803e74:	0803e5c0 	call	803e5c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  803e78:	003fff06 	br	803e78 <_exit+0xc>
