INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACHYUTH/Documents/PESU slidesnotes/ECE 3-sem/Computer-Aided Digtial Design/CADD-lab old/caddLab-master/Lab_6/Lab_6.srcs/sources_1/new/l6_654.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l6_654
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ACHYUTH/Documents/PESU slidesnotes/ECE 3-sem/Computer-Aided Digtial Design/CADD-lab old/caddLab-master/Lab_6/Lab_6.srcs/sim_1/new/l6_654_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l6_654_tb
