Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 06:52:21 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_334_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.949ns (26.991%)  route 2.567ns (73.009%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 6.564 - 4.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.167ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.060ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21420, routed)       2.218     3.155    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X98Y404        FDCE                                         r  Delay1No7_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y404        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.234 r  Delay1No7_instance/Y_reg[27]/Q
                         net (fo=8, routed)           0.783     4.017    Delay1No6_instance/Y_reg[33]_0[27]
    SLICE_X102Y354       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.068 r  Delay1No6_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.022     4.090    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X102Y354       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.249 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.275    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X102Y355       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.327 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.440     4.767    Delay1No7_instance/CO[0]
    SLICE_X103Y349       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.833 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.170     5.003    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X103Y349       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.149 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.064     5.213    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X103Y349       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.361 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.511     5.872    Delay1No7_instance/shiftVal__5[0]
    SLICE_X100Y356       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     5.961 r  Delay1No7_instance/shiftedFracY_d1[28]_i_2/O
                         net (fo=5, routed)           0.161     6.122    Delay1No6_instance/level2[11]
    SLICE_X99Y356        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     6.281 r  Delay1No6_instance/shiftedFracY_d1[44]_i_1/O
                         net (fo=1, routed)           0.390     6.671    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[22]_0
    SLICE_X99Y356        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21420, routed)       1.917     6.564    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X99Y356        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/C
                         clock pessimism              0.398     6.961    
                         clock uncertainty           -0.035     6.926    
    SLICE_X99Y356        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.951    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  0.280    




