
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.19+14 (git sha1 2326b9f90, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/build-tmp/mch-nicc.ys' --

1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:282)
Generating RTLIL representation for module `\FemtoRV32'.
Generating RTLIL representation for module `\decompressor'.
Generating RTLIL representation for module `\buart'.
Generating RTLIL representation for module `\ice40up5k_spram'.
Generating RTLIL representation for module `\riscv_playground'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/delay.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/delay.v' to AST representation.
Generating RTLIL representation for module `\delay_bit'.
Generating RTLIL representation for module `\delay_bus'.
Warning: Replacing memory \dl with list of registers. See /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/delay.v:59
Generating RTLIL representation for module `\delay_toggle'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/fifo_sync_ram.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/fifo_sync_ram.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_ram'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/fifo_sync_shift.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/fifo_sync_shift.v' to AST representation.
Generating RTLIL representation for module `\fifo_sync_shift'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/glitch_filter.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/glitch_filter.v' to AST representation.
Generating RTLIL representation for module `\glitch_filter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/i2c_master.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/i2c_master.v' to AST representation.
Generating RTLIL representation for module `\i2c_master'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/i2c_master_wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/i2c_master_wb.v' to AST representation.
Generating RTLIL representation for module `\i2c_master_wb'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/muacm2wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/muacm2wb.v' to AST representation.
Generating RTLIL representation for module `\muacm2wb'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v' to AST representation.
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:31) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:75) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:117) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:150) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:186) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `bit' (at /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/prims.v:237) is not recognized unless read_verilog is called with -sv!
Generating RTLIL representation for module `\lut4_n'.
Generating RTLIL representation for module `\lut4_carry_n'.
Generating RTLIL representation for module `\dff_n'.
Generating RTLIL representation for module `\dffe_n'.
Generating RTLIL representation for module `\dffer_n'.
Generating RTLIL representation for module `\dffesr_n'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pdm.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pdm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pdm.v:91)
Generating RTLIL representation for module `\pdm'.
Generating RTLIL representation for module `\pdm_lfsr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pwm.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pwm.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/pwm.v:69)
Generating RTLIL representation for module `\pwm'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v' to AST representation.
Generating RTLIL representation for module `\ram_sdp'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/stream2wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/stream2wb.v' to AST representation.
Generating RTLIL representation for module `\stream2wb'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart2wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart2wb.v' to AST representation.
Generating RTLIL representation for module `\uart2wb'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_rx.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_tx.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/uart_wb.v' to AST representation.
Generating RTLIL representation for module `\uart_wb'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/xclk_strobe.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/xclk_strobe.v' to AST representation.
Generating RTLIL representation for module `\xclk_strobe'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/xclk_wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/xclk_wb.v' to AST representation.
Generating RTLIL representation for module `\xclk_wb'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_arb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_arb.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_arb'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_core'.
Generating RTLIL representation for module `\spi_dev_reg8'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_ezwb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_ezwb.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_ezwb'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_fread'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_proto'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_scmd.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_scmd.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_scmd'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_to_wb.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_to_wb.v' to AST representation.
Generating RTLIL representation for module `\spi_dev_to_wb'.
Successfully finished Verilog frontend.

27. Executing SYNTH_ICE40 pass.

27.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

27.2. Executing HIERARCHY pass (managing design hierarchy).

27.2.1. Analyzing design hierarchy..
Top module:  \riscv_playground
Used module:     \ice40up5k_spram
Used module:     \FemtoRV32
Used module:         \decompressor
Used module:     \spi_dev_fread
Used module:     \spi_dev_proto
Used module:         \ram_sdp
Used module:     \spi_dev_core
Used module:         \spi_dev_reg8
Used module:     \buart
Parameter \RESET_ADDR = 32'10000000000000000000000000000000
Parameter \ADDR_WIDTH = 32

27.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Parameter \RESET_ADDR = 32'10000000000000000000000000000000
Parameter \ADDR_WIDTH = 32
Generating RTLIL representation for module `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32'.
Parameter \INTERFACE = 48'010100110101010001010010010001010100000101001101

27.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_dev_fread'.
Parameter \INTERFACE = 48'010100110101010001010010010001010100000101001101
Generating RTLIL representation for module `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread'.
Parameter \FREQ_MHZ = 15
Parameter \BAUDS = 115200

27.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\buart'.
Parameter \FREQ_MHZ = 15
Parameter \BAUDS = 115200
Generating RTLIL representation for module `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart'.
Parameter \BEL = 48'010110000011001000110010001011110101100100110001

27.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_dev_reg8'.
Parameter \BEL = 48'010110000011001000110010001011110101100100110001
Generating RTLIL representation for module `$paramod\spi_dev_reg8\BEL=t48'010110000011001000110010001011110101100100110001'.
Parameter \BEL = 48'010110000011001000110100001011110101100100110010

27.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_dev_reg8'.
Parameter \BEL = 48'010110000011001000110100001011110101100100110010
Generating RTLIL representation for module `$paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110010'.
Parameter \BEL = 48'010110000011001000110100001011110101100100110001

27.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_dev_reg8'.
Parameter \BEL = 48'010110000011001000110100001011110101100100110001
Generating RTLIL representation for module `$paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110001'.
Parameter \BEL = 48'010110000011001000110011001011110101100100110001

27.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_dev_reg8'.
Parameter \BEL = 48'010110000011001000110011001011110101100100110001
Generating RTLIL representation for module `$paramod\spi_dev_reg8\BEL=t48'010110000011001000110011001011110101100100110001'.
Parameter \AWIDTH = 9
Parameter \DWIDTH = 8

27.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_sdp'.
Parameter \AWIDTH = 9
Parameter \DWIDTH = 8
Generating RTLIL representation for module `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp'.

27.2.10. Analyzing design hierarchy..
Top module:  \riscv_playground
Used module:     \ice40up5k_spram
Used module:     $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32
Used module:         \decompressor
Used module:     $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread
Used module:     \spi_dev_proto
Used module:         $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp
Used module:     \spi_dev_core
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110010001011110101100100110001
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110010
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110001
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110011001011110101100100110001
Used module:     $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart

27.2.11. Analyzing design hierarchy..
Top module:  \riscv_playground
Used module:     \ice40up5k_spram
Used module:     $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32
Used module:         \decompressor
Used module:     $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread
Used module:     \spi_dev_proto
Used module:         $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp
Used module:     \spi_dev_core
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110010001011110101100100110001
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110010
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110001
Used module:         $paramod\spi_dev_reg8\BEL=t48'010110000011001000110011001011110101100100110001
Used module:     $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart
Removing unused module `\spi_dev_to_wb'.
Removing unused module `\spi_dev_scmd'.
Removing unused module `\spi_dev_fread'.
Removing unused module `\spi_dev_ezwb'.
Removing unused module `\spi_dev_reg8'.
Removing unused module `\spi_dev_arb'.
Removing unused module `\xclk_wb'.
Removing unused module `\xclk_strobe'.
Removing unused module `\uart_wb'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart2wb'.
Removing unused module `\stream2wb'.
Removing unused module `\ram_sdp'.
Removing unused module `\pwm'.
Removing unused module `\pdm_lfsr'.
Removing unused module `\pdm'.
Removing unused module `\dffesr_n'.
Removing unused module `\dffer_n'.
Removing unused module `\dffe_n'.
Removing unused module `\dff_n'.
Removing unused module `\lut4_carry_n'.
Removing unused module `\lut4_n'.
Removing unused module `\muacm2wb'.
Removing unused module `\i2c_master_wb'.
Removing unused module `\i2c_master'.
Removing unused module `\glitch_filter'.
Removing unused module `\fifo_sync_shift'.
Removing unused module `\fifo_sync_ram'.
Removing unused module `\delay_bus'.
Removing unused module `\delay_bit'.
Removing unused module `\buart'.
Removing unused module `\FemtoRV32'.
Removed 33 unused modules.

27.3. Executing PROC pass (convert processes to netlists).

27.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:0$662'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:0$653'.
Cleaned up 0 empty switches.

27.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1361 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1350 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1347 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1344 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1341 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1338 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1323 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1312 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1309 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1306 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1303 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1300 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816 in module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032 in module spi_dev_proto.
Marked 2 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028 in module spi_dev_proto.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006 in module spi_dev_proto.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:100$967 in module spi_dev_core.
Marked 3 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805 in module $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.
Marked 3 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781 in module $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775 in module $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:110$1770 in module $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762 in module $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.
Marked 4 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728 in module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667 in module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592 in module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
Marked 2 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521 in module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
Marked 4 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610 in module riscv_playground.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:556$504 in module riscv_playground.
Marked 8 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446 in module riscv_playground.
Marked 6 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422 in module riscv_playground.
Marked 7 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341 in module riscv_playground.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331 in module riscv_playground.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315 in module riscv_playground.
Marked 1 switch rules as full_case in process $proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:605$253 in module decompressor.
Removed a total of 0 dead cases.

27.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 128 assignments to connections.

27.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1367'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1360'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1356'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1349'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1346'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1340'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1337'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1335'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1333'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1329'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1322'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1311'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1308'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1302'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1299'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1297'.
  Set init value: \Q = 1'0
Found init rule in `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:51$983'.
  Set init value: \xfer_toggle = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:439$660'.
  Set init value: \fmark_sync2 = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:438$659'.
  Set init value: \fmark_sync1 = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:437$658'.
  Set init value: \toggle = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:433$657'.
  Set init value: \color_bg1 = 16'0000000000001111
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:432$656'.
  Set init value: \color_fg1 = 16'0000011111111111
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:431$655'.
  Set init value: \color_bg0 = 16'0000000000001111
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:430$654'.
  Set init value: \color_fg0 = 16'1111110100100000
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:440$661'.
  Set init value: \updating = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:418$652'.
  Set init value: \lcd_write = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:412$651'.
  Set init value: \lcd_ctrl = 2'01
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:327$650'.
  Set init value: \file_rbusy = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:290$649'.
  Set init value: \request = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:288$647'.
  Set init value: \buffercontent = 32'11111111111111111111111111111111
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:163$646'.
  Set init value: \example = 0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:148$645'.
  Set init value: \reload = 0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:145$644'.
  Set init value: \interrupt = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:69$643'.
  Set init value: \resetq = 1'0
Found init rule in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:67$642'.
  Set init value: \reset_cnt = 16'0000000000000000

27.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368'.
Found async reset \R in `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357'.
Found async reset \S in `\SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1347'.
Found async reset \R in `\SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1341'.
Found async reset \S in `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330'.
Found async reset \R in `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319'.
Found async reset \S in `\SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1309'.
Found async reset \R in `\SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1303'.
Found async reset \spi_cs_n in `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:100$967'.

27.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~110 debug messages>

27.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Creating decoders for process `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1367'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1361'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1360'.
Creating decoders for process `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1356'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1349'.
Creating decoders for process `\SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1347'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1346'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Creating decoders for process `\SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1341'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1340'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1338'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1337'.
Creating decoders for process `\SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1336'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1335'.
Creating decoders for process `\SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1334'.
Creating decoders for process `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1333'.
Creating decoders for process `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1329'.
Creating decoders for process `\SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1323'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1322'.
Creating decoders for process `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Creating decoders for process `\SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1312'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1311'.
Creating decoders for process `\SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1309'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1308'.
Creating decoders for process `\SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1306'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Creating decoders for process `\SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1303'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1302'.
Creating decoders for process `\SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1300'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1299'.
Creating decoders for process `\SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1298'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1297'.
Creating decoders for process `\SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1296'.
Creating decoders for process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
     1/4: $1$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1823
     2/4: $1$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_DATA[7:0]$1822
     3/4: $1$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_ADDR[8:0]$1821
     4/4: $0\rd_data[7:0]
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:220$1050'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:213$1047'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:209$1043'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:206$1038'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032'.
     1/2: $0\rb_rbuf[0:0]
     2/2: $0\rb_wbuf[0:0]
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
     1/3: $0\rf_full[0:0]
     2/3: $0\rf_valid[0:0]
     3/3: $0\rf_cnt[1:0]
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:130$1026'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:126$1023'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:122$1021'.
     1/1: $0\sd_was_resp_valid[0:0]
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:118$1018'.
     1/1: $0\sd_cmd_is_resp_ack[0:0]
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:112$1014'.
Creating decoders for process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006'.
     1/2: $0\sd_first_rx[0:0]
     2/2: $0\sd_first_tx[0:0]
Creating decoders for process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:51$983'.
Creating decoders for process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:222$981'.
Creating decoders for process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:216$979'.
Creating decoders for process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:135$970'.
Creating decoders for process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:100$967'.
     1/1: $0\bit_cnt[3:0]
Creating decoders for process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
     1/4: $0\send_divcnt[7:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
     1/14: $3$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1800
     2/14: $3$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_DATA[7:0]$1799
     3/14: $3$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_ADDR[2:0]$1798
     4/14: $2$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1793
     5/14: $2$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_DATA[7:0]$1792
     6/14: $2$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_ADDR[2:0]$1791
     7/14: $0\recv_divcnt[7:0]
     8/14: $1$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1788
     9/14: $1$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_DATA[7:0]$1787
    10/14: $1$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_ADDR[2:0]$1786
    11/14: $0\schreibzeiger[2:0]
    12/14: $0\lesezeiger[2:0]
    13/14: $0\recv_pattern[7:0]
    14/14: $0\recv_state[3:0]
Creating decoders for process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775'.
     1/1: $0\pw_rdata[7:0]
Creating decoders for process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:110$1770'.
     1/1: $0\tx_sel[3:0]
Creating decoders for process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762'.
     1/2: $0\cmd_active_put[0:0]
     2/2: $0\cmd_active_get[0:0]
Creating decoders for process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:80$1755'.
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
     1/11: $0\state[4:0]
     2/11: $0\long_instr[0:0]
     3/11: $0\fetch_second_half[0:0]
     4/11: $0\cached_data[31:0]
     5/11: $0\cached_addr[29:0]
     6/11: $0\mcause[0:0]
     7/11: $0\mepc[31:0]
     8/11: $0\instr[29:0]
     9/11: $0\PC[31:0]
    10/11: $0\rs2[31:0]
    11/11: $0\rs1[31:0]
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667'.
     1/2: $0\mstatus[0:0]
     2/2: $0\mtvec[31:0]
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1640'.
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:284$1635'.
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:222$1604'.
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
     1/4: $0\quotient_msk[31:0]
     2/4: $0\quotient[31:0]
     3/4: $0\divisor[62:0]
     4/4: $0\dividend[31:0]
Creating decoders for process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
     1/6: $2$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1531
     2/6: $2$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_DATA[31:0]$1530
     3/6: $2$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_ADDR[4:0]$1529
     4/6: $1$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1527
     5/6: $1$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_DATA[31:0]$1526
     6/6: $1$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_ADDR[4:0]$1525
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:439$660'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:438$659'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:437$658'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:433$657'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:432$656'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:431$655'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:430$654'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:440$661'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:418$652'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:412$651'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:327$650'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:290$649'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:289$648'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:288$647'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:163$646'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:148$645'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:145$644'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:69$643'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:67$642'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
     1/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$638
     2/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_DATA[31:0]$637
     3/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_ADDR[13:0]$636
     4/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$634
     5/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_DATA[31:0]$633
     6/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_ADDR[13:0]$632
     7/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$630
     8/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_DATA[31:0]$629
     9/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_ADDR[13:0]$628
    10/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$626
    11/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_DATA[31:0]$625
    12/12: $1$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_ADDR[13:0]$624
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:651$586'.
     1/1: $0\io_rdata_buffered[31:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
     1/19: $0\color_bg1[15:0] [15:8]
     2/19: $0\color_bg1[15:0] [7:0]
     3/19: $0\color_fg1[15:0] [7:0]
     4/19: $0\color_bg0[15:0] [7:0]
     5/19: $0\color_fg0[15:0] [7:0]
     6/19: $0\example[31:0] [23:16]
     7/19: $0\example[31:0] [15:8]
     8/19: $0\example[31:0] [7:0]
     9/19: $0\color_bg0[15:0] [15:8]
    10/19: $0\color_fg0[15:0] [15:8]
    11/19: $0\example[31:0] [31:24]
    12/19: $0\lcd_ctrl[1:0]
    13/19: $0\port_dir[7:0]
    14/19: $0\port_out[7:0]
    15/19: $0\color_fg1[15:0] [15:8]
    16/19: $0\sdm_blue[15:0]
    17/19: $0\sdm_green[15:0]
    18/19: $0\sdm_red[15:0]
    19/19: $0\LEDs[3:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:556$504'.
     1/1: $0\textmode_busy_counter[1:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
     1/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$502
     2/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_DATA[7:0]$501
     3/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_ADDR[9:0]$500
     4/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$498
     5/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_DATA[7:0]$497
     6/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_ADDR[9:0]$496
     7/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$494
     8/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_DATA[7:0]$493
     9/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_ADDR[9:0]$492
    10/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$490
    11/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_DATA[7:0]$489
    12/24: $1$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_ADDR[9:0]$488
    13/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$486
    14/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_DATA[7:0]$485
    15/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_ADDR[10:0]$484
    16/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$482
    17/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_DATA[7:0]$481
    18/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_ADDR[10:0]$480
    19/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$478
    20/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_DATA[7:0]$477
    21/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_ADDR[10:0]$476
    22/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$474
    23/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_DATA[7:0]$473
    24/24: $1$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_ADDR[10:0]$472
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
     1/13: $0\lcd_rs[0:0]
     2/13: $0\fontrow[2:0]
     3/13: $0\characterindex[10:0]
     4/13: $0\colorswitch[0:0]
     5/13: $0\data0[8:0]
     6/13: $0\lcd_d[7:0]
     7/13: $0\ypos[7:0]
     8/13: $0\xpos[8:0]
     9/13: $0\updating[0:0]
    10/13: $0\read_font[7:0]
    11/13: $0\read_char[7:0]
    12/13: $0\data1[8:0]
    13/13: $0\lcd_write[0:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
     1/3: $0\buttonstate[31:0]
     2/3: $0\incoming_data[31:0]
     3/3: $0\command[7:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:361$414'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
     1/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$410
     2/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_DATA[31:0]$409
     3/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_ADDR[7:0]$408
     4/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$406
     5/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_DATA[31:0]$405
     6/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_ADDR[7:0]$404
     7/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$402
     8/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_DATA[31:0]$401
     9/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_ADDR[7:0]$400
    10/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$398
    11/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_DATA[31:0]$397
    12/52: $4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_ADDR[7:0]$396
    13/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$394
    14/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_DATA[31:0]$393
    15/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_ADDR[7:0]$392
    16/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$391
    17/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_DATA[31:0]$390
    18/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_ADDR[7:0]$389
    19/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$388
    20/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_DATA[31:0]$387
    21/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_ADDR[7:0]$386
    22/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$385
    23/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_DATA[31:0]$384
    24/52: $3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_ADDR[7:0]$383
    25/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$382
    26/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_DATA[31:0]$381
    27/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_ADDR[7:0]$380
    28/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$379
    29/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_DATA[31:0]$378
    30/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_ADDR[7:0]$377
    31/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$376
    32/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_DATA[31:0]$375
    33/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_ADDR[7:0]$374
    34/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$373
    35/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_DATA[31:0]$372
    36/52: $2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_ADDR[7:0]$371
    37/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$365
    38/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_DATA[31:0]$364
    39/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_ADDR[7:0]$363
    40/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$362
    41/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_DATA[31:0]$361
    42/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_ADDR[7:0]$360
    43/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$359
    44/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_DATA[31:0]$358
    45/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_ADDR[7:0]$357
    46/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$356
    47/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_DATA[31:0]$355
    48/52: $1$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_ADDR[7:0]$354
    49/52: $0\file_recv_addr[10:0]
    50/52: $0\file_rbusy[0:0]
    51/52: $0\request[0:0]
    52/52: $0\buffercontent[31:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
     1/2: $0\ticks[31:0]
     2/2: $0\reload[31:0]
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$322'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$320'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$318'.
Creating decoders for process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315'.
     1/1: $0\reset_cnt[15:0]
Creating decoders for process `\decompressor.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:605$253'.
     1/1: $1\d[31:0]

27.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\riscv_playground.\file_id' from process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:289$648'.
No latch inferred for signal `\decompressor.\d' from process `\decompressor.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:605$253'.

27.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368'.
  created $adff cell `$procdff$3000' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1361'.
  created $dff cell `$procdff$3001' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357'.
  created $adff cell `$procdff$3002' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1350'.
  created $dff cell `$procdff$3003' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1347'.
  created $adff cell `$procdff$3004' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1344'.
  created $dff cell `$procdff$3005' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1341'.
  created $adff cell `$procdff$3006' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1338'.
  created $dff cell `$procdff$3007' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1336'.
  created $dff cell `$procdff$3008' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1334'.
  created $dff cell `$procdff$3009' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330'.
  created $adff cell `$procdff$3010' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1323'.
  created $dff cell `$procdff$3011' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319'.
  created $adff cell `$procdff$3012' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1312'.
  created $dff cell `$procdff$3013' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1309'.
  created $adff cell `$procdff$3014' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1306'.
  created $dff cell `$procdff$3015' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1303'.
  created $adff cell `$procdff$3016' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1300'.
  created $dff cell `$procdff$3017' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1298'.
  created $dff cell `$procdff$3018' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1296'.
  created $dff cell `$procdff$3019' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.\rd_data' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
  created $dff cell `$procdff$3020' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_ADDR' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
  created $dff cell `$procdff$3021' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_DATA' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
  created $dff cell `$procdff$3022' with positive edge clock.
Creating register for signal `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN' using process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
  created $dff cell `$procdff$3023' with positive edge clock.
Creating register for signal `\spi_dev_proto.\has_resp_data' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:220$1050'.
  created $dff cell `$procdff$3024' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rb_waddr' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:213$1047'.
  created $dff cell `$procdff$3025' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rf_push' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:209$1043'.
  created $dff cell `$procdff$3026' with positive edge clock.
Creating register for signal `\spi_dev_proto.\pw_gnt' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:206$1038'.
  created $dff cell `$procdff$3027' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rb_wbuf' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032'.
  created $dff cell `$procdff$3028' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rb_rbuf' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032'.
  created $dff cell `$procdff$3029' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rf_cnt' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
  created $dff cell `$procdff$3030' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rf_full' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
  created $dff cell `$procdff$3031' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rf_valid' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
  created $dff cell `$procdff$3032' with positive edge clock.
Creating register for signal `\spi_dev_proto.\irq' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:130$1026'.
  created $dff cell `$procdff$3033' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rf_pop' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:126$1023'.
  created $dff cell `$procdff$3034' with positive edge clock.
Creating register for signal `\spi_dev_proto.\sd_was_resp_valid' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:122$1021'.
  created $dff cell `$procdff$3035' with positive edge clock.
Creating register for signal `\spi_dev_proto.\sd_cmd_is_resp_ack' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:118$1018'.
  created $dff cell `$procdff$3036' with positive edge clock.
Creating register for signal `\spi_dev_proto.\rb_raddr' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:112$1014'.
  created $dff cell `$procdff$3037' with positive edge clock.
Creating register for signal `\spi_dev_proto.\sd_first_rx' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006'.
  created $dff cell `$procdff$3038' with positive edge clock.
Creating register for signal `\spi_dev_proto.\sd_first_tx' using process `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006'.
  created $dff cell `$procdff$3039' with positive edge clock.
Creating register for signal `\spi_dev_core.\usr_miso_ack' using process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:222$981'.
  created $dff cell `$procdff$3040' with positive edge clock.
Creating register for signal `\spi_dev_core.\usr_mosi_stb' using process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:216$979'.
  created $dff cell `$procdff$3041' with positive edge clock.
Creating register for signal `\spi_dev_core.\xfer_toggle' using process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:135$970'.
  created $dff cell `$procdff$3042' with positive edge clock.
Creating register for signal `\spi_dev_core.\bit_cnt' using process `\spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:100$967'.
  created $adff cell `$procdff$3043' with positive edge clock and positive level reset.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\send_pattern' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
  created $dff cell `$procdff$3044' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\send_bitcnt' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
  created $dff cell `$procdff$3045' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\send_divcnt' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
  created $dff cell `$procdff$3046' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\send_dummy' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
  created $dff cell `$procdff$3047' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\recv_state' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3048' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\recv_divcnt' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3049' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\recv_pattern' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3050' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\lesezeiger' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3051' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.\schreibzeiger' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3052' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_ADDR' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3053' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_DATA' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3054' with positive edge clock.
Creating register for signal `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN' using process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
  created $dff cell `$procdff$3055' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\pw_rdata' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775'.
  created $dff cell `$procdff$3056' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\pw_rstb' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775'.
  created $dff cell `$procdff$3057' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\tx_sel' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:110$1770'.
  created $dff cell `$procdff$3058' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\cmd_active_get' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762'.
  created $dff cell `$procdff$3059' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\cmd_active_put' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762'.
  created $dff cell `$procdff$3060' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\cmd_stb_get' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:80$1755'.
  created $dff cell `$procdff$3061' with positive edge clock.
Creating register for signal `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.\cmd_stb_put' using process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:80$1755'.
  created $dff cell `$procdff$3062' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\rs1' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3063' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\rs2' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3064' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\PC' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3065' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\instr' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\mepc' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\mcause' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\cached_addr' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\cached_data' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\fetch_second_half' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\long_instr' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\state' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\mtvec' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\mstatus' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\cycles' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1640'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\interrupt_request_sticky' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:284$1635'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\divResult' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:222$1604'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\dividend' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\divisor' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\quotient' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.\quotient_msk' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_ADDR' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_DATA' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN' using process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `\riscv_playground.\boot_rdata' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `\riscv_playground.\io_rdata_buffered' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:651$586'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `\riscv_playground.\LEDs' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_red' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_green' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_blue' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `\riscv_playground.\example' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `\riscv_playground.\port_out' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `\riscv_playground.\port_dir' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `\riscv_playground.\lcd_ctrl' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `\riscv_playground.\color_fg0' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `\riscv_playground.\color_bg0' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `\riscv_playground.\color_fg1' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `\riscv_playground.\color_bg1' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `\riscv_playground.\textmode_busy_counter' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:556$504'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `\riscv_playground.\lcd_d' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `\riscv_playground.\lcd_rs' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `\riscv_playground.\lcd_write' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `\riscv_playground.\read_char' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `\riscv_playground.\read_font' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `\riscv_playground.\toggle' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `\riscv_playground.\fmark_sync1' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `\riscv_playground.\fmark_sync2' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `\riscv_playground.\updating' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `\riscv_playground.\xpos' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `\riscv_playground.\ypos' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `\riscv_playground.\char' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `\riscv_playground.\bitmap' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `\riscv_playground.\data0' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `\riscv_playground.\data1' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `\riscv_playground.\fontrow' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `\riscv_playground.\colorswitch' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `\riscv_playground.\characterindex' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `\riscv_playground.\command' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `\riscv_playground.\incoming_data' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `\riscv_playground.\buttonstate' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `\riscv_playground.\file_rdata' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:361$414'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `\riscv_playground.\buffercontent' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `\riscv_playground.\request' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `\riscv_playground.\file_rbusy' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `\riscv_playground.\file_recv_addr' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_ADDR' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_DATA' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `\riscv_playground.$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `\riscv_playground.\interrupt' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `\riscv_playground.\ticks' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `\riscv_playground.\reload' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `\riscv_playground.\phase_blue' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$322'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_blue_out' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$322'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `\riscv_playground.\phase_green' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$320'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_green_out' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$320'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `\riscv_playground.\phase_red' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$318'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `\riscv_playground.\sdm_red_out' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$318'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `\riscv_playground.\resetq' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `\riscv_playground.\reset_cnt' using process `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315'.
  created $dff cell `$procdff$3185' with positive edge clock.

27.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368'.
Removing empty process `SB_DFFNES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1368'.
Removing empty process `SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1367'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1361'.
Removing empty process `SB_DFFNESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1361'.
Removing empty process `SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1360'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357'.
Removing empty process `SB_DFFNER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1357'.
Removing empty process `SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1356'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1350'.
Removing empty process `SB_DFFNESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1350'.
Removing empty process `SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1349'.
Removing empty process `SB_DFFNS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1347'.
Removing empty process `SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1346'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1344'.
Removing empty process `SB_DFFNSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1344'.
Removing empty process `SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1343'.
Removing empty process `SB_DFFNR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1341'.
Removing empty process `SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1340'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1338'.
Removing empty process `SB_DFFNSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1338'.
Removing empty process `SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1337'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1336'.
Removing empty process `SB_DFFNE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1336'.
Removing empty process `SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1335'.
Removing empty process `SB_DFFN.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1334'.
Removing empty process `SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1333'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330'.
Removing empty process `SB_DFFES.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1330'.
Removing empty process `SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1329'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1323'.
Removing empty process `SB_DFFESS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1323'.
Removing empty process `SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1322'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319'.
Removing empty process `SB_DFFER.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1319'.
Removing empty process `SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1318'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1312'.
Removing empty process `SB_DFFESR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1312'.
Removing empty process `SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1311'.
Removing empty process `SB_DFFS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1309'.
Removing empty process `SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1308'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1306'.
Removing empty process `SB_DFFSS.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1306'.
Removing empty process `SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1305'.
Removing empty process `SB_DFFR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1303'.
Removing empty process `SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1302'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1300'.
Removing empty process `SB_DFFSR.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1300'.
Removing empty process `SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1299'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1298'.
Removing empty process `SB_DFFE.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1298'.
Removing empty process `SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1297'.
Removing empty process `SB_DFF.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1296'.
Found and cleaned up 2 empty switches in `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
Removing empty process `$paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:39$1816'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:220$1050'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:213$1047'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:209$1043'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:206$1038'.
Found and cleaned up 1 empty switch in `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:183$1032'.
Found and cleaned up 2 empty switches in `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:153$1028'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:130$1026'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:126$1023'.
Found and cleaned up 1 empty switch in `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:122$1021'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:122$1021'.
Found and cleaned up 1 empty switch in `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:118$1018'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:118$1018'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:112$1014'.
Found and cleaned up 1 empty switch in `\spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006'.
Removing empty process `spi_dev_proto.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:92$1006'.
Removing empty process `spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:51$983'.
Removing empty process `spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:222$981'.
Removing empty process `spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:216$979'.
Removing empty process `spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:135$970'.
Removing empty process `spi_dev_core.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:100$967'.
Found and cleaned up 4 empty switches in `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
Removing empty process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:116$1805'.
Found and cleaned up 7 empty switches in `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
Removing empty process `$paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:62$1781'.
Found and cleaned up 1 empty switch in `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775'.
Removing empty process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:122$1775'.
Found and cleaned up 1 empty switch in `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:110$1770'.
Removing empty process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:110$1770'.
Found and cleaned up 1 empty switch in `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762'.
Removing empty process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:87$1762'.
Removing empty process `$paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.$proc$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:80$1755'.
Found and cleaned up 9 empty switches in `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:480$1728'.
Found and cleaned up 4 empty switches in `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:326$1667'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1640'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:284$1635'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:222$1604'.
Found and cleaned up 1 empty switch in `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:207$1592'.
Found and cleaned up 2 empty switches in `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
Removing empty process `$paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:91$1521'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:439$660'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:438$659'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:437$658'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:433$657'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:432$656'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:431$655'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:430$654'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:440$661'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:418$652'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:412$651'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:327$650'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:290$649'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:289$648'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:288$647'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:163$646'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:148$645'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:145$644'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:69$643'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:67$642'.
Found and cleaned up 4 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:744$610'.
Found and cleaned up 1 empty switch in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:651$586'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:651$586'.
Found and cleaned up 19 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:606$552'.
Found and cleaned up 1 empty switch in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:556$504'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:556$504'.
Found and cleaned up 8 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:536$446'.
Found and cleaned up 6 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:453$422'.
Found and cleaned up 3 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:371$416'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:361$414'.
Found and cleaned up 8 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:336$341'.
Found and cleaned up 2 empty switches in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:151$331'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$322'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$320'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$318'.
Found and cleaned up 1 empty switch in `\riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315'.
Removing empty process `riscv_playground.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:71$315'.
Found and cleaned up 1 empty switch in `\decompressor.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:605$253'.
Removing empty process `decompressor.$proc$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:605$253'.
Cleaned up 110 empty switches.

27.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Optimizing module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110011001011110101100100110001.
Optimizing module spi_dev_proto.
<suppressed ~3 debug messages>
Optimizing module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110001.
Optimizing module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110010.
Optimizing module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110010001011110101100100110001.
Optimizing module spi_dev_core.
Optimizing module $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.
<suppressed ~22 debug messages>
Optimizing module $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.
<suppressed ~2 debug messages>
Optimizing module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
<suppressed ~43 debug messages>
Optimizing module riscv_playground.
<suppressed ~21 debug messages>
Optimizing module ice40up5k_spram.
Optimizing module decompressor.
<suppressed ~2 debug messages>

27.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$3ebcb2129805027011086c045e6bb4ce235a9e88\ram_sdp.
Deleting now unused module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110011001011110101100100110001.
Deleting now unused module spi_dev_proto.
Deleting now unused module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110001.
Deleting now unused module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110100001011110101100100110010.
Deleting now unused module $paramod\spi_dev_reg8\BEL=t48'010110000011001000110010001011110101100100110001.
Deleting now unused module spi_dev_core.
Deleting now unused module $paramod$9d8c01e1aa166a37cb07757012bc65c523afd604\buart.
Deleting now unused module $paramod$280742534faedd39d4206ae30985c9d9bd51be0a\spi_dev_fread.
Deleting now unused module $paramod$68d4aa9c175c39efb0e0c6acbfbc478e275c8377\FemtoRV32.
Deleting now unused module ice40up5k_spram.
Deleting now unused module decompressor.
<suppressed ~12 debug messages>

27.5. Executing TRIBUF pass.

27.6. Executing DEMINOUT pass (demote inout ports to input or output).

27.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~15 debug messages>

27.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 69 unused cells and 848 unused wires.
<suppressed ~82 debug messages>

27.9. Executing CHECK pass (checking for obvious problems).
Checking module riscv_playground...
Found and reported 0 problems.

27.10. Executing OPT pass (performing simple optimizations).

27.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~4 debug messages>

27.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

27.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\processor.$procmux$2108: \processor.state -> { 4'1000 \processor.state [0] }
      Replacing known input bits on port A of cell $flatten\processor.$procmux$2112: \processor.state -> { 4'0100 \processor.state [0] }
      Replacing known input bits on port B of cell $flatten\processor.$procmux$2122: \processor.state -> { 4'0001 \processor.state [0] }
      Replacing known input bits on port A of cell $procmux$2537: \updating -> 1'0
      Replacing known input bits on port A of cell $procmux$2535: \updating -> 1'1
      Replacing known input bits on port A of cell $procmux$2948: \request -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\processor.$procmux$2280.
    dead port 2/2 on $mux $flatten\processor.$procmux$2286.
    dead port 2/2 on $mux $flatten\processor.$procmux$2292.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$1983.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$1986.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$1992.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$1995.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$2001.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$2004.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$2010.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$2016.
    dead port 2/2 on $mux $flatten\the_buart.$procmux$2022.
    dead port 2/2 on $mux $procmux$2574.
    dead port 1/2 on $mux $procmux$2577.
    dead port 1/2 on $mux $procmux$2580.
    dead port 2/2 on $mux $procmux$2586.
    dead port 1/2 on $mux $procmux$2589.
    dead port 1/2 on $mux $procmux$2592.
    dead port 2/2 on $mux $procmux$2598.
    dead port 1/2 on $mux $procmux$2601.
    dead port 1/2 on $mux $procmux$2604.
    dead port 2/2 on $mux $procmux$2610.
    dead port 1/2 on $mux $procmux$2613.
    dead port 1/2 on $mux $procmux$2616.
    dead port 2/2 on $mux $procmux$2622.
    dead port 1/2 on $mux $procmux$2625.
    dead port 1/2 on $mux $procmux$2628.
    dead port 2/2 on $mux $procmux$2634.
    dead port 1/2 on $mux $procmux$2637.
    dead port 1/2 on $mux $procmux$2640.
    dead port 2/2 on $mux $procmux$2646.
    dead port 1/2 on $mux $procmux$2649.
    dead port 1/2 on $mux $procmux$2652.
    dead port 2/2 on $mux $procmux$2658.
    dead port 1/2 on $mux $procmux$2661.
    dead port 1/2 on $mux $procmux$2664.
    dead port 2/2 on $mux $procmux$2670.
    dead port 1/2 on $mux $procmux$2673.
    dead port 1/2 on $mux $procmux$2676.
    dead port 2/2 on $mux $procmux$2682.
    dead port 1/2 on $mux $procmux$2685.
    dead port 1/2 on $mux $procmux$2688.
    dead port 2/2 on $mux $procmux$2694.
    dead port 1/2 on $mux $procmux$2697.
    dead port 1/2 on $mux $procmux$2700.
    dead port 2/2 on $mux $procmux$2706.
    dead port 1/2 on $mux $procmux$2709.
    dead port 1/2 on $mux $procmux$2712.
    dead port 1/2 on $mux $procmux$2718.
    dead port 1/2 on $mux $procmux$2721.
    dead port 1/2 on $mux $procmux$2727.
    dead port 1/2 on $mux $procmux$2730.
    dead port 1/2 on $mux $procmux$2736.
    dead port 1/2 on $mux $procmux$2739.
    dead port 1/2 on $mux $procmux$2745.
    dead port 1/2 on $mux $procmux$2748.
    dead port 1/2 on $mux $procmux$2754.
    dead port 1/2 on $mux $procmux$2757.
    dead port 1/2 on $mux $procmux$2763.
    dead port 1/2 on $mux $procmux$2766.
    dead port 1/2 on $mux $procmux$2772.
    dead port 1/2 on $mux $procmux$2775.
    dead port 1/2 on $mux $procmux$2781.
    dead port 1/2 on $mux $procmux$2784.
    dead port 1/2 on $mux $procmux$2790.
    dead port 1/2 on $mux $procmux$2793.
    dead port 1/2 on $mux $procmux$2799.
    dead port 1/2 on $mux $procmux$2802.
    dead port 1/2 on $mux $procmux$2808.
    dead port 1/2 on $mux $procmux$2811.
    dead port 1/2 on $mux $procmux$2817.
    dead port 1/2 on $mux $procmux$2820.
    dead port 1/2 on $mux $procmux$2826.
    dead port 1/2 on $mux $procmux$2832.
    dead port 1/2 on $mux $procmux$2838.
    dead port 1/2 on $mux $procmux$2844.
    dead port 1/2 on $mux $procmux$2850.
    dead port 1/2 on $mux $procmux$2856.
    dead port 1/2 on $mux $procmux$2862.
    dead port 1/2 on $mux $procmux$2868.
    dead port 1/2 on $mux $procmux$2874.
    dead port 1/2 on $mux $procmux$2880.
    dead port 1/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$2892.
Removed 84 multiplexer ports.
<suppressed ~215 debug messages>

27.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
    New ctrl vector for $pmux cell $flatten\_protocol.$procmux$1886: { $flatten\_protocol.$procmux$1896_CMP $auto$opt_reduce.cc:134:opt_pmux$3208 $auto$opt_reduce.cc:134:opt_pmux$3206 }
    New ctrl vector for $pmux cell $flatten\_protocol.$procmux$1901: { $flatten\_protocol.$procmux$1896_CMP $auto$opt_reduce.cc:134:opt_pmux$3212 $auto$opt_reduce.cc:134:opt_pmux$3210 }
    New ctrl vector for $pmux cell $flatten\_protocol.$procmux$1916: { $flatten\_protocol.$procmux$1896_CMP $auto$opt_reduce.cc:134:opt_pmux$3218 $auto$opt_reduce.cc:134:opt_pmux$3216 $auto$opt_reduce.cc:134:opt_pmux$3214 }
    Consolidated identical input bits for $mux cell $flatten\_protocol.\genblk1.resp_buf_I.$procmux$1869:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819
      New ports: A=1'0, B=1'1, Y=$flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0]
      New connections: $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [7:1] = { $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] $flatten\_protocol.\genblk1.resp_buf_I.$0$memwr$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:47$1815_EN[7:0]$1819 [0] }
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2278:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\processor.$procmux$2278_Y
      New ports: A=1'0, B=1'1, Y=$flatten\processor.$procmux$2278_Y [0]
      New connections: $flatten\processor.$procmux$2278_Y [31:1] = { $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] $flatten\processor.$procmux$2278_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\the_buart.$procmux$1981:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\the_buart.$procmux$1981_Y
      New ports: A=1'0, B=1'1, Y=$flatten\the_buart.$procmux$1981_Y [0]
      New connections: $flatten\the_buart.$procmux$1981_Y [7:1] = { $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] $flatten\the_buart.$procmux$1981_Y [0] }
    New ctrl vector for $pmux cell $flatten\the_buart.$procmux$2062: $auto$opt_reduce.cc:134:opt_pmux$3220
    Consolidated identical input bits for $mux cell $procmux$2304:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622
      New ports: A=1'0, B=1'1, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24]
      New connections: { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [31:25] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [23:0] } = { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2313:
      Old ports: A=0, B=16711680, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619
      New ports: A=1'0, B=1'1, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16]
      New connections: { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [31:17] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [15:0] } = { 8'00000000 $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2322:
      Old ports: A=0, B=65280, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616
      New ports: A=1'0, B=1'1, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8]
      New connections: { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [31:9] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [7:0] } = { 16'0000000000000000 $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2331:
      Old ports: A=0, B=255, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613
      New ports: A=1'0, B=1'1, Y=$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0]
      New connections: $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [31:1] = { 24'000000000000000000000000 $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [0] }
    Consolidated identical input bits for $mux cell $procmux$2383:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470
      New ports: A=1'0, B=1'1, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0]
      New connections: $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [7:1] = { $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:546$309_EN[7:0]$470 [0] }
    Consolidated identical input bits for $mux cell $procmux$2392:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467
      New ports: A=1'0, B=1'1, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0]
      New connections: $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [7:1] = { $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:545$308_EN[7:0]$467 [0] }
    Consolidated identical input bits for $mux cell $procmux$2401:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464
      New ports: A=1'0, B=1'1, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0]
      New connections: $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [7:1] = { $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:544$307_EN[7:0]$464 [0] }
    Consolidated identical input bits for $mux cell $procmux$2410:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461
      New ports: A=1'0, B=1'1, Y=$0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0]
      New connections: $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [7:1] = { $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] $0$memwr$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:543$306_EN[7:0]$461 [0] }
    Consolidated identical input bits for $mux cell $procmux$2419:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458
      New ports: A=1'0, B=1'1, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0]
      New connections: $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [7:1] = { $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:541$305_EN[7:0]$458 [0] }
    Consolidated identical input bits for $mux cell $procmux$2428:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455
      New ports: A=1'0, B=1'1, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0]
      New connections: $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [7:1] = { $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:540$304_EN[7:0]$455 [0] }
    Consolidated identical input bits for $mux cell $procmux$2437:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452
      New ports: A=1'0, B=1'1, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0]
      New connections: $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [7:1] = { $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:539$303_EN[7:0]$452 [0] }
    Consolidated identical input bits for $mux cell $procmux$2446:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449
      New ports: A=1'0, B=1'1, Y=$0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0]
      New connections: $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [7:1] = { $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] $0$memwr$\characters$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:538$302_EN[7:0]$449 [0] }
    Consolidated identical input bits for $mux cell $procmux$2572:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$2572_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2572_Y [24]
      New connections: { $procmux$2572_Y [31:25] $procmux$2572_Y [23:0] } = { $procmux$2572_Y [24] $procmux$2572_Y [24] $procmux$2572_Y [24] $procmux$2572_Y [24] $procmux$2572_Y [24] $procmux$2572_Y [24] $procmux$2572_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2608:
      Old ports: A=0, B=16711680, Y=$procmux$2608_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2608_Y [16]
      New connections: { $procmux$2608_Y [31:17] $procmux$2608_Y [15:0] } = { 8'00000000 $procmux$2608_Y [16] $procmux$2608_Y [16] $procmux$2608_Y [16] $procmux$2608_Y [16] $procmux$2608_Y [16] $procmux$2608_Y [16] $procmux$2608_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2644:
      Old ports: A=0, B=65280, Y=$procmux$2644_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2644_Y [8]
      New connections: { $procmux$2644_Y [31:9] $procmux$2644_Y [7:0] } = { 16'0000000000000000 $procmux$2644_Y [8] $procmux$2644_Y [8] $procmux$2644_Y [8] $procmux$2644_Y [8] $procmux$2644_Y [8] $procmux$2644_Y [8] $procmux$2644_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2680:
      Old ports: A=0, B=255, Y=$procmux$2680_Y
      New ports: A=1'0, B=1'1, Y=$procmux$2680_Y [0]
      New connections: $procmux$2680_Y [31:1] = { 24'000000000000000000000000 $procmux$2680_Y [0] $procmux$2680_Y [0] $procmux$2680_Y [0] $procmux$2680_Y [0] $procmux$2680_Y [0] $procmux$2680_Y [0] $procmux$2680_Y [0] }
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2295:
      Old ports: A=0, B=$flatten\processor.$2$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1531, Y=$flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524
      New ports: A=1'0, B=$flatten\processor.$procmux$2278_Y [0], Y=$flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0]
      New connections: $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [31:1] = { $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] $flatten\processor.$0$memwr$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:94$1508_EN[31:0]$1524 [0] }
    Consolidated identical input bits for $mux cell $flatten\the_buart.$procmux$2007:
      Old ports: A=8'00000000, B=$flatten\the_buart.$3$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1800, Y=$flatten\the_buart.$procmux$2007_Y
      New ports: A=1'0, B=$flatten\the_buart.$procmux$1981_Y [0], Y=$flatten\the_buart.$procmux$2007_Y [0]
      New connections: $flatten\the_buart.$procmux$2007_Y [7:1] = { $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] $flatten\the_buart.$procmux$2007_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$2715:
      Old ports: A=0, B=$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$410, Y=$procmux$2715_Y
      New ports: A=1'0, B=$procmux$2572_Y [24], Y=$procmux$2715_Y [24]
      New connections: { $procmux$2715_Y [31:25] $procmux$2715_Y [23:0] } = { $procmux$2715_Y [24] $procmux$2715_Y [24] $procmux$2715_Y [24] $procmux$2715_Y [24] $procmux$2715_Y [24] $procmux$2715_Y [24] $procmux$2715_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2742:
      Old ports: A=0, B=$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$406, Y=$procmux$2742_Y
      New ports: A=1'0, B=$procmux$2608_Y [16], Y=$procmux$2742_Y [16]
      New connections: { $procmux$2742_Y [31:17] $procmux$2742_Y [15:0] } = { 8'00000000 $procmux$2742_Y [16] $procmux$2742_Y [16] $procmux$2742_Y [16] $procmux$2742_Y [16] $procmux$2742_Y [16] $procmux$2742_Y [16] $procmux$2742_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2769:
      Old ports: A=0, B=$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$402, Y=$procmux$2769_Y
      New ports: A=1'0, B=$procmux$2644_Y [8], Y=$procmux$2769_Y [8]
      New connections: { $procmux$2769_Y [31:9] $procmux$2769_Y [7:0] } = { 16'0000000000000000 $procmux$2769_Y [8] $procmux$2769_Y [8] $procmux$2769_Y [8] $procmux$2769_Y [8] $procmux$2769_Y [8] $procmux$2769_Y [8] $procmux$2769_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2796:
      Old ports: A=0, B=$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$398, Y=$procmux$2796_Y
      New ports: A=1'0, B=$procmux$2680_Y [0], Y=$procmux$2796_Y [0]
      New connections: $procmux$2796_Y [31:1] = { 24'000000000000000000000000 $procmux$2796_Y [0] $procmux$2796_Y [0] $procmux$2796_Y [0] $procmux$2796_Y [0] $procmux$2796_Y [0] $procmux$2796_Y [0] $procmux$2796_Y [0] }
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $mux cell $flatten\the_buart.$procmux$2037:
      Old ports: A=8'00000000, B=$flatten\the_buart.$2$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1793, Y=$flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784
      New ports: A=1'0, B=$flatten\the_buart.$procmux$2007_Y [0], Y=$flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0]
      New connections: $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [7:1] = { $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] $flatten\the_buart.$0$memwr$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:90$1777_EN[7:0]$1784 [0] }
    Consolidated identical input bits for $mux cell $procmux$2823:
      Old ports: A=$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$394, B=0, Y=$procmux$2823_Y
      New ports: A=$procmux$2715_Y [24], B=1'0, Y=$procmux$2823_Y [24]
      New connections: { $procmux$2823_Y [31:25] $procmux$2823_Y [23:0] } = { $procmux$2823_Y [24] $procmux$2823_Y [24] $procmux$2823_Y [24] $procmux$2823_Y [24] $procmux$2823_Y [24] $procmux$2823_Y [24] $procmux$2823_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2841:
      Old ports: A=$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$391, B=0, Y=$procmux$2841_Y
      New ports: A=$procmux$2742_Y [16], B=1'0, Y=$procmux$2841_Y [16]
      New connections: { $procmux$2841_Y [31:17] $procmux$2841_Y [15:0] } = { 8'00000000 $procmux$2841_Y [16] $procmux$2841_Y [16] $procmux$2841_Y [16] $procmux$2841_Y [16] $procmux$2841_Y [16] $procmux$2841_Y [16] $procmux$2841_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2859:
      Old ports: A=$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$388, B=0, Y=$procmux$2859_Y
      New ports: A=$procmux$2769_Y [8], B=1'0, Y=$procmux$2859_Y [8]
      New connections: { $procmux$2859_Y [31:9] $procmux$2859_Y [7:0] } = { 16'0000000000000000 $procmux$2859_Y [8] $procmux$2859_Y [8] $procmux$2859_Y [8] $procmux$2859_Y [8] $procmux$2859_Y [8] $procmux$2859_Y [8] $procmux$2859_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2877:
      Old ports: A=$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$385, B=0, Y=$procmux$2877_Y
      New ports: A=$procmux$2796_Y [0], B=1'0, Y=$procmux$2877_Y [0]
      New connections: $procmux$2877_Y [31:1] = { 24'000000000000000000000000 $procmux$2877_Y [0] $procmux$2877_Y [0] $procmux$2877_Y [0] $procmux$2877_Y [0] $procmux$2877_Y [0] $procmux$2877_Y [0] $procmux$2877_Y [0] }
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $mux cell $procmux$2895:
      Old ports: A=$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$382, B=0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353
      New ports: A=$procmux$2823_Y [24], B=1'0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24]
      New connections: { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [31:25] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [23:0] } = { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2904:
      Old ports: A=$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$379, B=0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350
      New ports: A=$procmux$2841_Y [16], B=1'0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16]
      New connections: { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [31:17] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [15:0] } = { 8'00000000 $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2913:
      Old ports: A=$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$376, B=0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347
      New ports: A=$procmux$2859_Y [8], B=1'0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8]
      New connections: { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [31:9] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [7:0] } = { 16'0000000000000000 $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2922:
      Old ports: A=$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$373, B=0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344
      New ports: A=$procmux$2877_Y [0], B=1'0, Y=$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0]
      New connections: $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [31:1] = { 24'000000000000000000000000 $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [0] }
  Optimizing cells in module \riscv_playground.
Performed a total of 38 changes.

27.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

27.10.6. Executing OPT_DFF pass (perform DFF optimizations).

27.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 1 unused cells and 151 unused wires.
<suppressed ~3 debug messages>

27.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.10.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

27.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.10.13. Executing OPT_DFF pass (perform DFF optimizations).

27.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.10.16. Finished OPT passes. (There is nothing left to do.)

27.11. Executing FSM pass (extract and optimize FSM).

27.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking riscv_playground._protocol.rf_cnt as FSM state register:
    Users of register don't seem to benefit from recoding.

27.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

27.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

27.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

27.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

27.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

27.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

27.12. Executing OPT pass (performing simple optimizations).

27.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~216 debug messages>

27.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$3185 ($dff) from module riscv_playground (D = $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$317_Y, Q = \reset_cnt, rval = 16'0000000000000000).
Adding EN signal on $procdff$3177 ($dff) from module riscv_playground (D = { \ram.wdata [31:8] \processor.rs2 [7:0] }, Q = \reload).
Adding EN signal on $procdff$3162 ($dff) from module riscv_playground (D = $procmux$2934_Y, Q = \file_recv_addr).
Adding SRST signal on $auto$ff.cc:262:slice$3223 ($dffe) from module riscv_playground (D = $procmux$2931_Y, Q = \file_recv_addr, rval = 11'00000000000).
Adding EN signal on $procdff$3161 ($dff) from module riscv_playground (D = $procmux$2942_Y, Q = \file_rbusy).
Adding SRST signal on $auto$ff.cc:262:slice$3231 ($dffe) from module riscv_playground (D = $procmux$2939_Y, Q = \file_rbusy, rval = 1'1).
Adding EN signal on $procdff$3159 ($dff) from module riscv_playground (D = { 4'0000 \mem_address [27:10] 10'0000000000 }, Q = \buffercontent).
Adding EN signal on $procdff$3157 ($dff) from module riscv_playground (D = \incoming_data, Q = \buttonstate).
Adding EN signal on $procdff$3156 ($dff) from module riscv_playground (D = $or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:374$419_Y, Q = \incoming_data).
Adding EN signal on $procdff$3155 ($dff) from module riscv_playground (D = \_communication.in_cap_I.q, Q = \command).
Adding SRST signal on $procdff$3154 ($dff) from module riscv_playground (D = $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431_Y [10:0], Q = \characterindex, rval = 11'00000000000).
Adding EN signal on $procdff$3153 ($dff) from module riscv_playground (D = \char [7], Q = \colorswitch).
Adding SRST signal on $procdff$3152 ($dff) from module riscv_playground (D = \ypos [2:0], Q = \fontrow, rval = 3'000).
Adding SRST signal on $procdff$3151 ($dff) from module riscv_playground (D = $procmux$2550_Y, Q = \data1, rval = 9'000101100).
Adding EN signal on $auto$ff.cc:262:slice$3266 ($sdff) from module riscv_playground (D = $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [17:9], Q = \data1).
Adding SRST signal on $procdff$3150 ($dff) from module riscv_playground (D = $procmux$2495_Y, Q = \data0, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$3270 ($sdff) from module riscv_playground (D = $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [8:0], Q = \data0).
Adding SRST signal on $procdff$3147 ($dff) from module riscv_playground (D = $procmux$2518_Y, Q = \ypos, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:262:slice$3274 ($sdff) from module riscv_playground (D = $procmux$2514_Y, Q = \ypos).
Adding SRST signal on $procdff$3146 ($dff) from module riscv_playground (D = $procmux$2529_Y, Q = \xpos, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:262:slice$3278 ($sdff) from module riscv_playground (D = $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438_Y [8:0], Q = \xpos).
Adding EN signal on $procdff$3141 ($dff) from module riscv_playground (D = \bitmap, Q = \read_font).
Adding EN signal on $procdff$3140 ($dff) from module riscv_playground (D = \char, Q = \read_char).
Adding SRST signal on $procdff$3139 ($dff) from module riscv_playground (D = $procmux$2559_Y, Q = \lcd_write, rval = 1'0).
Adding EN signal on $procdff$3138 ($dff) from module riscv_playground (D = $procmux$2461_Y, Q = \lcd_rs).
Adding EN signal on $procdff$3137 ($dff) from module riscv_playground (D = $procmux$2507_Y, Q = \lcd_d).
Adding SRST signal on $procdff$3112 ($dff) from module riscv_playground (D = $sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:559$507_Y, Q = \textmode_busy_counter, rval = 2'10).
Adding EN signal on $procdff$3111 ($dff) from module riscv_playground (D = \io_modifier [23:16], Q = \color_bg1 [7:0]).
Adding EN signal on $procdff$3111 ($dff) from module riscv_playground (D = \io_modifier [31:24], Q = \color_bg1 [15:8]).
Adding EN signal on $procdff$3110 ($dff) from module riscv_playground (D = \io_modifier [7:0], Q = \color_fg1 [7:0]).
Adding EN signal on $procdff$3110 ($dff) from module riscv_playground (D = \io_modifier [15:8], Q = \color_fg1 [15:8]).
Adding EN signal on $procdff$3109 ($dff) from module riscv_playground (D = \io_modifier [23:16], Q = \color_bg0 [7:0]).
Adding EN signal on $procdff$3109 ($dff) from module riscv_playground (D = \io_modifier [31:24], Q = \color_bg0 [15:8]).
Adding EN signal on $procdff$3108 ($dff) from module riscv_playground (D = \io_modifier [7:0], Q = \color_fg0 [7:0]).
Adding EN signal on $procdff$3108 ($dff) from module riscv_playground (D = \io_modifier [15:8], Q = \color_fg0 [15:8]).
Adding EN signal on $procdff$3107 ($dff) from module riscv_playground (D = \io_modifier [1:0], Q = \lcd_ctrl).
Adding EN signal on $procdff$3106 ($dff) from module riscv_playground (D = \io_modifier [23:16], Q = \port_dir).
Adding EN signal on $procdff$3105 ($dff) from module riscv_playground (D = \io_modifier [15:8], Q = \port_out).
Adding EN signal on $procdff$3104 ($dff) from module riscv_playground (D = \io_modifier [7:0], Q = \example [7:0]).
Adding EN signal on $procdff$3104 ($dff) from module riscv_playground (D = \io_modifier [15:8], Q = \example [15:8]).
Adding EN signal on $procdff$3104 ($dff) from module riscv_playground (D = \io_modifier [23:16], Q = \example [23:16]).
Adding EN signal on $procdff$3104 ($dff) from module riscv_playground (D = \io_modifier [31:24], Q = \example [31:24]).
Adding EN signal on $procdff$3103 ($dff) from module riscv_playground (D = \io_modifier [15:0], Q = \sdm_blue).
Adding EN signal on $procdff$3102 ($dff) from module riscv_playground (D = \io_modifier [15:0], Q = \sdm_green).
Adding EN signal on $procdff$3101 ($dff) from module riscv_playground (D = \io_modifier [15:0], Q = \sdm_red).
Adding EN signal on $procdff$3100 ($dff) from module riscv_playground (D = \io_modifier [3:0], Q = \LEDs).
Adding EN signal on $procdff$3099 ($dff) from module riscv_playground (D = \io_rdata, Q = \io_rdata_buffered).
Adding SRST signal on $flatten\the_buart.$procdff$3052 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$2049_Y, Q = \the_buart.schreibzeiger, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3320 ($sdff) from module riscv_playground (D = $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801_Y [2:0], Q = \the_buart.schreibzeiger).
Adding SRST signal on $flatten\the_buart.$procdff$3051 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$2054_Y, Q = \the_buart.lesezeiger, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3324 ($sdff) from module riscv_playground (D = $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790_Y [2:0], Q = \the_buart.lesezeiger).
Adding SRST signal on $flatten\the_buart.$procdff$3050 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$2062_Y, Q = \the_buart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$3326 ($sdff) from module riscv_playground (D = { \uart_rx \the_buart.recv_pattern [7:1] }, Q = \the_buart.recv_pattern).
Adding SRST signal on $flatten\the_buart.$procdff$3049 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$2027_Y, Q = \the_buart.recv_divcnt, rval = 8'00000000).
Adding SRST signal on $flatten\the_buart.$procdff$3048 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$2075_Y, Q = \the_buart.recv_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3333 ($sdff) from module riscv_playground (D = $flatten\the_buart.$procmux$2075_Y, Q = \the_buart.recv_state).
Adding SRST signal on $flatten\the_buart.$procdff$3047 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$1952_Y, Q = \the_buart.send_dummy, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3345 ($sdff) from module riscv_playground (D = 1'0, Q = \the_buart.send_dummy).
Adding SRST signal on $flatten\the_buart.$procdff$3046 ($dff) from module riscv_playground (D = $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806_Y [7:0], Q = \the_buart.send_divcnt, rval = 8'00000000).
Adding SRST signal on $flatten\the_buart.$procdff$3045 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$1963_Y, Q = \the_buart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3352 ($sdff) from module riscv_playground (D = $flatten\the_buart.$procmux$1963_Y, Q = \the_buart.send_bitcnt).
Adding SRST signal on $flatten\the_buart.$procdff$3044 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$1971_Y [8:0], Q = \the_buart.send_pattern [8:0], rval = 9'111111111).
Adding SRST signal on $flatten\the_buart.$procdff$3044 ($dff) from module riscv_playground (D = $flatten\the_buart.$procmux$1968_Y [9], Q = \the_buart.send_pattern [9], rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$3361 ($sdff) from module riscv_playground (D = 1'1, Q = \the_buart.send_pattern [9]).
Adding EN signal on $auto$ff.cc:262:slice$3356 ($sdff) from module riscv_playground (D = $flatten\the_buart.$procmux$1971_Y [8:0], Q = \the_buart.send_pattern [8:0]).
Adding SRST signal on $flatten\processor.$procdff$3082 ($dff) from module riscv_playground (D = \processor.quotient_msk [31:1], Q = \processor.quotient_msk [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $flatten\processor.$procdff$3081 ($dff) from module riscv_playground (D = \processor.quotientN, Q = \processor.quotient, rval = 0).
Adding SRST signal on $flatten\processor.$procdff$3080 ($dff) from module riscv_playground (D = $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:210$1601_Y [31], Q = \processor.divisor [62], rval = 1'0).
Adding SRST signal on $flatten\processor.$procdff$3080 ($dff) from module riscv_playground (D = \processor.divisor [31:1], Q = \processor.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $flatten\processor.$procdff$3075 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2252_Y, Q = \processor.mstatus, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3376 ($sdff) from module riscv_playground (D = \processor.CSR_write [3], Q = \processor.mstatus).
Adding EN signal on $flatten\processor.$procdff$3074 ($dff) from module riscv_playground (D = \processor.CSR_write, Q = \processor.mtvec).
Adding SRST signal on $flatten\processor.$procdff$3073 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2110_Y, Q = \processor.state, rval = 5'01000).
Adding EN signal on $auto$ff.cc:262:slice$3383 ($sdff) from module riscv_playground (D = $flatten\processor.$procmux$2110_Y [0], Q = \processor.state [0]).
Adding EN signal on $flatten\processor.$procdff$3072 ($dff) from module riscv_playground (D = $flatten\processor.$reduce_and$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:505$1735_Y, Q = \processor.long_instr).
Adding SRST signal on $flatten\processor.$procdff$3071 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2145_Y, Q = \processor.fetch_second_half, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3399 ($sdff) from module riscv_playground (D = $flatten\processor.$procmux$2145_Y, Q = \processor.fetch_second_half).
Adding EN signal on $flatten\processor.$procdff$3070 ($dff) from module riscv_playground (D = \processor.mem_rdata, Q = \processor.cached_data).
Adding SRST signal on $flatten\processor.$procdff$3069 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2177_Y, Q = \processor.cached_addr, rval = 30'111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$3414 ($sdff) from module riscv_playground (D = \mem_address [31:2], Q = \processor.cached_addr).
Adding SRST signal on $flatten\processor.$procdff$3068 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2190_Y, Q = \processor.mcause, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3420 ($sdff) from module riscv_playground (D = $flatten\processor.$procmux$2188_Y, Q = \processor.mcause).
Adding EN signal on $flatten\processor.$procdff$3067 ($dff) from module riscv_playground (D = \processor.PC_new, Q = \processor.mepc).
Adding EN signal on $flatten\processor.$procdff$3066 ($dff) from module riscv_playground (D = \processor.decompressed [31:2], Q = \processor.instr).
Adding SRST signal on $flatten\processor.$procdff$3065 ($dff) from module riscv_playground (D = $flatten\processor.$procmux$2223_Y, Q = \processor.PC, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3434 ($sdff) from module riscv_playground (D = $flatten\processor.$procmux$2221_Y, Q = \processor.PC).
Adding EN signal on $flatten\processor.$procdff$3064 ($dff) from module riscv_playground (D = $flatten\processor.$memrd$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:503$1734_DATA, Q = \processor.rs2).
Adding EN signal on $flatten\processor.$procdff$3063 ($dff) from module riscv_playground (D = $flatten\processor.$memrd$\registerFile$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:502$1733_DATA, Q = \processor.rs1).
Adding EN signal on $flatten\_protocol.\genblk1.resp_buf_I.$procdff$3020 ($dff) from module riscv_playground (D = $flatten\_protocol.\genblk1.resp_buf_I.$memrd$\ram$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/no2misc//rtl/ram_sdp.v:43$1820_DATA, Q = \_protocol.genblk1.resp_buf_I.rd_data).
Adding SRST signal on $flatten\_protocol.$procdff$3039 ($dff) from module riscv_playground (D = $flatten\_protocol.$or$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:97$1009_Y, Q = \_protocol.sd_first_tx, rval = 1'1).
Adding SRST signal on $flatten\_protocol.$procdff$3038 ($dff) from module riscv_playground (D = $flatten\_protocol.$or$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:98$1012_Y, Q = \_protocol.sd_first_rx, rval = 1'1).
Adding EN signal on $flatten\_protocol.$procdff$3036 ($dff) from module riscv_playground (D = $flatten\_protocol.$eq$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:120$1020_Y, Q = \_protocol.sd_cmd_is_resp_ack).
Adding EN signal on $flatten\_protocol.$procdff$3035 ($dff) from module riscv_playground (D = \_protocol.rf_valid, Q = \_protocol.sd_was_resp_valid).
Adding SRST signal on $flatten\_protocol.$procdff$3032 ($dff) from module riscv_playground (D = $flatten\_protocol.$procmux$1901_Y, Q = \_protocol.rf_valid, rval = 1'0).
Adding SRST signal on $flatten\_protocol.$procdff$3031 ($dff) from module riscv_playground (D = $flatten\_protocol.$procmux$1886_Y, Q = \_protocol.rf_full, rval = 1'0).
Adding SRST signal on $flatten\_protocol.$procdff$3030 ($dff) from module riscv_playground (D = $flatten\_protocol.$procmux$1916_Y, Q = \_protocol.rf_cnt, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3453 ($sdff) from module riscv_playground (D = $flatten\_protocol.$procmux$1916_Y, Q = \_protocol.rf_cnt).
Adding SRST signal on $flatten\_protocol.$procdff$3029 ($dff) from module riscv_playground (D = $flatten\_protocol.$xor$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:189$1037_Y, Q = \_protocol.rb_rbuf, rval = 1'0).
Adding SRST signal on $flatten\_protocol.$procdff$3028 ($dff) from module riscv_playground (D = $flatten\_protocol.$xor$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:188$1035_Y, Q = \_protocol.rb_wbuf, rval = 1'0).
Adding SRST signal on $flatten\_fread.$procdff$3060 ($dff) from module riscv_playground (D = $flatten\_fread.$or$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:93$1768_Y, Q = \_fread.cmd_active_put, rval = 1'0).
Adding SRST signal on $flatten\_fread.$procdff$3059 ($dff) from module riscv_playground (D = $flatten\_fread.$or$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:92$1765_Y, Q = \_fread.cmd_active_get, rval = 1'0).
Adding SRST signal on $flatten\_fread.$procdff$3058 ($dff) from module riscv_playground (D = $flatten\_fread.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:115$1772_Y, Q = \_fread.tx_sel, rval = 4'0000).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$3366 ($sdffe) from module riscv_playground.

27.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 129 unused cells and 122 unused wires.
<suppressed ~130 debug messages>

27.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~11 debug messages>

27.12.9. Rerunning OPT passes. (Maybe there is more to do..)

27.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~157 debug messages>

27.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
    New ctrl vector for $pmux cell $flatten\_protocol.$procmux$1916: { $auto$opt_reduce.cc:134:opt_pmux$3212 $auto$opt_reduce.cc:134:opt_pmux$3208 $auto$opt_reduce.cc:134:opt_pmux$3214 }
  Optimizing cells in module \riscv_playground.
Performed a total of 1 changes.

27.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

27.12.13. Executing OPT_DFF pass (perform DFF optimizations).

27.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 1 unused cells and 23 unused wires.
<suppressed ~2 debug messages>

27.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.12.16. Rerunning OPT passes. (Maybe there is more to do..)

27.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~157 debug messages>

27.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.12.20. Executing OPT_DFF pass (perform DFF optimizations).

27.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.12.23. Finished OPT passes. (There is nothing left to do.)

27.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 address bits (of 14) from memory init port riscv_playground.$auto$proc_memwr.cc:45:proc_memwr$3189 (BOOT).
Removed top 6 address bits (of 14) from memory init port riscv_playground.$auto$proc_memwr.cc:45:proc_memwr$3190 (BOOT).
Removed top 6 address bits (of 14) from memory init port riscv_playground.$auto$proc_memwr.cc:45:proc_memwr$3191 (BOOT).
Removed top 6 address bits (of 14) from memory init port riscv_playground.$auto$proc_memwr.cc:45:proc_memwr$3192 (BOOT).
Removed top 24 address bits (of 32) from memory init port riscv_playground.$meminit$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:0$641 (BOOT).
Removed top 22 address bits (of 32) from memory init port riscv_playground.$meminit$\font$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:0$640 (font).
Removed top 6 address bits (of 14) from memory read port riscv_playground.$memrd$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:751$639 (BOOT).
Removed top 15 bits (of 16) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$317 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:147$329 ($add).
Removed top 4 bits (of 32) from port B of cell riscv_playground.$ne$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:340$368 ($ne).
Removed top 1 bits (of 2) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$399 ($eq).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411 ($add).
Removed top 21 bits (of 32) from port Y of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411 ($add).
Removed top 26 bits (of 29) from port A of cell riscv_playground.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$430 ($mul).
Removed top 21 bits (of 29) from port Y of cell riscv_playground.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$430 ($mul).
Removed top 21 bits (of 32) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431 ($add).
Removed top 21 bits (of 32) from port Y of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431 ($add).
Removed top 1 bits (of 18) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434 ($mux).
Removed top 1 bits (of 18) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435 ($mux).
Removed top 1 bits (of 18) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436 ($mux).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438 ($add).
Removed top 23 bits (of 32) from port Y of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$439 ($add).
Removed top 24 bits (of 32) from port Y of cell riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$439 ($add).
Removed top 7 bits (of 8) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:513$441 ($eq).
Removed top 23 bits (of 32) from port Y of cell riscv_playground.$xor$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:521$445 ($xor).
Removed top 23 bits (of 32) from port A of cell riscv_playground.$xor$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:521$445 ($xor).
Removed top 8 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$508 ($mux).
Removed top 8 bits (of 32) from port A of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$510 ($or).
Removed top 21 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:579$514 ($mux).
Removed top 21 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$515 ($or).
Removed top 25 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:581$516 ($mux).
Removed top 25 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$517 ($or).
Removed top 16 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:582$519 ($mux).
Removed top 16 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$520 ($or).
Removed top 16 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:583$522 ($mux).
Removed top 16 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$523 ($or).
Removed top 16 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:584$525 ($mux).
Removed top 16 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$526 ($or).
Removed top 27 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:586$527 ($mux).
Removed top 27 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$528 ($or).
Removed top 21 bits (of 32) from mux cell riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:591$534 ($mux).
Removed top 21 bits (of 32) from port B of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$535 ($or).
Removed top 1 bits (of 2) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:601$542 ($eq).
Removed top 3 bits (of 4) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:693$589 ($eq).
Removed top 2 bits (of 4) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:694$590 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:695$591 ($eq).
Removed top 6 bits (of 14) from mux cell riscv_playground.$procmux$2337 ($mux).
Removed top 6 bits (of 14) from mux cell riscv_playground.$procmux$2328 ($mux).
Removed top 6 bits (of 14) from mux cell riscv_playground.$procmux$2319 ($mux).
Removed top 6 bits (of 14) from mux cell riscv_playground.$procmux$2310 ($mux).
Removed top 5 bits (of 32) from FF cell riscv_playground.$auto$ff.cc:262:slice$3244 ($dffe).
Removed top 1 bits (of 2) from port B of cell riscv_playground.$auto$opt_dff.cc:195:make_patterns_logic$3340 ($ne).
Removed top 3 bits (of 4) from port B of cell riscv_playground.$flatten\the_buart.$procmux$2031_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell riscv_playground.$flatten\the_buart.$procmux$1971 ($mux).
Removed top 1 bits (of 10) from mux cell riscv_playground.$flatten\the_buart.$procmux$1968 ($mux).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:137$1814 ($sub).
Removed top 28 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:137$1814 ($sub).
Removed top 24 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:135$1812 ($gt).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806 ($add).
Removed top 24 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:98$1803 ($add).
Removed top 28 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:98$1803 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801 ($add).
Removed top 29 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801 ($add).
Removed top 24 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:89$1797 ($gt).
Removed top 23 bits (of 32) from port A of cell riscv_playground.$flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:83$1796 ($gt).
Removed top 24 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:83$1796 ($gt).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790 ($add).
Removed top 29 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789 ($add).
Removed top 24 bits (of 32) from port Y of cell riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789 ($add).
Removed top 29 bits (of 32) from port A of cell riscv_playground.$flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968 ($add).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968 ($add).
Removed top 28 bits (of 32) from port Y of cell riscv_playground.$flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968 ($add).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_protocol.$procmux$1895_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_protocol.$procmux$1894_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_protocol.$procmux$1893_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2096_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2095_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2094_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2093_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2092_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2091_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell riscv_playground.$flatten\_fread.$procmux$2090_CMP0 ($eq).
Removed top 4 bits (of 32) from mux cell riscv_playground.$flatten\processor.\_decomp.$procmux$2968 ($pmux).
Removed top 4 bits (of 32) from mux cell riscv_playground.$flatten\processor.\_decomp.$procmux$2971 ($pmux).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2976_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2977_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2988_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2990_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2991_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2992_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2993_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.\_decomp.$procmux$2995_CMP0 ($eq).
Removed top 1 bits (of 63) from mux cell riscv_playground.$flatten\processor.$procmux$2271 ($mux).
Removed top 2 bits (of 5) from mux cell riscv_playground.$flatten\processor.$procmux$2120 ($mux).
Removed top 1 bits (of 5) from mux cell riscv_playground.$flatten\processor.$procmux$2112 ($mux).
Removed top 27 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:529$1743 ($mux).
Removed top 27 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:530$1741 ($mux).
Removed top 28 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:524$1738 ($mux).
Removed top 2 bits (of 4) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:401$1698 ($mux).
Removed top 1 bits (of 2) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:363$1685 ($eq).
Removed top 28 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:311$1648 ($mux).
Removed top 2 bits (of 12) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:304$1645 ($eq).
Removed top 2 bits (of 12) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:303$1644 ($eq).
Removed top 2 bits (of 12) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:302$1643 ($eq).
Removed top 2 bits (of 12) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:301$1642 ($eq).
Removed top 31 bits (of 32) from port B of cell riscv_playground.$flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1641 ($add).
Removed top 27 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:260$1626 ($mux).
Removed top 1 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623 ($mux).
Removed top 29 bits (of 32) from port B of cell riscv_playground.$flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:247$1621 ($add).
Removed top 30 bits (of 32) from port B of cell riscv_playground.$flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:246$1620 ($add).
Removed top 31 bits (of 63) from port B of cell riscv_playground.$flatten\processor.$le$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:199$1581 ($le).
Removed top 31 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:177$1558 ($mux).
Removed top 31 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:176$1556 ($mux).
Removed top 1 bits (of 33) from port Y of cell riscv_playground.$flatten\processor.$sshr$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:136$1543 ($sshr).
Removed top 32 bits (of 33) from port B of cell riscv_playground.$flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1537 ($add).
Removed top 1 bits (of 33) from port B of cell riscv_playground.$flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1536 ($add).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:75$1515 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:74$1514 ($eq).
Removed top 1 bits (of 5) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:73$1513 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:72$1512 ($eq).
Removed top 2 bits (of 5) from port B of cell riscv_playground.$flatten\processor.$eq$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:71$1511 ($eq).
Removed top 7 bits (of 8) from port A of cell riscv_playground.$flatten\processor.$shl$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:58$1509 ($shl).
Removed top 5 bits (of 32) from FF cell riscv_playground.$auto$ff.cc:262:slice$3245 ($dffe).
Removed top 1 bits (of 32) from mux cell riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1624 ($mux).
Removed top 5 bits (of 32) from port Y of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:374$419 ($or).
Removed top 5 bits (of 32) from port A of cell riscv_playground.$or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:374$419 ($or).
Removed top 6 bits (of 14) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_ADDR[13:0]$611.
Removed top 24 bits (of 32) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613.
Removed top 6 bits (of 14) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_ADDR[13:0]$614.
Removed top 16 bits (of 32) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616.
Removed top 6 bits (of 14) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_ADDR[13:0]$617.
Removed top 8 bits (of 32) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619.
Removed top 6 bits (of 14) from wire riscv_playground.$0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_ADDR[13:0]$620.
Removed top 24 bits (of 32) from wire riscv_playground.$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344.
Removed top 16 bits (of 32) from wire riscv_playground.$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347.
Removed top 8 bits (of 32) from wire riscv_playground.$0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350.
Removed top 24 bits (of 32) from wire riscv_playground.$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$373.
Removed top 16 bits (of 32) from wire riscv_playground.$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$376.
Removed top 8 bits (of 32) from wire riscv_playground.$2$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$379.
Removed top 24 bits (of 32) from wire riscv_playground.$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$385.
Removed top 16 bits (of 32) from wire riscv_playground.$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$388.
Removed top 8 bits (of 32) from wire riscv_playground.$3$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$391.
Removed top 24 bits (of 32) from wire riscv_playground.$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$398.
Removed top 16 bits (of 32) from wire riscv_playground.$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$402.
Removed top 8 bits (of 32) from wire riscv_playground.$4$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$406.
Removed top 21 bits (of 32) from wire riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411_Y.
Removed top 21 bits (of 32) from wire riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431_Y.
Removed top 23 bits (of 32) from wire riscv_playground.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438_Y.
Removed top 1 bits (of 63) from wire riscv_playground.$flatten\processor.$0\divisor[62:0].
Removed top 8 bits (of 32) from wire riscv_playground.$flatten\processor.$0\quotient_msk[31:0].
Removed top 12 bits (of 32) from wire riscv_playground.$flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:209$1596_Y.
Removed top 1 bits (of 5) from wire riscv_playground.$flatten\processor.$procmux$2112_Y.
Removed top 3 bits (of 5) from wire riscv_playground.$flatten\processor.$procmux$2116_Y.
Removed top 2 bits (of 5) from wire riscv_playground.$flatten\processor.$procmux$2120_Y.
Removed top 1 bits (of 5) from wire riscv_playground.$flatten\processor.$procmux$2122_Y.
Removed top 31 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:176$1556_Y.
Removed top 31 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:177$1558_Y.
Removed top 28 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:311$1648_Y.
Removed top 2 bits (of 4) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:401$1698_Y.
Removed top 28 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:524$1738_Y.
Removed top 27 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:529$1743_Y.
Removed top 27 bits (of 32) from wire riscv_playground.$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:530$1741_Y.
Removed top 4 bits (of 32) from wire riscv_playground.$flatten\processor.\_decomp.$procmux$2968_Y.
Removed top 4 bits (of 32) from wire riscv_playground.$flatten\processor.\_decomp.$procmux$2971_Y.
Removed top 24 bits (of 32) from wire riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806_Y.
Removed top 24 bits (of 32) from wire riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789_Y.
Removed top 29 bits (of 32) from wire riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790_Y.
Removed top 29 bits (of 32) from wire riscv_playground.$flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801_Y.
Removed top 15 bits (of 16) from wire riscv_playground.$logic_not$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$316_Y.
Removed top 21 bits (of 32) from wire riscv_playground.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$430_Y.
Removed top 1 bits (of 11) from wire riscv_playground.$procmux$2931_Y.
Removed top 8 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:576$508_Y.
Removed top 21 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:579$514_Y.
Removed top 25 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:581$516_Y.
Removed top 16 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:582$519_Y.
Removed top 16 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:583$522_Y.
Removed top 16 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:584$525_Y.
Removed top 27 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:586$527_Y.
Removed top 21 bits (of 32) from wire riscv_playground.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:591$534_Y.
Removed top 5 bits (of 32) from wire riscv_playground.buttonstate.
Removed top 5 bits (of 32) from wire riscv_playground.incoming_data.

27.14. Executing PEEPOPT pass (run peephole optimizers).

27.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 0 unused cells and 57 unused wires.
<suppressed ~1 debug messages>

27.16. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module riscv_playground that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\the_buart.$memrd$\empfangenes$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:59$1778 ($memrd):
    Found 1 activation_patterns using ctrl signal $or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:591$533_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\processor.$sshr$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:136$1543 ($sshr):
    Found 2 activation_patterns using ctrl signal { \processor.funct3Is [5] \processor.funct3Is [1] \processor.isALU \processor.writeBack $flatten\processor.$ne$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:93$1528_Y $flatten\processor.$and$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:151$1544_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550 ($mul):
    Found 2 activation_patterns using ctrl signal { \processor.funct3Is [0] \processor.isALU \processor.writeBack $flatten\processor.$ne$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:93$1528_Y $flatten\processor.$and$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:151$1544_Y $flatten\processor.$reduce_or$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:185$1572_Y }.
    No candidates found.

27.17. Executing TECHMAP pass (map to technology primitives).

27.17.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

27.17.2. Continuing TECHMAP pass.
Using template $paramod$8b5c83b91d9dbe18209528e37f0bd7eb60d3b910\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~118 debug messages>

27.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

27.20. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\BOOT'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\FILE'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\_protocol.genblk1.resp_buf_I.ram'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\characters'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\font'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
Checking read port `\processor.registerFile'[0] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\processor.registerFile'[1] in module `\riscv_playground': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\the_buart.empfangenes'[0] in module `\riscv_playground': no output FF found.
Checking read port address `\the_buart.empfangenes'[0] in module `\riscv_playground': merged address FF to cell.

27.21. Executing WREDUCE pass (reducing word size of cells).

27.22. Executing TECHMAP pass (map to technology primitives).

27.22.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

27.22.2. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

27.22.3. Continuing TECHMAP pass.
Using template $paramod$c14ff62dfdf3d216a567ff4d2d7cd4105ac751f3\_90_soft_mul for cells of type $mul.
Using template $paramod$5efeea90693f84d3d630c641baa632b310460194\_80_mul for cells of type $mul.
Using template $paramod$fe3f08c82dc5cecd4a24543ed8a4e62df626c9e1\_80_mul for cells of type $__mul.
Using template $paramod$2ffd9f5c4d2342f026c1383579123954dafb052e\_90_soft_mul for cells of type $__mul.
Using template $paramod$92398c55cd62669b28876c227b4269e3610ebe7b\_80_mul for cells of type $__mul.
Using template $paramod$04102eddbb25e3003f2ea9d39f38ce53d47fc2f5\_90_soft_mul for cells of type $__mul.
Using template $paramod$c33ca6cc290ce647b4a8312d13907f93404a692e\$__MUL16X16 for cells of type $__MUL16X16.
No more expansions possible.
<suppressed ~406 debug messages>

27.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~6 debug messages>

27.24. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 33) from port A of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add).
Removed top 17 bits (of 33) from port B of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add).
Removed top 1 bits (of 17) from port Y of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695 ($add).
Removed top 1 bits (of 17) from port A of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695 ($add).
Removed top 1 bits (of 17) from port B of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695 ($add).
Removed top 1 bits (of 33) from port A of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add).
Removed top 17 bits (of 33) from port B of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add).
Removed top 1 bits (of 33) from port Y of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add).
Removed top 15 bits (of 48) from port B of cell riscv_playground.$techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159$3688 ($add).

27.25. Executing ICE40_DSP pass (map multipliers).
Checking riscv_playground.$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add)
Checking riscv_playground.$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[1].mul for iCE40 DSP inference.
  adder $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:216$3693 ($add)
Checking riscv_playground.$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul for iCE40 DSP inference.
Checking riscv_playground.$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul for iCE40 DSP inference.
<suppressed ~40 debug messages>

27.26. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module riscv_playground:
  creating $macc model for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695 ($add).
  creating $macc model for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695 ($add).
  creating $macc model for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$3690 ($add).
  creating $macc model for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159$3688 ($add).
  creating $macc model for $mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$430 ($mul).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:147$329 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$439 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$317 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$319 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$321 ($add).
  creating $macc model for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$323 ($add).
  creating $macc model for $flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968 ($add).
  creating $macc model for $flatten\_fread.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:115$1772 ($add).
  creating $macc model for $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:113$1015 ($add).
  creating $macc model for $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:214$1048 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:112$1534 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1536 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1537 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:246$1620 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:247$1621 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1625 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:259$1627 ($add).
  creating $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1641 ($add).
  creating $macc model for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:186$1575 ($neg).
  creating $macc model for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:209$1596 ($neg).
  creating $macc model for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:210$1600 ($neg).
  creating $macc model for $flatten\processor.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:201$1582 ($sub).
  creating $macc model for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806 ($add).
  creating $macc model for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789 ($add).
  creating $macc model for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790 ($add).
  creating $macc model for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801 ($add).
  creating $macc model for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:98$1803 ($add).
  creating $macc model for $flatten\the_buart.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:137$1814 ($sub).
  creating $macc model for $sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:559$507 ($sub).
  merging $macc model for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1536 into $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1537.
  merging $macc model for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last into $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695.
  creating $alu model for $macc $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:98$1803.
  creating $alu model for $macc $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801.
  creating $alu model for $macc $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790.
  creating $alu model for $macc $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789.
  creating $alu model for $macc $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806.
  creating $alu model for $macc $flatten\processor.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:201$1582.
  creating $alu model for $macc $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:210$1600.
  creating $alu model for $macc $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:209$1596.
  creating $alu model for $macc $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:186$1575.
  creating $alu model for $macc $sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:559$507.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1641.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:259$1627.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1625.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:247$1621.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:246$1620.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1537.
  creating $alu model for $macc $flatten\the_buart.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:137$1814.
  creating $alu model for $macc $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:112$1534.
  creating $alu model for $macc $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:214$1048.
  creating $alu model for $macc $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:113$1015.
  creating $alu model for $macc $flatten\_fread.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:115$1772.
  creating $alu model for $macc $flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$323.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$321.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$319.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$317.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$439.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411.
  creating $alu model for $macc $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:147$329.
  creating $alu model for $macc $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159$3688.
  creating $alu model for $macc $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$3690.
  creating $alu model for $macc $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695.
  creating $macc cell for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto$alumacc.cc:365:replace_macc$3718
  creating $macc cell for $mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$430: $auto$alumacc.cc:365:replace_macc$3719
  creating $macc cell for $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto$alumacc.cc:365:replace_macc$3720
  creating $macc cell for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695: $auto$alumacc.cc:365:replace_macc$3721
  creating $alu model for $flatten\processor.$le$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:199$1581 ($le): new $alu
  creating $alu model for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:135$1812 ($gt): new $alu
  creating $alu model for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:83$1796 ($gt): new $alu
  creating $alu model for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:89$1797 ($gt): new $alu
  creating $alu cell for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:89$1797: $auto$alumacc.cc:485:replace_alu$3726
  creating $alu cell for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:83$1796: $auto$alumacc.cc:485:replace_alu$3737
  creating $alu cell for $flatten\the_buart.$gt$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:135$1812: $auto$alumacc.cc:485:replace_alu$3742
  creating $alu cell for $flatten\processor.$le$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:199$1581: $auto$alumacc.cc:485:replace_alu$3753
  creating $alu cell for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$3695: $auto$alumacc.cc:485:replace_alu$3766
  creating $alu cell for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$3690: $auto$alumacc.cc:485:replace_alu$3769
  creating $alu cell for $techmap$flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159$3688: $auto$alumacc.cc:485:replace_alu$3772
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:147$329: $auto$alumacc.cc:485:replace_alu$3775
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:355$411: $auto$alumacc.cc:485:replace_alu$3778
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:498$431: $auto$alumacc.cc:485:replace_alu$3781
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$438: $auto$alumacc.cc:485:replace_alu$3784
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:512$439: $auto$alumacc.cc:485:replace_alu$3787
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:72$317: $auto$alumacc.cc:485:replace_alu$3790
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:84$319: $auto$alumacc.cc:485:replace_alu$3793
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:85$321: $auto$alumacc.cc:485:replace_alu$3796
  creating $alu cell for $add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:86$323: $auto$alumacc.cc:485:replace_alu$3799
  creating $alu cell for $flatten\_communication.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104$968: $auto$alumacc.cc:485:replace_alu$3802
  creating $alu cell for $flatten\_fread.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_fread.v:115$1772: $auto$alumacc.cc:485:replace_alu$3805
  creating $alu cell for $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:113$1015: $auto$alumacc.cc:485:replace_alu$3808
  creating $alu cell for $flatten\_protocol.$add$/home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_proto.v:214$1048: $auto$alumacc.cc:485:replace_alu$3811
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:112$1534: $auto$alumacc.cc:485:replace_alu$3814
  creating $alu cell for $flatten\the_buart.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:137$1814: $auto$alumacc.cc:485:replace_alu$3817
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116$1537: $auto$alumacc.cc:485:replace_alu$3820
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:246$1620: $auto$alumacc.cc:485:replace_alu$3823
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:247$1621: $auto$alumacc.cc:485:replace_alu$3826
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1625: $auto$alumacc.cc:485:replace_alu$3829
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:259$1627: $auto$alumacc.cc:485:replace_alu$3832
  creating $alu cell for $flatten\processor.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:299$1641: $auto$alumacc.cc:485:replace_alu$3835
  creating $alu cell for $sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:559$507: $auto$alumacc.cc:485:replace_alu$3838
  creating $alu cell for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:186$1575: $auto$alumacc.cc:485:replace_alu$3841
  creating $alu cell for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:209$1596: $auto$alumacc.cc:485:replace_alu$3844
  creating $alu cell for $flatten\processor.$neg$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:210$1600: $auto$alumacc.cc:485:replace_alu$3847
  creating $alu cell for $flatten\processor.$sub$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:201$1582: $auto$alumacc.cc:485:replace_alu$3850
  creating $alu cell for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:117$1806: $auto$alumacc.cc:485:replace_alu$3853
  creating $alu cell for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:72$1789: $auto$alumacc.cc:485:replace_alu$3856
  creating $alu cell for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:74$1790: $auto$alumacc.cc:485:replace_alu$3859
  creating $alu cell for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:91$1801: $auto$alumacc.cc:485:replace_alu$3862
  creating $alu cell for $flatten\the_buart.$add$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/uart-fifo.v:98$1803: $auto$alumacc.cc:485:replace_alu$3865
  created 38 $alu and 4 $macc cells.

27.27. Executing OPT pass (performing simple optimizations).

27.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~8 debug messages>

27.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~158 debug messages>

27.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.27.6. Executing OPT_DFF pass (perform DFF optimizations).

27.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 9 unused cells and 233 unused wires.
<suppressed ~10 debug messages>

27.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.27.9. Rerunning OPT passes. (Maybe there is more to do..)

27.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~158 debug messages>

27.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.27.13. Executing OPT_DFF pass (perform DFF optimizations).

27.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.27.16. Finished OPT passes. (There is nothing left to do.)

27.28. Executing MEMORY pass.

27.28.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 192 transformations.

27.28.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

27.28.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

27.28.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

27.28.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

27.28.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.28.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory riscv_playground.BOOT by address:
  Merging ports 0, 1 (address \mem_address [9:2]).
  Merging ports 0, 2 (address \mem_address [9:2]).
  Merging ports 0, 3 (address \mem_address [9:2]).
Consolidating write ports of memory riscv_playground.FILE by address:
  Merging ports 0, 1 (address \file_recv_addr [9:2]).
  Merging ports 0, 2 (address \file_recv_addr [9:2]).
  Merging ports 0, 3 (address \file_recv_addr [9:2]).
Consolidating write ports of memory riscv_playground.characters by address:
  Merging ports 0, 1 (address \mem_address [10:0]).
  Merging ports 0, 2 (address \mem_address [10:0]).
  Merging ports 0, 3 (address \mem_address [10:0]).
Consolidating write ports of memory riscv_playground.font by address:
  Merging ports 0, 1 (address \mem_address [9:0]).
  Merging ports 0, 2 (address \mem_address [9:0]).
  Merging ports 0, 3 (address \mem_address [9:0]).
Consolidating read ports of memory riscv_playground.processor.registerFile by address:

27.28.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

27.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 28 unused cells and 28 unused wires.
<suppressed ~29 debug messages>

27.28.10. Executing MEMORY_COLLECT pass (generating $mem cells).

27.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.30. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory riscv_playground.BOOT via $__ICE40_RAM4K_
mapping memory riscv_playground.FILE via $__ICE40_RAM4K_
mapping memory riscv_playground._protocol.genblk1.resp_buf_I.ram via $__ICE40_RAM4K_
mapping memory riscv_playground.characters via $__ICE40_RAM4K_
mapping memory riscv_playground.font via $__ICE40_RAM4K_
mapping memory riscv_playground.processor.registerFile via $__ICE40_RAM4K_
using FF mapping for memory riscv_playground.the_buart.empfangenes
<suppressed ~376 debug messages>

27.31. Executing TECHMAP pass (map to technology primitives).

27.31.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

27.31.2. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

27.31.3. Continuing TECHMAP pass.
Using template $paramod$13b3947419e62b7bbba1b93c77e4155efbe69a94\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c9b5ee6d0d5d40e8e4140be082cab6b5bfcba1b0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a4ea33678a7ad5b0510fcda64e6c528e615f98f3\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$312669d7dd195ee0630a0bdf2d86d3ab49409450\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$fd82e1f878520c963813bc3549618390fe7d8fb5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~150 debug messages>

27.32. Executing ICE40_BRAMINIT pass.

27.33. Executing OPT pass (performing simple optimizations).

27.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~227 debug messages>

27.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

27.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1504:generate_mux$3908 ($dffe) from module riscv_playground.

27.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 1 unused cells and 315 unused wires.
<suppressed ~2 debug messages>

27.33.5. Rerunning OPT passes. (Removed registers in this run.)

27.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~1 debug messages>

27.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.33.8. Executing OPT_DFF pass (perform DFF optimizations).

27.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

27.33.10. Finished fast OPT passes.

27.34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \the_buart.empfangenes in module \riscv_playground:
  created 8 $dff cells and 0 static cells of width 8.
Extracted addr FF from read port 0 of riscv_playground.the_buart.empfangenes: $\the_buart.empfangenes$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.

27.35. Executing OPT pass (performing simple optimizations).

27.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~6 debug messages>

27.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

27.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1691:emit_port$3900: { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:354$301_EN[31:0]$353 [31] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:353$300_EN[31:0]$350 [23] }
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1691:emit_port$3898: { $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:352$299_EN[31:0]$347 [15] $0$memwr$\FILE$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:351$298_EN[31:0]$344 [7] }
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1691:emit_port$3894: { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:749$313_EN[31:0]$622 [31] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:748$312_EN[31:0]$619 [23] }
    New input vector for $reduce_or cell $auto$memory_libmap.cc:1691:emit_port$3892: { $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:747$311_EN[31:0]$616 [15] $0$memwr$\BOOT$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:746$310_EN[31:0]$613 [7] }
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2108:
      Old ports: A=5'1000x, B=5'00010, Y=$flatten\processor.$procmux$2108_Y
      New ports: A=3'10x, B=3'010, Y={ $flatten\processor.$procmux$2108_Y [4] $flatten\processor.$procmux$2108_Y [1:0] }
      New connections: $flatten\processor.$procmux$2108_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2112:
      Old ports: A=4'100x, B=4'0001, Y=$auto$wreduce.cc:455:run$3487 [3:0]
      New ports: A=2'1x, B=2'01, Y={ $auto$wreduce.cc:455:run$3487 [3] $auto$wreduce.cc:455:run$3487 [0] }
      New connections: $auto$wreduce.cc:455:run$3487 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2120:
      Old ports: A=3'100, B=3'001, Y=$auto$wreduce.cc:455:run$3489 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$3489 [2] $auto$wreduce.cc:455:run$3489 [0] }
      New connections: $auto$wreduce.cc:455:run$3489 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2122:
      Old ports: A={ 2'00 $auto$wreduce.cc:455:run$3489 [2:0] }, B=5'0001x, Y=$auto$wreduce.cc:455:run$3490
      New ports: A=$auto$wreduce.cc:455:run$3489 [2:0], B=3'01x, Y=$auto$wreduce.cc:455:run$3490 [2:0]
      New connections: $auto$wreduce.cc:455:run$3490 [4:3] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:248$1622:
      Old ports: A={ \processor.PCplus2 [31:1] \processor.PC [0] }, B={ \processor.PCplus4 [31:2] \processor.PC [1:0] }, Y=\processor.PCinc
      New ports: A=\processor.PCplus2 [31:1], B={ \processor.PCplus4 [31:2] \processor.PC [1] }, Y=\processor.PCinc [31:1]
      New connections: \processor.PCinc [0] = \processor.PC [0]
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623:
      Old ports: A={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [5] \processor.instr [28:23] \processor.instr [9:6] 1'0 }, B={ \processor.instr [28:10] 12'000000000000 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623_Y [30:0]
      New ports: A={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [5] \processor.instr [28:23] \processor.instr [9:6] }, B={ \processor.instr [28:10] 11'00000000000 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623_Y [30:1]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:264$1629:
      Old ports: A={ \processor.PC [31:2] 2'00 }, B={ \processor.PCplus4 [31:2] 2'00 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:264$1629_Y
      New ports: A=\processor.PC [31:2], B=\processor.PCplus4 [31:2], Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:264$1629_Y [31:2]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:264$1629_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:311$1648:
      Old ports: A=4'0000, B={ \processor.mstatus 3'000 }, Y=$auto$wreduce.cc:455:run$3493 [3:0]
      New ports: A=1'0, B=\processor.mstatus, Y=$auto$wreduce.cc:455:run$3493 [3]
      New connections: $auto$wreduce.cc:455:run$3493 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:314$1653:
      Old ports: A=0, B={ \processor.mcause 31'0000000000000000000000000000000 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:314$1653_Y
      New ports: A=1'0, B=\processor.mcause, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:314$1653_Y [31]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:314$1653_Y [30:0] = 31'0000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:345$1673:
      Old ports: A=0, B={ \processor.instr [29:10] 12'000000000000 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:345$1673_Y
      New ports: A=20'00000000000000000000, B=\processor.instr [29:10], Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:345$1673_Y [31:12]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:345$1673_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:400$1697:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:400$1697_Y
      New ports: A=2'01, B=2'10, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:400$1697_Y [3:2]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:400$1697_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [2] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [0] }
      New connections: { $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [3] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [1] } = { $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [2] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:524$1738:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:455:run$3495 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$3495 [3] $auto$wreduce.cc:455:run$3495 [0] }
      New connections: $auto$wreduce.cc:455:run$3495 [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:530$1741:
      Old ports: A=5'00010, B=5'10000, Y=$auto$wreduce.cc:455:run$3497 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$3497 [4] $auto$wreduce.cc:455:run$3497 [1] }
      New connections: { $auto$wreduce.cc:455:run$3497 [3:2] $auto$wreduce.cc:455:run$3497 [0] } = 3'000
    Consolidated identical input bits for $pmux cell $flatten\processor.\_decomp.$procmux$2968:
      Old ports: A=28'0000000000000000000000000000, B={ 3'000 \processor._decomp.c [6:2] \processor._decomp.c [11:7] 3'000 \processor._decomp.c [11:7] 7'0110011 \processor._decomp.c [8:7] \processor._decomp.c [12] \processor._decomp.c [6:2] 8'00010010 \processor._decomp.c [11:9] 9'000100011 }, Y=$auto$wreduce.cc:455:run$3498 [27:0]
      New ports: A=20'00000000000000000000, B={ 3'000 \processor._decomp.c [6:2] \processor._decomp.c [11:8] 1'0 \processor._decomp.c [11:7] 2'11 \processor._decomp.c [8:7] \processor._decomp.c [12] \processor._decomp.c [6:2] 5'00011 \processor._decomp.c [11:9] 4'0001 }, Y={ $auto$wreduce.cc:455:run$3498 [27:16] $auto$wreduce.cc:455:run$3498 [13] $auto$wreduce.cc:455:run$3498 [11:7] $auto$wreduce.cc:455:run$3498 [4] $auto$wreduce.cc:455:run$3498 [0] }
      New connections: { $auto$wreduce.cc:455:run$3498 [15:14] $auto$wreduce.cc:455:run$3498 [12] $auto$wreduce.cc:455:run$3498 [6:5] $auto$wreduce.cc:455:run$3498 [3:1] } = { $auto$wreduce.cc:455:run$3498 [7] 3'000 $auto$wreduce.cc:455:run$3498 [0] 2'00 $auto$wreduce.cc:455:run$3498 [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434:
      Old ports: A={ \color_fg0 [7:0] 1'1 \color_fg0 [15:8] }, B={ \color_fg1 [7:0] 1'1 \color_fg1 [15:8] }, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [16:0]
      New ports: A={ \color_fg0 [7:0] \color_fg0 [15:8] }, B={ \color_fg1 [7:0] \color_fg1 [15:8] }, Y={ $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [16:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [7:0] }
      New connections: $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [8] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435:
      Old ports: A={ \color_bg0 [7:0] 1'1 \color_bg0 [15:8] }, B={ \color_bg1 [7:0] 1'1 \color_bg1 [15:8] }, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [16:0]
      New ports: A={ \color_bg0 [7:0] \color_bg0 [15:8] }, B={ \color_bg1 [7:0] \color_bg1 [15:8] }, Y={ $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [16:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [7:0] }
      New connections: $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [8] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540:
      Old ports: A=0, B=32'11011010101110111010110100000000, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8]
      New connections: { $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [31:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [7:0] } = { $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 1'0 $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:595$540_Y [8] 9'000000000 }
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595:
      Old ports: A=0, B={ \read_char \read_char \read_char \read_char }, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y
      New ports: A=8'00000000, B=\read_char, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y [7:0]
      New connections: $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y [31:8] = { $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y [7:0] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y [7:0] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:704$595_Y [7:0] }
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597:
      Old ports: A=0, B={ \read_font \read_font \read_font \read_font }, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y
      New ports: A=8'00000000, B=\read_font, Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y [7:0]
      New connections: $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y [31:8] = { $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y [7:0] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y [7:0] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:705$597_Y [7:0] }
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1624:
      Old ports: A=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623_Y [30:0], B={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [17:10] \processor.instr [18] \processor.instr [28:19] 1'0 }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1624_Y [30:0]
      New ports: A=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:254$1623_Y [30:1], B={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [17:10] \processor.instr [18] \processor.instr [28:19] }, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1624_Y [30:1]
      New connections: $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:253$1624_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701:
      Old ports: A=4'1111, B=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y, Y=$flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y
      New ports: A=2'11, B={ $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [2] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:404$1700_Y [0] }, Y={ $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [2] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [0] }
      New connections: { $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [3] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [1] } = { $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [2] $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:403$1701_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:529$1743:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$3495 [3:0] }, B=$auto$wreduce.cc:455:run$3497 [4:0], Y=$auto$wreduce.cc:455:run$3496 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$3495 [3] 1'0 $auto$wreduce.cc:455:run$3495 [0] }, B={ $auto$wreduce.cc:455:run$3497 [4] 1'0 $auto$wreduce.cc:455:run$3497 [1] 1'0 }, Y={ $auto$wreduce.cc:455:run$3496 [4:3] $auto$wreduce.cc:455:run$3496 [1:0] }
      New connections: $auto$wreduce.cc:455:run$3496 [2] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\processor.\_decomp.$procmux$2971:
      Old ports: A=$auto$wreduce.cc:455:run$3498 [27:0], B={ 3'000 \processor._decomp.c [6:2] 8'00000000 \processor._decomp.c [11:7] 15'011001100000000 \processor._decomp.c [11:7] 15'000000011100111 }, Y=$auto$wreduce.cc:455:run$3499 [27:0]
      New ports: A={ $auto$wreduce.cc:455:run$3498 [27:16] $auto$wreduce.cc:455:run$3498 [7] $auto$wreduce.cc:455:run$3498 [13] $auto$wreduce.cc:455:run$3498 [11:7] $auto$wreduce.cc:455:run$3498 [4] 1'0 $auto$wreduce.cc:455:run$3498 [0] }, B={ 3'000 \processor._decomp.c [6:2] 6'000000 \processor._decomp.c [11:7] 11'10100000000 \processor._decomp.c [11:7] 9'000001011 }, Y={ $auto$wreduce.cc:455:run$3499 [27:15] $auto$wreduce.cc:455:run$3499 [13] $auto$wreduce.cc:455:run$3499 [11:7] $auto$wreduce.cc:455:run$3499 [4] $auto$wreduce.cc:455:run$3499 [2] $auto$wreduce.cc:455:run$3499 [0] }
      New connections: { $auto$wreduce.cc:455:run$3499 [14] $auto$wreduce.cc:455:run$3499 [12] $auto$wreduce.cc:455:run$3499 [6:5] $auto$wreduce.cc:455:run$3499 [3] $auto$wreduce.cc:455:run$3499 [1] } = { 2'00 $auto$wreduce.cc:455:run$3499 [2] $auto$wreduce.cc:455:run$3499 [0] 1'0 $auto$wreduce.cc:455:run$3499 [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436:
      Old ports: A=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [16:0], B=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [16:0], Y=$ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [16:0]
      New ports: A={ $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [16:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:507$435_Y [7:0] }, B={ $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [16:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:505$434_Y [7:0] }, Y={ $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [16:9] $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [7:0] }
      New connections: $ternary$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:504$436_Y [8] = 1'1
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$2116:
      Old ports: A=$auto$wreduce.cc:455:run$3496 [4:0], B={ 1'0 $auto$wreduce.cc:455:run$3495 [3:0] }, Y=$auto$wreduce.cc:455:run$3488
      New ports: A={ $auto$wreduce.cc:455:run$3496 [4:3] $auto$wreduce.cc:455:run$3496 [1:0] }, B={ 1'0 $auto$wreduce.cc:455:run$3495 [3] 1'0 $auto$wreduce.cc:455:run$3495 [0] }, Y={ $auto$wreduce.cc:455:run$3488 [4:3] $auto$wreduce.cc:455:run$3488 [1:0] }
      New connections: $auto$wreduce.cc:455:run$3488 [2] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\processor.\_decomp.$procmux$2974:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$3499 [27:0] }, B={ \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] \processor._decomp.c [11:7] 14'01101110000000 \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'10101 \processor._decomp.c [9:7] 14'00100110100000 \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'10101 \processor._decomp.c [9:7] 7'0010011 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'11101 \processor._decomp.c [9:7] 16'0010011010000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'00001 \processor._decomp.c [9:7] 16'0110011000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'10001 \processor._decomp.c [9:7] 16'0110011000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'11001 \processor._decomp.c [9:7] 16'0110011000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'11101 \processor._decomp.c [9:7] 7'0110011 \processor._decomp.c [12] \processor._decomp.c [8] \processor._decomp.c [10:9] \processor._decomp.c [6] \processor._decomp.c [7] \processor._decomp.c [2] \processor._decomp.c [11] \processor._decomp.c [5:3] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] 12'000001101111 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:5] \processor._decomp.c [2] 7'0000001 \processor._decomp.c [9:7] 3'000 \processor._decomp.c [11:10] \processor._decomp.c [4:3] \processor._decomp.c [12] 7'1100011 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:5] \processor._decomp.c [2] 7'0000001 \processor._decomp.c [9:7] 3'001 \processor._decomp.c [11:10] \processor._decomp.c [4:3] \processor._decomp.c [12] 14'11000110000000 \processor._decomp.c [6:2] \processor._decomp.c [11:7] 3'001 \processor._decomp.c [11:7] 11'00100110000 \processor._decomp.c [3:2] \processor._decomp.c [12] \processor._decomp.c [6:4] 10'0000010010 \processor._decomp.c [11:7] 19'0000011000000000000 \processor._decomp.c [11:7] 15'000000001100111 }, Y=$flatten\processor.\_decomp.$procmux$2974_Y
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$3499 [27:15] 1'0 $auto$wreduce.cc:455:run$3499 [13] 1'0 $auto$wreduce.cc:455:run$3499 [11:7] $auto$wreduce.cc:455:run$3499 [2] $auto$wreduce.cc:455:run$3499 [0] $auto$wreduce.cc:455:run$3499 [4] 1'0 $auto$wreduce.cc:455:run$3499 [2] $auto$wreduce.cc:455:run$3499 [0] }, B={ \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] \processor._decomp.c [11:7] 13'0110110000000 \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'10101 \processor._decomp.c [9:7] 13'0010010100000 \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'10101 \processor._decomp.c [9:7] 6'001001 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] 2'01 \processor._decomp.c [9:7] 5'11101 \processor._decomp.c [9:7] 15'001001010000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'00001 \processor._decomp.c [9:7] 15'011001000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'10001 \processor._decomp.c [9:7] 15'011001000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'11001 \processor._decomp.c [9:7] 15'011001000000001 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 5'11101 \processor._decomp.c [9:7] 6'011001 \processor._decomp.c [12] \processor._decomp.c [8] \processor._decomp.c [10:9] \processor._decomp.c [6] \processor._decomp.c [7] \processor._decomp.c [2] \processor._decomp.c [11] \processor._decomp.c [5:3] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] 11'00000110111 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:5] \processor._decomp.c [2] 7'0000001 \processor._decomp.c [9:7] 3'000 \processor._decomp.c [11:10] \processor._decomp.c [4:3] \processor._decomp.c [12] 6'110001 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:5] \processor._decomp.c [2] 7'0000001 \processor._decomp.c [9:7] 3'001 \processor._decomp.c [11:10] \processor._decomp.c [4:3] \processor._decomp.c [12] 13'1100010000000 \processor._decomp.c [6:2] \processor._decomp.c [11:7] 3'001 \processor._decomp.c [11:7] 10'0010010000 \processor._decomp.c [3:2] \processor._decomp.c [12] \processor._decomp.c [6:4] 10'0000010010 \processor._decomp.c [11:7] 18'000001000000000000 \processor._decomp.c [11:7] 14'00000000110011 }, Y={ $flatten\processor.\_decomp.$procmux$2974_Y [31:2] $flatten\processor.\_decomp.$procmux$2974_Y [0] }
      New connections: $flatten\processor.\_decomp.$procmux$2974_Y [1] = $flatten\processor.\_decomp.$procmux$2974_Y [0]
  Optimizing cells in module \riscv_playground.
    Consolidated identical input bits for $pmux cell $flatten\processor.\_decomp.$procmux$2989:
      Old ports: A=$flatten\processor.\_decomp.$procmux$2974_Y, B={ 2'00 \processor._decomp.c [10:7] \processor._decomp.c [12:11] \processor._decomp.c [5] \processor._decomp.c [6] 12'000001000001 \processor._decomp.c [4:2] 12'001001100000 \processor._decomp.c [5] \processor._decomp.c [12:10] \processor._decomp.c [6] 4'0001 \processor._decomp.c [9:7] 5'01001 \processor._decomp.c [4:2] 12'000001100000 \processor._decomp.c [5] \processor._decomp.c [12] 2'01 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 3'010 \processor._decomp.c [11:10] \processor._decomp.c [6] 9'000100011 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] \processor._decomp.c [11:7] 3'000 \processor._decomp.c [11:7] 7'0010011 \processor._decomp.c [12] \processor._decomp.c [8] \processor._decomp.c [10:9] \processor._decomp.c [6] \processor._decomp.c [7] \processor._decomp.c [2] \processor._decomp.c [11] \processor._decomp.c [5:3] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] 12'000011101111 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] 8'00000000 \processor._decomp.c [11:7] 7'0010011 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [4:3] \processor._decomp.c [5] \processor._decomp.c [2] \processor._decomp.c [6] 4'0000 \processor._decomp.c [11:7] 3'000 \processor._decomp.c [11:7] 7'0010011 }, Y=$flatten\processor.\_decomp.$procmux$2989_Y
      New ports: A={ $flatten\processor.\_decomp.$procmux$2974_Y [31:2] $flatten\processor.\_decomp.$procmux$2974_Y [0] }, B={ 2'00 \processor._decomp.c [10:7] \processor._decomp.c [12:11] \processor._decomp.c [5] \processor._decomp.c [6] 12'000001000001 \processor._decomp.c [4:2] 11'00100100000 \processor._decomp.c [5] \processor._decomp.c [12:10] \processor._decomp.c [6] 4'0001 \processor._decomp.c [9:7] 5'01001 \processor._decomp.c [4:2] 11'00000100000 \processor._decomp.c [5] \processor._decomp.c [12] 2'01 \processor._decomp.c [4:2] 2'01 \processor._decomp.c [9:7] 3'010 \processor._decomp.c [11:10] \processor._decomp.c [6] 8'00010001 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] \processor._decomp.c [11:7] 3'000 \processor._decomp.c [11:7] 6'001001 \processor._decomp.c [12] \processor._decomp.c [8] \processor._decomp.c [10:9] \processor._decomp.c [6] \processor._decomp.c [7] \processor._decomp.c [2] \processor._decomp.c [11] \processor._decomp.c [5:3] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] 11'00001110111 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [6:2] 8'00000000 \processor._decomp.c [11:7] 6'001001 \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [12] \processor._decomp.c [4:3] \processor._decomp.c [5] \processor._decomp.c [2] \processor._decomp.c [6] 4'0000 \processor._decomp.c [11:7] 3'000 \processor._decomp.c [11:7] 6'001001 }, Y={ $flatten\processor.\_decomp.$procmux$2989_Y [31:2] $flatten\processor.\_decomp.$procmux$2989_Y [0] }
      New connections: $flatten\processor.\_decomp.$procmux$2989_Y [1] = $flatten\processor.\_decomp.$procmux$2989_Y [0]
  Optimizing cells in module \riscv_playground.
Performed a total of 32 changes.

27.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

27.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\the_buart.empfangenes$rdreg[0] ($dff) from module riscv_playground (D = $auto$rtlil.cc:2466:Mux$3682, Q = $\the_buart.empfangenes$rdreg[0]$q, rval = 3'000).

27.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 1 unused cells and 22 unused wires.
<suppressed ~2 debug messages>

27.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~21 debug messages>

27.35.9. Rerunning OPT passes. (Maybe there is more to do..)

27.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

27.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\the_buart.empfangenes[7]$4149 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[7]).
Adding EN signal on $memory\the_buart.empfangenes[6]$4147 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[6]).
Adding EN signal on $memory\the_buart.empfangenes[5]$4145 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[5]).
Adding EN signal on $memory\the_buart.empfangenes[4]$4143 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[4]).
Adding EN signal on $memory\the_buart.empfangenes[3]$4141 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[3]).
Adding EN signal on $memory\the_buart.empfangenes[2]$4139 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[2]).
Adding EN signal on $memory\the_buart.empfangenes[1]$4137 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[1]).
Adding EN signal on $memory\the_buart.empfangenes[0]$4135 ($dff) from module riscv_playground (D = \the_buart.recv_pattern, Q = \the_buart.empfangenes[0]).

27.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 8 unused cells and 14 unused wires.
<suppressed ~9 debug messages>

27.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.35.16. Rerunning OPT passes. (Maybe there is more to do..)

27.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

27.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.35.20. Executing OPT_DFF pass (perform DFF optimizations).

27.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.35.23. Finished OPT passes. (There is nothing left to do.)

27.36. Executing ICE40_WRAPCARRY pass (wrap carries).

27.37. Executing TECHMAP pass (map to technology primitives).

27.37.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.37.2. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

27.37.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $bmux.
Using extmapper maccmap for cells of type $macc.
  add \ypos [7:3] * 3'101 (5x3 bits, unsigned)
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$f2669549f09b95f02f9cc0de2d22c189491fb0c0\_80_ice40_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
  add { 1'0 \processor.rs1 [31:16] } * \processor.sign2 (17x1 bits, signed)
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$e1288d0841f06aa42a27023fd45c512a560ab9b3\_90_pmux for cells of type $pmux.
Using template $paramod$54f60d632775fc4b420b8033fb4f2b850fb802d2\_90_pmux for cells of type $pmux.
Using template $paramod$d27043e6dab87c19e39270eb0eae2faeb4159af0\_90_pmux for cells of type $pmux.
Using template $paramod$f30bccd57645d0bcca9d3911e5e076c4319c5c20\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$2f977e2b95964473d0ec1cf89364aa3fefc10e38\_80_ice40_alu for cells of type $alu.
  add { \processor.sign2 \processor.aluIn2 } * \processor.sign1 (33x1 bits, signed)
  add { 1'0 \processor.rs1 [15:0] } * \processor.sign2 (17x1 bits, signed)
  add $flatten\processor.$mul$/home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163$1550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial_sum[1] [48:32] (17 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~2960 debug messages>

27.38. Executing OPT pass (performing simple optimizations).

27.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~3868 debug messages>

27.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~2613 debug messages>
Removed a total of 871 cells.

27.38.3. Executing OPT_DFF pass (perform DFF optimizations).

27.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 782 unused cells and 1947 unused wires.
<suppressed ~792 debug messages>

27.38.5. Finished fast OPT passes.

27.39. Executing ICE40_OPT pass (performing simple optimizations).

27.39.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3726.slice[0].carry: CO=\the_buart.recv_divcnt [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3737.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3737.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3742.slice[0].carry: CO=\the_buart.send_divcnt [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3775.slice[0].carry: CO=\ticks [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3775.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3778.slice[0].carry: CO=\file_recv_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3784.slice[0].carry: CO=\xpos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3787.slice[0].carry: CO=\ypos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3793.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3796.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3799.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3802.slice[0].carry: CO=\_communication.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3802.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3817.slice[0].carry: CO=\the_buart.send_bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3820.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$3820.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3823.slice[0].carry: CO=\processor.PC [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3826.slice[0].carry: CO=\processor.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3835.slice[0].carry: CO=\processor.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3841.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3841.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3844.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3844.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3847.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$3820.B [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3853.slice[0].carry: CO=\the_buart.send_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3856.slice[0].carry: CO=\the_buart.recv_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3859.slice[0].carry: CO=\the_buart.lesezeiger [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3862.slice[0].carry: CO=\the_buart.schreibzeiger [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$alumacc.cc:485:replace_alu$3865.slice[0].carry: CO=\the_buart.recv_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[7].carry: CO=1'0

27.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~36 debug messages>

27.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.39.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$7766 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [7], Q = \_fread.pw_rdata [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7765 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [6], Q = \_fread.pw_rdata [6], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7764 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [5], Q = \_fread.pw_rdata [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$7763 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [4], Q = \_fread.pw_rdata [4], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7762 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [3], Q = \_fread.pw_rdata [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7761 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [2], Q = \_fread.pw_rdata [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$7760 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [1], Q = \_fread.pw_rdata [1], rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$7759 ($_DFF_P_) from module riscv_playground (D = $flatten\_fread.$procmux$2087.Y_B [0], Q = \_fread.pw_rdata [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6350 ($_SDFF_PN0_) from module riscv_playground (D = $flatten\processor.$procmux$2110.Y_B [4], Q = \processor.state [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6348 ($_SDFF_PN0_) from module riscv_playground (D = $flatten\processor.$procmux$2110.B_AND_S [17], Q = \processor.state [2], rval = 1'0).

27.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 13 unused cells and 11 unused wires.
<suppressed ~14 debug messages>

27.39.6. Rerunning OPT passes. (Removed registers in this run.)

27.39.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[1].carry: CO=1'0

27.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

27.39.10. Executing OPT_DFF pass (perform DFF optimizations).

27.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

27.39.12. Rerunning OPT passes. (Removed registers in this run.)

27.39.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[2].carry: CO=1'0

27.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.39.16. Executing OPT_DFF pass (perform DFF optimizations).

27.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.39.18. Rerunning OPT passes. (Removed registers in this run.)

27.39.19. Running ICE40 specific optimizations.

27.39.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.39.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.39.22. Executing OPT_DFF pass (perform DFF optimizations).

27.39.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.39.24. Finished OPT passes. (There is nothing left to do.)

27.40. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

27.41. Executing TECHMAP pass (map to technology primitives).

27.41.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.41.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~1137 debug messages>

27.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~1 debug messages>

27.43. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3775.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3775.slice[32].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3778.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3784.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3787.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3793.slice[16].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3796.slice[16].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3799.slice[16].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3802.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3802.slice[3].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3817.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3820.slice[32].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3823.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3826.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3835.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3841.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3844.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3847.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3853.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3856.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3859.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3862.slice[0].carry ($lut).
Mapping riscv_playground.$auto$alumacc.cc:485:replace_alu$3865.slice[0].carry ($lut).
Mapping riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[0].carry ($lut).
Mapping riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[1].carry ($lut).
Mapping riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[2].carry ($lut).
Mapping riscv_playground.$auto$maccmap.cc:240:synth$6560.slice[7].carry ($lut).

27.44. Executing ICE40_OPT pass (performing simple optimizations).

27.44.1. Running ICE40 specific optimizations.

27.44.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~1129 debug messages>

27.44.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~873 debug messages>
Removed a total of 291 cells.

27.44.4. Executing OPT_DFF pass (perform DFF optimizations).

27.44.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 2 unused cells and 5827 unused wires.
<suppressed ~3 debug messages>

27.44.6. Rerunning OPT passes. (Removed registers in this run.)

27.44.7. Running ICE40 specific optimizations.

27.44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.44.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.44.10. Executing OPT_DFF pass (perform DFF optimizations).

27.44.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.44.12. Finished OPT passes. (There is nothing left to do.)

27.45. Executing TECHMAP pass (map to technology primitives).

27.45.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

27.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

27.46. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

27.47. Executing ABC9 pass.

27.47.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.3. Executing SCC pass (detecting logic loops).
Found an SCC: buffers[0] $auto$simplemap.cc:38:simplemap_not$4371 buffers[1]
Found 1 SCCs in module riscv_playground.
Found 1 SCCs.

27.47.4. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.5. Executing PROC pass (convert processes to netlists).

27.47.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.47.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

27.47.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

27.47.5.4. Executing PROC_INIT pass (extract init attributes).

27.47.5.5. Executing PROC_ARST pass (detect async resets in processes).

27.47.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

27.47.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

27.47.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

27.47.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

27.47.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.47.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.47.5.12. Executing OPT_EXPR pass (perform const folding).

27.47.6. Executing TECHMAP pass (map to technology primitives).

27.47.6.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.47.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~135 debug messages>

27.47.7. Executing OPT pass (performing simple optimizations).

27.47.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFS.
Optimizing module SB_DFFR.
Optimizing module SB_DFFER.

27.47.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFS'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFER'.
Removed a total of 0 cells.

27.47.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.47.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFS.
  Optimizing cells in module \SB_DFFR.
  Optimizing cells in module \SB_DFFER.
Performed a total of 0 changes.

27.47.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFS'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFER'.
Removed a total of 0 cells.

27.47.7.6. Executing OPT_DFF pass (perform DFF optimizations).

27.47.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFS..
Finding unused cells or wires in module \SB_DFFR..
Finding unused cells or wires in module \SB_DFFER..

27.47.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.
Optimizing module SB_DFFS.

27.47.7.9. Finished OPT passes. (There is nothing left to do.)

27.47.8. Executing TECHMAP pass (map to technology primitives).

27.47.8.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

27.47.8.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFS for cells of type SB_DFFS.
No more expansions possible.
<suppressed ~41 debug messages>

27.47.9. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

27.47.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2249 debug messages>

27.47.11. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

27.47.13. Executing TECHMAP pass (map to technology primitives).

27.47.13.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.47.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~162 debug messages>

27.47.14. Executing OPT pass (performing simple optimizations).

27.47.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.
<suppressed ~4 debug messages>

27.47.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

27.47.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.47.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.47.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.47.14.6. Executing OPT_DFF pass (perform DFF optimizations).

27.47.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

27.47.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.47.14.9. Rerunning OPT passes. (Maybe there is more to do..)

27.47.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \riscv_playground..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.47.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \riscv_playground.
Performed a total of 0 changes.

27.47.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\riscv_playground'.
Removed a total of 0 cells.

27.47.14.13. Executing OPT_DFF pass (perform DFF optimizations).

27.47.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \riscv_playground..

27.47.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module riscv_playground.

27.47.14.16. Finished OPT passes. (There is nothing left to do.)

27.47.15. Executing AIGMAP pass (map logic to AIG).
Module riscv_playground: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

27.47.16. Executing AIGMAP pass (map logic to AIG).
Module riscv_playground: replaced 4274 cells with 23992 new cells, skipped 6309 cells.
  replaced 4 cell types:
    1958 $_OR_
     217 $_XOR_
      13 $_ORNOT_
    2086 $_MUX_
  not replaced 38 cell types:
     547 $_NOT_
    1485 $_AND_
       1 $_TBUF_
       4 SB_SPRAM256KA
       1 SB_PLL40_PAD
      14 SB_IO
       1 SB_RGBA_DRV
       1 $paramod$588f18569a45c56f213eb3ce8ec7e1f34a4a5d6b\SB_RAM40_4K
       6 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K
       1 $paramod$0fe1a40873eb82a0023c61c4422cc7f5b17cf932\SB_RAM40_4K
      32 SB_DFFER_$abc9_byp
       2 $paramod\SB_LUT4\LUT_INIT=16'0000000000000010
       1 $__ABC9_SCC_BREAKER
       1 SB_DFFS_$abc9_byp
     287 SB_DFF
     514 SB_DFFE
      32 SB_DFFER
     100 SB_DFFESR
       1 SB_GB
     224 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
     154 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      28 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
     162 SB_DFFSR
       3 SB_DFFR
       9 SB_DFFSS
       1 SB_DFFS
      46 SB_DFFESS
       4 SB_MAC16
      14 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      14 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
       1 $paramod$6107488ae3e0f4b9508c9fc75e6e75c827554c18\SB_RAM40_4K
       3 SB_DFFR_$abc9_byp
       4 $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K
       1 $paramod$cdd8ca7eaa80ec5e56d584faa411d570153a7cd4\SB_RAM40_4K
    1118 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     471 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     797 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
     224 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010

27.47.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.47.16.3. Executing XAIGER backend.
<suppressed ~1389 debug messages>
Extracted 10365 AND gates and 31968 wires from module `riscv_playground' to a netlist network with 1554 inputs and 2551 outputs.

27.47.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

27.47.16.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1554/   2551  and =    9182  lev =   36 (2.07)  mem = 0.32 MB  box = 3080  bb = 2283
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 50 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1554/   2551  and =   13926  lev =   34 (1.70)  mem = 0.37 MB  ch = 1882  box = 3045  bb = 2283
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 50 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   13926.  Ch =  1641.  Total mem =    3.84 MB. Peak cut mem =    0.17 MB.
ABC: P:  Del = 12568.00.  Ar =    4108.0.  Edge =    14741.  Cut =    91169.  T =     0.01 sec
ABC: P:  Del = 12568.00.  Ar =    3658.0.  Edge =    13432.  Cut =    83693.  T =     0.01 sec
ABC: P:  Del = 12568.00.  Ar =    3208.0.  Edge =    10664.  Cut =    93042.  T =     0.01 sec
ABC: F:  Del = 12568.00.  Ar =    3058.0.  Edge =    10062.  Cut =    81797.  T =     0.01 sec
ABC: A:  Del = 12568.00.  Ar =    2900.0.  Edge =     9428.  Cut =    83359.  T =     0.02 sec
ABC: A:  Del = 12568.00.  Ar =    2881.0.  Edge =     9400.  Cut =    83323.  T =     0.02 sec
ABC: Total time =     0.08 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1554/   2551  and =    8104  lev =   29 (1.58)  mem = 0.31 MB  box = 3045  bb = 2283
ABC: Mapping (K=4)  :  lut =   2836  edge =    9236  lev =   14 (0.91)  levB =   66  mem = 0.14 MB
ABC: LUT = 2836 : 2=391 13.8 %  3=1326 46.8 %  4=1119 39.5 %  Ave = 3.26
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 50 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.01 seconds, total: 2.01 seconds

27.47.16.6. Executing AIGER frontend.
<suppressed ~8257 debug messages>
Removed 11330 unused cells and 25469 unused wires.

27.47.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2985
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:       32
ABC RESULTS:   \SB_DFFS_$abc9_byp cells:        1
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:        3
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      762
ABC RESULTS:           input signals:      227
ABC RESULTS:          output signals:     2355
Removing temp directory.

27.47.17. Executing TECHMAP pass (map to technology primitives).

27.47.17.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

27.47.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFS_$abc9_byp for cells of type SB_DFFS_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod\SB_LUT4\LUT_INIT=16'0000000000000010 for cells of type $paramod\SB_LUT4\LUT_INIT=16'0000000000000010.
Using template $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K for cells of type $paramod$ba68a0420314c29d51ab7ddbd2ec9361aa29f018\SB_RAM40_4K.
Using template $paramod$0fe1a40873eb82a0023c61c4422cc7f5b17cf932\SB_RAM40_4K for cells of type $paramod$0fe1a40873eb82a0023c61c4422cc7f5b17cf932\SB_RAM40_4K.
Using template $paramod$588f18569a45c56f213eb3ce8ec7e1f34a4a5d6b\SB_RAM40_4K for cells of type $paramod$588f18569a45c56f213eb3ce8ec7e1f34a4a5d6b\SB_RAM40_4K.
Using template $paramod$6107488ae3e0f4b9508c9fc75e6e75c827554c18\SB_RAM40_4K for cells of type $paramod$6107488ae3e0f4b9508c9fc75e6e75c827554c18\SB_RAM40_4K.
Using template $paramod$cdd8ca7eaa80ec5e56d584faa411d570153a7cd4\SB_RAM40_4K for cells of type $paramod$cdd8ca7eaa80ec5e56d584faa411d570153a7cd4\SB_RAM40_4K.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000001 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~842 debug messages>

27.48. Executing ICE40_WRAPCARRY pass (wrap carries).

27.49. Executing TECHMAP pass (map to technology primitives).

27.49.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 443 unused cells and 37815 unused wires.

27.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3772
  1-LUT              149
  2-LUT              416
  3-LUT             2067
  4-LUT             1140
  with \SB_CARRY    (#0)  675
  with \SB_CARRY    (#1)  675

Eliminating LUTs.
Number of LUTs:     3772
  1-LUT              149
  2-LUT              416
  3-LUT             2067
  4-LUT             1140
  with \SB_CARRY    (#0)  675
  with \SB_CARRY    (#1)  675

Combining LUTs.
Number of LUTs:     3703
  1-LUT              147
  2-LUT              376
  3-LUT             1981
  4-LUT             1199
  with \SB_CARRY    (#0)  675
  with \SB_CARRY    (#1)  675

Eliminated 0 LUTs.
Combined 69 LUTs.
<suppressed ~23845 debug messages>

27.51. Executing TECHMAP pass (map to technology primitives).

27.51.1. Executing Verilog-2005 frontend: /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

27.51.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$6ce6c9ed24092f88d858965e9e9a15c5bec9d6d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$d3a3ddc7575971ca62210d5a8f545d7e1ae72a48\$lut for cells of type $lut.
Using template $paramod$e8b805c60b05d29dea83383ec9e8df8657d8e0fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$cc548f883d7cea94068a72e3893e0a1ecec6f7da\$lut for cells of type $lut.
Using template $paramod$a5627e8ad36aa9b4fe2f6188097d151d45fefa8a\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$573269cdf5f92479a3d66b4e920186d363a31a37\$lut for cells of type $lut.
Using template $paramod$84703685dd660e8070a03d91f140d249b7ff21b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010111 for cells of type $lut.
Using template $paramod$1644affdabe7f65febd25ca1c4d1e050be54e54f\$lut for cells of type $lut.
Using template $paramod$28344971c958fa45eb3fc1b2221c24b2e81b268e\$lut for cells of type $lut.
Using template $paramod$f41ad5097d9f0f76cacde91c023873087e38be33\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$d7819984cb4e0aeb431d3f819edc05eef9c8d888\$lut for cells of type $lut.
Using template $paramod$9341e4171caaa01d182da9fd1117938ba9d6c7f9\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$3309aa1f9903a48ab4cbd893c2ef51c30765ec75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$95405290ab850162780aaf9d904598a9a9ee1d4b\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$a9ebd93bc2fc1a9f7fc387533c3e17044ba51058\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$dcbf4a688ef3e1b014919e139d3b966d80eb694c\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod$c4a4cf1f67c598049dd5cb5cdb183838e000e772\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$aabd7471e271b32a66521313541174fbb89658ea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$3620cacf6367a2e0336f5730416b6b7e17213a45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod$e277a522d8a930c8c8c8cdb56d33d42914aefec4\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$4b815e6c998e04ad0d0242e44b0c58a7a9d0b3b6\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$adb84e058b0f32ce56f004e6ffa19883ace75fc0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$1f313f85ef575d13bac75382f04905a8c8be8f57\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$8e7b1ec7df4c8852d827365421a6d41e55bd7752\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$fba2e4f6f8ab1bc181fa350d2e7f12d4e9c80f0b\$lut for cells of type $lut.
Using template $paramod$aa87f4b44361d4073f55a64babebb83974861eee\$lut for cells of type $lut.
Using template $paramod$f5c23b297b0a8ca096118d63d2c74ddd6cbea134\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$1e141ed9ab64be593aef9ea27046a1faa252c1e0\$lut for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$b1eed235f4595099c4d6771c299862db0590e4ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$08ce95554de5b0c9a81ef1cb4177208ac631cb80\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$f74e87fe36951a0c00e979b579d661321e41106c\$lut for cells of type $lut.
Using template $paramod$c52228221673cb40e85e683314eb992be6bc9613\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$64c98a93c00f2932cdb01ce29e3a216b58ad51fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c50bf79556f7c35c37bbd3d892f752a0609f21ca\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$016606f1a83d0c14f8fbbf22afe1b9f61249b894\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$5a3b726670ce434c27ab6d39e16edfbe9baa03b2\$lut for cells of type $lut.
Using template $paramod$8921e608da57eb3483e6390a11938d2bd4d7314d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$b92989015cc6407034e68c55af8e6d493e623900\$lut for cells of type $lut.
Using template $paramod$651e836885d95717c36e69441422c3fe04ee5f4d\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$6924c9e940cd6d0a422244815f2db7dabb351f74\$lut for cells of type $lut.
Using template $paramod$c7017ce6f918370601990fdcd7ae7caf301de017\$lut for cells of type $lut.
Using template $paramod$34a7d7df018811f082518cdd165bf90d0af0cf12\$lut for cells of type $lut.
Using template $paramod$7991e43c533565df3969b82a304afcde859daeba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$bbb10333e84a7e80f65e1494ebbfbf3f28568fcd\$lut for cells of type $lut.
Using template $paramod$4c3441b69c955b9dc81501dc0432ef048c815b84\$lut for cells of type $lut.
Using template $paramod$56608f613b54505341086d6b0c5c4d06e4971098\$lut for cells of type $lut.
Using template $paramod$54ef21ccddfa27629768f219f304bb4163ac6894\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$841fab300658e8d1c572f70fee1fd7a0673ac8c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$2c0e5d35f3e8587a4e06290861d9a218d42d37f7\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$25445fb9dd8fc77490980c6bd2e9dbc53c6e84a5\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$f5c5b56521a6811444a94cf8aec11258bf0a108d\$lut for cells of type $lut.
Using template $paramod$3f8de76d5901ddf9563eb3c7b60ca602ef842817\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$4be3a821fb2284ae092558dd891a9ab902259ece\$lut for cells of type $lut.
Using template $paramod$e56ed438824ef045f2f10081792331cde7187198\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$eda2cf71f6b5c007a2dc2511a8092043ec4c6ae9\$lut for cells of type $lut.
Using template $paramod$9972e341775f6616abf98b54625baa17399d8770\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$c6a0421f5b5114b68e9782f0585d571421cf8f01\$lut for cells of type $lut.
Using template $paramod$6b0f7adb579f0bb09b44049697b3cb65a862f09e\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$56845c05deedabdd807772e8a5692f978f6216b2\$lut for cells of type $lut.
Using template $paramod$0e7ce19e5da99c6675c7a5220f7cc55270b24ac0\$lut for cells of type $lut.
Using template $paramod$608ec71714e59b284981fc95a842d59ca59e1670\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$46a3c0240e7a0e1ba60e351b8dd1863f2b554f8b\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$963966c07502ed1cd96da8997c92d05fa056bcad\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$d7882d22ad9de85eddcdda161645934c8d89c85a\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$bcea1b583d3a6b99d84bea964062f0e4e158b4aa\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$98df43abafa6f17e85d80ea9ba9ef37cff9209d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$0df8124af9086d2a1c34fc9608da03638b70c733\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$8be603794459732f9a374f76041b510fc63b115b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$30d3e44b2de0ce3e28cf704dc9e8bf83df47c673\$lut for cells of type $lut.
Using template $paramod$42d6cf6487ae1e042a8803fdad06013aaee030ae\$lut for cells of type $lut.
Using template $paramod$9664b2f5fd61944d7798b30cde43b99ccda87303\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$8f96fc9b4efbd8170016151ecd71afea3373de1a\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$6eaa285474ca0c16a33be004e48a6a32f35674a1\$lut for cells of type $lut.
Using template $paramod$4bf055ca8a75a6b2e0a7cc21f3141b6576bbc879\$lut for cells of type $lut.
Using template $paramod$51cb2cd419ef2d6dafcc762f3f33d26ec3a49cfb\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$b41b2dd98abbfe868413f98e99626f63621203ef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$81a09b29405ac729c90d1334cda976367f4c6314\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$23c406d3302544ed79a645df17e697e360ff2a8d\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$7883547d2f6fa3a72889a7bcc143227c28d0318a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod$784049d380339c42c60e65dd56638628112b673d\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$35a601e21da99e3d336a434f5a8b09e089e44a0d\$lut for cells of type $lut.
Using template $paramod$c90d09285e9c8c3bbb618049625c3290e8c8f798\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$dd3fb0b6061f2daaaedd5e300347a303c89566f9\$lut for cells of type $lut.
Using template $paramod$27350d7ad614928faf88804804ef17496b092b7a\$lut for cells of type $lut.
Using template $paramod$07d604fa63557df73201af3ab3c9bef4e6969c47\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100011 for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$52acd744af558b1acd7f06b0e1d721506b042b9b\$lut for cells of type $lut.
Using template $paramod$67913137ca3f966ff2f569165be4786b1518b76c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~7983 debug messages>
Removed 0 unused cells and 8551 unused wires.

27.52. Executing AUTONAME pass.
Renamed 214438 objects in module riscv_playground (215 iterations).
<suppressed ~8904 debug messages>

27.53. Executing HIERARCHY pass (managing design hierarchy).

27.53.1. Analyzing design hierarchy..
Top module:  \riscv_playground

27.53.2. Analyzing design hierarchy..
Top module:  \riscv_playground
Removed 0 unused modules.

27.54. Printing statistics.

=== riscv_playground ===

   Number of wires:               3666
   Number of wire bits:          11122
   Number of public wires:        3666
   Number of public wire bits:   11122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5631
     $_TBUF_                         1
     SB_CARRY                      732
     SB_DFF                        287
     SB_DFFE                       514
     SB_DFFER                       32
     SB_DFFESR                     100
     SB_DFFESS                      46
     SB_DFFR                         3
     SB_DFFS                         1
     SB_DFFSR                      162
     SB_DFFSS                        9
     SB_GB                           1
     SB_IO                          14
     SB_LUT4                      3705
     SB_MAC16                        4
     SB_PLL40_PAD                    1
     SB_RAM40_4K                    14
     SB_RGBA_DRV                     1
     SB_SPRAM256KA                   4

27.55. Executing CHECK pass (checking for obvious problems).
Checking module riscv_playground...
Found and reported 0 problems.

27.56. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: fcc6dfac52, CPU: user 8.96s system 0.07s, MEM: 129.20 MB peak
Yosys 0.19+14 (git sha1 2326b9f90, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 20% 12x techmap (2 sec), 19% 1x abc9_exe (2 sec), ...
