{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596974977205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596974977207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:09:21 2020 " "Processing started: Sun Aug 09 20:09:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596974977207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596974977207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board_test -c board_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596974977208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596974978574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/key_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/key_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handler " "Found entity 1: key_handler" {  } { { "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974978979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596974978979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/seg.v 3 3 " "Found 3 design units, including 3 entities, in source file z:/projects/scnu-fpga-board-testing/source/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg_ck " "Found entity 1: bcd2seg_ck" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974979009 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2seg_ca " "Found entity 2: bcd2seg_ca" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974979009 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display " "Found entity 3: seg_display" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974979009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596974979009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974979037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596974979037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/board_test.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/board_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_test " "Found entity 1: board_test" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596974979059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596974979059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_test " "Elaborating entity \"board_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596974979211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 board_test.v(62) " "Verilog HDL assignment warning at board_test.v(62): truncated value with size 32 to match size of target (24)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979216 "|board_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_300 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_300\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_300" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_100 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_100\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_100" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_1\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_1" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:segdpy " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:segdpy\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "segdpy" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(98) " "Verilog HDL assignment warning at seg.v(98): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979291 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(102) " "Verilog HDL assignment warning at seg.v(102): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979291 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(106) " "Verilog HDL assignment warning at seg.v(106): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979291 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(110) " "Verilog HDL assignment warning at seg.v(110): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979292 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(114) " "Verilog HDL assignment warning at seg.v(114): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596974979292 "|board_test|seg_display:segdpy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg_ca seg_display:segdpy\|bcd2seg_ca:segdec " "Elaborating entity \"bcd2seg_ca\" for hierarchy \"seg_display:segdpy\|bcd2seg_ca:segdec\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "segdec" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handler key_handler:k_rst " "Elaborating entity \"key_handler\" for hierarchy \"key_handler:k_rst\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "k_rst" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596974979321 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 94 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1596974981615 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1596974981615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596974981717 "|board_test|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1596974981717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1596974982009 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596974983392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974983392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974984138 "|board_test|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974984138 "|board_test|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974984138 "|board_test|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[5\] " "No output dependent on input pin \"key\[5\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974984138 "|board_test|key[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596974984138 "|board_test|key[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596974984138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596974984140 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596974984140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1596974984140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596974984140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596974984280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:09:44 2020 " "Processing ended: Sun Aug 09 20:09:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596974984280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596974984280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596974984280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596974984280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596975002865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975002868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:09:45 2020 " "Processing started: Sun Aug 09 20:09:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975002868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1596975002868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off board_test -c board_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1596975002868 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1596975006696 ""}
{ "Info" "0" "" "Project  = board_test" {  } {  } 0 0 "Project  = board_test" 0 0 "Fitter" 0 0 1596975006698 ""}
{ "Info" "0" "" "Revision = board_test" {  } {  } 0 0 "Revision = board_test" 0 0 "Fitter" 0 0 1596975006699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596975007250 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "board_test EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"board_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596975007329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596975007481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596975007481 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1596975008896 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596975010135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596975010135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1596975010135 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596975010135 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 615 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596975010144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 617 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596975010144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596975010144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 621 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596975010144 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1596975010144 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596975010144 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596975010149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "board_test.sdc " "Synopsys Design Constraints File file not found: 'board_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1596975012098 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1596975012098 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1596975012104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1596975012105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1596975012106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596975012144 ""}  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596975012144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:div_50m_1\|clk_out  " "Automatically promoted node clkdiv:div_50m_1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596975012145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:div_50m_1\|clk_out~0 " "Destination node clkdiv:div_50m_1\|clk_out~0" {  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_1|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596975012145 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596975012145 ""}  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_1|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596975012145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:div_50m_300\|clk_out  " "Automatically promoted node clkdiv:div_50m_300\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596975012145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:div_50m_300\|clk_out~0 " "Destination node clkdiv:div_50m_300\|clk_out~0" {  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_300|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596975012145 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596975012145 ""}  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_300|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596975012145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:div_50m_100\|clk_out  " "Automatically promoted node clkdiv:div_50m_100\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596975012146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:div_50m_100\|clk_out~0 " "Destination node clkdiv:div_50m_100\|clk_out~0" {  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_100|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1596975012146 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1596975012146 ""}  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:div_50m_100|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596975012146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_handler:k_rst\|uAnd~0  " "Automatically promoted node key_handler:k_rst\|uAnd~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1596975012146 ""}  } { { "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_handler:k_rst|uAnd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596975012146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596975012928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596975012929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596975012929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596975012930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596975012932 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1596975012933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1596975012933 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596975012934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596975013724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1596975013725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596975013725 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596975013774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596975015415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596975015829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596975015871 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596975018585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596975018585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596975019811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/johnson/projects/vhdl_board_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1596975021726 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596975021726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596975024587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1596975024592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1596975024592 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.23 " "Total time spent on timing analysis during the Fitter is 3.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1596975024626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596975024837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596975025429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596975025632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596975026323 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596975027552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/johnson/projects/vhdl_board_test/output_files/board_test.fit.smsg " "Generated suppressed messages file C:/Users/johnson/projects/vhdl_board_test/output_files/board_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596975028983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6012 " "Peak virtual memory: 6012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975031117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:10:31 2020 " "Processing ended: Sun Aug 09 20:10:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975031117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975031117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975031117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596975031117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1596975049189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975049191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:10:33 2020 " "Processing started: Sun Aug 09 20:10:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975049191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1596975049191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off board_test -c board_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1596975049192 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1596975051571 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1596975051661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975053258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:10:53 2020 " "Processing ended: Sun Aug 09 20:10:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975053258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975053258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975053258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1596975053258 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1596975054134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1596975078108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975078111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:10:55 2020 " "Processing started: Sun Aug 09 20:10:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975078111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596975078111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta board_test -c board_test " "Command: quartus_sta board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596975078112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1596975078936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596975079732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596975080047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596975080047 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "board_test.sdc " "Synopsys Design Constraints File file not found: 'board_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1596975080856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1596975080857 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv:div_50m_1\|clk_out clkdiv:div_50m_1\|clk_out " "create_clock -period 1.000 -name clkdiv:div_50m_1\|clk_out clkdiv:div_50m_1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1596975080861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv:div_50m_100\|clk_out clkdiv:div_50m_100\|clk_out " "create_clock -period 1.000 -name clkdiv:div_50m_100\|clk_out clkdiv:div_50m_100\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1596975080861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50mhz clk_50mhz " "create_clock -period 1.000 -name clk_50mhz clk_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1596975080861 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkdiv:div_50m_300\|clk_out clkdiv:div_50m_300\|clk_out " "create_clock -period 1.000 -name clkdiv:div_50m_300\|clk_out clkdiv:div_50m_300\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1596975080861 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1596975080861 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1596975081037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081040 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1596975081042 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1596975081103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1596975081171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1596975081171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.958 " "Worst-case setup slack is -4.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.958      -438.236 clk_50mhz  " "   -4.958      -438.236 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.661       -43.540 clkdiv:div_50m_1\|clk_out  " "   -2.661       -43.540 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032       -20.923 clkdiv:div_50m_300\|clk_out  " "   -2.032       -20.923 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191        -3.799 clkdiv:div_50m_100\|clk_out  " "   -1.191        -3.799 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975081191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.222 " "Worst-case hold slack is -0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -0.537 clk_50mhz  " "   -0.222        -0.537 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 clkdiv:div_50m_100\|clk_out  " "    0.452         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clkdiv:div_50m_1\|clk_out  " "    0.453         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clkdiv:div_50m_300\|clk_out  " "    0.453         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975081219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.205 " "Worst-case recovery slack is -3.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205      -300.346 clk_50mhz  " "   -3.205      -300.346 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.003       -72.072 clkdiv:div_50m_1\|clk_out  " "   -3.003       -72.072 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775       -19.425 clkdiv:div_50m_300\|clk_out  " "   -2.775       -19.425 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748       -30.186 clkdiv:div_50m_100\|clk_out  " "   -2.748       -30.186 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975081246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.672 " "Worst-case removal slack is 2.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.672         0.000 clk_50mhz  " "    2.672         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763         0.000 clkdiv:div_50m_300\|clk_out  " "    2.763         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.871         0.000 clkdiv:div_50m_100\|clk_out  " "    2.871         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.998         0.000 clkdiv:div_50m_1\|clk_out  " "    2.998         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975081272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -150.213 clk_50mhz  " "   -3.000      -150.213 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 clkdiv:div_50m_1\|clk_out  " "   -1.487       -35.688 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 clkdiv:div_50m_300\|clk_out  " "   -1.487       -19.331 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 clkdiv:div_50m_100\|clk_out  " "   -1.487       -16.357 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975081300 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1596975082223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1596975082315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1596975083385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1596975083776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1596975083776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.589 " "Worst-case setup slack is -4.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.589      -407.291 clk_50mhz  " "   -4.589      -407.291 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293       -37.350 clkdiv:div_50m_1\|clk_out  " "   -2.293       -37.350 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849       -18.749 clkdiv:div_50m_300\|clk_out  " "   -1.849       -18.749 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047        -3.194 clkdiv:div_50m_100\|clk_out  " "   -1.047        -3.194 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975083809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.171 " "Worst-case hold slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -0.403 clk_50mhz  " "   -0.171        -0.403 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clkdiv:div_50m_100\|clk_out  " "    0.401         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clkdiv:div_50m_1\|clk_out  " "    0.401         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clkdiv:div_50m_300\|clk_out  " "    0.401         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975083848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.804 " "Worst-case recovery slack is -2.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804      -261.753 clk_50mhz  " "   -2.804      -261.753 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630       -63.107 clkdiv:div_50m_1\|clk_out  " "   -2.630       -63.107 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403       -16.820 clkdiv:div_50m_300\|clk_out  " "   -2.403       -16.820 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377       -26.098 clkdiv:div_50m_100\|clk_out  " "   -2.377       -26.098 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975083883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.430 " "Worst-case removal slack is 2.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.430         0.000 clk_50mhz  " "    2.430         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.520         0.000 clkdiv:div_50m_300\|clk_out  " "    2.520         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.622         0.000 clkdiv:div_50m_100\|clk_out  " "    2.622         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756         0.000 clkdiv:div_50m_1\|clk_out  " "    2.756         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975083913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -150.213 clk_50mhz  " "   -3.000      -150.213 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -35.688 clkdiv:div_50m_1\|clk_out  " "   -1.487       -35.688 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 clkdiv:div_50m_300\|clk_out  " "   -1.487       -19.331 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 clkdiv:div_50m_100\|clk_out  " "   -1.487       -16.357 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975083944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1596975084846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1596975085540 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1596975085540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.505 " "Worst-case setup slack is -1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505      -124.395 clk_50mhz  " "   -1.505      -124.395 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612        -5.778 clkdiv:div_50m_1\|clk_out  " "   -0.612        -5.778 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -2.052 clkdiv:div_50m_300\|clk_out  " "   -0.238        -2.052 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 clkdiv:div_50m_100\|clk_out  " "    0.030         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975085581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.238 " "Worst-case hold slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -0.639 clk_50mhz  " "   -0.238        -0.639 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clkdiv:div_50m_100\|clk_out  " "    0.186         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clkdiv:div_50m_1\|clk_out  " "    0.186         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 clkdiv:div_50m_300\|clk_out  " "    0.187         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975085623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.904 " "Worst-case recovery slack is -0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904       -82.557 clk_50mhz  " "   -0.904       -82.557 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821       -19.704 clkdiv:div_50m_1\|clk_out  " "   -0.821       -19.704 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -5.251 clkdiv:div_50m_300\|clk_out  " "   -0.751        -5.251 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723        -7.929 clkdiv:div_50m_100\|clk_out  " "   -0.723        -7.929 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975085783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.169 " "Worst-case removal slack is 1.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.169         0.000 clk_50mhz  " "    1.169         0.000 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.235         0.000 clkdiv:div_50m_300\|clk_out  " "    1.235         0.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275         0.000 clkdiv:div_50m_100\|clk_out  " "    1.275         0.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309         0.000 clkdiv:div_50m_1\|clk_out  " "    1.309         0.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975085814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -109.247 clk_50mhz  " "   -3.000      -109.247 clk_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -24.000 clkdiv:div_50m_1\|clk_out  " "   -1.000       -24.000 clkdiv:div_50m_1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 clkdiv:div_50m_300\|clk_out  " "   -1.000       -13.000 clkdiv:div_50m_300\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 clkdiv:div_50m_100\|clk_out  " "   -1.000       -11.000 clkdiv:div_50m_100\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1596975085853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1596975087956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1596975087956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975088402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:11:28 2020 " "Processing ended: Sun Aug 09 20:11:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975088402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975088402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975088402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596975088402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596975106952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975106953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:11:31 2020 " "Processing started: Sun Aug 09 20:11:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975106953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596975106953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off board_test -c board_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596975106953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_8_1200mv_85c_slow.vo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_8_1200mv_85c_slow.vo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975108198 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_8_1200mv_0c_slow.vo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_8_1200mv_0c_slow.vo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975108467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_min_1200mv_0c_fast.vo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_min_1200mv_0c_fast.vo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975108601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test.vo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test.vo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975108837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_8_1200mv_85c_v_slow.sdo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975109152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_8_1200mv_0c_v_slow.sdo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975109487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_min_1200mv_0c_v_fast.sdo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975109857 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "board_test_v.sdo C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/ simulation " "Generated file board_test_v.sdo in folder \"C:/Users/johnson/projects/vhdl_board_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596975110237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975110474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:11:50 2020 " "Processing ended: Sun Aug 09 20:11:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975110474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975110474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975110474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596975110474 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596975111349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596975140527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975140528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:12:04 2020 " "Processing started: Sun Aug 09 20:12:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975140528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596975140528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp board_test -c board_test --netlist_type=sgate " "Command: quartus_rpp board_test -c board_test --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596975140528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4444 " "Peak virtual memory: 4444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975140818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:12:20 2020 " "Processing ended: Sun Aug 09 20:12:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975140818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975140818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975140818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596975140818 ""}
