digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;true&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_testsys {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="testsys \n: SimpleSystem";
shape=Mrecord;
style="rounded, filled";
tooltip="auto_reset_addr&#61;true&#10;\byte_order&#61;little&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\gic_cpu_addr&#61;738205696&#10;\have_crypto&#61;false&#10;\have_large_asid_64&#61;false&#10;\have_lpae&#61;true&#10;\have_lse&#61;true&#10;\have_pan&#61;true&#10;\have_secel2&#61;true&#10;\have_security&#61;false&#10;\have_sve&#61;true&#10;\have_tme&#61;false&#10;\have_vhe&#61;false&#10;\have_virtualization&#61;false&#10;\highest_el_is_64&#61;true&#10;\init_param&#61;0&#10;\m5ops_base&#61;268500992&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;2147483648:4294967296&#10;\memories&#61;testsys.mem_ctrls.dram testsys.realview.bootmem testsys.realview.flash0 testsys.realview.flash1 testsys.realview.non_trusted_sram testsys.realview.trusted_sram testsys.realview.vram&#10;\mmap_using_noreserve&#61;false&#10;\multi_proc&#61;true&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\phys_addr_range_64&#61;40&#10;\readfile&#61;/opt/shared/gem5-learning/gem5_config_scripts/rcS/single/hack_back_ckpt.rcS&#10;\redirect_paths&#61;&#10;\reset_addr&#61;0&#10;\semihosting&#61;Null&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\sve_vl&#61;1&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;testsys.workload";
testsys_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=Mrecord;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;testsys.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_testsys_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: ArmFsLinux";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_check&#61;true&#10;\boot_loader&#61;/opt/shared/gem5-learning/gem5_config_scripts/../resources/boot.arm64&#10;\command_line&#61;console=ttyAMA0 lpj=19988480 norandmaps root=/dev/vda rw mem=2GB&#10;\cpu_release_addr&#61;2281701368&#10;\dtb_addr&#61;2281701376&#10;\dtb_filename&#61;compiler_opt_o3_boot_exit/system.dtb&#10;\early_kernel_symbols&#61;false&#10;\enable_context_switch_stats_dump&#61;false&#10;\eventq_index&#61;0&#10;\extras&#61;&#10;\extras_addrs&#61;&#10;\load_addr_mask&#61;0&#10;\load_addr_offset&#61;2147483648&#10;\machine_type&#61;DTOnly&#10;\object_file&#61;/opt/shared/gem5-learning/gem5_config_scripts/../resources/vmlinux&#10;\panic_on_oops&#61;false&#10;\panic_on_panic&#61;false&#10;\wait_for_remote_gdb&#61;false";
}

subgraph cluster_testsys_voltage_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_testsys_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;1000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="realview \n: VExpress_GEM5_V1";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\system&#61;testsys";
subgraph cluster_testsys_realview_gic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="gic \n: Gic400";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\cpu_addr&#61;738205696&#10;\cpu_pio_delay&#61;10000&#10;\cpu_size&#61;8192&#10;\dist_addr&#61;738201600&#10;\dist_pio_delay&#61;10000&#10;\eventq_index&#61;0&#10;\gem5_extensions&#61;false&#10;\gicc_iidr&#61;33690683&#10;\gicd_iidr&#61;33559611&#10;\gicd_pidr&#61;2864272&#10;\gicv_iidr&#61;33690683&#10;\int_latency&#61;10000&#10;\it_lines&#61;512&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.gic.power_state&#10;\system&#61;testsys";
testsys_realview_gic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_gic_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_vgic {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vgic \n: VGic";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\gic&#61;testsys.realview.gic&#10;\gicv_iidr&#61;33690683&#10;\hv_addr&#61;738213888&#10;\maint_int&#61;25&#10;\pio_delay&#61;10000&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.vgic.power_state&#10;\system&#61;testsys&#10;\vcpu_addr&#61;738222080";
testsys_realview_vgic_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_vgic_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_gicv2m {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="gicv2m \n: Gicv2m";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\frames&#61;testsys.realview.gicv2m.frames&#10;\gic&#61;testsys.realview.gic&#10;\pio_delay&#61;10000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.gicv2m.power_state&#10;\system&#61;testsys";
testsys_realview_gicv2m_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_gicv2m_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_gicv2m_frames {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="frames \n: Gicv2mFrame";
shape=Mrecord;
style="rounded, filled";
tooltip="addr&#61;740032512&#10;\eventq_index&#61;0&#10;\spi_base&#61;256&#10;\spi_len&#61;64";
}

}

subgraph cluster_testsys_realview_bootmem {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="bootmem \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.bootmem.power_state&#10;\range&#61;0:67108864";
testsys_realview_bootmem_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_bootmem_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_flash0 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="flash0 \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.flash0.power_state&#10;\range&#61;134217728:201326592";
testsys_realview_flash0_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_flash0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_trusted_sram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="trusted_sram \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.trusted_sram.power_state&#10;\range&#61;67108864:67371008";
testsys_realview_trusted_sram_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_trusted_sram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_non_trusted_sram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="non_trusted_sram \n: MmioSRAM";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.non_trusted_sram.power_state&#10;\range&#61;771751936:771784704";
testsys_realview_non_trusted_sram_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_non_trusted_sram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_realview_io {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="realview_io \n: RealViewCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\idreg&#61;806359296&#10;\pio_addr&#61;469827584&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.realview_io.power_state&#10;\proc_id0&#61;335544320&#10;\proc_id1&#61;335544320&#10;\system&#61;testsys";
testsys_realview_realview_io_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_realview_io_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_mcc {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mcc \n: VExpressMCC";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_testsys_realview_mcc_osc_mcc {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_mcc \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;0&#10;\eventq_index&#61;0&#10;\freq&#61;20000&#10;\max_freq&#61;16667&#10;\min_freq&#61;40000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_mcc_osc_clcd {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_clcd \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;1&#10;\eventq_index&#61;0&#10;\freq&#61;42105&#10;\max_freq&#61;15748&#10;\min_freq&#61;42105&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_mcc_osc_peripheral {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_peripheral \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;2&#10;\eventq_index&#61;0&#10;\freq&#61;41667&#10;\max_freq&#61;0&#10;\min_freq&#61;0&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_mcc_osc_system_bus {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_system_bus \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;4&#10;\eventq_index&#61;0&#10;\freq&#61;41667&#10;\max_freq&#61;4348&#10;\min_freq&#61;500000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;0&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_mcc_temp_crtl {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="temp_crtl \n: Temperature";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;0&#10;\eventq_index&#61;0&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;0&#10;\system&#61;testsys";
}

}

subgraph cluster_testsys_realview_dcc {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcc \n: CoreTile2A15DCC";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_testsys_realview_dcc_osc_cpu {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_cpu \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;0&#10;\eventq_index&#61;0&#10;\freq&#61;16667&#10;\max_freq&#61;16667&#10;\min_freq&#61;50000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_dcc_osc_hsbm {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_hsbm \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;4&#10;\eventq_index&#61;0&#10;\freq&#61;25000&#10;\max_freq&#61;25000&#10;\min_freq&#61;50000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_dcc_osc_pxl {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_pxl \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;5&#10;\eventq_index&#61;0&#10;\freq&#61;42105&#10;\max_freq&#61;6061&#10;\min_freq&#61;42088&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_dcc_osc_smb {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_smb \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;6&#10;\eventq_index&#61;0&#10;\freq&#61;20000&#10;\max_freq&#61;20000&#10;\min_freq&#61;50000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_dcc_osc_sys {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_sys \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;7&#10;\eventq_index&#61;0&#10;\freq&#61;16667&#10;\max_freq&#61;16667&#10;\min_freq&#61;50000&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

subgraph cluster_testsys_realview_dcc_osc_ddr {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="osc_ddr \n: Osc";
shape=Mrecord;
style="rounded, filled";
tooltip="dcc&#61;0&#10;\device&#61;8&#10;\eventq_index&#61;0&#10;\freq&#61;25000&#10;\max_freq&#61;0&#10;\min_freq&#61;0&#10;\parent&#61;testsys.realview.realview_io&#10;\position&#61;0&#10;\site&#61;1&#10;\voltage_domain&#61;testsys.voltage_domain";
}

}

subgraph cluster_testsys_realview_el2_watchdog {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="el2_watchdog \n: GenericWatchdog";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\control_start&#61;709099520&#10;\eventq_index&#61;0&#10;\pio_latency&#61;10000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.el2_watchdog.power_state&#10;\refresh_start&#61;709165056&#10;\system&#61;testsys&#10;\system_counter&#61;testsys.realview.sys_counter&#10;\ws0&#61;testsys.realview.el2_watchdog.ws0&#10;\ws1&#61;testsys.realview.el2_watchdog.ws1";
testsys_realview_el2_watchdog_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_el2_watchdog_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_el2_watchdog_ws0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ws0 \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;59&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_el2_watchdog_ws1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ws1 \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;60&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_trusted_watchdog {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="trusted_watchdog \n: Sp805";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1316869&#10;\clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.trusted_watchdog.interrupt&#10;\pio_addr&#61;709427200&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.trusted_watchdog.power_state&#10;\system&#61;testsys";
testsys_realview_trusted_watchdog_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_trusted_watchdog_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_trusted_watchdog_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;56&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_sys_counter {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="sys_counter \n: SystemCounter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\freqs&#61;25165824";
}

subgraph cluster_testsys_realview_generic_timer {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generic_timer \n: GenericTimer";
shape=Mrecord;
style="rounded, filled";
tooltip="cntfrq&#61;25165824&#10;\counter&#61;testsys.realview.sys_counter&#10;\eventq_index&#61;0&#10;\int_hyp&#61;testsys.realview.generic_timer.int_hyp&#10;\int_phys_ns&#61;testsys.realview.generic_timer.int_phys_ns&#10;\int_phys_s&#61;testsys.realview.generic_timer.int_phys_s&#10;\int_virt&#61;testsys.realview.generic_timer.int_virt&#10;\system&#61;testsys";
subgraph cluster_testsys_realview_generic_timer_int_phys_s {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_phys_s \n: ArmPPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_LOW&#10;\num&#61;29&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_generic_timer_int_phys_ns {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_phys_ns \n: ArmPPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_LOW&#10;\num&#61;30&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_generic_timer_int_virt {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_virt \n: ArmPPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_LOW&#10;\num&#61;27&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_generic_timer_int_hyp {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_hyp \n: ArmPPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_LOW&#10;\num&#61;26&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_generic_timer_mem {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="generic_timer_mem \n: GenericTimerMem";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\cnt_control_base&#61;709033984&#10;\cnt_ctl_base&#61;713097216&#10;\cnt_read_base&#61;713031680&#10;\counter&#61;testsys.realview.sys_counter&#10;\eventq_index&#61;0&#10;\frames&#61;testsys.realview.generic_timer_mem.frames0 testsys.realview.generic_timer_mem.frames1&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.generic_timer_mem.power_state&#10;\system&#61;testsys";
testsys_realview_generic_timer_mem_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_generic_timer_mem_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_generic_timer_mem_frames0 {
color="#000000";
fillcolor="#aa8f7e";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="frames0 \n: GenericTimerFrame";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\cnt_base&#61;713162752&#10;\cnt_el0_base&#61;18446744073709551615&#10;\counter&#61;testsys.realview.sys_counter&#10;\eventq_index&#61;0&#10;\int_phys&#61;testsys.realview.generic_timer_mem.frames0.int_phys&#10;\int_virt&#61;testsys.realview.generic_timer_mem.frames0.int_virt&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.generic_timer_mem.frames0.power_state&#10;\system&#61;testsys";
testsys_realview_generic_timer_mem_frames0_pio [color="#000000", fillcolor="#887264", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_generic_timer_mem_frames0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_generic_timer_mem_frames0_int_phys {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_phys \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;57&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_generic_timer_mem_frames0_int_virt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_virt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;133&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_generic_timer_mem_frames1 {
color="#000000";
fillcolor="#aa8f7e";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="frames1 \n: GenericTimerFrame";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\cnt_base&#61;713228288&#10;\cnt_el0_base&#61;18446744073709551615&#10;\counter&#61;testsys.realview.sys_counter&#10;\eventq_index&#61;0&#10;\int_phys&#61;testsys.realview.generic_timer_mem.frames1.int_phys&#10;\int_virt&#61;testsys.realview.generic_timer_mem.frames1.int_virt&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.generic_timer_mem.frames1.power_state&#10;\system&#61;testsys";
testsys_realview_generic_timer_mem_frames1_pio [color="#000000", fillcolor="#887264", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_generic_timer_mem_frames1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_generic_timer_mem_frames1_int_phys {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_phys \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;58&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_generic_timer_mem_frames1_int_virt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="int_virt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;134&#10;\platform&#61;testsys.realview";
}

}

}

subgraph cluster_testsys_realview_system_watchdog {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="system_watchdog \n: Sp805";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1316869&#10;\clk_domain&#61;testsys.realview.dcc.osc_sys&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.system_watchdog.interrupt&#10;\pio_addr&#61;721813504&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.system_watchdog.power_state&#10;\system&#61;testsys";
testsys_realview_system_watchdog_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_system_watchdog_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_system_watchdog_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;130&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_io_voltage {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="io_voltage \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;3.3";
}

subgraph cluster_testsys_realview_clock32KHz {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clock32KHz \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;31250000&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.realview.io_voltage";
}

subgraph cluster_testsys_realview_clock24MHz {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clock24MHz \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;41667&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.realview.io_voltage";
}

subgraph cluster_testsys_realview_uart0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart0 \n: Pl011";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\device&#61;testsys.terminal&#10;\end_on_eot&#61;false&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.uart0.interrupt&#10;\pio_addr&#61;470351872&#10;\pio_latency&#61;100000&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.uart0.power_state&#10;\system&#61;testsys";
testsys_realview_uart0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_uart0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_uart0_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;37&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_uart1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart1 \n: Pl011";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\device&#61;testsys.realview.uart1.device&#10;\end_on_eot&#61;false&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.uart1.interrupt&#10;\pio_addr&#61;470417408&#10;\pio_latency&#61;100000&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.uart1.power_state&#10;\system&#61;testsys";
testsys_realview_uart1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_uart1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_uart1_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;38&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_uart1_device {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="device \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;3456";
}

}

subgraph cluster_testsys_realview_uart2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart2 \n: Pl011";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\device&#61;testsys.realview.uart2.device&#10;\end_on_eot&#61;false&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.uart2.interrupt&#10;\pio_addr&#61;470482944&#10;\pio_latency&#61;100000&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.uart2.power_state&#10;\system&#61;testsys";
testsys_realview_uart2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_uart2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_uart2_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;39&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_uart2_device {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="device \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;3456";
}

}

subgraph cluster_testsys_realview_uart3 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="uart3 \n: Pl011";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\device&#61;testsys.realview.uart3.device&#10;\end_on_eot&#61;false&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.uart3.interrupt&#10;\pio_addr&#61;470548480&#10;\pio_latency&#61;100000&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.uart3.power_state&#10;\system&#61;testsys";
testsys_realview_uart3_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_uart3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_uart3_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;40&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_uart3_device {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="device \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;3456";
}

}

subgraph cluster_testsys_realview_kmi0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kmi0 \n: Pl050";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1314896&#10;\clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.kmi0.interrupt&#10;\pio_addr&#61;470155264&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.kmi0.power_state&#10;\ps2&#61;testsys.realview.kmi0.ps2&#10;\system&#61;testsys";
testsys_realview_kmi0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_kmi0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_kmi0_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;44&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_kmi0_ps2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ps2 \n: PS2Keyboard";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vnc&#61;testsys.vncserver";
}

}

subgraph cluster_testsys_realview_kmi1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kmi1 \n: Pl050";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1314896&#10;\clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.kmi1.interrupt&#10;\pio_addr&#61;470220800&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.kmi1.power_state&#10;\ps2&#61;testsys.realview.kmi1.ps2&#10;\system&#61;testsys";
testsys_realview_kmi1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_kmi1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_kmi1_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;45&#10;\platform&#61;testsys.realview";
}

subgraph cluster_testsys_realview_kmi1_ps2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ps2 \n: PS2TouchKit";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\vnc&#61;testsys.vncserver";
}

}

subgraph cluster_testsys_realview_watchdog {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="watchdog \n: Sp805";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;1316869&#10;\clk_domain&#61;testsys.realview.clock32KHz&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.watchdog.interrupt&#10;\pio_addr&#61;470745088&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.watchdog.power_state&#10;\system&#61;testsys";
testsys_realview_watchdog_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_watchdog_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_watchdog_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;32&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_rtc {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="rtc \n: PL031";
shape=Mrecord;
style="rounded, filled";
tooltip="amba_id&#61;266289&#10;\clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\int_delay&#61;100000&#10;\interrupt&#61;testsys.realview.rtc.interrupt&#10;\pio_addr&#61;471269376&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.rtc.power_state&#10;\system&#61;testsys&#10;\time&#61;Thu Jan  1 00:00:00 2009";
testsys_realview_rtc_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_rtc_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_rtc_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;36&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_pci_host {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_host \n: GenericArmPciHost";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\conf_base&#61;805306368&#10;\conf_device_bits&#61;12&#10;\conf_size&#61;268435456&#10;\eventq_index&#61;0&#10;\int_base&#61;100&#10;\int_count&#61;4&#10;\int_policy&#61;ARM_PCI_INT_DEV&#10;\pci_dma_base&#61;0&#10;\pci_mem_base&#61;1073741824&#10;\pci_pio_base&#61;788529152&#10;\platform&#61;testsys.realview&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.pci_host.power_state&#10;\system&#61;testsys";
testsys_realview_pci_host_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_pci_host_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_energy_ctrl {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="energy_ctrl \n: EnergyCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\dvfs_handler&#61;testsys.dvfs_handler&#10;\eventq_index&#61;0&#10;\pio_addr&#61;268435456&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.energy_ctrl.power_state&#10;\system&#61;testsys";
testsys_realview_energy_ctrl_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_energy_ctrl_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_pwr_ctrl {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pwr_ctrl \n: FVPBasePwrCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\pio_addr&#61;470810624&#10;\pio_latency&#61;100000&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.pwr_ctrl.power_state&#10;\system&#61;testsys";
testsys_realview_pwr_ctrl_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_pwr_ctrl_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_vio0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio0 \n: MmioVirtIO";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\interrupt&#61;testsys.realview.vio0.interrupt&#10;\pio_addr&#61;471007232&#10;\pio_latency&#61;100000&#10;\pio_size&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.vio0.power_state&#10;\system&#61;testsys&#10;\vio&#61;testsys.realview.vio0.vio";
testsys_realview_vio0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_vio0_vio {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio \n: VirtIODummyDevice";
shape=Mrecord;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\eventq_index&#61;0&#10;\subsystem&#61;0&#10;\system&#61;testsys";
}

subgraph cluster_testsys_realview_vio0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_vio0_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;74&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_vio1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio1 \n: MmioVirtIO";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\interrupt&#61;testsys.realview.vio1.interrupt&#10;\pio_addr&#61;471072768&#10;\pio_latency&#61;100000&#10;\pio_size&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.vio1.power_state&#10;\system&#61;testsys&#10;\vio&#61;testsys.realview.vio1.vio";
testsys_realview_vio1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_vio1_vio {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio \n: VirtIODummyDevice";
shape=Mrecord;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\eventq_index&#61;0&#10;\subsystem&#61;0&#10;\system&#61;testsys";
}

subgraph cluster_testsys_realview_vio1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_realview_vio1_interrupt {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupt \n: ArmSPI";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\int_type&#61;IRQ_TYPE_LEVEL_HIGH&#10;\num&#61;75&#10;\platform&#61;testsys.realview";
}

}

subgraph cluster_testsys_realview_flash1 {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="flash1 \n: CfiMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\bank_width&#61;4&#10;\blk_size&#61;65536&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\device_id&#61;0&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.flash1.power_state&#10;\range&#61;201326592:268435456&#10;\vendor_id&#61;0";
testsys_realview_flash1_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_flash1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_realview_vram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vram \n: SimpleMemory";
shape=Mrecord;
style="rounded, filled";
tooltip="bandwidth&#61;73.000000&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\latency&#61;30000&#10;\latency_var&#61;0&#10;\null&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.realview.vram.power_state&#10;\range&#61;402653184:436207616";
testsys_realview_vram_port [color="#000000", fillcolor="#4b4746", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_realview_vram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: MemBus";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;testsys.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;testsys&#10;\use_default_range&#61;false&#10;\width&#61;16";
testsys_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;testsys.membus.badaddr_responder.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;testsys&#10;\update_data&#61;false&#10;\warn_access&#61;warn";
testsys_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_membus_badaddr_responder_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;testsys";
}

subgraph cluster_testsys_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_terminal {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="terminal \n: Terminal";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\number&#61;0&#10;\outfile&#61;file&#10;\port&#61;3456";
}

subgraph cluster_testsys_vncserver {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vncserver \n: VncServer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\frame_capture&#61;false&#10;\img_format&#61;Auto&#10;\number&#61;0&#10;\port&#61;5900";
}

subgraph cluster_testsys_iobus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobus \n: IOXBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;1&#10;\frontend_latency&#61;2&#10;\header_latency&#61;1&#10;\power_model&#61;&#10;\power_state&#61;testsys.iobus.power_state&#10;\response_latency&#61;2&#10;\use_default_range&#61;false&#10;\width&#61;16";
testsys_iobus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_iobus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_iobus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iobridge {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iobridge \n: Bridge";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\delay&#61;50000&#10;\eventq_index&#61;0&#10;\power_model&#61;&#10;\power_state&#61;testsys.iobridge.power_state&#10;\ranges&#61;201326592:536870912 788529152:2147483648&#10;\req_size&#61;16&#10;\resp_size&#61;16";
testsys_iobridge_mem_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_port, shape=Mrecord, style="rounded, filled"];
testsys_iobridge_cpu_side_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_iobridge_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iocache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="iocache \n: IOCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;2147483648:4294967296&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;20&#10;\power_model&#61;&#10;\power_state&#61;testsys.iocache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.iocache.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;20&#10;\tags&#61;testsys.iocache.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_iocache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_iocache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_iocache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.iocache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.iocache.tags.power_state&#10;\replacement_policy&#61;testsys.iocache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;20&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_iocache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_iocache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_iocache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_iocache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_mem_ctrls {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrls \n: MemCtrl";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.clk_domain&#10;\command_window&#61;10000&#10;\dram&#61;testsys.mem_ctrls.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\nvm&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;testsys.mem_ctrls.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;testsys&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
testsys_mem_ctrls_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_mem_ctrls_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_mem_ctrls_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR3_1600_8x8";
shape=Mrecord;
style="rounded, filled";
tooltip="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.23500000000000001&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;testsys.clk_domain&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\power_state&#61;testsys.mem_ctrls.dram.power_state&#10;\range&#61;2147483648:4294967296&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;1250&#10;\tBURST&#61;5000&#10;\tBURST_MAX&#61;5000&#10;\tBURST_MIN&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tPPD&#61;0&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tWTR_L&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64";
subgraph cluster_testsys_mem_ctrls_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_pci_devices0 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_devices0 \n: PciVirtIO";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pci_devices0.BAR0&#10;\BAR1&#61;testsys.pci_devices0.BAR1&#10;\BAR2&#61;testsys.pci_devices0.BAR2&#10;\BAR3&#61;testsys.pci_devices0.BAR3&#10;\BAR4&#61;testsys.pci_devices0.BAR4&#10;\BAR5&#61;testsys.pci_devices0.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;255&#10;\Command&#61;0&#10;\DeviceID&#61;4096&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;0&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;0&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;0&#10;\SubsystemVendorID&#61;6900&#10;\VendorID&#61;6900&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\host&#61;testsys.realview.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;1&#10;\pci_func&#61;0&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pci_devices0.power_state&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\vio&#61;testsys.pci_devices0.vio";
testsys_pci_devices0_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pci_devices0_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pci_devices0_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciIoBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;4";
}

subgraph cluster_testsys_pci_devices0_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices0_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices0_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices0_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices0_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_testsys_pci_devices0_vio {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="vio \n: VirtIOBlock";
shape=Mrecord;
style="rounded, filled";
tooltip="byte_order&#61;little&#10;\eventq_index&#61;0&#10;\image&#61;testsys.pci_devices0.vio.image&#10;\queueSize&#61;128&#10;\subsystem&#61;0&#10;\system&#61;testsys";
subgraph cluster_testsys_pci_devices0_vio_image {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="image \n: CowDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="child&#61;testsys.pci_devices0.vio.image.child&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\read_only&#61;false&#10;\table_size&#61;65536";
subgraph cluster_testsys_pci_devices0_vio_image_child {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="child \n: RawDiskImage";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\image_file&#61;/opt/shared/gem5-learning/gem5_config_scripts/../resources/rootfs.ext2&#10;\read_only&#61;true";
}

}

}

}

subgraph cluster_testsys_pci_devices1 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_devices1 \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pci_devices1.BAR0&#10;\BAR1&#61;testsys.pci_devices1.BAR1&#10;\BAR2&#61;testsys.pci_devices1.BAR2&#10;\BAR3&#61;testsys.pci_devices1.BAR3&#10;\BAR4&#61;testsys.pci_devices1.BAR4&#10;\BAR5&#61;testsys.pci_devices1.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;2&#10;\Command&#61;0&#10;\DeviceID&#61;4213&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;30&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;255&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;4104&#10;\SubsystemVendorID&#61;32902&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\fetch_comp_delay&#61;10000&#10;\fetch_delay&#61;10000&#10;\hardware_address&#61;00:90:00:00:00:01&#10;\host&#61;testsys.realview.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;2&#10;\pci_func&#61;0&#10;\phy_epid&#61;896&#10;\phy_pid&#61;680&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pci_devices1.power_state&#10;\rx_desc_cache_size&#61;64&#10;\rx_fifo_size&#61;393216&#10;\rx_write_delay&#61;0&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\tx_desc_cache_size&#61;64&#10;\tx_fifo_size&#61;393216&#10;\tx_read_delay&#61;0&#10;\wb_comp_delay&#61;10000&#10;\wb_delay&#61;10000";
testsys_pci_devices1_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pci_devices1_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pci_devices1_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciMemBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_testsys_pci_devices1_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices1_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices1_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices1_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices1_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pci_devices2 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_devices2 \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pci_devices2.BAR0&#10;\BAR1&#61;testsys.pci_devices2.BAR1&#10;\BAR2&#61;testsys.pci_devices2.BAR2&#10;\BAR3&#61;testsys.pci_devices2.BAR3&#10;\BAR4&#61;testsys.pci_devices2.BAR4&#10;\BAR5&#61;testsys.pci_devices2.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;2&#10;\Command&#61;0&#10;\DeviceID&#61;4213&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;30&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;255&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;4104&#10;\SubsystemVendorID&#61;32902&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\fetch_comp_delay&#61;10000&#10;\fetch_delay&#61;10000&#10;\hardware_address&#61;00:90:00:00:00:02&#10;\host&#61;testsys.realview.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;3&#10;\pci_func&#61;0&#10;\phy_epid&#61;896&#10;\phy_pid&#61;680&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pci_devices2.power_state&#10;\rx_desc_cache_size&#61;64&#10;\rx_fifo_size&#61;393216&#10;\rx_write_delay&#61;0&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\tx_desc_cache_size&#61;64&#10;\tx_fifo_size&#61;393216&#10;\tx_read_delay&#61;0&#10;\wb_comp_delay&#61;10000&#10;\wb_delay&#61;10000";
testsys_pci_devices2_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pci_devices2_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pci_devices2_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciMemBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_testsys_pci_devices2_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices2_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices2_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices2_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices2_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pci_devices3 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_devices3 \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pci_devices3.BAR0&#10;\BAR1&#61;testsys.pci_devices3.BAR1&#10;\BAR2&#61;testsys.pci_devices3.BAR2&#10;\BAR3&#61;testsys.pci_devices3.BAR3&#10;\BAR4&#61;testsys.pci_devices3.BAR4&#10;\BAR5&#61;testsys.pci_devices3.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;2&#10;\Command&#61;0&#10;\DeviceID&#61;4213&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;30&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;255&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;4104&#10;\SubsystemVendorID&#61;32902&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\fetch_comp_delay&#61;10000&#10;\fetch_delay&#61;10000&#10;\hardware_address&#61;00:90:00:00:00:03&#10;\host&#61;testsys.realview.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;4&#10;\pci_func&#61;0&#10;\phy_epid&#61;896&#10;\phy_pid&#61;680&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pci_devices3.power_state&#10;\rx_desc_cache_size&#61;64&#10;\rx_fifo_size&#61;393216&#10;\rx_write_delay&#61;0&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\tx_desc_cache_size&#61;64&#10;\tx_fifo_size&#61;393216&#10;\tx_read_delay&#61;0&#10;\wb_comp_delay&#61;10000&#10;\wb_delay&#61;10000";
testsys_pci_devices3_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pci_devices3_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pci_devices3_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciMemBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_testsys_pci_devices3_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices3_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices3_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices3_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices3_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_pci_devices4 {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="pci_devices4 \n: IGbE_e1000";
shape=Mrecord;
style="rounded, filled";
tooltip="BAR0&#61;testsys.pci_devices4.BAR0&#10;\BAR1&#61;testsys.pci_devices4.BAR1&#10;\BAR2&#61;testsys.pci_devices4.BAR2&#10;\BAR3&#61;testsys.pci_devices4.BAR3&#10;\BAR4&#61;testsys.pci_devices4.BAR4&#10;\BAR5&#61;testsys.pci_devices4.BAR5&#10;\BIST&#61;0&#10;\CacheLineSize&#61;0&#10;\CapabilityPtr&#61;0&#10;\CardbusCIS&#61;0&#10;\ClassCode&#61;2&#10;\Command&#61;0&#10;\DeviceID&#61;4213&#10;\ExpansionROM&#61;0&#10;\HeaderType&#61;0&#10;\InterruptLine&#61;30&#10;\InterruptPin&#61;1&#10;\LatencyTimer&#61;0&#10;\MSICAPBaseOffset&#61;0&#10;\MSICAPCapId&#61;0&#10;\MSICAPMaskBits&#61;0&#10;\MSICAPMsgAddr&#61;0&#10;\MSICAPMsgCtrl&#61;0&#10;\MSICAPMsgData&#61;0&#10;\MSICAPMsgUpperAddr&#61;0&#10;\MSICAPNextCapability&#61;0&#10;\MSICAPPendingBits&#61;0&#10;\MSIXCAPBaseOffset&#61;0&#10;\MSIXCAPCapId&#61;0&#10;\MSIXCAPNextCapability&#61;0&#10;\MSIXMsgCtrl&#61;0&#10;\MSIXPbaOffset&#61;0&#10;\MSIXTableOffset&#61;0&#10;\MaximumLatency&#61;0&#10;\MinimumGrant&#61;255&#10;\PMCAPBaseOffset&#61;0&#10;\PMCAPCapId&#61;0&#10;\PMCAPCapabilities&#61;0&#10;\PMCAPCtrlStatus&#61;0&#10;\PMCAPNextCapability&#61;0&#10;\PXCAPBaseOffset&#61;0&#10;\PXCAPCapId&#61;0&#10;\PXCAPCapabilities&#61;0&#10;\PXCAPDevCap2&#61;0&#10;\PXCAPDevCapabilities&#61;0&#10;\PXCAPDevCtrl&#61;0&#10;\PXCAPDevCtrl2&#61;0&#10;\PXCAPDevStatus&#61;0&#10;\PXCAPLinkCap&#61;0&#10;\PXCAPLinkCtrl&#61;0&#10;\PXCAPLinkStatus&#61;0&#10;\PXCAPNextCapability&#61;0&#10;\ProgIF&#61;0&#10;\Revision&#61;0&#10;\Status&#61;0&#10;\SubClassCode&#61;0&#10;\SubsystemID&#61;4104&#10;\SubsystemVendorID&#61;32902&#10;\VendorID&#61;32902&#10;\clk_domain&#61;testsys.clk_domain&#10;\config_latency&#61;20000&#10;\eventq_index&#61;0&#10;\fetch_comp_delay&#61;10000&#10;\fetch_delay&#61;10000&#10;\hardware_address&#61;00:90:00:00:00:04&#10;\host&#61;testsys.realview.pci_host&#10;\pci_bus&#61;0&#10;\pci_dev&#61;5&#10;\pci_func&#61;0&#10;\phy_epid&#61;896&#10;\phy_pid&#61;680&#10;\pio_latency&#61;30000&#10;\power_model&#61;&#10;\power_state&#61;testsys.pci_devices4.power_state&#10;\rx_desc_cache_size&#61;64&#10;\rx_fifo_size&#61;393216&#10;\rx_write_delay&#61;0&#10;\sid&#61;0&#10;\ssid&#61;0&#10;\system&#61;testsys&#10;\tx_desc_cache_size&#61;64&#10;\tx_fifo_size&#61;393216&#10;\tx_read_delay&#61;0&#10;\wb_comp_delay&#61;10000&#10;\wb_delay&#61;10000";
testsys_pci_devices4_dma [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=dma, shape=Mrecord, style="rounded, filled"];
testsys_pci_devices4_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_pci_devices4_BAR0 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR0 \n: PciMemBar";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\size&#61;131072";
}

subgraph cluster_testsys_pci_devices4_BAR1 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR1 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices4_BAR2 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR2 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices4_BAR3 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR3 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices4_BAR4 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR4 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices4_BAR5 {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="BAR5 \n: PciBarNone";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_pci_devices4_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpu_cluster \n: CpuCluster";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_testsys_cpu_cluster_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

subgraph cluster_testsys_cpu_cluster_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=Mrecord;
style="rounded, filled";
tooltip="clock&#61;250&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;testsys.cpu_cluster.voltage_domain";
}

subgraph cluster_testsys_cpu_cluster_cpus0 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpus0 \n: O3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;testsys.cpu_cluster.cpus0.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;testsys.cpu_cluster.cpus0.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;testsys.cpu_cluster.cpus0.interrupts&#10;\isa&#61;testsys.cpu_cluster.cpus0.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;testsys.cpu_cluster.cpus0.mmu&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;testsys&#10;\tracer&#61;testsys.cpu_cluster.cpus0.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;";
testsys_cpu_cluster_cpus0_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus0_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList0 testsys.cpu_cluster.cpus0.fuPool.FUList1 testsys.cpu_cluster.cpus0.fuPool.FUList2 testsys.cpu_cluster.cpus0.fuPool.FUList3 testsys.cpu_cluster.cpus0.fuPool.FUList4 testsys.cpu_cluster.cpus0.fuPool.FUList5 testsys.cpu_cluster.cpus0.fuPool.FUList6 testsys.cpu_cluster.cpus0.fuPool.FUList7 testsys.cpu_cluster.cpus0.fuPool.FUList8 testsys.cpu_cluster.cpus0.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList0.opList";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList1.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList1.opList1";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;20&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList2.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList2.opList1 testsys.cpu_cluster.cpus0.fuPool.FUList2.opList2";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList3.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList3.opList1 testsys.cpu_cluster.cpus0.fuPool.FUList3.opList2 testsys.cpu_cluster.cpus0.fuPool.FUList3.opList3 testsys.cpu_cluster.cpus0.fuPool.FUList3.opList4";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList4.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList4.opList1";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList5.opList00 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList01 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList02 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList03 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList04 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList05 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList06 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList07 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList08 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList09 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList10 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList11 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList12 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList13 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList14 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList15 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList16 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList17 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList18 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList19 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList20 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList21 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList22 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList23 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList24 testsys.cpu_cluster.cpus0.fuPool.FUList5.opList25";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList6.opList";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList7.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList7.opList1";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList8.opList0 testsys.cpu_cluster.cpus0.fuPool.FUList8.opList1 testsys.cpu_cluster.cpus0.fuPool.FUList8.opList2 testsys.cpu_cluster.cpus0.fuPool.FUList8.opList3";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList8_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList8_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList8_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList8_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus0.fuPool.FUList9.opList";
subgraph cluster_testsys_cpu_cluster_cpus0_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus0_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;\BTBTagSize&#61;16&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;testsys.cpu_cluster.cpus0.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1";
subgraph cluster_testsys_cpu_cluster_cpus0_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="dtb&#61;testsys.cpu_cluster.cpus0.mmu.dtb&#10;\dtb_walker&#61;testsys.cpu_cluster.cpus0.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;testsys.cpu_cluster.cpus0.mmu.itb&#10;\itb_walker&#61;testsys.cpu_cluster.cpus0.mmu.itb_walker&#10;\stage2_dtb&#61;testsys.cpu_cluster.cpus0.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;testsys.cpu_cluster.cpus0.mmu.stage2_itb&#10;\stage2_itb_walker&#61;testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus0_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmITB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmDTB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus0_mmu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus0_mmu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus0_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus0_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_testsys_cpu_cluster_cpus0_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;268435456&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052704&#10;\id_aa64mmfr2_el1&#61;65536&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;285212672&#10;\id_isar6&#61;1&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\id_mmfr4&#61;0&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\pmu&#61;Null&#10;\sve_vl_se&#61;1&#10;\system&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus0_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1I";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;3&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\tags&#61;testsys.cpu_cluster.cpus0.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus0_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus0_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus0.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.icache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus0_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;49152";
}

subgraph cluster_testsys_cpu_cluster_cpus0_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1D";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.dcache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu_cluster.cpus0.dcache.tags&#10;\tgts_per_mshr&#61;16&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
testsys_cpu_cluster_cpus0_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus0_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus0.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.dcache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus0_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_cluster_cpus0_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_itb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus0_dtb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus1 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpus1 \n: O3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;testsys.cpu_cluster.cpus1.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;1&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;testsys.cpu_cluster.cpus1.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;testsys.cpu_cluster.cpus1.interrupts&#10;\isa&#61;testsys.cpu_cluster.cpus1.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;testsys.cpu_cluster.cpus1.mmu&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;testsys&#10;\tracer&#61;testsys.cpu_cluster.cpus1.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;";
testsys_cpu_cluster_cpus1_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus1_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList0 testsys.cpu_cluster.cpus1.fuPool.FUList1 testsys.cpu_cluster.cpus1.fuPool.FUList2 testsys.cpu_cluster.cpus1.fuPool.FUList3 testsys.cpu_cluster.cpus1.fuPool.FUList4 testsys.cpu_cluster.cpus1.fuPool.FUList5 testsys.cpu_cluster.cpus1.fuPool.FUList6 testsys.cpu_cluster.cpus1.fuPool.FUList7 testsys.cpu_cluster.cpus1.fuPool.FUList8 testsys.cpu_cluster.cpus1.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList0.opList";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList1.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList1.opList1";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;20&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList2.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList2.opList1 testsys.cpu_cluster.cpus1.fuPool.FUList2.opList2";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList3.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList3.opList1 testsys.cpu_cluster.cpus1.fuPool.FUList3.opList2 testsys.cpu_cluster.cpus1.fuPool.FUList3.opList3 testsys.cpu_cluster.cpus1.fuPool.FUList3.opList4";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList4.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList4.opList1";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList5.opList00 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList01 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList02 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList03 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList04 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList05 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList06 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList07 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList08 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList09 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList10 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList11 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList12 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList13 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList14 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList15 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList16 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList17 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList18 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList19 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList20 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList21 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList22 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList23 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList24 testsys.cpu_cluster.cpus1.fuPool.FUList5.opList25";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList6.opList";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList7.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList7.opList1";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList8.opList0 testsys.cpu_cluster.cpus1.fuPool.FUList8.opList1 testsys.cpu_cluster.cpus1.fuPool.FUList8.opList2 testsys.cpu_cluster.cpus1.fuPool.FUList8.opList3";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList8_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList8_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList8_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList8_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus1.fuPool.FUList9.opList";
subgraph cluster_testsys_cpu_cluster_cpus1_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus1_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;\BTBTagSize&#61;16&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;testsys.cpu_cluster.cpus1.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1";
subgraph cluster_testsys_cpu_cluster_cpus1_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="dtb&#61;testsys.cpu_cluster.cpus1.mmu.dtb&#10;\dtb_walker&#61;testsys.cpu_cluster.cpus1.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;testsys.cpu_cluster.cpus1.mmu.itb&#10;\itb_walker&#61;testsys.cpu_cluster.cpus1.mmu.itb_walker&#10;\stage2_dtb&#61;testsys.cpu_cluster.cpus1.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;testsys.cpu_cluster.cpus1.mmu.stage2_itb&#10;\stage2_itb_walker&#61;testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus1_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmITB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmDTB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus1_mmu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus1_mmu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus1_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus1_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_testsys_cpu_cluster_cpus1_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;268435456&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052704&#10;\id_aa64mmfr2_el1&#61;65536&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;285212672&#10;\id_isar6&#61;1&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\id_mmfr4&#61;0&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\pmu&#61;Null&#10;\sve_vl_se&#61;1&#10;\system&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus1_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1I";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;3&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\tags&#61;testsys.cpu_cluster.cpus1.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus1_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus1_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus1.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.icache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus1_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;49152";
}

subgraph cluster_testsys_cpu_cluster_cpus1_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1D";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.dcache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu_cluster.cpus1.dcache.tags&#10;\tgts_per_mshr&#61;16&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
testsys_cpu_cluster_cpus1_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus1_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus1.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.dcache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus1_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_cluster_cpus1_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_itb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus1_dtb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus2 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpus2 \n: O3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;testsys.cpu_cluster.cpus2.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;2&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;testsys.cpu_cluster.cpus2.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;testsys.cpu_cluster.cpus2.interrupts&#10;\isa&#61;testsys.cpu_cluster.cpus2.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;testsys.cpu_cluster.cpus2.mmu&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;testsys&#10;\tracer&#61;testsys.cpu_cluster.cpus2.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;";
testsys_cpu_cluster_cpus2_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus2_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList0 testsys.cpu_cluster.cpus2.fuPool.FUList1 testsys.cpu_cluster.cpus2.fuPool.FUList2 testsys.cpu_cluster.cpus2.fuPool.FUList3 testsys.cpu_cluster.cpus2.fuPool.FUList4 testsys.cpu_cluster.cpus2.fuPool.FUList5 testsys.cpu_cluster.cpus2.fuPool.FUList6 testsys.cpu_cluster.cpus2.fuPool.FUList7 testsys.cpu_cluster.cpus2.fuPool.FUList8 testsys.cpu_cluster.cpus2.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList0.opList";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList1.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList1.opList1";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;20&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList2.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList2.opList1 testsys.cpu_cluster.cpus2.fuPool.FUList2.opList2";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList3.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList3.opList1 testsys.cpu_cluster.cpus2.fuPool.FUList3.opList2 testsys.cpu_cluster.cpus2.fuPool.FUList3.opList3 testsys.cpu_cluster.cpus2.fuPool.FUList3.opList4";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList4.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList4.opList1";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList5.opList00 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList01 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList02 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList03 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList04 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList05 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList06 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList07 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList08 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList09 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList10 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList11 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList12 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList13 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList14 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList15 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList16 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList17 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList18 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList19 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList20 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList21 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList22 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList23 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList24 testsys.cpu_cluster.cpus2.fuPool.FUList5.opList25";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList6.opList";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList7.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList7.opList1";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList8.opList0 testsys.cpu_cluster.cpus2.fuPool.FUList8.opList1 testsys.cpu_cluster.cpus2.fuPool.FUList8.opList2 testsys.cpu_cluster.cpus2.fuPool.FUList8.opList3";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList8_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList8_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList8_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList8_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus2.fuPool.FUList9.opList";
subgraph cluster_testsys_cpu_cluster_cpus2_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus2_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;\BTBTagSize&#61;16&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;testsys.cpu_cluster.cpus2.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1";
subgraph cluster_testsys_cpu_cluster_cpus2_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="dtb&#61;testsys.cpu_cluster.cpus2.mmu.dtb&#10;\dtb_walker&#61;testsys.cpu_cluster.cpus2.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;testsys.cpu_cluster.cpus2.mmu.itb&#10;\itb_walker&#61;testsys.cpu_cluster.cpus2.mmu.itb_walker&#10;\stage2_dtb&#61;testsys.cpu_cluster.cpus2.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;testsys.cpu_cluster.cpus2.mmu.stage2_itb&#10;\stage2_itb_walker&#61;testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus2_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmITB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmDTB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus2_mmu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus2_mmu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus2_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus2_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_testsys_cpu_cluster_cpus2_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;268435456&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052704&#10;\id_aa64mmfr2_el1&#61;65536&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;285212672&#10;\id_isar6&#61;1&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\id_mmfr4&#61;0&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\pmu&#61;Null&#10;\sve_vl_se&#61;1&#10;\system&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus2_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1I";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;3&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\tags&#61;testsys.cpu_cluster.cpus2.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus2_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus2_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus2.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.icache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus2_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;49152";
}

subgraph cluster_testsys_cpu_cluster_cpus2_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1D";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.dcache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu_cluster.cpus2.dcache.tags&#10;\tgts_per_mshr&#61;16&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
testsys_cpu_cluster_cpus2_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus2_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus2.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.dcache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus2_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_cluster_cpus2_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_itb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus2_dtb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus3 {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cpus3 \n: O3CPU";
shape=Mrecord;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;testsys.cpu_cluster.cpus3.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;8&#10;\cpu_id&#61;3&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;8&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;8&#10;\forwardComSize&#61;5&#10;\fuPool&#61;testsys.cpu_cluster.cpus3.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;testsys.cpu_cluster.cpus3.interrupts&#10;\isa&#61;testsys.cpu_cluster.cpus3.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;8&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\mmu&#61;testsys.cpu_cluster.cpus3.mmu&#10;\needsTSO&#61;false&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;testsys&#10;\tracer&#61;testsys.cpu_cluster.cpus3.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;";
testsys_cpu_cluster_cpus3_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus3_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultFUPool";
shape=Mrecord;
style="rounded, filled";
tooltip="FUList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList0 testsys.cpu_cluster.cpus3.fuPool.FUList1 testsys.cpu_cluster.cpus3.fuPool.FUList2 testsys.cpu_cluster.cpus3.fuPool.FUList3 testsys.cpu_cluster.cpus3.fuPool.FUList4 testsys.cpu_cluster.cpus3.fuPool.FUList5 testsys.cpu_cluster.cpus3.fuPool.FUList6 testsys.cpu_cluster.cpus3.fuPool.FUList7 testsys.cpu_cluster.cpus3.fuPool.FUList8 testsys.cpu_cluster.cpus3.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList0.opList";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: IntMultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList1.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList1.opList1";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;20&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList2.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList2.opList1 testsys.cpu_cluster.cpus3.fuPool.FUList2.opList2";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList3.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList3.opList1 testsys.cpu_cluster.cpus3.fuPool.FUList3.opList2 testsys.cpu_cluster.cpus3.fuPool.FUList3.opList3 testsys.cpu_cluster.cpus3.fuPool.FUList3.opList4";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList4.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList4.opList1";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList5.opList00 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList01 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList02 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList03 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList04 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList05 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList06 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList07 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList08 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList09 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList10 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList11 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList12 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList13 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList14 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList15 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList16 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList17 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList18 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList19 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList20 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList21 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList22 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList23 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList24 testsys.cpu_cluster.cpus3.fuPool.FUList5.opList25";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList6.opList";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList7.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList7.opList1";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList8.opList0 testsys.cpu_cluster.cpus3.fuPool.FUList8.opList1 testsys.cpu_cluster.cpus3.fuPool.FUList8.opList2 testsys.cpu_cluster.cpus3.fuPool.FUList8.opList3";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList8_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList8_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList8_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList8_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=Mrecord;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;testsys.cpu_cluster.cpus3.fuPool.FUList9.opList";
subgraph cluster_testsys_cpu_cluster_cpus3_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus3_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TournamentBP";
shape=Mrecord;
style="rounded, filled";
tooltip="BTBEntries&#61;4096&#10;\BTBTagSize&#61;16&#10;\RASSize&#61;16&#10;\choiceCtrBits&#61;2&#10;\choicePredictorSize&#61;8192&#10;\eventq_index&#61;0&#10;\globalCtrBits&#61;2&#10;\globalPredictorSize&#61;8192&#10;\indirectBranchPred&#61;testsys.cpu_cluster.cpus3.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\localCtrBits&#61;2&#10;\localHistoryTableSize&#61;2048&#10;\localPredictorSize&#61;2048&#10;\numThreads&#61;1";
subgraph cluster_testsys_cpu_cluster_cpus3_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: ArmMMU";
shape=Mrecord;
style="rounded, filled";
tooltip="dtb&#61;testsys.cpu_cluster.cpus3.mmu.dtb&#10;\dtb_walker&#61;testsys.cpu_cluster.cpus3.mmu.dtb_walker&#10;\eventq_index&#61;0&#10;\itb&#61;testsys.cpu_cluster.cpus3.mmu.itb&#10;\itb_walker&#61;testsys.cpu_cluster.cpus3.mmu.itb_walker&#10;\stage2_dtb&#61;testsys.cpu_cluster.cpus3.mmu.stage2_dtb&#10;\stage2_dtb_walker&#61;testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker&#10;\stage2_itb&#61;testsys.cpu_cluster.cpus3.mmu.stage2_itb&#10;\stage2_itb_walker&#61;testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus3_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: ArmITB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: ArmDTB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb \n: ArmStage2TLB";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\size&#61;32&#10;\sys&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus3_mmu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker \n: ArmTableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state&#10;\sys&#61;testsys";
testsys_cpu_cluster_cpus3_mmu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_itb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_itb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_itb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_dtb_walker {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="stage2_dtb_walker \n: ArmStage2TableWalker";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\is_stage2&#61;true&#10;\num_squash_per_cycle&#61;2&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state&#10;\sys&#61;testsys";
subgraph cluster_testsys_cpu_cluster_cpus3_mmu_stage2_dtb_walker_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_cpus3_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_testsys_cpu_cluster_cpus3_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: ArmISA";
shape=Mrecord;
style="rounded, filled";
tooltip="decoderFlavor&#61;Generic&#10;\eventq_index&#61;0&#10;\fpsid&#61;1090793632&#10;\id_aa64afr0_el1&#61;0&#10;\id_aa64afr1_el1&#61;0&#10;\id_aa64dfr0_el1&#61;15790086&#10;\id_aa64dfr1_el1&#61;0&#10;\id_aa64isar0_el1&#61;268435456&#10;\id_aa64isar1_el1&#61;16846864&#10;\id_aa64mmfr0_el1&#61;15728642&#10;\id_aa64mmfr1_el1&#61;1052704&#10;\id_aa64mmfr2_el1&#61;65536&#10;\id_isar0&#61;34607377&#10;\id_isar1&#61;34677009&#10;\id_isar2&#61;555950401&#10;\id_isar3&#61;17899825&#10;\id_isar4&#61;268501314&#10;\id_isar5&#61;285212672&#10;\id_isar6&#61;1&#10;\id_mmfr0&#61;270536963&#10;\id_mmfr1&#61;0&#10;\id_mmfr2&#61;19070976&#10;\id_mmfr3&#61;34611729&#10;\id_mmfr4&#61;0&#10;\impdef_nop&#61;false&#10;\midr&#61;0&#10;\pmu&#61;Null&#10;\sve_vl_se&#61;1&#10;\system&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_cpus3_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: ArmInterrupts";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_icache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="icache \n: L1I";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;3&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;4&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.icache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.icache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\tags&#61;testsys.cpu_cluster.cpus3.icache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus3_icache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus3_icache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_icache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus3.icache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.icache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.icache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;49152&#10;\system&#61;testsys&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus3_icache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;3&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;49152";
}

subgraph cluster_testsys_cpu_cluster_cpus3_icache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_icache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_icache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_dcache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dcache \n: L1D";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;16&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.dcache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.dcache.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\tags&#61;testsys.cpu_cluster.cpus3.dcache.tags&#10;\tgts_per_mshr&#61;16&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;false";
testsys_cpu_cluster_cpus3_dcache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus3_dcache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_dcache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus3.dcache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.dcache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.dcache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;testsys&#10;\tag_latency&#61;2&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus3_dcache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;2&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph cluster_testsys_cpu_cluster_cpus3_dcache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_dcache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_dcache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_itb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb_walker_cache \n: WalkCache";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;4&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;6&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy&#10;\response_latency&#61;4&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\tags&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;16&#10;\writeback_clean&#61;true";
testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache_tags {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1024&#10;\system&#61;testsys&#10;\tag_latency&#61;4&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache_tags_indexing_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1024";
}

subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache_tags_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache_replacement_policy {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_cpus3_dtb_walker_cache_power_state {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_testsys_cpu_cluster_toL2Bus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="toL2Bus \n: L2XBar";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.toL2Bus.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;testsys.cpu_cluster.toL2Bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;testsys&#10;\use_default_range&#61;false&#10;\width&#61;64";
testsys_cpu_cluster_toL2Bus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_toL2Bus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_toL2Bus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;testsys";
}

subgraph cluster_testsys_cpu_cluster_toL2Bus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_l2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2 \n: L2";
shape=Mrecord;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;16&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\clusivity&#61;mostly_excl&#10;\compressor&#61;Null&#10;\data_latency&#61;12&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.l2.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\prefetcher&#61;testsys.cpu_cluster.l2.prefetcher&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;testsys.cpu_cluster.l2.replacement_policy&#10;\response_latency&#61;5&#10;\sequential_access&#61;false&#10;\size&#61;1048576&#10;\system&#61;testsys&#10;\tag_latency&#61;12&#10;\tags&#61;testsys.cpu_cluster.l2.tags&#10;\tgts_per_mshr&#61;8&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
testsys_cpu_cluster_l2_cpu_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=Mrecord, style="rounded, filled"];
testsys_cpu_cluster_l2_mem_side [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=Mrecord, style="rounded, filled"];
subgraph cluster_testsys_cpu_cluster_l2_prefetcher {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="prefetcher \n: StridePrefetcher";
shape=Mrecord;
style="rounded, filled";
tooltip="block_size&#61;64&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\confidence_counter_bits&#61;3&#10;\confidence_threshold&#61;50&#10;\degree&#61;8&#10;\eventq_index&#61;0&#10;\initial_confidence&#61;4&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\on_data&#61;true&#10;\on_inst&#61;false&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.l2.prefetcher.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;false&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\sys&#61;testsys&#10;\table_assoc&#61;4&#10;\table_entries&#61;64&#10;\table_indexing_policy&#61;testsys.cpu_cluster.l2.prefetcher.table_indexing_policy&#10;\table_replacement_policy&#61;testsys.cpu_cluster.l2.prefetcher.table_replacement_policy&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_requestor_id&#61;true&#10;\use_virtual_addresses&#61;false";
subgraph cluster_testsys_cpu_cluster_l2_prefetcher_table_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_indexing_policy \n: StridePrefetcherHashedSetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;1&#10;\eventq_index&#61;0&#10;\size&#61;64";
}

subgraph cluster_testsys_cpu_cluster_l2_prefetcher_table_replacement_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="table_replacement_policy \n: RandomRP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_l2_prefetcher_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_l2_tags {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\block_size&#61;64&#10;\clk_domain&#61;testsys.cpu_cluster.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;testsys.cpu_cluster.l2.tags.indexing_policy&#10;\power_model&#61;&#10;\power_state&#61;testsys.cpu_cluster.l2.tags.power_state&#10;\replacement_policy&#61;testsys.cpu_cluster.l2.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;1048576&#10;\system&#61;testsys&#10;\tag_latency&#61;12&#10;\warmup_percentage&#61;0";
subgraph cluster_testsys_cpu_cluster_l2_tags_indexing_policy {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=Mrecord;
style="rounded, filled";
tooltip="assoc&#61;16&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;1048576";
}

subgraph cluster_testsys_cpu_cluster_l2_tags_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_testsys_cpu_cluster_l2_replacement_policy {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=Mrecord;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph cluster_testsys_cpu_cluster_l2_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=Mrecord;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

}

testsys_system_port -> testsys_membus_cpu_side_ports  [dir=forward];
testsys_realview_gic_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_vgic_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_gicv2m_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_bootmem_port -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_flash0_port -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_trusted_sram_port -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_non_trusted_sram_port -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_realview_io_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_el2_watchdog_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_trusted_watchdog_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_generic_timer_mem_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_generic_timer_mem_frames0_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_generic_timer_mem_frames1_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_system_watchdog_pio -> testsys_membus_mem_side_ports  [dir=back];
testsys_realview_uart0_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_uart1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_uart2_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_uart3_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_kmi0_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_kmi1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_watchdog_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_rtc_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_pci_host_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_energy_ctrl_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_pwr_ctrl_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_vio0_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_vio1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_flash1_port -> testsys_iobus_mem_side_ports  [dir=back];
testsys_realview_vram_port -> testsys_iobus_mem_side_ports  [dir=back];
testsys_membus_cpu_side_ports -> testsys_iocache_mem_side  [dir=back];
testsys_membus_cpu_side_ports -> testsys_cpu_cluster_l2_mem_side  [dir=back];
testsys_membus_mem_side_ports -> testsys_mem_ctrls_port  [dir=forward];
testsys_membus_mem_side_ports -> testsys_iobridge_cpu_side_port  [dir=forward];
testsys_membus_default -> testsys_membus_badaddr_responder_pio  [dir=forward];
testsys_iobus_cpu_side_ports -> testsys_iobridge_mem_side_port  [dir=back];
testsys_iocache_cpu_side -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pci_devices0_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pci_devices0_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pci_devices1_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pci_devices1_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pci_devices2_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pci_devices2_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pci_devices3_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pci_devices3_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_pci_devices4_dma -> testsys_iobus_cpu_side_ports  [dir=forward];
testsys_pci_devices4_pio -> testsys_iobus_mem_side_ports  [dir=back];
testsys_cpu_cluster_cpus0_icache_port -> testsys_cpu_cluster_cpus0_icache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus0_dcache_port -> testsys_cpu_cluster_cpus0_dcache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus0_mmu_itb_walker_port -> testsys_cpu_cluster_cpus0_itb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus0_mmu_dtb_walker_port -> testsys_cpu_cluster_cpus0_dtb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus1_icache_port -> testsys_cpu_cluster_cpus1_icache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus1_dcache_port -> testsys_cpu_cluster_cpus1_dcache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus1_mmu_itb_walker_port -> testsys_cpu_cluster_cpus1_itb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus1_mmu_dtb_walker_port -> testsys_cpu_cluster_cpus1_dtb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus2_icache_port -> testsys_cpu_cluster_cpus2_icache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus2_dcache_port -> testsys_cpu_cluster_cpus2_dcache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus2_mmu_itb_walker_port -> testsys_cpu_cluster_cpus2_itb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus2_mmu_dtb_walker_port -> testsys_cpu_cluster_cpus2_dtb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus3_icache_port -> testsys_cpu_cluster_cpus3_icache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus3_dcache_port -> testsys_cpu_cluster_cpus3_dcache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus3_mmu_itb_walker_port -> testsys_cpu_cluster_cpus3_itb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_cpus3_mmu_dtb_walker_port -> testsys_cpu_cluster_cpus3_dtb_walker_cache_cpu_side  [dir=forward];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus0_icache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus0_dcache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus0_itb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus0_dtb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus1_icache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus1_dcache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus1_itb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus1_dtb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus2_icache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus2_dcache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus2_itb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus2_dtb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus3_icache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus3_dcache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus3_itb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_cpu_side_ports -> testsys_cpu_cluster_cpus3_dtb_walker_cache_mem_side  [dir=back];
testsys_cpu_cluster_toL2Bus_mem_side_ports -> testsys_cpu_cluster_l2_cpu_side  [dir=forward];
}
