

================================================================
== Vivado HLS Report for 'encrypt'
================================================================
* Date:           Thu Jan 12 15:28:08 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        rsa_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 7.69ns
ST_1: key_V_read [1/1] 1.00ns
:3  %key_V_read = call i512 @_ssdm_op_Read.s_axilite.i512(i512 %key_V)

ST_1: output_V_assign [3/3] 6.69ns
:7  %output_V_assign = add i512 %key_V_read, 5


 <State 2>: 6.69ns
ST_2: output_V_assign [2/3] 6.69ns
:7  %output_V_assign = add i512 %key_V_read, 5


 <State 3>: 7.69ns
ST_3: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i512 %key_V), !map !42

ST_3: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i512* %output_V), !map !48

ST_3: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @encrypt_str) nounwind

ST_3: stg_10 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i512 %key_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: stg_12 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: output_V_assign [1/3] 6.69ns
:7  %output_V_assign = add i512 %key_V_read, 5

ST_3: stg_14 [1/1] 1.00ns
:8  call void @_ssdm_op_Write.s_axilite.i512P(i512* %output_V, i512 %output_V_assign)

ST_3: stg_15 [1/1] 0.00ns
:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
key_V_read      (read         ) [ 0011]
stg_7           (specbitsmap  ) [ 0000]
stg_8           (specbitsmap  ) [ 0000]
stg_9           (spectopmodule) [ 0000]
stg_10          (specinterface) [ 0000]
stg_11          (specinterface) [ 0000]
stg_12          (specinterface) [ 0000]
output_V_assign (add          ) [ 0000]
stg_14          (write        ) [ 0000]
stg_15          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i512"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i512P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="key_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="512" slack="0"/>
<pin id="28" dir="0" index="1" bw="512" slack="0"/>
<pin id="29" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="stg_14_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="512" slack="0"/>
<pin id="35" dir="0" index="2" bw="512" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_14/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="512" slack="0"/>
<pin id="41" dir="0" index="1" bw="4" slack="0"/>
<pin id="42" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V_assign/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="key_V_read_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="512" slack="1"/>
<pin id="48" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="key_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="39" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="44"><net_src comp="26" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="26" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="50"><net_src comp="46" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {3 }
 - Input state : 
	Port: encrypt : key_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		stg_14 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       grp_fu_39       |   2304  |   512   |
|----------|-----------------------|---------|---------|
|   read   | key_V_read_read_fu_26 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |   stg_14_write_fu_32  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   2304  |   512   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|key_V_read_reg_46|   512  |
+-----------------+--------+
|      Total      |   512  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_39 |  p0  |   2  |  512 |  1024  ||   512   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |  1024  ||  1.571  ||   512   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2304  |   512  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   512  |
|  Register |    -   |   512  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2816  |  1024  |
+-----------+--------+--------+--------+
