Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 18:56:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #1                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                         19.334 |              0.426 |
| Logic Delay               | 0.094(15%)          | 5.183(27%)                                                                                                                                                                                                                                                     | 0.096(23%)         |
| Net Delay                 | 0.573(85%)          | 14.151(73%)                                                                                                                                                                                                                                                    | 0.330(77%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                          0.037 |             -0.367 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                        -13.055 |              5.449 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #2                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                         19.116 |              0.390 |
| Logic Delay               | 0.094(15%)          | 5.020(27%)                                                                                                                                                                                                                                                     | 0.096(25%)         |
| Net Delay                 | 0.573(85%)          | 14.096(73%)                                                                                                                                                                                                                                                    | 0.294(75%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                         -0.179 |             -0.096 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                        -13.053 |              5.756 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            362 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                               | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                        Path #3                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                               19.238 |              0.486 |
| Logic Delay               | 0.094(15%)          | 5.198(28%)                                                                                                                                                                                                                                           | 0.096(20%)         |
| Net Delay                 | 0.573(85%)          | 14.040(72%)                                                                                                                                                                                                                                          | 0.390(80%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                               -0.052 |             -0.245 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                              -13.048 |              5.510 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                              | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  330 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                     | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #4                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                    19.146 |              0.624 |
| Logic Delay               | 0.094(15%)          | 5.366(29%)                                                                                                                                                                                                                                                | 0.096(16%)         |
| Net Delay                 | 0.573(85%)          | 13.780(71%)                                                                                                                                                                                                                                               | 0.528(84%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                    -0.128 |             -0.157 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                   -13.032 |              5.461 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 0%             | 4% x 5%                                                                                                                                                                                                                                                   | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                          | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #5                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                    19.301 |              0.471 |
| Logic Delay               | 0.094(15%)          | 5.382(28%)                                                                                                                                                                                                                                                | 0.096(21%)         |
| Net Delay                 | 0.573(85%)          | 13.919(72%)                                                                                                                                                                                                                                               | 0.375(79%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                     0.039 |             -0.354 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                   -13.020 |              5.417 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 0%             | 4% x 5%                                                                                                                                                                                                                                                   | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       335 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                          | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #6                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                    19.203 |              0.544 |
| Logic Delay               | 0.094(15%)          | 5.500(29%)                                                                                                                                                                                                                                                | 0.096(18%)         |
| Net Delay                 | 0.573(85%)          | 13.703(71%)                                                                                                                                                                                                                                               | 0.448(82%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                    -0.053 |             -0.248 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                   -13.014 |              5.449 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 0%             | 4% x 5%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       324 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                          | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #7                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                         19.194 |              0.599 |
| Logic Delay               | 0.094(15%)          | 5.100(27%)                                                                                                                                                                                                                                                     | 0.096(17%)         |
| Net Delay                 | 0.573(85%)          | 14.094(73%)                                                                                                                                                                                                                                                    | 0.503(83%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                         -0.057 |             -0.242 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                        -13.009 |              5.400 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                               | sr_p.sr_2[246]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #8                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                         19.190 |              0.368 |
| Logic Delay               | 0.094(15%)          | 4.950(26%)                                                                                                                                                                                                                                                     | 0.094(26%)         |
| Net Delay                 | 0.573(85%)          | 14.240(74%)                                                                                                                                                                                                                                                    | 0.274(74%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                         -0.053 |             -0.247 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                        -13.001 |              5.626 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT6 LUT4 LUT4 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                               | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #9                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                                    19.271 |              0.514 |
| Logic Delay               | 0.094(15%)          | 5.248(28%)                                                                                                                                                                                                                                                | 0.096(19%)         |
| Net Delay                 | 0.573(85%)          | 14.023(72%)                                                                                                                                                                                                                                               | 0.418(81%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                     0.045 |             -0.358 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                                   -12.984 |              5.370 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       357 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                       Path #10                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |               0.667 |                                                                                                                                                                                                                                               19.268 |              0.485 |
| Logic Delay               | 0.094(15%)          | 5.303(28%)                                                                                                                                                                                                                                           | 0.096(20%)         |
| Net Delay                 | 0.573(85%)          | 13.965(72%)                                                                                                                                                                                                                                          | 0.389(80%)         |
| Clock Skew                |              -0.123 |                                                                                                                                                                                                                                                0.044 |             -0.363 |
| Slack                     |               5.452 |                                                                                                                                                                                                                                              -12.982 |              5.394 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 2% x 0%             | 5% x 5%                                                                                                                                                                                                                                              | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                  330 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                   38 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[69]/C    | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                     | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 23 | 24 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 39 | 40 | 41 | 42 | 43 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 744 | 4 | 11 | 1 | 3 | 14 |  6 |  8 |  1 |  6 |  6 |  6 |  6 |  8 |  5 | 11 |  4 | 12 |  6 | 10 |  1 |  1 | 16 |  5 | 11 |  1 | 12 |  4 |  1 | 12 | 11 |  6 |  1 | 15 |  8 |  3 |  7 |  6 |  6 |  1 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


