{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 19:31:18 2018 " "Info: Processing started: Fri Jun 08 19:31:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula16 -c ula16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ula16 -c ula16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ula16.vhd 2 1 " "Warning (12125): Using design file ula16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula16-struct " "Info (12022): Found design unit 1: ula16-struct" {  } { { "ula16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula16 " "Info (12023): Found entity 1: ula16" {  } { { "ula16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula16 " "Info (12127): Elaborating entity \"ula16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inversor.vhd 2 1 " "Warning (12125): Using design file inversor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-synth " "Info (12022): Found design unit 1: inversor-synth" {  } { { "inversor.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/inversor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Info (12023): Found entity 1: inversor" {  } { { "inversor.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/inversor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inversor:inv " "Info (12128): Elaborating entity \"inversor\" for hierarchy \"inversor:inv\"" {  } { { "ula16.vhd" "inv" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.vhd 2 1 " "Warning (12125): Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-synth " "Info (12022): Found design unit 1: mux2-synth" {  } { { "mux2.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/mux2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info (12023): Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_0 " "Info (12128): Elaborating entity \"mux2\" for hierarchy \"mux2:mux_0\"" {  } { { "ula16.vhd" "mux_0" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla16.vhd 2 1 " "Warning (12125): Using design file cla16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info (12022): Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info (12023): Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla16.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla16 cla16:somador " "Info (12128): Elaborating entity \"cla16\" for hierarchy \"cla16:somador\"" {  } { { "ula16.vhd" "somador" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla4.vhd 2 1 " "Warning (12125): Using design file cla4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info (12022): Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info (12023): Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla16:somador\|cla4:cla4_1 " "Info (12128): Elaborating entity \"cla4\" for hierarchy \"cla16:somador\|cla4:cla4_1\"" {  } { { "cla16.vhd" "cla4_1" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder_pg.vhd 2 1 " "Warning (12125): Using design file fulladder_pg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_pg-synth " "Info (12022): Found design unit 1: fulladder_pg-synth" {  } { { "fulladder_pg.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/fulladder_pg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_pg " "Info (12023): Found entity 1: fulladder_pg" {  } { { "fulladder_pg.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/fulladder_pg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_pg cla16:somador\|cla4:cla4_1\|fulladder_pg:somador0 " "Info (12128): Elaborating entity \"fulladder_pg\" for hierarchy \"cla16:somador\|cla4:cla4_1\|fulladder_pg:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela.vhd 2 1 " "Warning (12125): Using design file vuaparalela.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela-synth " "Info (12022): Found design unit 1: vuaparalela-synth" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/vuaparalela.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela " "Info (12023): Found entity 1: vuaparalela" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/vuaparalela.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela cla16:somador\|cla4:cla4_1\|vuaparalela:carry " "Info (12128): Elaborating entity \"vuaparalela\" for hierarchy \"cla16:somador\|cla4:cla4_1\|vuaparalela:carry\"" {  } { { "cla4.vhd" "carry" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla4.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela16bits.vhd 2 1 " "Warning (12125): Using design file vuaparalela16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela16bits-synth " "Info (12022): Found design unit 1: vuaparalela16bits-synth" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/vuaparalela16bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela16bits " "Info (12023): Found entity 1: vuaparalela16bits" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/vuaparalela16bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela16bits cla16:somador\|vuaparalela16bits:vua_16 " "Info (12128): Elaborating entity \"vuaparalela16bits\" for hierarchy \"cla16:somador\|vuaparalela16bits:vua_16\"" {  } { { "cla16.vhd" "vua_16" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/cla16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flop.vhd 2 1 " "Warning (12125): Using design file flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flop-synth " "Info (12022): Found design unit 1: flop-synth" {  } { { "flop.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flop " "Info (12023): Found entity 1: flop" {  } { { "flop.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/flop.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop flop:acc " "Info (12128): Elaborating entity \"flop\" for hierarchy \"flop:acc\"" {  } { { "ula16.vhd" "acc" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning (13034): The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cout " "Warning (13035): Inserted always-enabled tri-state buffer between \"cout\" and its non-tri-state driver." {  } { { "ula16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cout~synth " "Warning (13010): Node \"cout~synth\"" {  } { { "ula16.vhd" "" { Text "C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/ULA_16bits/ula16.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info (21057): Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info (21058): Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info (21059): Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info (21060): Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info (21061): Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Info: Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 19:31:21 2018 " "Info: Processing ended: Fri Jun 08 19:31:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
