/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:24:10 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VIDEO_ENC_INTR2_H__
#define BCHP_VIDEO_ENC_INTR2_H__

/***************************************************************************
 *VIDEO_ENC_INTR2 - VEC Level-2 Interrupt Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS          0x206e6000 /* [RO] CPU interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET             0x206e6004 /* [WO] CPU interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR           0x206e6008 /* [WO] CPU interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     0x206e600c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET        0x206e6010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR      0x206e6014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS          0x206e6018 /* [RO] PCI interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET             0x206e601c /* [WO] PCI interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR           0x206e6020 /* [WO] PCI interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     0x206e6024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET        0x206e6028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR      0x206e602c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_STATUS :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_MASK             0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_SHIFT            14

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_DSCL_0_INTR_MASK           0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_DSCL_0_INTR_SHIFT          13
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_DSCL_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_1_INTR_MASK    0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_1_INTR_SHIFT   12
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_0_INTR_MASK    0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_0_INTR_SHIFT   11
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_1_INTR_MASK          0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_1_INTR_SHIFT         10
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_0_INTR_MASK          0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_0_INTR_SHIFT         9
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_SHIFT         8
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_SHIFT         7
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT  6
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_656_0_INTR_MASK   0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_656_0_INTR_SHIFT  4
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_1_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_1_INTR_SHIFT   2
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   1
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_SET :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_MASK                0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_SHIFT               14

/* VIDEO_ENC_INTR2 :: CPU_SET :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_DSCL_0_INTR_MASK              0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_DSCL_0_INTR_SHIFT             13
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_DSCL_0_INTR_DEFAULT           0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_1_INTR_MASK       0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_1_INTR_SHIFT      12
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_1_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_0_INTR_MASK       0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_0_INTR_SHIFT      11
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_1_INTR_MASK             0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_1_INTR_SHIFT            10
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_0_INTR_MASK             0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_0_INTR_SHIFT            9
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_MASK             0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_SHIFT            8
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_MASK             0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_SHIFT            7
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_SHIFT     6
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_SHIFT   5
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_656_0_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_656_0_INTR_SHIFT     4
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_656_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_656_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_656_0_INTR_SHIFT   3
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_1_INTR_MASK       0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_1_INTR_SHIFT      2
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_1_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_SHIFT      1
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_DEFAULT  0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_MASK              0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_SHIFT             14

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_DSCL_0_INTR_MASK            0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_DSCL_0_INTR_SHIFT           13
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_DSCL_0_INTR_DEFAULT         0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_1_INTR_MASK     0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_1_INTR_SHIFT    12
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_0_INTR_MASK     0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_0_INTR_SHIFT    11
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_1_INTR_SHIFT          10
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_0_INTR_SHIFT          9
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_MASK           0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_SHIFT          8
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_MASK           0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_SHIFT          7
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_MASK    0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT   6
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK  0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_656_0_INTR_MASK    0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_656_0_INTR_SHIFT   4
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_656_0_INTR_MASK  0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_1_INTR_MASK     0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT    2
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    1
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_MASK        0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_SHIFT       14

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_DSCL_0_INTR_MASK      0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_DSCL_0_INTR_SHIFT     13
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_DSCL_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_1_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_0_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_1_INTR_MASK     0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_1_INTR_SHIFT    10
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_0_INTR_MASK     0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_0_INTR_SHIFT    9
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_SHIFT    8
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_SHIFT    7
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_1_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_MASK           0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_SHIFT          14

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_DSCL_0_INTR_MASK         0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_DSCL_0_INTR_SHIFT        13
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_DSCL_0_INTR_DEFAULT      0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_1_INTR_MASK  0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_0_INTR_MASK  0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_1_INTR_SHIFT       10
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_0_INTR_SHIFT       9
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_SHIFT       8
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_SHIFT       7
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_1_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_MASK         0xffffc000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT        14

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_DSCL_0_INTR_MASK       0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_DSCL_0_INTR_SHIFT      13
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_DSCL_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_1_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_0_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_1_INTR_SHIFT     10
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_0_INTR_SHIFT     9
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_SHIFT     8
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_SHIFT     7
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_1_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_STATUS :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_MASK             0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_SHIFT            14

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_DSCL_0_INTR_MASK           0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_DSCL_0_INTR_SHIFT          13
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_DSCL_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_1_INTR_MASK    0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_1_INTR_SHIFT   12
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_0_INTR_MASK    0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_0_INTR_SHIFT   11
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_1_INTR_MASK          0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_1_INTR_SHIFT         10
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_0_INTR_MASK          0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_0_INTR_SHIFT         9
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_SHIFT         8
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_SHIFT         7
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT  6
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_656_0_INTR_MASK   0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_656_0_INTR_SHIFT  4
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_1_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_1_INTR_SHIFT   2
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   1
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_SET :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_MASK                0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_SHIFT               14

/* VIDEO_ENC_INTR2 :: PCI_SET :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_DSCL_0_INTR_MASK              0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_DSCL_0_INTR_SHIFT             13
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_DSCL_0_INTR_DEFAULT           0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_1_INTR_MASK       0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_1_INTR_SHIFT      12
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_1_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_0_INTR_MASK       0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_0_INTR_SHIFT      11
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_1_INTR_MASK             0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_1_INTR_SHIFT            10
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_0_INTR_MASK             0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_0_INTR_SHIFT            9
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_MASK             0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_SHIFT            8
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_MASK             0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_SHIFT            7
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_SHIFT     6
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_SHIFT   5
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_656_0_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_656_0_INTR_SHIFT     4
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_656_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_656_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_656_0_INTR_SHIFT   3
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_1_INTR_MASK       0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_1_INTR_SHIFT      2
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_1_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_SHIFT      1
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_DEFAULT  0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_MASK              0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_SHIFT             14

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_DSCL_0_INTR_MASK            0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_DSCL_0_INTR_SHIFT           13
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_DSCL_0_INTR_DEFAULT         0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_1_INTR_MASK     0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_1_INTR_SHIFT    12
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_0_INTR_MASK     0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_0_INTR_SHIFT    11
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_1_INTR_SHIFT          10
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_0_INTR_SHIFT          9
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_MASK           0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_SHIFT          8
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_MASK           0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_SHIFT          7
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_MASK    0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT   6
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK  0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_656_0_INTR_MASK    0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_656_0_INTR_SHIFT   4
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_656_0_INTR_MASK  0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_1_INTR_MASK     0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT    2
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    1
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_MASK        0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_SHIFT       14

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_DSCL_0_INTR_MASK      0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_DSCL_0_INTR_SHIFT     13
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_DSCL_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_1_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_0_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_1_INTR_MASK     0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_1_INTR_SHIFT    10
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_0_INTR_MASK     0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_0_INTR_SHIFT    9
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_SHIFT    8
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_SHIFT    7
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_1_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_MASK           0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_SHIFT          14

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_DSCL_0_INTR_MASK         0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_DSCL_0_INTR_SHIFT        13
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_DSCL_0_INTR_DEFAULT      0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_1_INTR_MASK  0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_0_INTR_MASK  0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_1_INTR_SHIFT       10
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_0_INTR_SHIFT       9
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_SHIFT       8
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_SHIFT       7
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_1_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_MASK         0xffffc000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT        14

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: DSCL_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_DSCL_0_INTR_MASK       0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_DSCL_0_INTR_SHIFT      13
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_DSCL_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: ANCIL_VBI_0_1_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_1_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_1_INTR_SHIFT 12
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: ANCIL_VBI_0_0_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_0_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_0_INTR_SHIFT 11
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_ANCIL_VBI_0_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_1_INTR_SHIFT     10
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_0_INTR_SHIFT     9
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_SHIFT     8
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_SHIFT     7
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_DVI_0_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT 6
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_DVI_0_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_656_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_656_0_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_656_0_INTR_SHIFT 4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_656_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_656_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_656_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_656_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_IT_1_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_1_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_1_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VIDEO_ENC_INTR2_H__ */

/* End of File */
