//
// File created by:  ncverilog
// Do not modify this file
//
+incdir+/opt/cad/synopsys/synthesis/cur/dw/sim_ver
