{
"namespaces":{
  "cgralib":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      }
    },
    "generators":{
      "IO":{
        "typegen":"cgralib.unary",
        "genparams":{"width":"Int"}
      },
      "Mem":{
        "typegen":"cgralib.cgralib_mem_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_amber":{
        "typegen":"cgralib.cgralib_mem_amber_type",
        "genparams":{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false]}
      },
      "Mem_jade":{
        "typegen":"cgralib.MemType",
        "genparams":{"total_depth":"Int", "width":"Int"},
        "defaultgenargs":{"total_depth":["Int",1024], "width":["Int",16]}
      },
      "PE":{
        "typegen":"cgralib.PEType",
        "genparams":{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},
        "defaultgenargs":{"numbitports":["Int",3], "numdataports":["Int",2], "width":["Int",16]}
      },
      "Pond":{
        "typegen":"cgralib.cgralib_pond_type",
        "genparams":{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "num_inputs":["Int",1], "num_outputs":["Int",1]}
      },
      "Pond_amber":{
        "typegen":"cgralib.cgralib_pond_amber_type",
        "genparams":{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},
        "defaultgenargs":{"ID":["String",""], "num_inputs":["Int",1], "num_outputs":["Int",1]}
      }
    },
    "typegens":{
      "MemType":[{"total_depth":"Int", "width":"Int"},"implicit"],
      "PEType":[{"numbitports":"Int", "numdataports":"Int", "op_kind":"String", "width":"Int"},"implicit"],
      "cgralib_mem_amber_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_mem_type":[{"ID":"String", "ctrl_width":"Int", "has_chain_en":"Bool", "has_external_addrgen":"Bool", "has_flush":"Bool", "has_read_valid":"Bool", "has_reset":"Bool", "has_stencil_valid":"Bool", "has_valid":"Bool", "is_rom":"Bool", "num_inputs":"Int", "num_outputs":"Int", "use_prebuilt_mem":"Bool", "width":"Int"},"implicit"],
      "cgralib_pond_amber_type":[{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "cgralib_pond_type":[{"ID":"String", "num_inputs":"Int", "num_outputs":"Int", "width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"]
    }
  },
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "mult_high":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mult_middle":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"implicit"],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "corebit":{
    "modules":{
      "and":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "concat":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out",["Array",2,"Bit"]]
        ]]
      },
      "const":{
        "type":["Record",[
          ["out","Bit"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "ibuf":{
        "type":["Record",[
          ["in","BitInOut"],
          ["out","Bit"]
        ]]
      },
      "mux":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["sel","BitIn"],
          ["out","Bit"]
        ]]
      },
      "not":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "or":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "pullresistor":{
        "type":["Record",[
          ["out","BitInOut"]
        ]],
        "modparams":{"value":"Bool"}
      },
      "reg":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "reg_arst":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["arst",["Named","coreir.arstIn"]],
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"arst_posedge":"Bool", "clk_posedge":"Bool", "init":"Bool"},
        "defaultmodargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":["Bool",false]}
      },
      "term":{
        "type":["Record",[
          ["in","BitIn"]
        ]]
      },
      "tribuf":{
        "type":["Record",[
          ["in","BitIn"],
          ["en","BitIn"],
          ["out","BitInOut"]
        ]]
      },
      "undriven":{
        "type":["Record",[
          ["out","Bit"]
        ]]
      },
      "wire":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xnor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      },
      "xor":{
        "type":["Record",[
          ["in0","BitIn"],
          ["in1","BitIn"],
          ["out","Bit"]
        ]]
      }
    }
  },
  "coreir":{
    "generators":{
      "add":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "and":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "andr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "ashr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "concat":{
        "typegen":"coreir.concatTypeFun",
        "genparams":{"width0":"Int", "width1":"Int"}
      },
      "const":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["out",["Array",16,"Bit"]]
              ]],
              "modparams":{"value":["BitVector",16]}
            }]
        ]
      },
      "eq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ibuf":{
        "typegen":"coreir.iBuf",
        "genparams":{"width":"Int"}
      },
      "lshr":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "mem":{
        "typegen":"coreir.memType",
        "genparams":{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false], "sync_read":["Bool",false]}
      },
      "mul":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
              "type":["Record",[
                ["in0",["Array",16,"BitIn"]],
                ["in1",["Array",16,"BitIn"]],
                ["out",["Array",16,"Bit"]]
              ]]
            }]
        ]
      },
      "mux":{
        "typegen":"coreir.muxType",
        "genparams":{"width":"Int"}
      },
      "neg":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "neq":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "not":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "or":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "orr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "pullresistor":{
        "typegen":"coreir.pullResistor",
        "genparams":{"width":"Int"}
      },
      "reg":{
        "typegen":"coreir.regType",
        "genparams":{"width":"Int"}
      },
      "reg_arst":{
        "typegen":"coreir.regRstType",
        "genparams":{"width":"Int"}
      },
      "sdiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      },
      "sge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "sgt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "shl":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "sle":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "slice":{
        "typegen":"coreir.sliceTypeFun",
        "genparams":{"hi":"Int", "lo":"Int", "width":"Int"},
        "defaultgenargs":{"hi":["Int",1], "lo":["Int",0]}
      },
      "slt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "smod":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "srem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "strip":{
        "typegen":"coreir.stripTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "sub":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "term":{
        "typegen":"coreir.sngleInType",
        "genparams":{"width":"Int"}
      },
      "tribuf":{
        "typegen":"coreir.triBuf",
        "genparams":{"width":"Int"}
      },
      "udiv":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "uge":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ugt":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ule":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "ult":{
        "typegen":"coreir.binaryReduce",
        "genparams":{"width":"Int"}
      },
      "undriven":{
        "typegen":"coreir.singleOutType",
        "genparams":{"width":"Int"}
      },
      "urem":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "wire":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "wrap":{
        "typegen":"coreir.wrapTypeFun",
        "genparams":{"type":"CoreIRType"}
      },
      "xor":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "xorr":{
        "typegen":"coreir.unaryReduce",
        "genparams":{"width":"Int"}
      },
      "zext":{
        "typegen":"coreir.extTypeFun",
        "genparams":{"width_in":"Int", "width_out":"Int"}
      }
    },
    "typegens":{
      "binary":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["in0",["Array",16,"BitIn"]],["in1",["Array",16,"BitIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "binaryReduce":[{"width":"Int"},"implicit"],
      "concatTypeFun":[{"width0":"Int", "width1":"Int"},"implicit"],
      "constArrayTG":[{"type":"CoreIRType", "value":"Int"},"implicit"],
      "extTypeFun":[{"width_in":"Int", "width_out":"Int"},"implicit"],
      "iBuf":[{"width":"Int"},"implicit"],
      "memType":[{"depth":"Int", "has_init":"Bool", "sync_read":"Bool", "width":"Int"},"implicit"],
      "muxType":[{"width":"Int"},"implicit"],
      "pullResistor":[{"width":"Int"},"implicit"],
      "regArrayTG":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},"implicit"],
      "regRstType":[{"width":"Int"},"implicit"],
      "regType":[{"width":"Int"},"implicit"],
      "singleOutType":[{"width":"Int"},"sparse",[
        [{"width":["Int",16]},["Record",[["out",["Array",16,"Bit"]]]]]
      ]],
      "sliceTypeFun":[{"hi":"Int", "lo":"Int", "width":"Int"},"implicit"],
      "sngleInType":[{"width":"Int"},"implicit"],
      "stripTypeFun":[{"type":"CoreIRType"},"implicit"],
      "ternary":[{"width":"Int"},"implicit"],
      "triBuf":[{"width":"Int"},"implicit"],
      "unary":[{"width":"Int"},"implicit"],
      "unaryReduce":[{"width":"Int"},"implicit"],
      "wrapTypeFun":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "float":{
    "generators":{
      "abs":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "acos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "add":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "asin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "atan2":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ceil":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "cos":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "div":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "eq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "exp":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "flr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ge":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "gt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "le":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "ln":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "lt":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "max":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "min":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mul":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "mux":{
        "typegen":"float.muxType",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neg":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "neq":{
        "typegen":"float.binaryReduce",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "power":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rem":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "rnd":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sin":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqr":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sqrt":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "sub":{
        "typegen":"float.binary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tan":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      },
      "tanh":{
        "typegen":"float.unary",
        "genparams":{"exp_bits":"Int", "frac_bits":"Int"}
      }
    },
    "typegens":{
      "binary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "binaryReduce":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "muxType":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"],
      "unary":[{"exp_bits":"Int", "frac_bits":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__686.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__689.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_868_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_869_880_881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_870_879_880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_871_878_879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_872_877_878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_873_876_877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_874_875_876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_868.out","add_868_882_883.in0"],
          ["self.in2_output_cgra_stencil.0","add_868_882_883.in1"],
          ["add_869_880_881.in1","add_868_882_883.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_869.out","add_869_880_881.in0"],
          ["add_870_879_880.in1","add_869_880_881.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_870.out","add_870_879_880.in0"],
          ["add_871_878_879.in1","add_870_879_880.out"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_871.out","add_871_878_879.in0"],
          ["add_872_877_878.in1","add_871_878_879.out"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_872.out","add_872_877_878.in0"],
          ["add_873_876_877.in1","add_872_877_878.out"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_873.out","add_873_876_877.in0"],
          ["add_874_875_876.in1","add_873_876_877.out"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_874.out","add_874_875_876.in0"],
          ["add_output_cgra_stencil_3_881_882.in1","add_874_875_876.out"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_875.out","add_output_cgra_stencil_3_881_882.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_3_881_882.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_868.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_868.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_869.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_869.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_870.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_870.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_871.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_871.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_872.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_872.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_873.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_873.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_874.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_874.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_875.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_875.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_935_949_950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_936_947_948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_937_946_947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_938_945_946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_939_944_945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_940_943_944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_941_942_943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_948_949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_935.out","add_935_949_950.in0"],
          ["self.in2_output_cgra_stencil.0","add_935_949_950.in1"],
          ["add_936_947_948.in1","add_935_949_950.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_936.out","add_936_947_948.in0"],
          ["add_937_946_947.in1","add_936_947_948.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_937.out","add_937_946_947.in0"],
          ["add_938_945_946.in1","add_937_946_947.out"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_938.out","add_938_945_946.in0"],
          ["add_939_944_945.in1","add_938_945_946.out"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_939.out","add_939_944_945.in0"],
          ["add_940_943_944.in1","add_939_944_945.out"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_940.out","add_940_943_944.in0"],
          ["add_941_942_943.in1","add_940_943_944.out"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_941.out","add_941_942_943.in0"],
          ["add_output_cgra_stencil_4_948_949.in1","add_941_942_943.out"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_942.out","add_output_cgra_stencil_4_948_949.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_4_948_949.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_935.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_935.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_936.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_936.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_937.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_937.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_938.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_938.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_939.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_939.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_940.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_940.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_941.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_941.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_942.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_942.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1002_1016_1017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1007_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1008_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1015_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1002.out","add_1002_1016_1017.in0"],
          ["self.in2_output_cgra_stencil.0","add_1002_1016_1017.in1"],
          ["add_1003_1014_1015.in1","add_1002_1016_1017.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1003.out","add_1003_1014_1015.in0"],
          ["add_1004_1013_1014.in1","add_1003_1014_1015.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1004.out","add_1004_1013_1014.in0"],
          ["add_1005_1012_1013.in1","add_1004_1013_1014.out"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1005.out","add_1005_1012_1013.in0"],
          ["add_1006_1011_1012.in1","add_1005_1012_1013.out"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1006.out","add_1006_1011_1012.in0"],
          ["add_1007_1010_1011.in1","add_1006_1011_1012.out"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1007.out","add_1007_1010_1011.in0"],
          ["add_1008_1009_1010.in1","add_1007_1010_1011.out"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1008.out","add_1008_1009_1010.in0"],
          ["add_output_cgra_stencil_5_1015_1016.in1","add_1008_1009_1010.out"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1009.out","add_output_cgra_stencil_5_1015_1016.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_5_1015_1016.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1002.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1002.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1003.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1003.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1004.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1004.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1005.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1005.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1006.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1006.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1007.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1007.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1008.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1008.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1009.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1009.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1069_1083_1084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1070_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1071_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1072_1079_1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1073_1078_1079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1074_1077_1078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1075_1076_1077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1069":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1072":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1069.out","add_1069_1083_1084.in0"],
          ["self.in2_output_cgra_stencil.0","add_1069_1083_1084.in1"],
          ["add_1070_1081_1082.in1","add_1069_1083_1084.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1070.out","add_1070_1081_1082.in0"],
          ["add_1071_1080_1081.in1","add_1070_1081_1082.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1071.out","add_1071_1080_1081.in0"],
          ["add_1072_1079_1080.in1","add_1071_1080_1081.out"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1072.out","add_1072_1079_1080.in0"],
          ["add_1073_1078_1079.in1","add_1072_1079_1080.out"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1073.out","add_1073_1078_1079.in0"],
          ["add_1074_1077_1078.in1","add_1073_1078_1079.out"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1074.out","add_1074_1077_1078.in0"],
          ["add_1075_1076_1077.in1","add_1074_1077_1078.out"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1075.out","add_1075_1076_1077.in0"],
          ["add_output_cgra_stencil_6_1082_1083.in1","add_1075_1076_1077.out"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1076.out","add_output_cgra_stencil_6_1082_1083.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_6_1082_1083.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1069.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1069.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1070.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1070.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1071.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1071.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1072.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1072.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1073.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1073.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1074.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1074.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1075.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1075.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1076.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1076.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1136_1150_1151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1137_1148_1149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1138_1147_1148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1139_1146_1147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1140_1145_1146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1141_1144_1145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1142_1143_1144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1149_1150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1136.out","add_1136_1150_1151.in0"],
          ["self.in2_output_cgra_stencil.0","add_1136_1150_1151.in1"],
          ["add_1137_1148_1149.in1","add_1136_1150_1151.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1137.out","add_1137_1148_1149.in0"],
          ["add_1138_1147_1148.in1","add_1137_1148_1149.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1138.out","add_1138_1147_1148.in0"],
          ["add_1139_1146_1147.in1","add_1138_1147_1148.out"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1139.out","add_1139_1146_1147.in0"],
          ["add_1140_1145_1146.in1","add_1139_1146_1147.out"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1140.out","add_1140_1145_1146.in0"],
          ["add_1141_1144_1145.in1","add_1140_1145_1146.out"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1141.out","add_1141_1144_1145.in0"],
          ["add_1142_1143_1144.in1","add_1141_1144_1145.out"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1142.out","add_1142_1143_1144.in0"],
          ["add_output_cgra_stencil_7_1149_1150.in1","add_1142_1143_1144.out"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1143.out","add_output_cgra_stencil_7_1149_1150.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_7_1149_1150.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1136.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1136.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1137.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1137.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1138.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1138.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1139.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1139.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1140.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1140.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1141.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1141.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1142.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1142.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1143.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1143.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1203_1217_1218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1204_1215_1216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1205_1214_1215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1206_1213_1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1207_1212_1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1208_1211_1212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1209_1210_1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1216_1217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1203.out","add_1203_1217_1218.in0"],
          ["self.in2_output_cgra_stencil.0","add_1203_1217_1218.in1"],
          ["add_1204_1215_1216.in1","add_1203_1217_1218.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1204.out","add_1204_1215_1216.in0"],
          ["add_1205_1214_1215.in1","add_1204_1215_1216.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1205.out","add_1205_1214_1215.in0"],
          ["add_1206_1213_1214.in1","add_1205_1214_1215.out"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1206.out","add_1206_1213_1214.in0"],
          ["add_1207_1212_1213.in1","add_1206_1213_1214.out"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1207.out","add_1207_1212_1213.in0"],
          ["add_1208_1211_1212.in1","add_1207_1212_1213.out"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1208.out","add_1208_1211_1212.in0"],
          ["add_1209_1210_1211.in1","add_1208_1211_1212.out"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1209.out","add_1209_1210_1211.in0"],
          ["add_output_cgra_stencil_8_1216_1217.in1","add_1209_1210_1211.out"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1210.out","add_output_cgra_stencil_8_1216_1217.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_8_1216_1217.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1203.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1203.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1204.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1204.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1205.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1205.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1206.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1206.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1207.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1207.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1208.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1208.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1209.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1209.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1210.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1210.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__692.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__695":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__695.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__698.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__704.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_734_748_749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_735_746_747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_736_745_746":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_737_744_745":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_738_743_744":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_739_742_743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_740_741_742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_747_748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_739":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_734.out","add_734_748_749.in0"],
          ["self.in2_output_cgra_stencil.0","add_734_748_749.in1"],
          ["add_735_746_747.in1","add_734_748_749.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_735.out","add_735_746_747.in0"],
          ["add_736_745_746.in1","add_735_746_747.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_736.out","add_736_745_746.in0"],
          ["add_737_744_745.in1","add_736_745_746.out"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_737.out","add_737_744_745.in0"],
          ["add_738_743_744.in1","add_737_744_745.out"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_738.out","add_738_743_744.in0"],
          ["add_739_742_743.in1","add_738_743_744.out"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_739.out","add_739_742_743.in0"],
          ["add_740_741_742.in1","add_739_742_743.out"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_740.out","add_740_741_742.in0"],
          ["add_output_cgra_stencil_1_747_748.in1","add_740_741_742.out"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_741.out","add_output_cgra_stencil_1_747_748.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_1_747_748.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_734.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_734.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_735.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_735.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_736.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_736.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_737.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_737.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_738.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_738.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_739.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_739.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_740.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_740.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_741.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_741.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_801_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_802_813_814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_803_812_813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_804_811_812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_805_810_811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_806_809_810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_807_808_809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_806":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.out","add_801_815_816.in0"],
          ["self.in2_output_cgra_stencil.0","add_801_815_816.in1"],
          ["add_802_813_814.in1","add_801_815_816.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.out","add_802_813_814.in0"],
          ["add_803_812_813.in1","add_802_813_814.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.out","add_803_812_813.in0"],
          ["add_804_811_812.in1","add_803_812_813.out"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.out","add_804_811_812.in0"],
          ["add_805_810_811.in1","add_804_811_812.out"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_805.out","add_805_810_811.in0"],
          ["add_806_809_810.in1","add_805_810_811.out"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_806.out","add_806_809_810.in0"],
          ["add_807_808_809.in1","add_806_809_810.out"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_807.out","add_807_808_809.in0"],
          ["add_output_cgra_stencil_2_814_815.in1","add_807_808_809.out"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_808.out","add_output_cgra_stencil_2_814_815.in0"],
          ["self.out_output_cgra_stencil","add_output_cgra_stencil_2_814_815.out"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_802.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_803.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_804.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_805.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_805.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_806.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_806.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_807.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_807.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_808.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_808.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_801.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  },
  "lakelib":{
    "generators":{
      "FifoMem":{
        "typegen":"lakelib.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "LinebufferMem":{
        "typegen":"lakelib.LinebufferMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "Ram":{
        "typegen":"lakelib.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "abstract_unified_buffer":{
        "typegen":"lakelib.abstract_unified_buffer_type",
        "genparams":{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"}
      },
      "linebuffer":{
        "typegen":"lakelib.lb_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},
        "defaultgenargs":{"has_stencil_valid":["Bool",false], "has_valid":["Bool",false]}
      },
      "linebuffer_recursive":{
        "typegen":"lakelib.lb_recursive_type",
        "genparams":{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"}
      },
      "new_unified_buffer":{
        "typegen":"lakelib.new_unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "istreams":["Json",{"input0":{"input_block":[1],"input_chunk":[1],"input_range":[1],"input_starting_addrs":[0],"input_stride":[0],"num_input_ports":[1]}}], "ostreams":["Json",{"output0":{"iter_cnt":1,"num_output_ports":1,"num_stencil_acc_dim":[0],"output_block":[1],"output_range":[1],"output_starting_addrs":[0],"output_stencil":[1],"output_stride":[1],"stencil_width":[1]}}]}
      },
      "unified_buffer":{
        "typegen":"lakelib.unified_buffer_type",
        "genparams":{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},
        "defaultgenargs":{"init":["Json",{"init":[0]}], "input_chunk":["Json",{"input_chunk":[1]}], "input_range_0":["Int",1], "input_range_1":["Int",0], "input_range_2":["Int",0], "input_range_3":["Int",0], "input_range_4":["Int",0], "input_range_5":["Int",0], "input_starting_addrs":["Json",{"input_start":[0]}], "input_stride_0":["Int",0], "input_stride_1":["Int",0], "input_stride_2":["Int",0], "input_stride_3":["Int",0], "input_stride_4":["Int",0], "input_stride_5":["Int",0], "num_input_ports":["Int",1], "num_output_ports":["Int",1], "num_reduction_iter":["Int",1], "num_stencil_acc_dim":["Int",0], "output_starting_addrs":["Json",{"output_start":[0],"output_stencil":[1]}], "output_stencil":["Json",null], "range_0":["Int",1], "range_1":["Int",0], "range_2":["Int",0], "range_3":["Int",0], "range_4":["Int",0], "range_5":["Int",0], "stride_0":["Int",1], "stride_1":["Int",0], "stride_2":["Int",0], "stride_3":["Int",0], "stride_4":["Int",0], "stride_5":["Int",0]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "LinebufferMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "abstract_unified_buffer_type":[{"capacity":"CoreIRType", "dim_ref":"CoreIRType", "input_ports":"CoreIRType", "output_ports":"CoreIRType", "range":"CoreIRType", "stride":"CoreIRType"},"implicit"],
      "lb_recursive_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"},"implicit"],
      "lb_type":[{"has_stencil_valid":"Bool", "has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "new_unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "init":"Json", "istreams":"Json", "logical_size":"Json", "ostreams":"Json", "width":"Int"},"implicit"],
      "unified_buffer_type":[{"chain_en":"Bool", "chain_idx":"Int", "depth":"Int", "dimensionality":"Int", "init":"Json", "input_chunk":"Json", "input_range_0":"Int", "input_range_1":"Int", "input_range_2":"Int", "input_range_3":"Int", "input_range_4":"Int", "input_range_5":"Int", "input_starting_addrs":"Json", "input_stride_0":"Int", "input_stride_1":"Int", "input_stride_2":"Int", "input_stride_3":"Int", "input_stride_4":"Int", "input_stride_5":"Int", "iter_cnt":"Int", "logical_size":"Json", "num_input_ports":"Int", "num_output_ports":"Int", "num_reduction_iter":"Int", "num_stencil_acc_dim":"Int", "output_starting_addrs":"Json", "output_stencil":"Json", "range_0":"Int", "range_1":"Int", "range_2":"Int", "range_3":"Int", "range_4":"Int", "range_5":"Int", "rate_matched":"Bool", "stencil_width":"Int", "stride_0":"Int", "stride_1":"Int", "stride_2":"Int", "stride_3":"Int", "stride_4":"Int", "stride_5":"Int", "width":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"implicit"],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  },
  "memory":{
    "generators":{
      "fifo":{
        "typegen":"memory.FifoMemType",
        "genparams":{"depth":"Int", "width":"Int"},
        "defaultgenargs":{"depth":["Int",1024], "width":["Int",16]}
      },
      "ram":{
        "typegen":"memory.RamType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "ram2":{
        "typegen":"memory.RamType2",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom":{
        "typegen":"memory.RomType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rom2":{
        "typegen":"memory.Rom2Type",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer":{
        "typegen":"memory.rowbufferType",
        "genparams":{"depth":"Int", "width":"Int"}
      },
      "rowbuffer_stencil_valid":{
        "typegen":"memory.rowbufferWithStencilValidType",
        "genparams":{"depth":"Int", "stencil_width":"Int", "width":"Int"}
      },
      "sync_read_mem":{
        "typegen":"memory.syncReadMemType",
        "genparams":{"depth":"Int", "has_init":"Bool", "width":"Int"},
        "defaultgenargs":{"has_init":["Bool",false]}
      }
    },
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType2":[{"depth":"Int", "width":"Int"},"implicit"],
      "Rom2Type":[{"depth":"Int", "width":"Int"},"implicit"],
      "RomType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferType":[{"depth":"Int", "width":"Int"},"implicit"],
      "rowbufferWithStencilValidType":[{"depth":"Int", "stencil_width":"Int", "width":"Int"},"implicit"],
      "syncReadMemType":[{"depth":"Int", "has_init":"Bool", "width":"Int"},"implicit"]
    }
  }
}
}
