<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_ISAR1_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_ISAR1_EL1, AArch32 Instruction Set Attribute Register 1</h1><p>The ID_ISAR1_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the instruction sets implemented by the PE in AArch32 state.</p>
        
          <p>Must be interpreted with <a href="AArch64-id_isar0_el1.html">ID_ISAR0_EL1</a>, <a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1</a>, <a href="AArch64-id_isar3_el1.html">ID_ISAR3_EL1</a>, <a href="AArch64-id_isar4_el1.html">ID_ISAR4_EL1</a>, and <a href="AArch64-id_isar5_el1.html">ID_ISAR5_EL1</a>.</p>
        
          <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the ARMv8 ARM, section D7.1.3</span>.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID3==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register ID_ISAR1_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-id_isar1.html">ID_ISAR1</a>.
          </p>
          <p>In an implementation that supports only AArch64 state, this register is <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h2>Attributes</h2>
          <p>ID_ISAR1_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_ISAR1_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#Jazelle">Jazelle</a></td><td class="lr" colspan="4"><a href="#Interwork">Interwork</a></td><td class="lr" colspan="4"><a href="#Immediate">Immediate</a></td><td class="lr" colspan="4"><a href="#IfThen">IfThen</a></td><td class="lr" colspan="4"><a href="#Extend">Extend</a></td><td class="lr" colspan="4"><a href="#Except_AR">Except_AR</a></td><td class="lr" colspan="4"><a href="#Except">Except</a></td><td class="lr" colspan="4"><a href="#Endian">Endian</a></td></tr></tbody></table><h4 id="Jazelle">Jazelle, bits [31:28]
                  </h4>
              <p>Indicates the implemented Jazelle extension instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Jazelle</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No support for Jazelle.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the BXJ instruction, and the J bit in the PSR. This setting might indicate a trivial implementation of the Jazelle extension.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="Interwork">Interwork, bits [27:24]
                  </h4>
              <p>Indicates the implemented Interworking instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Interwork</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the BX instruction, and the T bit in the PSR.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the BLX instruction. PC loads have BX-like behavior.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>As for <span class="binarynumber">0010</span>, and guarantees that data-processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX-like behavior.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0011</span>.</p>
            <h4 id="Immediate">Immediate, bits [23:20]
                  </h4>
              <p>Indicates the implemented data-processing instructions with long immediates. Defined values are:</p>
            <table class="valuetable"><tr><th>Immediate</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds:</p>
                
                  <ul>
                    <li>
                      The MOVT instruction.
                    </li>
                    <li>
                      The MOV instruction encodings with zero-extended 16-bit immediates.
                    </li>
                    <li>
                      The T32 ADD and SUB instruction encodings with zero-extended 12-bit immediates, and the other ADD, ADR, and SUB encodings cross-referenced by the pseudocode for those encodings.
                    </li>
                  </ul>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="IfThen">IfThen, bits [19:16]
                  </h4>
              <p>Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:</p>
            <table class="valuetable"><tr><th>IfThen</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the IT instructions, and the IT bits in the PSRs.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="Extend">Extend, bits [15:12]
                  </h4>
              <p>Indicates the implemented Extend instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Extend</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>No scalar sign-extend or zero-extend instructions are implemented, where scalar instructions means non-Advanced SIMD instructions.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SXTB, SXTH, UXTB, and UXTH instructions.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>As for <span class="binarynumber">0001</span>, and adds the SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0010</span>.</p>
            <h4 id="Except_AR">Except_AR, bits [11:8]
                  </h4>
              <p>Indicates the implemented A and R profile exception-handling instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Except_AR</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SRS and RFE instructions, and the A and R profile forms of the CPS instruction.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="Except">Except, bits [7:4]
                  </h4>
              <p>Indicates the implemented exception-handling instructions in the ARM instruction set. Defined values are:</p>
            <table class="valuetable"><tr><th>Except</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented. This indicates that the User bank and Exception return forms of the LDM and STM instructions are not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the LDM (exception return), LDM (user registers), and STM (user registers) instruction versions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="Endian">Endian, bits [3:0]
                  </h4>
              <p>Indicates the implemented Endian instructions. Defined values are:</p>
            <table class="valuetable"><tr><th>Endian</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Adds the SETEND instruction, and the E bit in the PSRs.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h2>Accessing the ID_ISAR1_EL1</h2><p>To access the ID_ISAR1_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, ID_ISAR1_EL1 ; Read ID_ISAR1_EL1 into Xt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>0000</td><td>0010</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
