
istflow -prj "D:/Project/H100_FPGA/debug0513.rvl" -design "c25x_fpga_c25x_fpga.rvp" 
-- all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/c25x_fpga.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calib_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_measure.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/measure_para.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/division.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/index_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/parameter_init.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/parameter_init.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/parameter_init.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/parameter_init.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/parameter_init.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_master_eth.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/flash_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/USRMCLK.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dac.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_temp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/pluse_average.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/self_inspection.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/adc_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/laser/laser_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/encoder_generate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/rotate_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/sram/sram_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/SPI_Master_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-1482)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-2320)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4): INFO: analyzing included file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v' (VERI-1328)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4): INFO: back to file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v' (VERI-2320)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_send_make.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/data_pre.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/index_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dist.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/div_rill.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/data_process_3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/opto_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_drive.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/random_number_generator.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v' (VERI-1482)
D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(144): WARNING: empty statement in sequential block (VERI-1988)
D:/Project/H100_FPGA/source/c25x_fpga.v(1): INFO: compiling module 'c25x_fpga' (VERI-1018)
D:/Project/H100_FPGA/source/c25x_fpga.v(495): INFO: elaborating module 'c25x_fpga' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v(86): INFO: elaborating module 'c25x_pll_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/rotate_control.v(152): INFO: elaborating module 'rotate_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/self_inspection.v(289): INFO: elaborating module 'self_inspection_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/laser/laser_control.v(113): INFO: elaborating module 'laser_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_measure.v(308): INFO: elaborating module 'dist_measure_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/sram/sram_control.v(59): INFO: elaborating module 'sram_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/flash_control.v(578): INFO: elaborating module 'flash_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/w5500_control.v(411): INFO: elaborating module 'w5500_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v(48): INFO: elaborating module 'opto_switch_filter_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/motor_control.v(223): INFO: elaborating module 'motor_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/motor_control_2.v(327): INFO: elaborating module 'motor_control_2_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/encoder_generate.v(239): INFO: elaborating module 'encoder_generate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/adc_control.v(138): INFO: elaborating module 'adc_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v(178): INFO: elaborating module 'DA_SPI_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_dac.v(287): INFO: elaborating module 'adc_to_dac_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_dist.v(225): INFO: elaborating module 'adc_to_dist_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/pluse_average.v(90): INFO: elaborating module 'pluse_average_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/measure_para.v(98): INFO: elaborating module 'measure_para_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(192): INFO: elaborating module 'rise_signal_process_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(842): INFO: elaborating module 'mpt2042_control_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v(120): INFO: elaborating module 'dist_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/data_process_3.v(465): INFO: elaborating module 'data_process_3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_packet.v(306): INFO: elaborating module 'dist_packet_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calib_packet.v(186): INFO: elaborating module 'calib_packet_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/USRMCLK.v(3): INFO: elaborating module 'USRMCLK_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v(170): INFO: elaborating module 'spi_flash_top_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(1334): INFO: elaborating module 'spi_w5500_top_3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/datagram_parser.v(1269): INFO: elaborating module 'datagram_parser_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v(89): INFO: elaborating module 'datagram_parser_udp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v(53): INFO: elaborating module 'time_stamp_ntp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/parameter_init.v(1789): INFO: elaborating module 'parameter_init_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(310): INFO: elaborating module 'multiplier3_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/rotate/random_number_generator.v(33): INFO: elaborating module 'random_number_generator_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v(149): INFO: elaborating module 'AD_SPI_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/insp/adc_to_temp.v(205): INFO: elaborating module 'adc_to_temp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v(218): INFO: elaborating module 'mpt2042_spi_top_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v(134): INFO: elaborating module 'mpt2042_rom_128x8_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/data_pre.v(82): INFO: elaborating module 'data_pre_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/index_cal.v(146): INFO: elaborating module 'index_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v(409): INFO: elaborating module 'dist_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v(262): INFO: elaborating module 'rssi_cal_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(241): INFO: elaborating module 'distance_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(241): INFO: elaborating module 'distance_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v(250): INFO: elaborating module 'spi_flash_cmd_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(343): INFO: elaborating module 'spi_w5500_cmd_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(140): INFO: elaborating module 'eth_send_ram_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v(696): INFO: elaborating module 'tcp_recv_fifo_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v(140): INFO: elaborating module 'eth_data_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_2' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(141): INFO: elaborating module 'packet_data_ram_uniq_4' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v(169): INFO: elaborating module 'ntp_receive_parser_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_send_make.v(172): INFO: elaborating module 'ntp_send_make_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/ntp_calculate.v(101): INFO: elaborating module 'ntp_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/index_calculate.v(147): INFO: elaborating module 'index_calculate_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/time_stamp.v(54): INFO: elaborating module 'time_stamp_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v(140): INFO: elaborating module 'opto_ram_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_5' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_6' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_7' (VERI-9000)
D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_8' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/division.v(82): INFO: elaborating module 'division_uniq_3' (VERI-9000)
D:/Project/H100_FPGA/source/dist/calculate/div_rill.v(113): INFO: elaborating module 'div_rill_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v(138): INFO: elaborating module 'spi_master_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/eth/spi_master_eth.v(147): INFO: elaborating module 'spi_master_eth_uniq_1' (VERI-9000)
D:/Project/H100_FPGA/source/dist/dist_measure.v(179): WARNING: port 'SER_CLK_P' is not connected on this instance (VERI-2435)
D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(840): WARNING: port 'Reset' is not connected on this instance (VERI-2435)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="8"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "D:/lscc/diamond/3.12/tcltk/bin/tclsh" "D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/debug0513_generate.tcl".
all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/debug0513/c25x_fpga_la0_bb.v'
all messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/c25x_fpga.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calib_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_measure.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/measure_para.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/datagram_parser.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="3"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/division.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/index_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_ident_define.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/parameter_init.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(3,10-3,34) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(3,10-3,34) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/parameter_init.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(4,10-4,36) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/parameter_ident_define.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(4,10-4,36) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/parameter_init.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_master_eth.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/flash_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/USRMCLK.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dac.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_temp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/pluse_average.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/self_inspection.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/adc_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/laser/laser_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/encoder_generate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/rotate_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/sram/sram_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/as6500_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/as6500/SPI_Master_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3,10-3,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(3,10-3,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4,10-4,31) (VERI-1328) analyzing included file &apos;D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="4"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(4,10-4,31) (VERI-2320) back to file &apos;D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="4"  />
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/ntp_send_make.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/data_pre.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/index_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/insp/adc_to_dist.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/dist_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/dist/calculate/div_rill.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/data_process_3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/opto_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_control_2.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/motor_drive.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/rotate/random_number_generator.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v'
(VERI-1482) Analyzing Verilog file 'D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(142,23-144,16) (VERI-1988) empty statement in sequential block" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v" arg2="142"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/c25x_fpga.v(1,8-1,17) (VERI-1018) compiling module &apos;c25x_fpga&apos;" arg1="D:/Project/H100_FPGA/source/c25x_fpga.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/c25x_fpga.v(1,1-495,10) (VERI-9000) elaborating module &apos;c25x_fpga&apos;" arg1="D:/Project/H100_FPGA/source/c25x_fpga.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v(8,1-86,10) (VERI-9000) elaborating module &apos;c25x_pll_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/rotate_control.v(1,1-152,10) (VERI-9000) elaborating module &apos;rotate_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/rotate_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/self_inspection.v(1,1-289,10) (VERI-9000) elaborating module &apos;self_inspection_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/self_inspection.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/laser/laser_control.v(1,1-113,10) (VERI-9000) elaborating module &apos;laser_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/laser/laser_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_measure.v(1,1-308,10) (VERI-9000) elaborating module &apos;dist_measure_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/dist_measure.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/sram/sram_control.v(1,1-59,10) (VERI-9000) elaborating module &apos;sram_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/sram/sram_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/flash_control.v(1,1-578,10) (VERI-9000) elaborating module &apos;flash_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/flash_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/w5500_control.v(1,1-411,10) (VERI-9000) elaborating module &apos;w5500_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/w5500_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v(1,1-48,10) (VERI-9000) elaborating module &apos;opto_switch_filter_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/motor_control.v(1,1-223,10) (VERI-9000) elaborating module &apos;motor_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/motor_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/motor_control_2.v(1,1-327,10) (VERI-9000) elaborating module &apos;motor_control_2_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/motor_control_2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/encoder_generate.v(1,1-239,10) (VERI-9000) elaborating module &apos;encoder_generate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/encoder_generate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/adc_control.v(1,1-138,10) (VERI-9000) elaborating module &apos;adc_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/adc_control.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v(1,2-178,11) (VERI-9000) elaborating module &apos;DA_SPI_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_dac.v(1,1-287,10) (VERI-9000) elaborating module &apos;adc_to_dac_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_dac.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_dist.v(1,1-225,10) (VERI-9000) elaborating module &apos;adc_to_dist_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_dist.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/pluse_average.v(1,1-90,10) (VERI-9000) elaborating module &apos;pluse_average_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/pluse_average.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/measure_para.v(1,1-98,10) (VERI-9000) elaborating module &apos;measure_para_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/measure_para.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v(26,1-192,10) (VERI-9000) elaborating module &apos;rise_signal_process_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/rise_signal_process.v" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(15,1-842,10) (VERI-9000) elaborating module &apos;mpt2042_control_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v(1,1-120,10) (VERI-9000) elaborating module &apos;dist_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/data_process_3.v(1,1-465,10) (VERI-9000) elaborating module &apos;data_process_3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/data_process_3.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_packet.v(1,1-306,10) (VERI-9000) elaborating module &apos;dist_packet_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/dist_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calib_packet.v(1,1-186,10) (VERI-9000) elaborating module &apos;calib_packet_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calib_packet.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v(15,1-170,10) (VERI-9000) elaborating module &apos;spi_flash_top_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v(6,1-1334,10) (VERI-9000) elaborating module &apos;spi_w5500_top_3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser.v(14,1-1269,10) (VERI-9000) elaborating module &apos;datagram_parser_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser.v" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v(1,1-89,10) (VERI-9000) elaborating module &apos;datagram_parser_udp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v(1,1-53,10) (VERI-9000) elaborating module &apos;time_stamp_ntp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/parameter_init.v(6,1-1789,10) (VERI-9000) elaborating module &apos;parameter_init_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/parameter_init.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v(8,1-310,10) (VERI-9000) elaborating module &apos;multiplier3_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/rotate/random_number_generator.v(1,1-33,10) (VERI-9000) elaborating module &apos;random_number_generator_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/rotate/random_number_generator.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v(1,4-149,12) (VERI-9000) elaborating module &apos;AD_SPI_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/insp/adc_to_temp.v(1,1-205,10) (VERI-9000) elaborating module &apos;adc_to_temp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/insp/adc_to_temp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_2&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v(15,1-218,10) (VERI-9000) elaborating module &apos;mpt2042_spi_top_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_spi_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v(8,1-134,10) (VERI-9000) elaborating module &apos;mpt2042_rom_128x8_uniq_1&apos;" arg1="D:/Project/H100_FPGA/mpt2042_rom_128x8/mpt2042_rom_128x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/data_pre.v(1,1-82,10) (VERI-9000) elaborating module &apos;data_pre_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/data_pre.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/index_cal.v(1,1-146,10) (VERI-9000) elaborating module &apos;index_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/index_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v(1,1-409,10) (VERI-9000) elaborating module &apos;dist_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v(1,1-262,10) (VERI-9000) elaborating module &apos;rssi_cal_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(8,1-241,10) (VERI-9000) elaborating module &apos;distance_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v(8,1-241,10) (VERI-9000) elaborating module &apos;distance_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v(15,1-250,10) (VERI-9000) elaborating module &apos;spi_flash_cmd_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v(6,1-343,10) (VERI-9000) elaborating module &apos;spi_w5500_cmd_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_send_ram_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v(8,1-696,10) (VERI-9000) elaborating module &apos;tcp_recv_fifo_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;eth_data_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_2&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_3&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v(8,1-141,10) (VERI-9000) elaborating module &apos;packet_data_ram_uniq_4&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v(1,1-169,10) (VERI-9000) elaborating module &apos;ntp_receive_parser_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_send_make.v(1,1-172,10) (VERI-9000) elaborating module &apos;ntp_send_make_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_send_make.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/ntp_calculate.v(1,1-101,10) (VERI-9000) elaborating module &apos;ntp_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/ntp_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/index_calculate.v(1,1-147,10) (VERI-9000) elaborating module &apos;index_calculate_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/index_calculate.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/time_stamp.v(1,1-54,10) (VERI-9000) elaborating module &apos;time_stamp_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/time_stamp.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v(8,1-140,10) (VERI-9000) elaborating module &apos;opto_ram_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_1&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_5&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_6&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_7&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_8&apos;" arg1="D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/division.v(1,1-82,10) (VERI-9000) elaborating module &apos;division_uniq_3&apos;" arg1="D:/Project/H100_FPGA/source/eth/division.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/calculate/div_rill.v(1,1-113,10) (VERI-9000) elaborating module &apos;div_rill_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/dist/calculate/div_rill.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v(3,1-138,10) (VERI-9000) elaborating module &apos;spi_master_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/eth/spi_master_eth.v(3,1-147,10) (VERI-9000) elaborating module &apos;spi_master_eth_uniq_1&apos;" arg1="D:/Project/H100_FPGA/source/eth/spi_master_eth.v" arg2="3"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/dist/dist_measure.v(152,1-179,3) (VERI-2435) port &apos;SER_CLK_P&apos; is not connected on this instance" arg1="D:/Project/H100_FPGA/source/dist/dist_measure.v" arg2="152"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v(834,1-840,4) (VERI-2435) port &apos;Reset&apos; is not connected on this instance" arg1="D:/Project/H100_FPGA/source/MPT2022_2042/mpt2042_control.v" arg2="834"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v'
Lpf file 'D:/Project/H100_FPGA/c25x_fpga.lpf' is updated.

synthesis -f "c25x_fpga_c25x_fpga_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 04 09:43:40 2025


Command Line:  synthesis -f c25x_fpga_c25x_fpga_lattice.synproj -gui -msgset D:/Project/H100_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = c25x_fpga.
Target frequency = 100.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/lscc/diamond/3.12/ispfpga/sa5p00/data (searchpath added)
-p D:/Project/H100_FPGA/c25x_fpga (searchpath added)
-p D:/Project/H100_FPGA (searchpath added)
-p D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/debug0513 (searchpath added)
Key file = D:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = D:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = D:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_trig_gen.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_gen.v
Verilog design file = D:/Project/H100_FPGA/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v
NGD file = c25x_fpga_c25x_fpga.ngd
-sdc option: SDC file input is D:/Project/H100_FPGA/c25x_fpga.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_la0_gen.v. VERI-1482
Analyzing Verilog file d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): c25x_fpga
Last elaborated design is c25x_fpga()
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="NET" arg1="w_pll_50m_2"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name w_pll_50m_2 [ get_nets { w_pll_50m_2 } ]"  />
Top-level module name = c25x_fpga.
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="NET" arg1="w_pll_50m_2"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -waveform { 0.000000 10.000000 } -name w_pll_50m_2 [ get_nets { w_pll_50m_2 } ]"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(35378): " arg1="SER_CLK_P" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="35378"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(37140): " arg1="Reset" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="37140"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(42077): " arg1="w_recv_num[15]" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="42077"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45647): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45647"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45766): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45766"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(45902): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="45902"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(46038): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="46038"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(46157): " arg1="CIN" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="46157"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(37488): " arg1="\U5/u2/u1/Reset" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="37488"  />
######## Missing driver on net \U8/w_recv_num[15]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[14]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[13]. Patching with GND.
######## Missing driver on net \U8/w_recv_num[12]. Patching with GND.
######## Missing driver on net \U5/u2/u1/Reset. Patching with GND.
######## Missing driver on net n1492. Patching with GND.
######## Missing driver on net n1491. Patching with GND.
######## Missing driver on net n1490. Patching with GND.
######## Missing driver on net n1489. Patching with GND.
######## Missing driver on net n1488. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23427): " arg1="\U2/U2/r_pwm_value_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23427"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27253): " arg1="\U3/u3/U1/tempADValue[0]_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27253"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27253): " arg1="\U3/u3/U1/tempADValue[0]_i2" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27253"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41349): " arg1="\U7/r_byte_size_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41349"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23427): " arg1="\U2/U2/r_pwm_value_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23427"  />
Removed duplicate sequential element \U5/U4/reso_mode(4 bit), because it is equivalent to \U2/U4/reso_mode

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/clk_cnt" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u2/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U3/u1/u1/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 00001

 001 -> 00010

 010 -> 00100

 011 -> 01000

 100 -> 10000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/u2/tdc_result_cnt" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/state_cntr" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/u2/current_state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000001 -> 00000001

 00000010 -> 00000010

 00000100 -> 00000100

 00001000 -> 00001000

 00010000 -> 00010000

 00100000 -> 00100000

 01000000 -> 01000000

 10000000 -> 10000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\U5/U3/U4/U3/status" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000000 -> 00001

 000001 -> 00010

 000010 -> 00100

 000100 -> 01000

 001000 -> 10000





 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_904
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_903
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_911
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_910
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_907
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_908
 PMux Accepted with new tuning \U8/u1/r_cnt2_1__I_0_934
 PMux Accepted with new tuning \U8/u1/r_cnt1_1__I_0_939
 PMux Accepted with new tuning \U8/u1/r_state_5__I_0_905    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U4/r_laser_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U3/u1/r_adc_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U3/u4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U5/U7/r_packet_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U8/u5/r_status_code"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U8/u5/r_status_code"  />
Duplicate register/latch removal. \U2/U4/r_angle_reso_i2 is a one-to-one match with \U2/U4/r_angle_reso_i5.
Removed duplicate sequential element \U5/U1/reso_mode(4 bit), because it is equivalent to \U2/U4/reso_mode

Removed duplicate sequential element \U5/U3/U4/r_mult1_dataA(16 bit), because it is equivalent to \U5/U3/U4/r_mult2_dataA

    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U2/U4/r_low_time_prior_cnt"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueF"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U5/U4/r_dist_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U6/r_packet_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="\U5/U6/r_need_delay"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U7/r_calib_points"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U8/u5/r_sram_addr_base"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U8/u2/r_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U3/u3/U1/r_adc_value"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U8/u1/u1/r_cmd"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U1/r_data_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u1/r_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\U7/r_sram_rdaddr_flash"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U7/U2/u1/r_byte_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueE"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/u2/tdc_result_channel_id"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/u2/tdc_result_channel_id"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_rise_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U3/U2/r_rise_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_pulse_index1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\U5/U3/U2/r_pulse_index2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueD"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueC"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueB"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_valueA"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value9"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value8"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value7"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value6"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value5"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value4"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\U3/u5/r_pulse_value0"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\U3/u5/r_pulse_value0"  />


######### Begin FIR Info ########


Number of FIR filters recognized: 2



######### End FIR Info ########


    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(50890): " arg1="_add_1_26376_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="50890"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="_add_1_26376_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_26369_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_26369_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_26369_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_26369_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_26369_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_26369_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_26369_e2"  />
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(49562): " arg1="\U8/u3/u3/r_root_middle2_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="49562"  />
######## Missing driver on net n23220. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u3/r_ntp_state_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\U8/u3/u2/r_state_"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(35584): " arg1="\U5/U1/r_angle_reso_i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="35584"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38975): " arg1="\U5/U4/r_angle_max_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38975"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38975): " arg1="\U5/U4/r_angle_max_i10" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38975"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51610): " arg1="\U8/u5/r_config_mode_i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51610"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23990): " arg1="\U2/U4/reso_mode_i3" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23990"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(34492): " arg1="\U5/U4/U3/r_divisor_i0_i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="34492"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41018): " arg1="\U7/r_flash_rdaddr_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41018"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41077): " arg1="\U7/r_page_rdnum_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41077"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23368): " arg1="\U2/U2/r_cnt_state_high_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23368"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23610): " arg1="\U2/U3/r_cnt_lower_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23610"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41100): " arg1="\U7/r_page_num_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41100"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41018): " arg1="\U7/r_flash_rdaddr_i19" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41018"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23368): " arg1="\U2/U2/r_cnt_state_high_i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23368"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23610): " arg1="\U2/U3/r_cnt_max_i18" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23610"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(24019): " arg1="\U2/U4/r_angle_cal_value_i12" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="24019"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(43714): " arg1="\U8/u1/r_sock_num_i1" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="43714"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51530): " arg1="\U8/u5/r_set_para6_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51530"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(26215): " arg1="\U3/r_check_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="26215"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38717): " arg1="\U5/U3/U4/r_dist_value_i0_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38717"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38848): " arg1="\U5/U3/U4/U3/temp_b_i0_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38848"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(44348): " arg1="\U8/u1/u1/u1/r_data_in_i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="44348"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38441): " arg1="\U5/U3/U3/r_dist_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38441"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(51812): " arg1="\U8/u5/U1/r_index_state__i0" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="51812"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(23996): " arg1="\U2/U4/freq_mode_i3" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="23996"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41478): " arg1="\U7/U2/r_cmd__i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41478"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(38024): " arg1="\U5/U3/U2/r_rise_index_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="38024"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(26964): " arg1="\U3/u3/r_dac_state_i7" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="26964"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(27391): " arg1="\U3/u3/U1/r_temp_state__i9" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="27391"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(41642): " arg1="\U7/U2/u1/r_byte_size__i4" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="41642"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(44069): " arg1="\U8/u1/u1/r_cmd__i5" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="44069"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v(24029): " arg1="_add_1_26385_e2_i0_i15" arg2="d:/project/h100_fpga/c25x_fpga/reveal_workspace/tmpreveal/c25x_fpga_rvl.v" arg3="24029"  />
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i0 is a one-to-one match with \U2/U2/r_cnt_state_high_i4.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i10 is a one-to-one match with \U2/U2/r_cnt_state_high_i14.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i12 is a one-to-one match with \U2/U2/r_cnt_state_low_i0.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i15 is a one-to-one match with \U2/U2/r_cnt_state_high_i12.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i16 is a one-to-one match with \U2/U2/r_cnt_state_high_i10.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i17 is a one-to-one match with \U2/U2/r_cnt_state_high_i15.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i18 is a one-to-one match with \U2/U2/r_cnt_state_high_i16.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i19 is a one-to-one match with \U2/U2/r_cnt_state_high_i17.
Duplicate register/latch removal. \U2/U2/r_cnt_state_high_i21 is a one-to-one match with \U2/U2/r_cnt_state_high_i18.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i1 is a one-to-one match with \U2/U2/r_cnt_state_high_i21.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i2 is a one-to-one match with \U2/U2/r_cnt_state_high_i19.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i3 is a one-to-one match with \U2/U2/r_cnt_state_low_i1.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i5 is a one-to-one match with \U2/U2/r_cnt_state_low_i2.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i8 is a one-to-one match with \U2/U2/r_cnt_state_low_i3.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i11 is a one-to-one match with \U2/U2/r_cnt_state_low_i5.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i12 is a one-to-one match with \U2/U2/r_cnt_state_low_i8.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i13 is a one-to-one match with \U2/U2/r_cnt_state_low_i11.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i14 is a one-to-one match with \U2/U2/r_cnt_state_low_i12.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i19 is a one-to-one match with \U2/U2/r_cnt_state_low_i13.
Duplicate register/latch removal. \U2/U2/r_cnt_state_low_i21 is a one-to-one match with \U2/U2/r_cnt_state_low_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i0 is a one-to-one match with \U2/U3/r_cnt_state_low_i0.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i7 is a one-to-one match with \U2/U3/r_cnt_max_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i8 is a one-to-one match with \U2/U3/r_cnt_max_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i15 is a one-to-one match with \U2/U3/r_cnt_max_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i16 is a one-to-one match with \U2/U3/r_cnt_max_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i17 is a one-to-one match with \U2/U3/r_cnt_max_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_max_i21 is a one-to-one match with \U2/U3/r_cnt_max_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i6 is a one-to-one match with \U2/U3/r_cnt_max_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i7 is a one-to-one match with \U2/U3/r_cnt_max_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i8 is a one-to-one match with \U2/U3/r_cnt_higher_i6.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i11 is a one-to-one match with \U2/U3/r_cnt_higher_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i12 is a one-to-one match with \U2/U3/r_cnt_higher_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i15 is a one-to-one match with \U2/U3/r_cnt_higher_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i16 is a one-to-one match with \U2/U3/r_cnt_higher_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i18 is a one-to-one match with \U2/U3/r_cnt_higher_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i19 is a one-to-one match with \U2/U3/r_cnt_higher_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_higher_i21 is a one-to-one match with \U2/U3/r_cnt_higher_i18.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i1 is a one-to-one match with \U2/U3/r_cnt_higher_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i2 is a one-to-one match with \U2/U3/r_cnt_high_i0.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i3 is a one-to-one match with \U2/U3/r_cnt_state_low_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i4 is a one-to-one match with \U2/U3/r_cnt_high_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i7 is a one-to-one match with \U2/U3/r_cnt_high_i2.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i8 is a one-to-one match with \U2/U3/r_cnt_state_low_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i12 is a one-to-one match with \U2/U3/r_cnt_high_i1.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i13 is a one-to-one match with \U2/U3/r_cnt_higher_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i14 is a one-to-one match with \U2/U3/r_cnt_high_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i15 is a one-to-one match with \U2/U3/r_cnt_high_i13.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i17 is a one-to-one match with \U2/U3/r_cnt_high_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i19 is a one-to-one match with \U2/U3/r_cnt_high_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_high_i21 is a one-to-one match with \U2/U3/r_cnt_high_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i4 is a one-to-one match with \U2/U3/r_cnt_high_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i5 is a one-to-one match with \U2/U3/r_cnt_high_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i6 is a one-to-one match with \U2/U3/r_cnt_lower_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i7 is a one-to-one match with \U2/U3/r_cnt_lower_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i8 is a one-to-one match with \U2/U3/r_cnt_lower_i6.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i9 is a one-to-one match with \U2/U3/r_cnt_lower_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i10 is a one-to-one match with \U2/U3/r_cnt_lower_i8.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i12 is a one-to-one match with \U2/U3/r_cnt_lower_i9.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i13 is a one-to-one match with \U2/U3/r_cnt_lower_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i14 is a one-to-one match with \U2/U3/r_cnt_lower_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i16 is a one-to-one match with \U2/U3/r_cnt_lower_i13.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i17 is a one-to-one match with \U2/U3/r_cnt_lower_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i19 is a one-to-one match with \U2/U3/r_cnt_lower_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_lower_i21 is a one-to-one match with \U2/U3/r_cnt_lower_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i4 is a one-to-one match with \U2/U3/r_cnt_lower_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i10 is a one-to-one match with \U2/U3/r_cnt_lower_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i12 is a one-to-one match with \U2/U3/r_cnt_state_high_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i14 is a one-to-one match with \U2/U3/r_cnt_state_high_i10.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i15 is a one-to-one match with \U2/U3/r_cnt_state_high_i12.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i16 is a one-to-one match with \U2/U3/r_cnt_state_high_i14.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i17 is a one-to-one match with \U2/U3/r_cnt_state_high_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i18 is a one-to-one match with \U2/U3/r_cnt_state_high_i16.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i19 is a one-to-one match with \U2/U3/r_cnt_state_high_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_high_i21 is a one-to-one match with \U2/U3/r_cnt_state_high_i18.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i1 is a one-to-one match with \U2/U3/r_cnt_state_high_i21.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i2 is a one-to-one match with \U2/U3/r_cnt_high_i7.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i3 is a one-to-one match with \U2/U3/r_cnt_state_low_i1.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i5 is a one-to-one match with \U2/U3/r_cnt_state_high_i19.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i9 is a one-to-one match with \U2/U3/r_cnt_high_i4.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i11 is a one-to-one match with \U2/U3/r_cnt_state_low_i2.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i12 is a one-to-one match with \U2/U3/r_cnt_state_low_i3.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i13 is a one-to-one match with \U2/U3/r_cnt_state_low_i5.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i14 is a one-to-one match with \U2/U3/r_cnt_high_i3.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i15 is a one-to-one match with \U2/U3/r_cnt_state_low_i9.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i17 is a one-to-one match with \U2/U3/r_cnt_state_low_i15.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i18 is a one-to-one match with \U2/U3/r_cnt_state_low_i17.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i19 is a one-to-one match with \U2/U3/r_cnt_state_low_i11.
Duplicate register/latch removal. \U2/U3/r_cnt_state_low_i21 is a one-to-one match with \U2/U3/r_cnt_state_low_i12.
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U7/r_byte_size_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/frequency_state_261"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_high_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i14"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i18"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i19"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_state_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_zero_offset_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i7"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i13"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_distance_max_i15"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i3"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i11"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i13"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_device_name_i14"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i11"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i10"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U8/u5/r_angle_offset_i9"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i6_57173_57174_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i0_57153_57154_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i7_57169_57170_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i8_57165_57166_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i9_57161_57162_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i0_57157_57158_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i1_57253_57254_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i2_57249_57250_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i3_57245_57246_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i4_57241_57242_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i5_57237_57238_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i6_57233_57234_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i7_57229_57230_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i8_57225_57226_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i9_57221_57222_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i10_57217_57218_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i11_57213_57214_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i12_57209_57210_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i13_57205_57206_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i14_57201_57202_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_pwm_value_0_i15_57197_57198_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i1_57193_57194_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i2_57189_57190_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i3_57185_57186_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i4_57181_57182_set"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\U3/u3/r_dac_value_i0_i5_57177_57178_set"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i4"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U2/U2/r_pwm_value_i9"  />
    <postMsg mid="35001753" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_high_i8"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U2/U3/r_cnt_state_low_i18"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i14"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i15"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i16"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i17"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i18"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i19"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i20"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i21"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i22"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i23"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i24"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i25"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i26"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i27"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i28"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i29"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i30"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i31"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="\U3/u1/u1/clk_cnt_FSM_i32"  />
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i15 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i13 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/r_divisor_i0_i13.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i15 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i13 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/r_mult1_dataA_i0_i12 is a one-to-one match with \U3/u3/U1/r_mult1_dataA_i0_i13.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i1 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i6.
Duplicate register/latch removal. \U5/U3/U4/r_mult1_en_190 is a one-to-one match with \U5/U3/U4/r_mult2_en_192.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i2 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i7.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i3 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i8.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i4 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i9.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i5 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i10.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i6 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i11.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i7 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i12.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i8 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i13.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i9 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i14.
Duplicate register/latch removal. \U5/U3/U4/r_dist_index__i10 is a one-to-one match with \U5/U3/U4/r_dist_value_i0_i15.
Duplicate register/latch removal. \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i10 is a one-to-one match with \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i13.
Duplicate register/latch removal. \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i11 is a one-to-one match with \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i12.
Duplicate register/latch removal. \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i14 is a one-to-one match with \c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/rd_dout_tm_i0_i11.
Duplicate register/latch removal. \U7/U2/r_cmd__i3 is a one-to-one match with \U7/U2/r_cmd__i4.
Duplicate register/latch removal. \U7/U2/r_cmd__i6 is a one-to-one match with \U7/U2/r_cmd__i7.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i15.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i13 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i14.
Duplicate register/latch removal. \U3/u3/U1/U2/r_divisor_i0_i12 is a one-to-one match with \U3/u3/U1/U2/r_divisor_i0_i13.
Duplicate register/latch removal. \U7/r_page_rdnum_i10 is a one-to-one match with \U7/r_page_rdnum_i9.
Duplicate register/latch removal. _add_1_26385_e2_i0_i12 is a one-to-one match with _add_1_26385_e2_i0_i14.
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_26385_e2_i0_i12"  />
    <postMsg mid="35001752" type="Warning" dynamic="1" navigation="0" arg0="_add_1_26385_e2_i0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57156"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57160"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i1"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i1"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i2"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i3"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i4"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i5"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i6"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i7"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i8"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i9"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i10"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i11"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i12"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i14"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i15"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_rise_data_15__I_0_i16"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i2"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i3"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i4"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i5"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i6"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i7"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i8"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i9"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i10"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i11"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i12"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i13"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i14"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i15"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="\U5/U8/o_fall_data_15__I_0_i16"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57164"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57168"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57172"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57176"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57180"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57184"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57188"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57192"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57196"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57200"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57204"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57208"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57212"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57216"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57220"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57224"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57228"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57232"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57236"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57240"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57244"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57248"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57252"  />
    <postMsg mid="35001783" type="Warning" dynamic="1" navigation="0" arg0="i57152"  />
Writing LPF file c25x_fpga_c25x_fpga.lpf.
c25x_fpga_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in c25x_fpga_drc.log.
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'D:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr164161641611acf346.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr116101024116101024123c8424.ngo'...
    <postMsg mid="50001000" type="Warning" dynamic="3" navigation="0" arg0="CLKOS" arg1="FREQUENCY_PIN_CLKOS" arg2="PLLInst_0"  />
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'D:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="c25x_fpga_reveal_coretop_instance/jupdate[0]" arg2="c25x_fpga_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
  25992 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file c25x_fpga_c25x_fpga.ngd.

################### Begin Area Report (c25x_fpga)######################
Number of register bits => 7955 of 24879 (31 % )
AND2 => 3
BB => 16
CCU2C => 2609
DP16KD => 11
EHXPLLL => 1
FD1P3AX => 228
FD1P3BX => 278
FD1P3DX => 5515
FD1P3IX => 182
FD1P3JX => 3
FD1S3AX => 3
FD1S3BX => 134
FD1S3DX => 1475
FD1S3IX => 130
FD1S3JX => 7
GSR => 1
IB => 7
INV => 6
L6MUX21 => 44
LUT4 => 14207
MULT18X18D => 7
MULT9X9D => 4
OB => 51
PDPW16KD => 4
PFUMX => 993
ROM16X1A => 2
ROM256X1A => 1
USRMCLK => 1
XOR2 => 1
pmi_ram_dpEbnonesadr116101024116101024123c8424 => 1
pmi_ram_dpEbnonesadr164161641611acf346 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : U1/w_pll_50m, loads : 7571
  Net : U1/w_pll_100m, loads : 25
  Net : U1/clk_N_9581, loads : 4
  Net : i_clk_50m_c, loads : 1
  Net : c25x_fpga_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 548
Top 10 highest fanout Clock Enables:
  Net : U8/u3/u1/o_ntp_server_send_63__N_12426, loads : 64
  Net : U8/u3/u1/w_pll_50m_enable_4676, loads : 64
  Net : U5/U3/U1/w_pll_50m_enable_3779, loads : 64
  Net : U8/u3/u1/o_ntp_server_get_63__N_12422, loads : 64
  Net : U8/u5/w_pll_50m_enable_2605, loads : 50
  Net : U5/U3/U3/w_pll_50m_enable_3023, loads : 50
  Net : U8/u4/w_pll_50m_enable_1726, loads : 50
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_222, loads : 50
  Net : U8/u5/U2/w_pll_50m_enable_3574, loads : 50
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_174, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : U8/u1/n225953, loads : 3859
  Net : U8/u3/u1/rst_n_N_9272, loads : 2377
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/reset_rvl_n, loads : 430
  Net : c25x_fpga_reveal_coretop_instance/jtck_N_17017, loads : 400
  Net : c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jrstn_N_17015, loads : 395
  Net : U8/u5/w_sram_addr_eth[0], loads : 388
  Net : U8/u5/w_sram_addr_eth[1], loads : 270
  Net : U8/u1/r_state[2], loads : 251
  Net : U8/u1/r_state[0], loads : 250
  Net : U8/u1/u1/r_state_5__N_9780[3], loads : 248
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk502 [get_nets clk_N_9581]            |            -|            -|     0  
                                        |             |             |
create_clock -period 10.000000 -name    |             |             |
clk501 [get_nets                        |             |             |
\c25x_fpga_reveal_coretop_instance/jtck[|             |             |
0]]                                     |  100.000 MHz|   73.638 MHz|    13 *
                                        |             |             |
create_clock -period 10.000000          |             |             |
-waveform { 0.000000 5.000000 } -name   |             |             |
w_pll_100m [ get_nets { w_pll_100m } ]  |  100.000 MHz|  139.431 MHz|     5  
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
w_pll_50m [ get_nets { w_pll_50m_N } ]  |   50.000 MHz|   39.268 MHz|    27 *
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
i_clk_50m [ get_ports { i_clk_50m } ]   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 458.500  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 90.094  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-25F -t CABGA256 -s 6 -oc Industrial   "c25x_fpga_c25x_fpga.ngd" -o "c25x_fpga_c25x_fpga_map.ncd" -pr "c25x_fpga_c25x_fpga.prf" -mp "c25x_fpga_c25x_fpga.mrp" -lpf "D:/Project/H100_FPGA/c25x_fpga/c25x_fpga_c25x_fpga.lpf" -lpf "D:/Project/H100_FPGA/c25x_fpga.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: c25x_fpga_c25x_fpga.ngd
   Picdevice="LFE5U-25F"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCABGA256, Performance used: 6.

Loading device for application map from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.

Running general design DRC...

Removing unused logic...

Optimizing...

8076 CCU2 constant inputs absorbed.

    <postMsg mid="51001027" type="Warning" dynamic="1" navigation="0" arg0="w_rst_n"  />



Design Summary:
   Number of registers:   8003 out of 24879 (32%)
      PFU registers:         8003 out of 24288 (33%)
      PIO registers:            0 out of   591 (0%)
   Number of SLICEs:     11134 out of 12144 (92%)
      SLICEs as Logic/ROM:  11134 out of 12144 (92%)
      SLICEs as RAM:            0 out of  9108 (0%)
      SLICEs as Carry:       2617 out of 12144 (22%)
   Number of LUT4s:        19470 out of 24288 (80%)
      Number used as logic LUTs:        14236
      Number used as distributed RAM:     0
      Number used as ripple logic:      5234
      Number used as shift registers:     0
   Number of PIO sites used: 74 out of 197 (38%)
   Number of block RAMs:  23 out of 56 (41%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          7
   MULT9X9D            4
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  18 out of 56 (32 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  4
     Net w_pll_50m: 4476 loads, 4472 rising, 4 falling (Driver: U1/PLLInst_0 )
     Net i_clk_50m_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_clk_50m )
     Net jtaghub16_jtck: 257 loads, 0 rising, 257 falling (Driver: sa5phub/genblk8.jtagg_u )
     Net w_pll_100m: 15 loads, 15 rising, 0 falling (Driver: U1/PLLInst_0 )
   Number of Clock Enables:  546
     Net w_pll_50m_enable_3100: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_2082: 8 loads, 8 LSLICEs
     Net U8/u5/o_sram_store_flag_3__N_14350: 2 loads, 2 LSLICEs
     Net w_pll_50m_enable_2184: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2605: 25 loads, 25 LSLICEs
     Net U8/u5/w_pll_50m_enable_370: 26 loads, 26 LSLICEs
     Net U8/u5/w_pll_50m_enable_532: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1791: 8 loads, 8 LSLICEs
     Net U8/u5/r_cmd_make: 12 loads, 12 LSLICEs
     Net U8/u5/w_pll_50m_enable_1648: 12 loads, 12 LSLICEs
     Net U8/u5/w_pll_50m_enable_529: 16 loads, 16 LSLICEs
     Net U8/u5/w_pll_50m_enable_400: 1 loads, 1 LSLICEs
     Net U8/u5/r_opto_ram_wren_N_16357: 4 loads, 4 LSLICEs
     Net U8/u5/r_opto_ram_wren: 2 loads, 0 LSLICEs
     Net U8/u5/r_code_seque_reg_15__N_15139: 9 loads, 9 LSLICEs
     Net U8/u5/o_sram_store_flag_0__N_14373: 2 loads, 2 LSLICEs
     Net U8/u5/w_pll_50m_enable_1657: 5 loads, 5 LSLICEs
     Net U8/u5/w_pll_50m_enable_528: 16 loads, 16 LSLICEs
     Net U8/u5/w_pll_50m_enable_430: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_432: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_434: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_841: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_4186: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_573: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_612: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_643: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_690: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_895: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_526: 20 loads, 20 LSLICEs
     Net U8/u5/w_pll_50m_enable_910: 13 loads, 13 LSLICEs
     Net U8/u5/w_pll_50m_enable_925: 10 loads, 10 LSLICEs
     Net U8/u5/w_pll_50m_enable_956: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_487: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_720: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_750: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_765: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_780: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_705: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1426: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1411: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1396: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1380: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1213: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_735: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1175: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_795: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_810: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_1156: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1092: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1064: 17 loads, 17 LSLICEs
     Net U8/u5/w_pll_50m_enable_1032: 20 loads, 20 LSLICEs
     Net U8/u5/w_pll_50m_enable_4682: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_542: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_550: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_566: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_581: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_597: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_628: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_659: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_675: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_826: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_857: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_4546: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_941: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_972: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_973: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_974: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_975: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_976: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_977: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_978: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_979: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_1138: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_2940: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_1198: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_1316: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_4656: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_4657: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_3786: 8 loads, 8 LSLICEs
     Net U8/u5/w_pll_50m_enable_2663: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_4572: 5 loads, 5 LSLICEs
     Net U8/u5/w_pll_50m_enable_1784: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_4544: 9 loads, 9 LSLICEs
     Net U8/u5/w_pll_50m_enable_2931: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2938: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_4075: 4 loads, 4 LSLICEs
     Net U8/u5/w_pll_50m_enable_2181: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2182: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2271: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2272: 1 loads, 1 LSLICEs
     Net U8/u5/r_time_stamp_set_63__N_15925: 8 loads, 8 LSLICEs
     Net o_program_n_N_16250: 1 loads, 1 LSLICEs
     Net w_rst_n: 16 loads, 16 LSLICEs
     Net U8/u5/r_measure_switch_N_16312: 1 loads, 1 LSLICEs
     Net U8/u5/w_pll_50m_enable_2939: 1 loads, 1 LSLICEs
     Net U8/r_program_sig_N_16316: 1 loads, 1 LSLICEs
     Net U8/w_pll_50m_enable_1759: 16 loads, 16 LSLICEs
     Net U8/u5/U2/w_pll_50m_enable_3574: 25 loads, 25 LSLICEs
     Net U8/u5/U2/w_pll_50m_enable_3588: 7 loads, 7 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3451: 16 loads, 16 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3468: 27 loads, 27 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1276: 8 loads, 8 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1261: 8 loads, 8 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1246: 9 loads, 9 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_1630: 1 loads, 1 LSLICEs
     Net U8/u5/U1/w_pll_50m_enable_3482: 7 loads, 7 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3647: 2 loads, 2 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3677: 15 loads, 15 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3707: 8 loads, 8 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_3749: 32 loads, 32 LSLICEs
     Net U8/u5/U1/U1/w_pll_50m_enable_1622: 1 loads, 1 LSLICEs
     Net U8/r_state_3__N_12696[1]: 7 loads, 7 LSLICEs
     Net U8/u4/w_pll_50m_enable_1726: 26 loads, 26 LSLICEs
     Net U8/w_pll_50m_enable_3385: 25 loads, 25 LSLICEs
     Net U8/u4/w_pll_50m_enable_1742: 7 loads, 7 LSLICEs
     Net w_pll_50m_enable_4410: 49 loads, 49 LSLICEs
     Net w_pll_50m_enable_4536: 66 loads, 66 LSLICEs
     Net w_pll_50m_enable_4473: 33 loads, 33 LSLICEs
     Net U8/u3/u2/w_pll_50m_enable_4232: 6 loads, 6 LSLICEs
     Net U8/u3/u2/o_data_out_7__N_12689: 4 loads, 4 LSLICEs
     Net U8/w_send_data_req_udp: 2 loads, 0 LSLICEs
     Net U8/u3/u2/w_pll_50m_enable_4216: 6 loads, 6 LSLICEs
     Net U8/u3/u1/w_pll_50m_enable_4676: 32 loads, 32 LSLICEs
     Net U8/w_recv_ack_udp: 12 loads, 12 LSLICEs
     Net U8/u3/u1/o_ntp_server_get_63__N_12422: 32 loads, 32 LSLICEs
     Net U8/u3/u1/o_ntp_server_send_63__N_12426: 32 loads, 32 LSLICEs
     Net U8/u3/u1/w_pll_50m_enable_3820: 12 loads, 12 LSLICEs
     Net w_packet_pingpang: 4 loads, 0 LSLICEs
     Net U8/u2/o_send_num_15__N_11663: 6 loads, 6 LSLICEs
     Net U8/u2/o_data_out_7__N_11681: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2081: 16 loads, 16 LSLICEs
     Net U8/w_send_data_req: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_2059: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2052: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_1986: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1940: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1829: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_4684: 6 loads, 6 LSLICEs
     Net U8/u2/r_eth_data_wren: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_3940: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1806: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1814: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1822: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1844: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1854: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_1862: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1869: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1883: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1891: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_1900: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1907: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1917: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1925: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_1933: 4 loads, 4 LSLICEs
     Net w_calib_pingpang: 4 loads, 0 LSLICEs
     Net U8/u2/w_calib_rddata2_7__N_11524: 2 loads, 0 LSLICEs
     Net U8/u2/w_packet_rddata2_7__N_11510: 2 loads, 0 LSLICEs
     Net U8/u2/w_pll_50m_enable_1963: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_1968: 3 loads, 3 LSLICEs
     Net U8/u2/w_pll_50m_enable_1971: 2 loads, 2 LSLICEs
     Net U8/u2/w_pll_50m_enable_1979: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2935: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4025: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_2029: 4 loads, 4 LSLICEs
     Net U8/u2/w_pll_50m_enable_2037: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_2042: 3 loads, 3 LSLICEs
     Net U8/u2/w_pll_50m_enable_2045: 2 loads, 2 LSLICEs
     Net U8/u2/w_pll_50m_enable_2180: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_3998: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_4144: 6 loads, 6 LSLICEs
     Net U8/u2/w_pll_50m_enable_4153: 5 loads, 5 LSLICEs
     Net U8/u2/w_pll_50m_enable_4180: 9 loads, 9 LSLICEs
     Net U8/u2/w_pll_50m_enable_2934: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_4569: 1 loads, 1 LSLICEs
     Net U8/u2/w_pll_50m_enable_2662: 1 loads, 1 LSLICEs
     Net U8/u2/w_packet_rddata1_7__N_11507: 2 loads, 0 LSLICEs
     Net U8/u2/w_calib_rddata1_7__N_11521: 2 loads, 0 LSLICEs
     Net U8/u1/r_isTCPorUDP: 4 loads, 0 LSLICEs
     Net U8/u1/w_pll_50m_enable_2267: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_2255: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2179: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_255: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2145: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_257: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2130: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_259: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_261: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2138: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2156: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_3715: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_3986: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3987: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3988: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3989: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_4639: 23 loads, 23 LSLICEs
     Net U8/u1/w_pll_50m_enable_4667: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_50m_enable_4571: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_533: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_2014: 4 loads, 4 LSLICEs
     Net result_start_pulse: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_2277: 2 loads, 2 LSLICEs
     Net w_pll_50m_enable_2680: 4 loads, 4 LSLICEs
     Net w_pll_50m_enable_2015: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_4134: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_2376: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_4132: 18 loads, 18 LSLICEs
     Net w_pll_50m_enable_1631: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_3857: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_983: 6 loads, 6 LSLICEs
     Net w_pll_50m_enable_980: 3 loads, 3 LSLICEs
     Net w_pll_50m_enable_4547: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_50m_enable_3135: 6 loads, 6 LSLICEs
     Net U8/u1/w_pll_50m_enable_2088: 3 loads, 3 LSLICEs
     Net U8/u1/w_pll_50m_enable_2098: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_2095: 2 loads, 2 LSLICEs
     Net U8/u1/w_pll_50m_enable_2108: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2115: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2146: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2148: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_2164: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2172: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_3126: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3127: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3128: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3130: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3595: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_2248: 4 loads, 4 LSLICEs
     Net U8/u1/w_pll_50m_enable_4133: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3716: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_3146: 8 loads, 8 LSLICEs
     Net U8/u1/w_pll_50m_enable_3719: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3717: 1 loads, 1 LSLICEs
     Net U8/u1/w_pll_50m_enable_3718: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_3809: 10 loads, 10 LSLICEs
     Net U8/u1/o_recv_data_tcp_7__N_9478: 2 loads, 0 LSLICEs
     Net U8/u1/u4/fcnt_en: 6 loads, 6 LSLICEs
     Net U8/u1/u4/wren_i: 8 loads, 6 LSLICEs
     Net U8/u1/u4/rden_i: 8 loads, 6 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_4609: 16 loads, 16 LSLICEs
     Net U8/u1/u1/r_byte_size_16__N_10932: 36 loads, 36 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_3332: 8 loads, 8 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_4163: 6 loads, 6 LSLICEs
     Net U8/u1/u1/w_pll_50m_enable_3387: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1599: 2 loads, 2 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1586: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1587: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_1588: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_4613: 16 loads, 16 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3692: 1 loads, 1 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3684: 4 loads, 4 LSLICEs
     Net U8/u1/u1/u1/w_pll_50m_enable_3691: 4 loads, 4 LSLICEs
     Net U7/w_pll_50m_enable_2226: 16 loads, 16 LSLICEs
     Net U7/w_pll_50m_enable_1144: 6 loads, 6 LSLICEs
     Net U7/w_pll_50m_enable_1914: 8 loads, 8 LSLICEs
     Net U7/w_pll_50m_enable_4263: 5 loads, 5 LSLICEs
     Net U7/w_pll_50m_enable_1948: 8 loads, 8 LSLICEs
     Net U7/w_pll_50m_enable_2341: 1 loads, 1 LSLICEs
     Net U7/w_pll_50m_enable_4548: 4 loads, 4 LSLICEs
     Net U7/U2/w_pll_50m_enable_4236: 4 loads, 4 LSLICEs
     Net U7/U2/w_pll_50m_enable_3132: 1 loads, 1 LSLICEs
     Net U7/U2/w_pll_50m_enable_3134: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1624: 9 loads, 9 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3321: 7 loads, 7 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1601: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_1632: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3944: 3 loads, 3 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3325: 1 loads, 1 LSLICEs
     Net U7/U2/u1/w_pll_50m_enable_3324: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1382: 2 loads, 2 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_4679: 8 loads, 8 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1580: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3654: 8 loads, 8 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1582: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/r_state[2]: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_1623: 1 loads, 1 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3661: 4 loads, 4 LSLICEs
     Net U7/U2/u1/u1/w_pll_50m_enable_3662: 1 loads, 1 LSLICEs
     Net w_pll_50m_enable_3930: 16 loads, 16 LSLICEs
     Net r_rst_cnt_15__N_33: 9 loads, 9 LSLICEs
     Net w_pll_50m_enable_2822: 25 loads, 25 LSLICEs
     Net r_adc_state_7__N_1786[1]: 11 loads, 11 LSLICEs
     Net w_pll_50m_enable_4580: 16 loads, 16 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_122: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_125: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/op_code_2__N_17656: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17607: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_39: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_40: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17607_adj_21602: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_37: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_38: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/op_code_2__N_17607_adj_21604: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_35: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_36: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_50: 12 loads, 12 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_227: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_226: 9 loads, 9 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/num_then_wen: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_128: 3 loads, 3 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17017_enable_340: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_131: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/cnt_contig_reg_wen: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/next_then_reg_wen: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_206: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17017_enable_343: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/te_0/jtck_N_17017_enable_358: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_135: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_139: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_143: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_147: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_151: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_155: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_159: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_163: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_167: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_171: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_175: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_179: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_183: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_187: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_191: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_211: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_228: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_41: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reg0_read_N_18184: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_51: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/clk[0]_N_keep_enable_10: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_62: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtck_N_17017_enable_271: 25 loads, 25 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_74: 7 loads, 7 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_83: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/trace_dout_int_115__N_18411: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_92: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_101: 6 loads, 6 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_110: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_119: 5 loads, 5 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_229: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_20: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_53: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_32: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_33: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/tm_u/clk[0]_N_keep_enable_34: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtck_N_17017_enable_321: 25 loads, 25 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtck_N_17017_enable_337: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_35: 9 loads, 9 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_42: 4 loads, 4 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_222: 26 loads, 26 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_174: 25 loads, 25 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_77: 28 loads, 28 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_92: 8 loads, 8 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_16: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_15: 2 loads, 2 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_20: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_9: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_10: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_18: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_19: 1 loads, 1 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/jtag_int_u/jtck_N_17017_enable_207: 17 loads, 17 LSLICEs
     Net w_zero_sign: 10 loads, 10 LSLICEs
     Net w_motor_state: 1 loads, 1 LSLICEs
     Net U2/U4/w_pll_50m_enable_1915: 12 loads, 12 LSLICEs
     Net U2/U4/w_pll_50m_enable_3931: 7 loads, 7 LSLICEs
     Net U2/U4/w_pll_50m_enable_4219: 12 loads, 12 LSLICEs
     Net w_pll_50m_enable_4264: 21 loads, 21 LSLICEs
     Net U2/U4/w_pll_50m_enable_4568: 8 loads, 8 LSLICEs
     Net w_pll_50m_enable_2875: 26 loads, 26 LSLICEs
     Net w_pll_50m_enable_2927: 26 loads, 26 LSLICEs
     Net U2/U3/w_pll_50m_enable_4680: 16 loads, 16 LSLICEs
     Net U2/U3/w_pll_50m_enable_49: 8 loads, 8 LSLICEs
     Net U2/U3/w_pll_50m_enable_4005: 1 loads, 1 LSLICEs
     Net U2/w_pll_50m_enable_4096: 6 loads, 6 LSLICEs
     Net U2/w_pll_50m_enable_1956: 4 loads, 4 LSLICEs
     Net U2/U3/w_pll_50m_enable_2566: 2 loads, 2 LSLICEs
     Net U2/U3/w_pll_50m_enable_4031: 2 loads, 2 LSLICEs
     Net U2/U2/r_state_cnt_3__N_373: 5 loads, 5 LSLICEs
     Net U2/U2/w_pll_50m_enable_4567: 4 loads, 4 LSLICEs
     Net U2/U2/w_pll_50m_enable_3983: 2 loads, 2 LSLICEs
     Net U2/U1/o_opto_switch_N_109: 1 loads, 1 LSLICEs
     Net U2/U1/w_pll_50m_enable_4271: 8 loads, 8 LSLICEs
     Net U3/w_pll_50m_enable_104: 1 loads, 1 LSLICEs
     Net U3/w_pll_50m_enable_2083: 1 loads, 1 LSLICEs
     Net U3/u5/r_pulse_sig: 6 loads, 6 LSLICEs
     Net U3/u4/w_pll_50m_enable_4117: 9 loads, 9 LSLICEs
     Net U3/u4/r_dist_state_7__N_2865: 22 loads, 22 LSLICEs
     Net U3/u4/r_dist_state_7__N_2867: 12 loads, 12 LSLICEs
     Net U3/u4/r_mult_en: 17 loads, 16 LSLICEs
     Net U3/u4/w_pll_50m_enable_2942: 1 loads, 1 LSLICEs
     Net U3/u4/w_pll_50m_enable_4206: 8 loads, 8 LSLICEs
     Net U3/u3/r_apd_temp_15__N_2161: 4 loads, 4 LSLICEs
     Net U3/u3/r_mult_en: 25 loads, 24 LSLICEs
     Net U3/u3/w_pll_50m_enable_4579: 8 loads, 8 LSLICEs
     Net U3/u3/w_pll_50m_enable_2106: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_992: 23 loads, 23 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_986: 7 loads, 7 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_985: 11 loads, 11 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_534: 5 loads, 5 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_990: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_1852: 3 loads, 3 LSLICEs
     Net U3/u3/U1/r_mult_en: 8 loads, 8 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_3914: 3 loads, 3 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_1668: 1 loads, 1 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_3975: 16 loads, 16 LSLICEs
     Net U3/u3/U1/w_pll_50m_enable_1377: 26 loads, 26 LSLICEs
     Net U3/u3/U1/n235850: 1 loads, 0 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3333: 2 loads, 2 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3494: 11 loads, 11 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_3525: 32 loads, 32 LSLICEs
     Net U3/u3/U1/U2/w_pll_50m_enable_1629: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_78: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_81: 1 loads, 1 LSLICEs
     Net U3/u2/w_pll_50m_enable_3335: 3 loads, 3 LSLICEs
     Net U3/u1/o_adc1_value_9__N_1834: 5 loads, 5 LSLICEs
     Net U3/u1/o_adc2_value_9__N_1835: 5 loads, 5 LSLICEs
     Net U3/u1/w_pll_50m_enable_2452: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_982: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_1315: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2716: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2717: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2703: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2737: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2682: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2705: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2684: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2700: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2643: 1 loads, 1 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_4089: 3 loads, 3 LSLICEs
     Net U3/u1/u1/w_pll_50m_enable_2794: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2963: 8 loads, 8 LSLICEs
     Net U5/u2/w_pll_50m_enable_125: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2773: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2772: 2 loads, 2 LSLICEs
     Net U5/u2/w_pll_50m_enable_1046: 1 loads, 1 LSLICEs
     Net U5/u2/no_first_flag_N_3967: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_525: 2 loads, 2 LSLICEs
     Net U5/u2/w_pll_50m_enable_2948: 3 loads, 3 LSLICEs
     Net U5/u2/spi_rw_flag_N_3945: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_3789: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_3790: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_2956: 8 loads, 8 LSLICEs
     Net U5/u2/w_pll_50m_enable_2659: 1 loads, 1 LSLICEs
     Net U5/u2/w_pll_50m_enable_4066: 3 loads, 3 LSLICEs
     Net U5/u2/u_mpt2042_spi_top/w_pll_50m_enable_4668: 5 loads, 5 LSLICEs
     Net U5/u2/u_mpt2042_spi_top/spi_clk_cnt_flag_N_4116: 1 loads, 1 LSLICEs
     Net U5/U7/r_packet_state_9__N_8262: 4 loads, 4 LSLICEs
     Net U5/U7/w_pll_50m_enable_2359: 5 loads, 5 LSLICEs
     Net U5/U7/w_pll_50m_enable_2330: 26 loads, 26 LSLICEs
     Net U5/U7/w_pll_50m_enable_4085: 2 loads, 2 LSLICEs
     Net U5/U7/w_pll_50m_enable_2346: 7 loads, 7 LSLICEs
     Net U5/U7/w_pll_50m_enable_3139: 5 loads, 5 LSLICEs
     Net U5/U6/r_packet_state_9__N_7872: 4 loads, 4 LSLICEs
     Net U5/U6/w_pll_50m_enable_2544: 16 loads, 16 LSLICEs
     Net U5/U6/w_pll_50m_enable_2492: 5 loads, 5 LSLICEs
     Net U5/U6/r_packet_state_9__N_7941[0]: 5 loads, 5 LSLICEs
     Net U5/U6/w_pll_50m_enable_2408: 27 loads, 27 LSLICEs
     Net U5/U6/w_pll_50m_enable_4570: 5 loads, 5 LSLICEs
     Net U5/U6/w_pll_50m_enable_3140: 4 loads, 4 LSLICEs
     Net U5/U6/w_pll_50m_enable_1619: 1 loads, 1 LSLICEs
     Net U5/U6/w_pll_50m_enable_4082: 4 loads, 4 LSLICEs
     Net U5/U6/o_scan_counter_15__N_8034: 9 loads, 9 LSLICEs
     Net U5/U6/w_pll_50m_enable_2476: 25 loads, 25 LSLICEs
     Net U5/U6/o_first_angle_15__N_8073: 23 loads, 23 LSLICEs
     Net U5/U6/w_pll_50m_enable_2524: 1 loads, 1 LSLICEs
     Net U5/w_pll_50m_enable_2769: 25 loads, 25 LSLICEs
     Net U5/U4/w_pll_50m_enable_2692: 5 loads, 5 LSLICEs
     Net U5/U4/w_pll_50m_enable_2653: 5 loads, 5 LSLICEs
     Net U5/U4/w_pll_50m_enable_167: 1 loads, 1 LSLICEs
     Net U5/U4/w_pll_50m_enable_3787: 4 loads, 4 LSLICEs
     Net U5/U4/w_pll_50m_enable_4103: 4 loads, 4 LSLICEs
     Net U5/U4/w_pll_50m_enable_3141: 1 loads, 1 LSLICEs
     Net U5/U4/w_dist_rddata1_63__N_6980: 2 loads, 0 LSLICEs
     Net U5/U4/w_dist_rddata2_63__N_6989: 2 loads, 0 LSLICEs
     Net U5/w_dist_sig: 8 loads, 8 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3275: 5 loads, 5 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3276: 2 loads, 2 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3283: 4 loads, 4 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_3315: 16 loads, 16 LSLICEs
     Net U5/U4/U3/w_pll_50m_enable_1633: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_2637: 16 loads, 16 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3115: 13 loads, 13 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3124: 5 loads, 5 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3164: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3179: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3194: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3209: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3224: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3239: 16 loads, 16 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3252: 7 loads, 7 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_2560: 3 loads, 3 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_1133: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3895: 17 loads, 17 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3880: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3910: 13 loads, 13 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_4686: 3 loads, 3 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3824: 3 loads, 3 LSLICEs
     Net U5/U3/U4/r_mult1_en: 8 loads, 8 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3822: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3825: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_3827: 1 loads, 1 LSLICEs
     Net U5/U3/U4/w_pll_50m_enable_1576: 35 loads, 35 LSLICEs
     Net U5/U3/U4/n235866: 2 loads, 0 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_3646: 16 loads, 16 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_2665: 1 loads, 1 LSLICEs
     Net U5/U3/U4/U3/w_pll_50m_enable_3612: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1076: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1075: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3861: 4 loads, 4 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3023: 25 loads, 25 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3052: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3070: 2 loads, 2 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1101: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1103: 2 loads, 2 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3085: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3037: 7 loads, 7 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3842: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1659: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1662: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1663: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1664: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1665: 1 loads, 1 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4022: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4687: 3 loads, 3 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_4689: 3 loads, 3 LSLICEs
     Net U5/U3/U3/r_mult1_en: 2 loads, 2 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_3068: 8 loads, 8 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1526: 25 loads, 25 LSLICEs
     Net U5/U3/U3/r_mult2_en: 1 loads, 1 LSLICEs
     Net U5/U3/U3/n235864: 1 loads, 0 LSLICEs
     Net U5/U3/U3/w_pll_50m_enable_1476: 26 loads, 26 LSLICEs
     Net U5/U3/U3/n235862: 1 loads, 0 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_59: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_60: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_61: 1 loads, 1 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_1073: 13 loads, 13 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_1072: 11 loads, 11 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_2622: 14 loads, 14 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_1068: 10 loads, 10 LSLICEs
     Net U5/U3/U2/w_pll_50m_enable_1074: 1 loads, 1 LSLICEs
     Net U5/U3/U1/w_pll_50m_enable_3779: 16 loads, 16 LSLICEs
     Net U5/U3/U1/w_pll_50m_enable_1617: 1 loads, 1 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  75
     Net n93081: 6 loads, 6 LSLICEs
     Net n235861: 2326 loads, 2326 LSLICEs
     Net r_rst_n: 1344 loads, 1344 LSLICEs
     Net n225504: 1 loads, 1 LSLICEs
     Net n225494: 1 loads, 1 LSLICEs
     Net n225584: 1 loads, 1 LSLICEs
     Net n225580: 1 loads, 1 LSLICEs
     Net n225574: 1 loads, 1 LSLICEs
     Net n225572: 1 loads, 1 LSLICEs
     Net n225566: 1 loads, 1 LSLICEs
     Net n41371: 5 loads, 5 LSLICEs
     Net n67119: 6 loads, 6 LSLICEs
     Net n5663: 3 loads, 3 LSLICEs
     Net n225434: 9 loads, 9 LSLICEs
     Net n62777: 1 loads, 1 LSLICEs
     Net n225561: 1 loads, 1 LSLICEs
     Net n225552: 1 loads, 1 LSLICEs
     Net n225559: 1 loads, 1 LSLICEs
     Net n225465: 1 loads, 1 LSLICEs
     Net n225548: 1 loads, 1 LSLICEs
     Net n225615: 1 loads, 1 LSLICEs
     Net n225613: 1 loads, 1 LSLICEs
     Net n225611: 1 loads, 1 LSLICEs
     Net n225595: 1 loads, 1 LSLICEs
     Net n225609: 1 loads, 1 LSLICEs
     Net n225593: 1 loads, 1 LSLICEs
     Net n225589: 1 loads, 1 LSLICEs
     Net n225527: 1 loads, 1 LSLICEs
     Net n225364: 1 loads, 1 LSLICEs
     Net n225544: 1 loads, 1 LSLICEs
     Net n5323: 2 loads, 2 LSLICEs
     Net n79280: 3 loads, 3 LSLICEs
     Net n225440: 1 loads, 1 LSLICEs
     Net n47225: 6 loads, 6 LSLICEs
     Net n47228: 6 loads, 6 LSLICEs
     Net n41374: 3 loads, 3 LSLICEs
     Net n225954: 1 loads, 1 LSLICEs
     Net n225955: 1 loads, 1 LSLICEs
     Net n225956: 1 loads, 1 LSLICEs
     Net n47339: 10 loads, 10 LSLICEs
     Net U8/u1/o_recv_data_udp_7__N_9495: 22 loads, 20 LSLICEs
     Net jtaghub16_jrstn: 248 loads, 248 LSLICEs
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n: 260 loads, 246 LSLICEs
     Net U2/U3/n225558: 1 loads, 1 LSLICEs
     Net U2/U3/n225560: 1 loads, 1 LSLICEs
     Net U2/U3/n225562: 1 loads, 1 LSLICEs
     Net U2/U3/n225570: 1 loads, 1 LSLICEs
     Net U2/U3/n225573: 1 loads, 1 LSLICEs
     Net U2/U3/n225575: 1 loads, 1 LSLICEs
     Net U2/U3/n225581: 1 loads, 1 LSLICEs
     Net U2/U3/n225585: 1 loads, 1 LSLICEs
     Net U2/U3/n225590: 1 loads, 1 LSLICEs
     Net U2/U3/n225608: 1 loads, 1 LSLICEs
     Net U2/U3/n225610: 1 loads, 1 LSLICEs
     Net U2/U3/n225612: 1 loads, 1 LSLICEs
     Net U2/U3/n225614: 1 loads, 1 LSLICEs
     Net U2/U3/n225616: 1 loads, 1 LSLICEs
     Net U2/U3/n225628: 1 loads, 1 LSLICEs
     Net U2/U3/n225981: 1 loads, 1 LSLICEs
     Net U3/u3/n225531: 1 loads, 1 LSLICEs
     Net U3/u3/n225546: 1 loads, 1 LSLICEs
     Net U3/u3/n225551: 1 loads, 1 LSLICEs
     Net U3/u3/n225557: 1 loads, 1 LSLICEs
     Net U3/u3/n225459: 1 loads, 1 LSLICEs
     Net U3/u3/n225993: 1 loads, 1 LSLICEs
     Net U3/u3/n226001: 1 loads, 1 LSLICEs
     Net U3/u3/n225514: 1 loads, 1 LSLICEs
     Net U3/u3/n225502: 1 loads, 1 LSLICEs
     Net U3/u3/n225493: 1 loads, 1 LSLICEs
     Net U5/u2/n5292: 4 loads, 4 LSLICEs
     Net U5/u2/spi_rdat[4]: 1 loads, 1 LSLICEs
     Net U5/u2/n92858: 2 loads, 2 LSLICEs
     Net U5/u2/n92857: 2 loads, 2 LSLICEs
     Net U5/U3/U3/n47345: 8 loads, 8 LSLICEs
     Net U5/U3/U3/n47343: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n235861: 2460 loads
     Net r_rst_n: 1344 loads
     Net w_sram_addr_eth[0]: 390 loads
     Net w_sram_addr_eth[1]: 272 loads
     Net c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n: 261 loads
     Net jtaghub16_jrstn: 251 loads
     Net r_state_5__N_9780[3]: 250 loads
     Net U8/u1/r_state[2]: 250 loads
     Net U8/u1/r_state[0]: 249 loads
     Net U8/u1/r_state[1]: 240 loads
 

   Number of warnings:  1
   Number of errors:    0


. MULT9X9D  U2/U4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U3/u4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT9X9D  U3/u3/U4/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U3/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT9X9D  U3/u3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE

. MULT18X18D  U3/u3/U1/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U4/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U4/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U3/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U3/U3/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  U5/U1/U2/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 14 secs  
Total REAL Time: 16 secs  
Peak Memory Usage: 301 MB

Dumping design to file c25x_fpga_c25x_fpga_map.ncd.

ncd2vdb "c25x_fpga_c25x_fpga_map.ncd" ".vdbs/c25x_fpga_c25x_fpga_map.vdb"

Loading device for application ncd2vdb from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.

trce -f "c25x_fpga_c25x_fpga.mt" -o "c25x_fpga_c25x_fpga.tw1" "c25x_fpga_c25x_fpga_map.ncd" "c25x_fpga_c25x_fpga.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c25x_fpga_c25x_fpga_map.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jun 04 09:45:35 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 74199 connections (93.13% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jun 04 09:45:36 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 76648 connections (96.20% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 318 MB


mpartrce -p "c25x_fpga_c25x_fpga.p2t" -f "c25x_fpga_c25x_fpga.p3t" -tf "c25x_fpga_c25x_fpga.pt" "c25x_fpga_c25x_fpga_map.ncd" "c25x_fpga_c25x_fpga.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "c25x_fpga_c25x_fpga_map.ncd"
Wed Jun 04 09:45:38 2025

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Project/H100_FPGA/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.dir/5_1.ncd c25x_fpga_c25x_fpga.prf
Preference file: c25x_fpga_c25x_fpga.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file c25x_fpga_c25x_fpga_map.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      74/197          37% used
                     74/197          37% bonded

   SLICE          11134/12144        91% used

   JTAG               1/1           100% used
   EBR               23/56           41% used
   PLL                1/2            50% used
   MULT9              4/56            7% used
   MULT18             7/28           25% used
   CCLK               1/1           100% used


58 potential circuit loops found in timing analysis.
Number of Signals: 27958
Number of Connections: 79675

Pin Constraint Summary:
   72 out of 74 pins locked (97% locked).


INFO: CLKI 'i_clk_50m' at E7 driving 'U1/PLLInst_0' must use PCLK.
The following 16 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 257/0/0)
    w_pll_50m (driver: U1/PLLInst_0, clk/ce/sr load #: 4476/0/0)
    w_pll_100m (driver: U1/PLLInst_0, clk/ce/sr load #: 15/0/0)
    n235861 (driver: SLICE_9777, clk/ce/sr load #: 0/0/2326)
    r_rst_n (driver: SLICE_5901, clk/ce/sr load #: 0/0/1344)
    c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n (driver: c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/SLICE_9232, clk/ce/sr load #: 0/0/260)
    jtaghub16_jrstn (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 0/0/248)
    w_pll_50m_enable_4536 (driver: U8/u3/u3/SLICE_4189, clk/ce/sr load #: 0/66/0)
    w_pll_50m_enable_4410 (driver: SLICE_6911, clk/ce/sr load #: 0/49/0)
    U8/u1/u1/r_byte_size_16__N_10932 (driver: U8/u1/u1/SLICE_9034, clk/ce/sr load #: 0/36/0)
    U5/U3/U4/w_pll_50m_enable_1576 (driver: U5/U3/U4/SLICE_3219, clk/ce/sr load #: 0/35/0)
    w_pll_50m_enable_4473 (driver: U8/u3/u3/SLICE_3806, clk/ce/sr load #: 0/33/0)
    U8/u5/U1/U1/w_pll_50m_enable_3749 (driver: U8/u5/U1/U1/i181062/SLICE_7253, clk/ce/sr load #: 0/32/0)
    U8/u3/u1/w_pll_50m_enable_4676 (driver: U8/u3/u1/SLICE_4188, clk/ce/sr load #: 0/32/0)
    U8/u1/o_recv_data_udp_7__N_9495 (driver: U8/u1/SLICE_10281, clk/ce/sr load #: 0/0/22)
    i_clk_50m_c (driver: i_clk_50m, clk/ce/sr load #: 1/0/0)


No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 17 secs 


Starting Placer Phase 1.
...................................
Placer score = 8043245.
Finished Placer Phase 1.  REAL time: 1 mins 8 secs 

Starting Placer Phase 2.
..
Placer score =  7758790
Finished Placer Phase 2.  REAL time: 1 mins 21 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 1 out of 2 (50%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 5
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 892
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 4
  PRIMARY "n235861" from Q0 on comp "SLICE_9777" on site "R18C51D", CLK/CE/SR load = 519
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5901" on site "R47C48C", CLK/CE/SR load = 234
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 5
  PRIMARY "U8/u1/u1/r_byte_size_16__N_10932" from F1 on comp "U8/u1/u1/SLICE_9034" on site "R2C8C", CLK/CE/SR load = 36
  PRIMARY "U8/u1/o_recv_data_udp_7__N_9495" from F1 on comp "U8/u1/SLICE_10281" on site "R10C8A", CLK/CE/SR load = 10

  PRIMARY  : 8 out of 16 (50%)

Quadrant TR Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 17
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1376
  PRIMARY "n235861" from Q0 on comp "SLICE_9777" on site "R18C51D", CLK/CE/SR load = 744
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5901" on site "R47C48C", CLK/CE/SR load = 320
  PRIMARY "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n" from F0 on comp "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/SLICE_9232" on site "R45C61D", CLK/CE/SR load = 12
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 13
  PRIMARY "w_pll_50m_enable_4536" from F1 on comp "U8/u3/u3/SLICE_4189" on site "R18C42A", CLK/CE/SR load = 66
  PRIMARY "w_pll_50m_enable_4410" from F0 on comp "SLICE_6911" on site "R19C41C", CLK/CE/SR load = 49
  PRIMARY "U5/U3/U4/w_pll_50m_enable_1576" from Q0 on comp "U5/U3/U4/SLICE_3219" on site "R19C67B", CLK/CE/SR load = 35
  PRIMARY "w_pll_50m_enable_4473" from F1 on comp "U8/u3/u3/SLICE_3806" on site "R20C42C", CLK/CE/SR load = 33

  PRIMARY  : 10 out of 16 (62%)

Quadrant BL Clocks:
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 930
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 2
  PRIMARY "n235861" from Q0 on comp "SLICE_9777" on site "R18C51D", CLK/CE/SR load = 425
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5901" on site "R47C48C", CLK/CE/SR load = 477
  PRIMARY "U8/u5/U1/U1/w_pll_50m_enable_3749" from OFX0 on comp "U8/u5/U1/U1/i181062/SLICE_7253" on site "R48C26D", CLK/CE/SR load = 32
  PRIMARY "U8/u1/o_recv_data_udp_7__N_9495" from F1 on comp "U8/u1/SLICE_10281" on site "R10C8A", CLK/CE/SR load = 12
  PRIMARY "i_clk_50m_c" from comp "i_clk_50m" on PIO site "E7 (PT24A)", CLK/CE/SR load = 1

  PRIMARY  : 7 out of 16 (43%)

Quadrant BR Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 235
  PRIMARY "w_pll_50m" from CLKOP on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1278
  PRIMARY "w_pll_100m" from CLKOS2 on comp "U1/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 9
  PRIMARY "n235861" from Q0 on comp "SLICE_9777" on site "R18C51D", CLK/CE/SR load = 638
  PRIMARY "r_rst_n" from Q0 on comp "SLICE_5901" on site "R47C48C", CLK/CE/SR load = 313
  PRIMARY "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/reset_rvl_n" from F0 on comp "c25x_fpga_reveal_coretop_instance/c25x_fpga_la0_inst_0/SLICE_9232" on site "R45C61D", CLK/CE/SR load = 248
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 230
  PRIMARY "U8/u3/u1/w_pll_50m_enable_4676" from F1 on comp "U8/u3/u1/SLICE_4188" on site "R48C50B", CLK/CE/SR load = 32

  PRIMARY  : 8 out of 16 (50%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   74 out of 197 (37.6%) PIO sites used.
   74 out of 197 (37.6%) bonded PIO sites used.
   Number of PIO comps: 74; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 12 / 24 ( 50%) | 3.3V       | -          | -          |
| 1        | 9 / 32 ( 28%)  | 3.3V       | -          | -          |
| 2        | 21 / 32 ( 65%) | 3.3V       | -          | -          |
| 3        | 23 / 32 ( 71%) | 3.3V       | -          | -          |
| 6        | 1 / 32 (  3%)  | 3.3V       | -          | -          |
| 7        | 3 / 32 (  9%)  | 3.3V       | -          | -          |
| 8        | 5 / 13 ( 38%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14
# of MULT9                      1  2           1               
# of MULT18                           1     1        1  1  1  2
# of ALU24                                                     
# of ALU54                                                     
# of PRADD9                                                    
# of PRADD18                                                   

DSP Slice  4         Component_Type       Physical_Type           Instance_Name         
  MULT9_R13C17          MULT9X9D              MULT9            U3/u3/U2/dsp_mult_0      

DSP Slice  5         Component_Type       Physical_Type           Instance_Name         
  MULT9_R13C22          MULT9X9D              MULT9            U3/u3/U4/dsp_mult_0      
 MULT18_R13C22          MULT9X9D              MULT9            U3/u3/U3/dsp_mult_0      

DSP Slice  6         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C26         MULT18X18D             MULT18           U3/u4/U1/dsp_mult_0      

DSP Slice  8         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C38         MULT18X18D             MULT18           U5/U1/U2/dsp_mult_0      

DSP Slice  9         Component_Type       Physical_Type           Instance_Name         
  MULT9_R13C43          MULT9X9D              MULT9            U2/U4/U1/dsp_mult_0      

DSP Slice 11         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C52         MULT18X18D             MULT18          U3/u3/U1/U1/dsp_mult_0    

DSP Slice 12         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C55         MULT18X18D             MULT18          U5/U3/U3/U1/dsp_mult_0    

DSP Slice 13         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C61         MULT18X18D             MULT18          U5/U3/U3/U2/dsp_mult_0    

DSP Slice 14         Component_Type       Physical_Type           Instance_Name         
 MULT18_R13C64         MULT18X18D             MULT18          U5/U3/U4/U1/dsp_mult_0    
 MULT18_R13C65         MULT18X18D             MULT18          U5/U3/U4/U2/dsp_mult_0    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 19 secs 

Dumping design to file c25x_fpga_c25x_fpga.dir/5_1.ncd.

58 potential circuit loops found in timing analysis.
0 connections routed; 79675 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 34 secs 

Start NBR router at 09:47:13 06/04/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

58 potential circuit loops found in timing analysis.
Start NBR special constraint process at 09:47:15 06/04/25

Start NBR section for initial routing at 09:47:17 06/04/25
Level 1, iteration 1
16(0.00%) conflicts; 62362(78.27%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.343ns/0.000ns; real time: 1 mins 40 secs 
Level 2, iteration 1
13(0.00%) conflicts; 62280(78.17%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.098ns/0.000ns; real time: 1 mins 41 secs 
Level 3, iteration 1
23(0.00%) conflicts; 60372(75.77%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.849ns/0.000ns; real time: 1 mins 43 secs 
Level 4, iteration 1
3799(0.33%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.816ns/0.000ns; real time: 1 mins 54 secs 

Info: Initial congestion level at 75% usage is 2
Info: Initial congestion area  at 75% usage is 250 (7.44%)

Start NBR section for normal routing at 09:47:32 06/04/25
Level 1, iteration 1
4(0.00%) conflicts; 5639(7.08%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.816ns/0.000ns; real time: 1 mins 55 secs 
Level 2, iteration 1
1(0.00%) conflict; 5642(7.08%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.816ns/0.000ns; real time: 1 mins 56 secs 
Level 3, iteration 1
0(0.00%) conflict; 5641(7.08%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.816ns/0.000ns; real time: 1 mins 57 secs 
Level 3, iteration 2
1(0.00%) conflict; 5640(7.08%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.816ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 1
2105(0.18%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.991ns/0.000ns; real time: 2 mins 2 secs 
Level 4, iteration 2
1126(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.991ns/0.000ns; real time: 2 mins 5 secs 
Level 4, iteration 3
595(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 8 secs 
Level 4, iteration 4
327(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 9 secs 
Level 4, iteration 5
164(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 10 secs 
Level 4, iteration 6
90(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 10 secs 
Level 4, iteration 7
58(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 11 secs 
Level 4, iteration 8
31(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 12 secs 
Level 4, iteration 9
18(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 12 secs 
Level 4, iteration 10
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 13 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 13 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 14 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 14 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 14 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 09:47:52 06/04/25
58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 09:47:57 06/04/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.500ns/0.000ns; real time: 2 mins 19 secs 

Start NBR section for post-routing at 09:47:58 06/04/25
58 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.500ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.
58 potential circuit loops found in timing analysis.
Total CPU time 2 mins 28 secs 
Total REAL time: 2 mins 34 secs 
Completely routed.
End of route.  79675 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file c25x_fpga_c25x_fpga.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.500
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.170
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 31 secs 
Total REAL time to completion: 2 mins 37 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "c25x_fpga_c25x_fpga.pt" -o "c25x_fpga_c25x_fpga.twr" "c25x_fpga_c25x_fpga.ncd" "c25x_fpga_c25x_fpga.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jun 04 09:48:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 78618 connections (98.67% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jun 04 09:48:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 78618 connections (98.67% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 332 MB


iotiming  "c25x_fpga_c25x_fpga.ncd" "c25x_fpga_c25x_fpga.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 7
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 8
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: 9
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
58 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
58 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "c25x_fpga_c25x_fpga.par" 

bitgen -w "c25x_fpga_c25x_fpga.ncd" -f "c25x_fpga_c25x_fpga.t2b" -e -s "D:/Project/H100_FPGA/c25x_fpga.sec" -k "D:/Project/H100_FPGA/c25x_fpga.bek" "c25x_fpga_c25x_fpga.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from c25x_fpga_c25x_fpga.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "c25x_fpga_c25x_fpga.bit".
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 383 MB
