Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 00:38:04 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_46/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                 1312        0.007        0.000                      0                 1312        2.130        0.000                       0                  1313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.405}        4.810           207.900         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.070        0.000                      0                 1312        0.007        0.000                      0                 1312        2.130        0.000                       0                  1313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.405ns period=4.810ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.405ns period=4.810ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.810ns  (vclock rise@4.810ns - vclock rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.033ns (43.664%)  route 2.623ns (56.336%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 6.114 - 4.810 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.739ns (routing 0.001ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.001ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1312, routed)        0.739     1.685    demux/CLK
    SLICE_X112Y515       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y515       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.764 r  demux/sel_reg[1]/Q
                         net (fo=46, routed)          0.234     1.998    demux/sel[1]
    SLICE_X112Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.236 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.197     2.433    demux/p_1_in[5]
    SLICE_X112Y511       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     2.593 f  demux/sel[8]_i_240/O
                         net (fo=1, routed)           0.113     2.706    demux/sel[8]_i_240_n_0
    SLICE_X112Y510       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     2.797 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     2.823    demux/sel_reg[8]_i_213_n_0
    SLICE_X112Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     2.900 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.307     3.207    demux_n_9
    SLICE_X113Y509       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     3.344 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.153     3.497    sel[8]_i_135_n_0
    SLICE_X113Y509       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.598 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     3.613    demux/sel[8]_i_73_0[6]
    SLICE_X113Y509       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.730 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.052     3.782    demux/sel_reg[8]_i_81_n_0
    SLICE_X113Y510       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     3.864 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.312     4.176    demux_n_87
    SLICE_X114Y510       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     4.243 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.162     4.405    sel[8]_i_30_n_0
    SLICE_X114Y510       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.504 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.010     4.514    demux/sel[8]_i_25_0[7]
    SLICE_X114Y510       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.629 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.655    demux/sel_reg[8]_i_19_n_0
    SLICE_X114Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.711 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.406     5.117    demux_n_104
    SLICE_X115Y513       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.321 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.211     5.532    sel_reg[8]_i_18_n_11
    SLICE_X113Y513       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.571 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     5.586    demux/sel_reg[5]_0[6]
    SLICE_X113Y513       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.703 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.729    demux/sel_reg[8]_i_4_n_0
    SLICE_X113Y514       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.785 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.149     5.934    demux/sel_reg[8]_i_5_n_15
    SLICE_X113Y512       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.032 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.150     6.182    demux/sel[3]_i_3_n_0
    SLICE_X113Y515       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     6.282 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.059     6.341    demux/sel20_in[0]
    SLICE_X113Y515       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.810     4.810 r  
    AP13                                              0.000     4.810 r  clk (IN)
                         net (fo=0)                   0.000     4.810    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.155 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.155    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.155 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.442    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.466 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1312, routed)        0.648     6.114    demux/CLK
    SLICE_X113Y515       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.308     6.422    
                         clock uncertainty           -0.035     6.386    
    SLICE_X113Y515       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.411    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.411    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[186].z_reg[186][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.405ns period=4.810ns})
  Destination:            genblk1[186].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.405ns period=4.810ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.759ns (routing 0.001ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.001ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1312, routed)        0.759     1.415    demux/CLK
    SLICE_X104Y510       FDRE                                         r  demux/genblk1[186].z_reg[186][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y510       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.473 r  demux/genblk1[186].z_reg[186][7]/Q
                         net (fo=1, routed)           0.105     1.578    genblk1[186].reg_in/D[7]
    SLICE_X103Y509       FDRE                                         r  genblk1[186].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1312, routed)        0.876     1.822    genblk1[186].reg_in/CLK
    SLICE_X103Y509       FDRE                                         r  genblk1[186].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.314     1.509    
    SLICE_X103Y509       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.571    genblk1[186].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.405 }
Period(ns):         4.810
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.810       3.520      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.405       2.130      SLICE_X109Y510  genblk1[204].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.405       2.130      SLICE_X109Y510  genblk1[204].reg_in/reg_out_reg[1]/C



