Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Feb 20 20:23:50 2018
| Host         : LAPTOP-PK5AGDMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file keypad_drvr_timing_summary_routed.rpt -rpx keypad_drvr_timing_summary_routed.rpx
| Design       : keypad_drvr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: c1/tmp_clks_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: f1/FSM_sequential_ps_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: f1/FSM_sequential_ps_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: f1/FSM_sequential_ps_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.898        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.898        0.000                      0                   65        0.265        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.472ns (39.767%)  route 2.230ns (60.233%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.279     8.846    c1/clear
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[28]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.335    14.745    c1/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.472ns (39.767%)  route 2.230ns (60.233%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.279     8.846    c1/clear
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[29]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.335    14.745    c1/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.472ns (39.767%)  route 2.230ns (60.233%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.279     8.846    c1/clear
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[30]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.335    14.745    c1/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.472ns (39.767%)  route 2.230ns (60.233%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.279     8.846    c1/clear
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[31]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y66         FDRE (Setup_fdre_C_R)       -0.335    14.745    c1/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.472ns (39.694%)  route 2.236ns (60.306%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.286     8.853    c1/clear
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.335    14.775    c1/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.472ns (39.694%)  route 2.236ns (60.306%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.286     8.853    c1/clear
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.335    14.775    c1/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.472ns (39.694%)  route 2.236ns (60.306%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.286     8.853    c1/clear
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.335    14.775    c1/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.472ns (39.694%)  route 2.236ns (60.306%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.286     8.853    c1/clear
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[3]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.335    14.775    c1/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.596ns (39.689%)  route 2.425ns (60.311%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.474     9.042    c1/clear
    SLICE_X63Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.166 r  c1/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     9.166    c1/tmp_clks_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  c1/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.501    14.842    c1/clk
    SLICE_X63Y67         FDRE                                         r  c1/tmp_clks_reg/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y67         FDRE (Setup_fdre_C_D)        0.029    15.108    c1/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.472ns (41.262%)  route 2.095ns (58.738%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.145    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.951     6.552    c1/div_cnt_reg[2]
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.676 r  c1/tmp_clks0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.676    c1/tmp_clks0_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.226 r  c1/tmp_clks0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.226    c1/tmp_clks0_carry_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  c1/tmp_clks0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.340    c1/tmp_clks0_carry__0_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  c1/tmp_clks0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.454    c1/tmp_clks0_carry__1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  c1/tmp_clks0_carry__2/CO[3]
                         net (fo=33, routed)          1.145     8.712    c1/clear
    SLICE_X62Y60         FDRE                                         r  c1/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    c1/clk
    SLICE_X62Y60         FDRE                                         r  c1/div_cnt_reg[4]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.335    14.750    c1/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/tmp_clks_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/tmp_clks_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    c1/clk
    SLICE_X63Y67         FDRE                                         r  c1/tmp_clks_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c1/tmp_clks_reg/Q
                         net (fo=4, routed)           0.170     1.782    c1/CLK
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.827 r  c1/tmp_clks_i_1/O
                         net (fo=1, routed)           0.000     1.827    c1/tmp_clks_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  c1/tmp_clks_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.983    c1/clk
    SLICE_X63Y67         FDRE                                         r  c1/tmp_clks_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.091     1.561    c1/tmp_clks_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    c1/clk
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c1/div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.747    c1/div_cnt_reg[14]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  c1/div_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    c1/div_cnt_reg[12]_i_1_n_5
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.987    c1/clk
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[14]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.105     1.578    c1/div_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    c1/clk
    SLICE_X62Y61         FDRE                                         r  c1/div_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c1/div_cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.749    c1/div_cnt_reg[10]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  c1/div_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    c1/div_cnt_reg[8]_i_1_n_5
    SLICE_X62Y61         FDRE                                         r  c1/div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    c1/clk
    SLICE_X62Y61         FDRE                                         r  c1/div_cnt_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.105     1.579    c1/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    c1/clk
    SLICE_X62Y63         FDRE                                         r  c1/div_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c1/div_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.747    c1/div_cnt_reg[18]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  c1/div_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    c1/div_cnt_reg[16]_i_1_n_5
    SLICE_X62Y63         FDRE                                         r  c1/div_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.986    c1/clk
    SLICE_X62Y63         FDRE                                         r  c1/div_cnt_reg[18]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    c1/div_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    c1/clk
    SLICE_X62Y64         FDRE                                         r  c1/div_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c1/div_cnt_reg[22]/Q
                         net (fo=3, routed)           0.134     1.747    c1/div_cnt_reg[22]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  c1/div_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    c1/div_cnt_reg[20]_i_1_n_5
    SLICE_X62Y64         FDRE                                         r  c1/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.986    c1/clk
    SLICE_X62Y64         FDRE                                         r  c1/div_cnt_reg[22]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    c1/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    c1/clk
    SLICE_X62Y60         FDRE                                         r  c1/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c1/div_cnt_reg[6]/Q
                         net (fo=3, routed)           0.134     1.749    c1/div_cnt_reg[6]
    SLICE_X62Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  c1/div_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    c1/div_cnt_reg[4]_i_1_n_5
    SLICE_X62Y60         FDRE                                         r  c1/div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    c1/clk
    SLICE_X62Y60         FDRE                                         r  c1/div_cnt_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.105     1.579    c1/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  c1/div_cnt_reg[2]/Q
                         net (fo=3, routed)           0.134     1.750    c1/div_cnt_reg[2]
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  c1/div_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    c1/div_cnt_reg[0]_i_1_n_5
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.990    c1/clk
    SLICE_X62Y59         FDRE                                         r  c1/div_cnt_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.105     1.580    c1/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    c1/clk
    SLICE_X62Y65         FDRE                                         r  c1/div_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c1/div_cnt_reg[26]/Q
                         net (fo=3, routed)           0.134     1.747    c1/div_cnt_reg[26]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  c1/div_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    c1/div_cnt_reg[24]_i_1_n_5
    SLICE_X62Y65         FDRE                                         r  c1/div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.985    c1/clk
    SLICE_X62Y65         FDRE                                         r  c1/div_cnt_reg[26]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    c1/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c1/div_cnt_reg[30]/Q
                         net (fo=3, routed)           0.134     1.746    c1/div_cnt_reg[30]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  c1/div_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    c1/div_cnt_reg[28]_i_1_n_5
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.984    c1/clk
    SLICE_X62Y66         FDRE                                         r  c1/div_cnt_reg[30]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    c1/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c1/div_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    c1/clk
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c1/div_cnt_reg[14]/Q
                         net (fo=3, routed)           0.133     1.747    c1/div_cnt_reg[14]
    SLICE_X62Y62         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  c1/div_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    c1/div_cnt_reg[12]_i_1_n_4
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.987    c1/clk
    SLICE_X62Y62         FDRE                                         r  c1/div_cnt_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.105     1.578    c1/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y59   c1/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   c1/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   c1/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   c1/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   c1/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   c1/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y62   c1/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   c1/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y63   c1/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   c1/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   c1/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y59   c1/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   c1/div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   c1/div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y62   c1/div_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y63   c1/div_cnt_reg[18]/C



