Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4c15be1f5f6b4d908c899586820b7bff --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_lvl_test_bench_behav xil_defaultlib.top_lvl_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/dispctl.sv" Line 23. Module dispctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/decoder_3_8_en.sv" Line 1. Module decoder_3_8_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/seven_seg.sv" Line 17. Module seven_seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/dispctl.sv" Line 23. Module dispctl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/decoder_3_8_en.sv" Line 1. Module decoder_3_8_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/flynng/Desktop/ECE491/4lab/4lab.srcs/sources_1/imports/lab1/seven_seg.sv" Line 17. Module seven_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.mux8_parm
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.counter_parm(W=3,CARRY_VAL=4'b01...
Compiling module xil_defaultlib.counter_parm(CARRY_VAL=4'b1001)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.delay_timer(BAUD_RATE=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.rxd_synchroniser
Compiling module xil_defaultlib.f_error
Compiling module xil_defaultlib.reg_parm(W=1)
Compiling module xil_defaultlib.temp_data
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.nexys4DDR
Compiling module xil_defaultlib.top_lvl_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_lvl_test_bench_behav
