{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529372635121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529372635129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 22:43:54 2018 " "Processing started: Mon Jun 18 22:43:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529372635129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372635129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372635129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529372637308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660056 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(128) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(128): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1529372660063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(60) " "Verilog HDL warning at Registers.v(60): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Registers.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529372660125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Registers.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/MemStore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/Memory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/MemLoad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/DataMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/CodeMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/bootblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/bootblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootBlock " "Found entity 1: BootBlock" {  } { { "Memoria/BootBlock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/BootBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/syscodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysCodeBlock " "Found entity 1: SysCodeBlock" {  } { { "Memoria/SysCodeBlock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/sysdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysDataBlock " "Found entity 1: SysDataBlock" {  } { { "Memoria/SysDataBlock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/SysDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(27) " "Verilog HDL warning at Break_Interface.v(27): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/Break_Interface.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529372660391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(29) " "Verilog HDL warning at Break_Interface.v(29): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/Break_Interface.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529372660393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/Break_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660420 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break break.v(74) " "Verilog HDL Declaration warning at break.v(74): \"break\" is SystemVerilog-2005 keyword" {  } { { "Tempo/break.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/break.v" 74 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 1 0 "Analysis & Synthesis" 0 -1 1529372660428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/break.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_lpm_constant_kva " "Found entity 1: break_lpm_constant_kva" {  } { { "Tempo/break.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/break.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660438 ""} { "Info" "ISGN_ENTITY_NAME" "2 break " "Found entity 2: break" {  } { { "Tempo/break.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/break.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/stopwatch/STOPWATCH_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660489 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529372660569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660581 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660606 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660625 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529372660640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660651 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_interface " "Found entity 1: lfsr_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/lfsr/lfsr_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/ifsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_word " "Found entity 1: lfsr_word" {  } { { "lfsr/ifsr_word.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/lfsr/ifsr_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529372660780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529372660793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660804 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529372660809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529372660822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529372660991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372660991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPC Datapath_UNI.v(95) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(95): created implicit net for \"wPC\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529372660992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iClr Datapath_UNI.v(135) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(135): created implicit net for \"iClr\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529372660992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPc Datapath_UNI.v(246) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(246): created implicit net for \"wPc\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Datapath_UNI.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529372660992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_MULTI " "Elaborating entity \"Control_MULTI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529372661384 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control_MULTI.v(78) " "Verilog HDL Case Statement warning at Control_MULTI.v(78): incomplete case statement has no default case item" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1529372661403 "|Control_MULTI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word Control_MULTI.v(57) " "Verilog HDL Always Construct warning at Control_MULTI.v(57): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529372661404 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] Control_MULTI.v(57) " "Inferred latch for \"word\[0\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661408 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] Control_MULTI.v(57) " "Inferred latch for \"word\[1\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661408 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] Control_MULTI.v(57) " "Inferred latch for \"word\[2\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661408 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] Control_MULTI.v(57) " "Inferred latch for \"word\[3\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661408 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] Control_MULTI.v(57) " "Inferred latch for \"word\[4\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661409 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] Control_MULTI.v(57) " "Inferred latch for \"word\[5\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661409 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] Control_MULTI.v(57) " "Inferred latch for \"word\[6\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661410 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] Control_MULTI.v(57) " "Inferred latch for \"word\[7\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661410 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] Control_MULTI.v(57) " "Inferred latch for \"word\[8\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661412 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] Control_MULTI.v(57) " "Inferred latch for \"word\[9\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661412 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] Control_MULTI.v(57) " "Inferred latch for \"word\[10\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661412 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] Control_MULTI.v(57) " "Inferred latch for \"word\[11\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661412 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] Control_MULTI.v(57) " "Inferred latch for \"word\[12\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661413 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] Control_MULTI.v(57) " "Inferred latch for \"word\[13\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661414 "|Control_MULTI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] Control_MULTI.v(57) " "Inferred latch for \"word\[14\]\" at Control_MULTI.v(57)" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372661415 "|Control_MULTI"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[11\] " "Latch word\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662411 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[4\] " "Latch word\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662411 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[7\] " "Latch word\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662411 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[6\] " "Latch word\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.EXE " "Ports D and ENA on the latch are fed by the same signal pr_state.EXE" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662411 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[12\] " "Latch word\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.EXE " "Ports D and ENA on the latch are fed by the same signal pr_state.EXE" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662412 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[10\] " "Latch word\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662412 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[5\] " "Latch word\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.EXE " "Ports D and ENA on the latch are fed by the same signal pr_state.EXE" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662412 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[0\] " "Latch word\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662412 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[8\] " "Latch word\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662412 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[9\] " "Latch word\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662413 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[2\] " "Latch word\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pr_state.EXE " "Ports D and ENA on the latch are fed by the same signal pr_state.EXE" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662413 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[3\] " "Latch word\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662413 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "word\[13\] " "Latch word\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA iOp\[0\] " "Ports D and ENA on the latch are fed by the same signal iOp\[0\]" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529372662413 ""}  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/CPU/Control_MULTI.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529372662413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529372662603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529372663003 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main 16 " "Ignored 16 assignments for entity \"PLL_Main\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663019 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_Main -sip Tempo/PLL_Main.sip -library lib_PLL_Main was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663019 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529372663019 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_Main_0002 317 " "Ignored 317 assignments for entity \"PLL_Main_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529372663020 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll 16 " "Ignored 16 assignments for entity \"VgaPll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663020 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity VgaPll -sip VGA/VgaPll.sip -library lib_VgaPll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1529372663020 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529372663020 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VgaPll_0002 317 " "Ignored 317 assignments for entity \"VgaPll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1529372663021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/tvmma/Desktop/Git/OAC/2018-1/Lab4/RISCV-v1.0/Core/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372663163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529372663862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529372663862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529372664004 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529372664004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529372664004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529372664004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529372664069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 22:44:24 2018 " "Processing ended: Mon Jun 18 22:44:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529372664069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529372664069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529372664069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529372664069 ""}
