
marker = 0xd8

marker = 0xe0

marker = 0xdb
 length = 65
 prec = 0
 num  = 0

marker = 0xdb
 length = 65
 prec = 0
 num  = 1

marker = 0xc0
length         = 17
data_precision = 8
image_height   = 59
image_width    = 90
num_components = 3
 index         = 0
 id            = 1
 h_samp_factor = 2
 v_samp_factor = 2
 quant_tbl_no  = 0

 index         = 1
 id            = 2
 h_samp_factor = 1
 v_samp_factor = 1
 quant_tbl_no  = 1

 index         = 2
 id            = 3
 h_samp_factor = 1
 v_samp_factor = 1
 quant_tbl_no  = 1


Sampling Factor is 4:1:1

marker = 0xc4
 length = 29
 index = 0x0
 count = 12

marker = 0xc4
 length = 179
 index = 0x10
 count = 162

marker = 0xc4
 length = 29
 index = 0x1
 count = 12

marker = 0xc4
 length = 179
 index = 0x11
 count = 162

marker = 0xda
 length = 12
 num_comp = 3
 comp_id       = 1
 dc_tbl_no     = 0
 ac_tbl_no     = 0
 comp_id       = 2
 dc_tbl_no     = 1
 ac_tbl_no     = 1
 comp_id       = 3
 dc_tbl_no     = 1
 ac_tbl_no     = 1
Decode 4:1:1 NumMCU = 96
0
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decode_start_f2r_vectorPh_s2e_forBody96Preheader_top glbl -prj decode_start_f2r_vectorPh_s2e_forBody96Preheader.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s decode_start_f2r_vectorPh_s2e_forBody96Preheader 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decode_start_f2r_vectorPh_s2e_forBody96Preheader_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/AESL_axi_master_BUS_SRC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_SRC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/AESL_axi_master_BUS_DST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_BUS_DST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/AESL_axi_slave_BUS_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module decode_start_f2r_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_cud_MulnS_1
INFO: [VRFC 10-311] analyzing module decode_start_f2r_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_dEe_MulnS_2
INFO: [VRFC 10-311] analyzing module decode_start_f2r_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_fifo
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_buffer
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_decoder
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_throttl
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_read
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi.v:2075]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_fifo
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_buffer
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_decoder
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_throttl
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_read
INFO: [VRFC 10-311] analyzing module decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi.v:2075]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.decode_start_f2r_bkb_MulnS_0
Compiling module xil_defaultlib.decode_start_f2r_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.decode_start_f2r_cud_MulnS_1
Compiling module xil_defaultlib.decode_start_f2r_cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.decode_start_f2r_dEe_MulnS_2
Compiling module xil_defaultlib.decode_start_f2r_dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.decode_start_f2r_eOg(ID=1,din32_...
Compiling module xil_defaultlib.decode_start_f2r_vectorPh_s2e_fo...
Compiling module xil_defaultlib.AESL_axi_master_BUS_SRC
Compiling module xil_defaultlib.AESL_axi_master_BUS_DST
Compiling module xil_defaultlib.AESL_axi_slave_BUS_CTRL
Compiling module xil_defaultlib.apatb_decode_start_f2r_vectorPh_...
Compiling module work.glbl
Built simulation snapshot decode_start_f2r_vectorPh_s2e_forBody96Preheader

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/xsim.dir/decode_start_f2r_vectorPh_s2e_forBody96Preheader/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/xsim.dir/decode_start_f2r_vectorPh_s2e_forBody96Preheader/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 15 20:05:38 2018. For additional details about this file, please refer to the WebTalk help file at /home/tools/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 15 20:05:38 2018...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/decode_start_f2r_vectorPh_s2e_forBody96Preheader/xsim_script.tcl
# xsim {decode_start_f2r_vectorPh_s2e_forBody96Preheader} -autoloadwcfg -tclbatch {decode_start_f2r_vectorPh_s2e_forBody96Preheader.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source decode_start_f2r_vectorPh_s2e_forBody96Preheader.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 24 [0.00%] @ "107000"
// RTL Simulation : 1 / 24 [0.00%] @ "7121000"
// RTL Simulation : 2 / 24 [0.00%] @ "14144000"
// RTL Simulation : 3 / 24 [0.00%] @ "21167000"
// RTL Simulation : 4 / 24 [0.00%] @ "28190000"
// RTL Simulation : 5 / 24 [0.00%] @ "35213000"
// RTL Simulation : 6 / 24 [0.00%] @ "42236000"
// RTL Simulation : 7 / 24 [0.00%] @ "49259000"
// RTL Simulation : 8 / 24 [0.00%] @ "56282000"
// RTL Simulation : 9 / 24 [0.00%] @ "63305000"
// RTL Simulation : 10 / 24 [0.00%] @ "70328000"
// RTL Simulation : 11 / 24 [0.00%] @ "77351000"
// RTL Simulation : 12 / 24 [0.00%] @ "84374000"
// RTL Simulation : 13 / 24 [0.00%] @ "91397000"
// RTL Simulation : 14 / 24 [0.00%] @ "98420000"
// RTL Simulation : 15 / 24 [0.00%] @ "105443000"
// RTL Simulation : 16 / 24 [0.00%] @ "112466000"
// RTL Simulation : 17 / 24 [0.00%] @ "119489000"
// RTL Simulation : 18 / 24 [0.00%] @ "126512000"
// RTL Simulation : 19 / 24 [0.00%] @ "133535000"
// RTL Simulation : 20 / 24 [0.00%] @ "140558000"
// RTL Simulation : 21 / 24 [0.00%] @ "147581000"
// RTL Simulation : 22 / 24 [0.00%] @ "154604000"
// RTL Simulation : 23 / 24 [0.00%] @ "161627000"
// RTL Simulation : 24 / 24 [100.00%] @ "168650000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 168661500 ps : File "/home/giorgio/workspace/jpeg-rs-clean/syn/decode_start/OPT/sim/verilog/decode_start_f2r_vectorPh_s2e_forBody96Preheader.autotb.v" Line 598
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 15 20:05:52 2018...

marker = 0xd8

marker = 0xe0

marker = 0xdb
 length = 65
 prec = 0
 num  = 0

marker = 0xdb
 length = 65
 prec = 0
 num  = 1

marker = 0xc0
length         = 17
data_precision = 8
image_height   = 59
image_width    = 90
num_components = 3
 index         = 0
 id            = 1
 h_samp_factor = 2
 v_samp_factor = 2
 quant_tbl_no  = 0

 index         = 1
 id            = 2
 h_samp_factor = 1
 v_samp_factor = 1
 quant_tbl_no  = 1

 index         = 2
 id            = 3
 h_samp_factor = 1
 v_samp_factor = 1
 quant_tbl_no  = 1


Sampling Factor is 4:1:1

marker = 0xc4
 length = 29
 index = 0x0
 count = 12

marker = 0xc4
 length = 179
 index = 0x10
 count = 162

marker = 0xc4
 length = 29
 index = 0x1
 count = 12

marker = 0xc4
 length = 179
 index = 0x11
 count = 162

marker = 0xda
 length = 12
 num_comp = 3
 comp_id       = 1
 dc_tbl_no     = 0
 ac_tbl_no     = 0
 comp_id       = 2
 dc_tbl_no     = 1
 ac_tbl_no     = 1
 comp_id       = 3
 dc_tbl_no     = 1
 ac_tbl_no     = 1
Decode 4:1:1 NumMCU = 96
0
