--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 704 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.663ns.
--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X1Y91.A1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_17 (FF)
  Destination:          Val_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_17 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.341   Cntr<17>
                                                       Cntr_17
    SLICE_X1Y97.A2       net (fanout=2)        0.606   Cntr<17>
    SLICE_X1Y97.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C1       net (fanout=11)       0.630   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y91.A1       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X1Y91.CLK      Tas                   0.067   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.602ns logic, 1.999ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_3 (FF)
  Destination:          Val_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_3 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_3
    SLICE_X1Y95.A1       net (fanout=2)        0.600   Cntr<3>
    SLICE_X1Y95.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X0Y99.C5       net (fanout=11)       0.535   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y91.A1       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X1Y91.CLK      Tas                   0.067   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.602ns logic, 1.898ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_11 (FF)
  Destination:          Val_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_11 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.DQ       Tcko                  0.341   Cntr<11>
                                                       Cntr_11
    SLICE_X1Y97.A1       net (fanout=2)        0.503   Cntr<11>
    SLICE_X1Y97.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C1       net (fanout=11)       0.630   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X1Y91.A1       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X1Y91.CLK      Tas                   0.067   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.602ns logic, 1.896ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point Val_2 (SLICE_X0Y91.C2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_17 (FF)
  Destination:          Val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_17 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.341   Cntr<17>
                                                       Cntr_17
    SLICE_X1Y97.A2       net (fanout=2)        0.606   Cntr<17>
    SLICE_X1Y97.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C1       net (fanout=11)       0.630   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X0Y91.C2       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X0Y91.CLK      Tas                   0.065   Val<2>
                                                       Val_2_rstpot
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.600ns logic, 1.999ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_3 (FF)
  Destination:          Val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.498ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_3 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_3
    SLICE_X1Y95.A1       net (fanout=2)        0.600   Cntr<3>
    SLICE_X1Y95.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X0Y99.C5       net (fanout=11)       0.535   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X0Y91.C2       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X0Y91.CLK      Tas                   0.065   Val<2>
                                                       Val_2_rstpot
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.600ns logic, 1.898ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_11 (FF)
  Destination:          Val_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.111 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_11 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.DQ       Tcko                  0.341   Cntr<11>
                                                       Cntr_11
    SLICE_X1Y97.A1       net (fanout=2)        0.503   Cntr<11>
    SLICE_X1Y97.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X0Y99.C1       net (fanout=11)       0.630   Cntr[26]_GND_8_o_equal_8_o<26>
    SLICE_X0Y99.C        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>4
    SLICE_X0Y91.C2       net (fanout=2)        0.763   Cntr[26]_GND_8_o_equal_8_o
    SLICE_X0Y91.CLK      Tas                   0.065   Val<2>
                                                       Val_2_rstpot
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.600ns logic, 1.896ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_16 (SLICE_X0Y99.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_14 (FF)
  Destination:          Cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_14 to Cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.CQ       Tcko                  0.341   Cntr<15>
                                                       Cntr_14
    SLICE_X0Y99.D2       net (fanout=2)        0.703   Cntr<14>
    SLICE_X0Y99.D        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y98.A1       net (fanout=11)       0.604   Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y98.A        Tilo                  0.097   Cntr[26]_BTN[4]_OR_92_o
                                                       Cntr[26]_BTN[4]_OR_92_o1
    SLICE_X0Y99.SR       net (fanout=4)        0.407   Cntr[26]_BTN[4]_OR_92_o
    SLICE_X0Y99.CLK      Tsrck                 0.314   Cntr<17>
                                                       Cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.849ns logic, 1.714ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_12 (FF)
  Destination:          Cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_12 to Cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.AQ       Tcko                  0.341   Cntr<15>
                                                       Cntr_12
    SLICE_X0Y99.D1       net (fanout=2)        0.608   Cntr<12>
    SLICE_X0Y99.D        Tilo                  0.097   Cntr<17>
                                                       Cntr[26]_GND_8_o_equal_8_o<26>3
    SLICE_X1Y98.A1       net (fanout=11)       0.604   Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y98.A        Tilo                  0.097   Cntr[26]_BTN[4]_OR_92_o
                                                       Cntr[26]_BTN[4]_OR_92_o1
    SLICE_X0Y99.SR       net (fanout=4)        0.407   Cntr[26]_BTN[4]_OR_92_o
    SLICE_X0Y99.CLK      Tsrck                 0.314   Cntr<17>
                                                       Cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (0.849ns logic, 1.619ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cntr_3 (FF)
  Destination:          Cntr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Cntr_3 to Cntr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y94.DQ       Tcko                  0.341   Cntr<3>
                                                       Cntr_3
    SLICE_X1Y95.A1       net (fanout=2)        0.600   Cntr<3>
    SLICE_X1Y95.A        Tilo                  0.097   Cntr[26]_GND_8_o_equal_8_o<26>1
                                                       Cntr[26]_GND_8_o_equal_8_o<26>2
    SLICE_X1Y98.A3       net (fanout=11)       0.584   Cntr[26]_GND_8_o_equal_8_o<26>1
    SLICE_X1Y98.A        Tilo                  0.097   Cntr[26]_BTN[4]_OR_92_o
                                                       Cntr[26]_BTN[4]_OR_92_o1
    SLICE_X0Y99.SR       net (fanout=4)        0.407   Cntr[26]_BTN[4]_OR_92_o
    SLICE_X0Y99.CLK      Tsrck                 0.314   Cntr<17>
                                                       Cntr_16
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.849ns logic, 1.591ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Val_3 (SLICE_X1Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_2 (FF)
  Destination:          Val_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_2 to Val_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.141   Val<2>
                                                       Val_2
    SLICE_X1Y91.A6       net (fanout=15)       0.100   Val<2>
    SLICE_X1Y91.CLK      Tah         (-Th)     0.046   Val<3>
                                                       Val_3_rstpot
                                                       Val_3
    -------------------------------------------------  ---------------------------
    Total                                      0.195ns (0.095ns logic, 0.100ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_1_2 (SLICE_X5Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ControlUnitPort/NextPCSignal_0 (FF)
  Destination:          IDecodePort/Reg_array_1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.331 - 0.298)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ControlUnitPort/NextPCSignal_0 to IDecodePort/Reg_array_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y74.AQ       Tcko                  0.164   ControlUnitPort/NextPCSignal<1>
                                                       ControlUnitPort/NextPCSignal_0
    SLICE_X5Y74.D6       net (fanout=10)       0.163   ControlUnitPort/NextPCSignal<0>
    SLICE_X5Y74.CLK      Tah         (-Th)     0.047   IDecodePort/Reg_array_1<2>
                                                       IDecodePort/Reg_array_1_2_rstpot
                                                       IDecodePort/Reg_array_1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.117ns logic, 0.163ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_2_3 (SLICE_X6Y74.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDecodePort/Reg_array_2_3 (FF)
  Destination:          IDecodePort/Reg_array_2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IDecodePort/Reg_array_2_3 to IDecodePort/Reg_array_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.DQ       Tcko                  0.164   IDecodePort/Reg_array_2<3>
                                                       IDecodePort/Reg_array_2_3
    SLICE_X6Y74.D3       net (fanout=3)        0.159   IDecodePort/Reg_array_2<3>
    SLICE_X6Y74.CLK      Tah         (-Th)     0.076   IDecodePort/Reg_array_2<3>
                                                       IDecodePort/Reg_array_2_3_dpot
                                                       IDecodePort/Reg_array_2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.088ns logic, 0.159ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<7>/CLK
  Logical resource: Cntr_6/CK
  Location pin: SLICE_X0Y96.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<7>/CLK
  Logical resource: Cntr_6/CK
  Location pin: SLICE_X0Y96.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.663|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 704 paths, 0 nets, and 152 connections

Design statistics:
   Minimum period:   2.663ns{1}   (Maximum frequency: 375.516MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 11 19:49:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 620 MB



