Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 17 13:54:48 2019
| Host         : usuario-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file maq_refrescos_timing_summary_routed.rpt -pb maq_refrescos_timing_summary_routed.pb -rpx maq_refrescos_timing_summary_routed.rpx -warn_on_violation
| Design       : maq_refrescos
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: utt/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: utt/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: utt/utt0/producto_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: utt/utt0/producto_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.924     -145.364                      9                   52        0.183        0.000                      0                   52        4.500        0.000                       0                    58  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -20.924     -145.364                      9                   52        0.183        0.000                      0                   52        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack      -20.924ns,  Total Violation     -145.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.924ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.914ns  (logic 15.170ns (49.072%)  route 15.744ns (50.928%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.661    34.656    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124    34.780 r  dec/leds_display[6]_i_9/O
                         net (fo=6, routed)           0.798    35.578    dec/leds_display[6]_i_9_n_0
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.124    35.702 r  dec/leds_display[3]_i_3/O
                         net (fo=1, routed)           0.395    36.097    dec/leddiez[3]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.124    36.221 r  dec/leds_display[3]_i_1/O
                         net (fo=1, routed)           0.000    36.221    dec/leds_display[3]_i_1_n_0
    SLICE_X7Y97          FDRE                                         r  dec/leds_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    dec/CLK
    SLICE_X7Y97          FDRE                                         r  dec/leds_display_reg[3]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.029    15.296    dec/leds_display_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -36.221    
  -------------------------------------------------------------------
                         slack                                -20.924    

Slack (VIOLATED) :        -20.860ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.852ns  (logic 15.170ns (49.171%)  route 15.682ns (50.829%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.661    34.656    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124    34.780 r  dec/leds_display[6]_i_9/O
                         net (fo=6, routed)           0.852    35.631    dec/leds_display[6]_i_9_n_0
    SLICE_X4Y98          LUT4 (Prop_lut4_I0_O)        0.124    35.755 r  dec/leds_display[1]_i_3/O
                         net (fo=1, routed)           0.279    36.034    dec/leddiez[1]
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.124    36.158 r  dec/leds_display[1]_i_1/O
                         net (fo=1, routed)           0.000    36.158    dec/leds_display[1]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  dec/leds_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    dec/CLK
    SLICE_X4Y98          FDRE                                         r  dec/leds_display_reg[1]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031    15.298    dec/leds_display_reg[1]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -36.158    
  -------------------------------------------------------------------
                         slack                                -20.860    

Slack (VIOLATED) :        -20.788ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.825ns  (logic 15.170ns (49.213%)  route 15.655ns (50.787%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.506    33.711    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y96          LUT4 (Prop_lut4_I3_O)        0.329    34.040 r  dec/leds_display[6]_i_19/O
                         net (fo=2, routed)           0.443    34.482    dec/leds_display[6]_i_19_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.124    34.606 r  dec/leds_display[6]_i_12/O
                         net (fo=10, routed)          0.814    35.420    dec/leds_display[6]_i_12_n_0
    SLICE_X6Y98          LUT4 (Prop_lut4_I1_O)        0.124    35.544 r  dec/leds_display[2]_i_3/O
                         net (fo=1, routed)           0.464    36.008    dec/leddiez[2]
    SLICE_X6Y98          LUT6 (Prop_lut6_I4_O)        0.124    36.132 r  dec/leds_display[2]_i_1/O
                         net (fo=1, routed)           0.000    36.132    dec/leds_display[2]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  dec/leds_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    dec/CLK
    SLICE_X6Y98          FDRE                                         r  dec/leds_display_reg[2]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.077    15.344    dec/leds_display_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -36.132    
  -------------------------------------------------------------------
                         slack                                -20.788    

Slack (VIOLATED) :        -20.788ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.764ns  (logic 15.170ns (49.310%)  route 15.594ns (50.690%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.661    34.656    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124    34.780 r  dec/leds_display[6]_i_9/O
                         net (fo=6, routed)           0.764    35.544    dec/leds_display[6]_i_9_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124    35.668 r  dec/leds_display[6]_i_3/O
                         net (fo=1, routed)           0.280    35.947    dec/leddiez[6]
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124    36.071 r  dec/leds_display[6]_i_1/O
                         net (fo=1, routed)           0.000    36.071    dec/leds_display[6]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  dec/leds_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    dec/CLK
    SLICE_X0Y97          FDRE                                         r  dec/leds_display_reg[6]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031    15.283    dec/leds_display_reg[6]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -36.071    
  -------------------------------------------------------------------
                         slack                                -20.788    

Slack (VIOLATED) :        -20.748ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.737ns  (logic 15.170ns (49.354%)  route 15.567ns (50.646%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.661    34.656    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124    34.780 r  dec/leds_display[6]_i_9/O
                         net (fo=6, routed)           0.615    35.395    dec/leds_display[6]_i_9_n_0
    SLICE_X4Y97          LUT4 (Prop_lut4_I0_O)        0.124    35.519 r  dec/leds_display[4]_i_3/O
                         net (fo=1, routed)           0.401    35.920    dec/leddiez[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    36.044 r  dec/leds_display[4]_i_1/O
                         net (fo=1, routed)           0.000    36.044    dec/leds_display[4]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  dec/leds_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    dec/CLK
    SLICE_X5Y98          FDRE                                         r  dec/leds_display_reg[4]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.029    15.296    dec/leds_display_reg[4]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -36.044    
  -------------------------------------------------------------------
                         slack                                -20.748    

Slack (VIOLATED) :        -20.679ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.670ns  (logic 15.170ns (49.461%)  route 15.500ns (50.539%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.661    34.656    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y97          LUT5 (Prop_lut5_I0_O)        0.124    34.780 r  dec/leds_display[6]_i_9/O
                         net (fo=6, routed)           0.658    35.438    dec/leds_display[6]_i_9_n_0
    SLICE_X7Y98          LUT4 (Prop_lut4_I0_O)        0.124    35.562 r  dec/leds_display[5]_i_3/O
                         net (fo=1, routed)           0.291    35.853    dec/leddiez[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I4_O)        0.124    35.977 r  dec/leds_display[5]_i_1/O
                         net (fo=1, routed)           0.000    35.977    dec/leds_display[5]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  dec/leds_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.604    15.027    dec/CLK
    SLICE_X7Y98          FDRE                                         r  dec/leds_display_reg[5]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)        0.031    15.298    dec/leds_display_reg[5]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -35.977    
  -------------------------------------------------------------------
                         slack                                -20.679    

Slack (VIOLATED) :        -20.326ns  (required time - arrival time)
  Source:                 utt/uut1/dinero_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/leds_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.301ns  (logic 15.170ns (50.065%)  route 15.131ns (49.935%))
  Logic Levels:           49  (CARRY4=29 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.704     5.307    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.456     5.763 r  utt/uut1/dinero_reg[2]/Q
                         net (fo=35, routed)          0.737     6.500    utt/uut1/Q[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.624 r  utt/uut1/leds_display[6]_i_536/O
                         net (fo=1, routed)           0.382     7.005    utt/uut1/leds_display[6]_i_536_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.390 r  utt/uut1/leds_display_reg[6]_i_370/CO[3]
                         net (fo=1, routed)           0.000     7.390    utt/uut1/leds_display_reg[6]_i_370_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.504 r  utt/uut1/leds_display_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.504    utt/uut1/leds_display_reg[6]_i_165_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  utt/uut1/leds_display_reg[6]_i_79/O[1]
                         net (fo=4, routed)           0.443     8.282    utt_n_29
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.303     8.585 r  leds_display[6]_i_155/O
                         net (fo=2, routed)           0.802     9.387    leds_display[6]_i_155_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  leds_display[6]_i_159/O
                         net (fo=1, routed)           0.000     9.511    utt/uut1/dinero_reg[6]_0[1]
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.061 r  utt/uut1/leds_display_reg[6]_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.061    utt/uut1/leds_display_reg[6]_i_69_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.175 r  utt/uut1/leds_display_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.175    utt/uut1/leds_display_reg[6]_i_25_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.414 r  utt/uut1/leds_display_reg[6]_i_14/O[2]
                         net (fo=15, routed)          0.711    11.125    utt_n_57
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.302    11.427 r  leds_display[6]_i_723/O
                         net (fo=1, routed)           0.707    12.134    leds_display[6]_i_723_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.654 r  leds_display_reg[6]_i_549/CO[3]
                         net (fo=1, routed)           0.000    12.654    leds_display_reg[6]_i_549_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  leds_display_reg[6]_i_384/CO[3]
                         net (fo=1, routed)           0.000    12.771    leds_display_reg[6]_i_384_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.888 r  leds_display_reg[6]_i_181/CO[3]
                         net (fo=1, routed)           0.000    12.888    leds_display_reg[6]_i_181_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.107 r  leds_display_reg[6]_i_87/O[0]
                         net (fo=3, routed)           0.828    13.935    leds_display_reg[6]_i_87_n_7
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.295    14.230 r  leds_display[6]_i_180/O
                         net (fo=1, routed)           0.000    14.230    utt/uut1/dinero_reg[8]_19[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.762 r  utt/uut1/leds_display_reg[6]_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.762    utt/uut1/leds_display_reg[6]_i_82_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.876 r  utt/uut1/leds_display_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.876    utt/uut1/leds_display_reg[6]_i_34_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.147 r  utt/uut1/leds_display_reg[6]_i_15/CO[0]
                         net (fo=14, routed)          0.686    15.832    dec/dinero_reg[8][0]
    SLICE_X1Y81          LUT4 (Prop_lut4_I1_O)        0.373    16.205 r  dec/leds_display[6]_i_8/O
                         net (fo=10, routed)          0.666    16.871    dec_n_172
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  leds_display[0]_i_30/O
                         net (fo=1, routed)           0.000    16.995    leds_display[0]_i_30_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.545 r  leds_display_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.545    leds_display_reg[0]_i_21_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  leds_display_reg[0]_i_20/O[0]
                         net (fo=1, routed)           0.584    18.352    utt/uut1/decenas3[4]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.299    18.651 r  utt/uut1/leds_display[0]_i_13/O
                         net (fo=1, routed)           0.000    18.651    dec/dinero_reg[9]_31[1]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.291 f  dec/leds_display_reg[0]_i_8/O[3]
                         net (fo=344, routed)         0.782    20.072    dec/decenas2[31]
    SLICE_X1Y86          LUT1 (Prop_lut1_I0_O)        0.306    20.378 r  dec/leds_display[6]_i_566/O
                         net (fo=1, routed)           0.000    20.378    dec/leds_display[6]_i_566_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.910 r  dec/leds_display_reg[6]_i_398/CO[3]
                         net (fo=1, routed)           0.000    20.910    dec/leds_display_reg[6]_i_398_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  dec/leds_display_reg[6]_i_330/CO[3]
                         net (fo=1, routed)           0.000    21.024    dec/leds_display_reg[6]_i_330_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 r  dec/leds_display_reg[6]_i_138/O[3]
                         net (fo=27, routed)          0.970    22.307    dec/leds_display_reg[6]_i_138_n_4
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.306    22.613 r  dec/leds_display[6]_i_577/O
                         net (fo=4, routed)           0.598    23.211    dec/leds_display[6]_i_577_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.124    23.335 r  dec/leds_display[6]_i_581/O
                         net (fo=1, routed)           0.000    23.335    dec/leds_display[6]_i_581_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.885 r  dec/leds_display_reg[6]_i_408/CO[3]
                         net (fo=1, routed)           0.000    23.885    dec/leds_display_reg[6]_i_408_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.198 r  dec/leds_display_reg[6]_i_415/O[3]
                         net (fo=3, routed)           0.709    24.908    dec/leds_display_reg[6]_i_415_n_4
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.306    25.214 r  dec/leds_display[6]_i_927/O
                         net (fo=1, routed)           0.687    25.900    dec/leds_display[6]_i_927_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.450 r  dec/leds_display_reg[6]_i_867/CO[3]
                         net (fo=1, routed)           0.000    26.450    dec/leds_display_reg[6]_i_867_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.773 r  dec/leds_display_reg[6]_i_780/O[1]
                         net (fo=3, routed)           0.771    27.544    dec_n_128
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.306    27.850 r  leds_display[6]_i_782/O
                         net (fo=2, routed)           1.037    28.888    leds_display[6]_i_782_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.124    29.012 r  leds_display[6]_i_645/O
                         net (fo=1, routed)           0.000    29.012    dec/dinero_reg[9]_12[1]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.545 r  dec/leds_display_reg[6]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.545    dec/leds_display_reg[6]_i_460_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.860 r  dec/leds_display_reg[6]_i_313/O[3]
                         net (fo=3, routed)           0.657    30.516    dec_n_160
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.307    30.823 r  leds_display[6]_i_456/O
                         net (fo=1, routed)           0.000    30.823    leds_display[6]_i_456_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.224 r  leds_display_reg[6]_i_308/CO[3]
                         net (fo=1, routed)           0.000    31.224    leds_display_reg[6]_i_308_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.537 r  leds_display_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.672    32.210    dec/dinero_reg[9]_29[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.306    32.516 r  dec/leds_display[6]_i_151/O
                         net (fo=1, routed)           0.000    32.516    dec/leds_display[6]_i_151_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.048 r  dec/leds_display_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.048    dec/leds_display_reg[6]_i_64_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.205 r  dec/leds_display_reg[6]_i_24/CO[1]
                         net (fo=5, routed)           0.461    33.665    dec/leds_display_reg[6]_i_24_n_2
    SLICE_X5Y97          LUT6 (Prop_lut6_I4_O)        0.329    33.994 r  dec/leds_display[0]_i_10/O
                         net (fo=4, routed)           0.604    34.599    dec/leds_display[0]_i_10_n_0
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.124    34.723 r  dec/leds_display[6]_i_13/O
                         net (fo=4, routed)           0.482    35.205    dec/leds_display[6]_i_13_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124    35.329 f  dec/leds_display[0]_i_6/O
                         net (fo=1, routed)           0.154    35.483    dec/sel0[3]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.124    35.607 r  dec/leds_display[0]_i_1/O
                         net (fo=1, routed)           0.000    35.607    dec/leds_display[0]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  dec/leds_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606    15.029    dec/CLK
    SLICE_X3Y98          FDRE                                         r  dec/leds_display_reg[0]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.029    15.281    dec/leds_display_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -35.607    
  -------------------------------------------------------------------
                         slack                                -20.326    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 utt/uut1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/dinero_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 2.724ns (27.662%)  route 7.123ns (72.338%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.311    utt/uut1/CLK
    SLICE_X3Y72          FDRE                                         r  utt/uut1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  utt/uut1/count_reg[4]/Q
                         net (fo=19, routed)          1.026     6.793    utt/uut1/count_reg_n_0_[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.917 r  utt/uut1/count[8]_i_7/O
                         net (fo=2, routed)           1.003     7.920    utt/uut1/count[8]_i_7_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.044 r  utt/uut1/i__carry_i_10/O
                         net (fo=1, routed)           0.655     8.699    utt/uut1/i__carry_i_10_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  utt/uut1/i__carry_i_5/O
                         net (fo=2, routed)           0.849     9.672    utt/uut1/i__carry_i_5_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.796 f  utt/uut1/count[9]_i_3/O
                         net (fo=5, routed)           0.479    10.275    utt/uut1/count[9]_i_3_n_0
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.399 r  utt/uut1/state_out[1]_i_3/O
                         net (fo=2, routed)           0.483    10.882    utt/uut1/count2_carry__0_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.261 f  utt/uut1/count2_carry__0/CO[0]
                         net (fo=14, routed)          0.679    11.939    utt/uut1/count2_carry__0_n_3
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.373    12.312 r  utt/uut1/dinero[4]_i_9/O
                         net (fo=3, routed)           1.146    13.459    utt/uut1/dinero[4]_i_9_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124    13.583 r  utt/uut1/dinero[4]_i_7/O
                         net (fo=1, routed)           0.000    13.583    utt/utt0/producto_reg[1]_0[1]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.116 r  utt/utt0/dinero_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.116    utt/utt0/dinero_reg[4]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.355 r  utt/utt0/dinero_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.804    15.158    utt/uut1/count_reg[9]_0[6]
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.588    15.011    utt/uut1/CLK
    SLICE_X3Y75          FDRE                                         r  utt/uut1/dinero_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)       -0.279    14.955    utt/uut1/dinero_reg[7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.158    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 utt/uut1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/dinero_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 2.800ns (28.818%)  route 6.916ns (71.181%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.311    utt/uut1/CLK
    SLICE_X3Y72          FDRE                                         r  utt/uut1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  utt/uut1/count_reg[4]/Q
                         net (fo=19, routed)          1.026     6.793    utt/uut1/count_reg_n_0_[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.917 r  utt/uut1/count[8]_i_7/O
                         net (fo=2, routed)           1.003     7.920    utt/uut1/count[8]_i_7_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.044 r  utt/uut1/i__carry_i_10/O
                         net (fo=1, routed)           0.655     8.699    utt/uut1/i__carry_i_10_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  utt/uut1/i__carry_i_5/O
                         net (fo=2, routed)           0.849     9.672    utt/uut1/i__carry_i_5_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.796 f  utt/uut1/count[9]_i_3/O
                         net (fo=5, routed)           0.479    10.275    utt/uut1/count[9]_i_3_n_0
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.399 r  utt/uut1/state_out[1]_i_3/O
                         net (fo=2, routed)           0.483    10.882    utt/uut1/count2_carry__0_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.261 f  utt/uut1/count2_carry__0/CO[0]
                         net (fo=14, routed)          0.679    11.939    utt/uut1/count2_carry__0_n_3
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.373    12.312 r  utt/uut1/dinero[4]_i_9/O
                         net (fo=3, routed)           1.146    13.459    utt/uut1/dinero[4]_i_9_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124    13.583 r  utt/uut1/dinero[4]_i_7/O
                         net (fo=1, routed)           0.000    13.583    utt/utt0/producto_reg[1]_0[1]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.116 r  utt/utt0/dinero_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.116    utt/utt0/dinero_reg[4]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.431 r  utt/utt0/dinero_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.596    15.027    utt/uut1/count_reg[9]_0[7]
    SLICE_X3Y76          FDRE                                         r  utt/uut1/dinero_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.590    15.013    utt/uut1/CLK
    SLICE_X3Y76          FDRE                                         r  utt/uut1/dinero_reg[8]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.258    14.978    utt/uut1/dinero_reg[8]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 utt/uut1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/dinero_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 2.808ns (29.029%)  route 6.865ns (70.971%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.708     5.311    utt/uut1/CLK
    SLICE_X3Y72          FDRE                                         r  utt/uut1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  utt/uut1/count_reg[4]/Q
                         net (fo=19, routed)          1.026     6.793    utt/uut1/count_reg_n_0_[4]
    SLICE_X3Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.917 r  utt/uut1/count[8]_i_7/O
                         net (fo=2, routed)           1.003     7.920    utt/uut1/count[8]_i_7_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.044 r  utt/uut1/i__carry_i_10/O
                         net (fo=1, routed)           0.655     8.699    utt/uut1/i__carry_i_10_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  utt/uut1/i__carry_i_5/O
                         net (fo=2, routed)           0.849     9.672    utt/uut1/i__carry_i_5_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.796 f  utt/uut1/count[9]_i_3/O
                         net (fo=5, routed)           0.479    10.275    utt/uut1/count[9]_i_3_n_0
    SLICE_X4Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.399 r  utt/uut1/state_out[1]_i_3/O
                         net (fo=2, routed)           0.483    10.882    utt/uut1/count2_carry__0_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.261 f  utt/uut1/count2_carry__0/CO[0]
                         net (fo=14, routed)          0.679    11.939    utt/uut1/count2_carry__0_n_3
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.373    12.312 r  utt/uut1/dinero[4]_i_9/O
                         net (fo=3, routed)           1.146    13.459    utt/uut1/dinero[4]_i_9_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124    13.583 r  utt/uut1/dinero[4]_i_7/O
                         net (fo=1, routed)           0.000    13.583    utt/utt0/producto_reg[1]_0[1]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.116 r  utt/utt0/dinero_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.116    utt/utt0/dinero_reg[4]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  utt/utt0/dinero_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.545    14.984    utt/uut1/count_reg[9]_0[5]
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.586    15.009    utt/uut1/CLK
    SLICE_X5Y75          FDRE                                         r  utt/uut1/dinero_reg[6]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)       -0.243    14.989    utt/uut1/dinero_reg[6]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 utt/deb0/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb0/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.865%)  route 0.126ns (47.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    utt/deb0/CLK
    SLICE_X0Y72          FDRE                                         r  utt/deb0/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  utt/deb0/Q1_reg/Q
                         net (fo=4, routed)           0.126     1.780    utt/deb0/Q1
    SLICE_X1Y71          FDRE                                         r  utt/deb0/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    utt/deb0/CLK
    SLICE_X1Y71          FDRE                                         r  utt/deb0/Q2_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.070     1.597    utt/deb0/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    utt/uut1/CLK
    SLICE_X1Y72          FDRE                                         r  utt/uut1/state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  utt/uut1/state_out_reg[0]/Q
                         net (fo=2, routed)           0.109     1.763    utt/utt0/siguiente1[0]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.045     1.808 r  utt/utt0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    utt/siguiente_estado[0]
    SLICE_X0Y72          FDRE                                         r  utt/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    utt/CLK
    SLICE_X0Y72          FDRE                                         r  utt/state_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.618    utt/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 utt/deb2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.755%)  route 0.189ns (57.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    utt/deb2/CLK
    SLICE_X0Y72          FDRE                                         r  utt/deb2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  utt/deb2/Q1_reg/Q
                         net (fo=3, routed)           0.189     1.843    utt/deb2/Q1_0
    SLICE_X1Y71          FDRE                                         r  utt/deb2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    utt/deb2/CLK
    SLICE_X1Y71          FDRE                                         r  utt/deb2/Q2_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.070     1.597    utt/deb2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 utt/uut2/state_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut2/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    utt/uut2/CLK
    SLICE_X1Y72          FDRE                                         r  utt/uut2/state_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  utt/uut2/state_out_reg[1]/Q
                         net (fo=2, routed)           0.156     1.810    utt/uut2/siguiente2[0]
    SLICE_X1Y72          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  utt/uut2/state_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    utt/uut2/state_out[1]_i_1__0_n_0
    SLICE_X1Y72          FDRE                                         r  utt/uut2/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    utt/uut2/CLK
    SLICE_X1Y72          FDRE                                         r  utt/uut2/state_out_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.092     1.605    utt/uut2/state_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 utt/deb1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.887%)  route 0.222ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.510    utt/deb1/CLK
    SLICE_X0Y75          FDRE                                         r  utt/deb1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/deb1/Q1_reg/Q
                         net (fo=4, routed)           0.222     1.873    utt/deb1/Q1
    SLICE_X0Y72          FDRE                                         r  utt/deb1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    utt/deb1/CLK
    SLICE_X0Y72          FDRE                                         r  utt/deb1/Q2_reg/C
                         clock pessimism             -0.479     1.549    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.071     1.620    utt/deb1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 utt/deb4/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb4/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.634%)  route 0.224ns (61.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.510    utt/deb4/CLK
    SLICE_X0Y75          FDRE                                         r  utt/deb4/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  utt/deb4/Q1_reg/Q
                         net (fo=2, routed)           0.224     1.875    utt/deb4/Q1
    SLICE_X0Y73          FDRE                                         r  utt/deb4/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     2.027    utt/deb4/CLK
    SLICE_X0Y73          FDRE                                         r  utt/deb4/Q2_reg/C
                         clock pessimism             -0.479     1.547    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     1.617    utt/deb4/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 utt/deb4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/deb4/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.511    utt/deb4/CLK
    SLICE_X0Y73          FDRE                                         r  utt/deb4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  utt/deb4/Q2_reg/Q
                         net (fo=2, routed)           0.185     1.837    utt/deb4/Q2
    SLICE_X0Y73          FDRE                                         r  utt/deb4/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     2.027    utt/deb4/CLK
    SLICE_X0Y73          FDRE                                         r  utt/deb4/Q3_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.066     1.577    utt/deb4/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dec/act_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/act_leds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.605     1.524    dec/CLK
    SLICE_X2Y97          FDRE                                         r  dec/act_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  dec/act_leds_reg[3]/Q
                         net (fo=12, routed)          0.187     1.876    dec/act_leds_reg_n_0_[3]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.043     1.919 r  dec/act_leds[3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    dec/act_leds[3]
    SLICE_X2Y97          FDRE                                         r  dec/act_leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.878     2.043    dec/CLK
    SLICE_X2Y97          FDRE                                         r  dec/act_leds_reg[3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.133     1.657    dec/act_leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dec/act_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/act_leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.208ns (52.970%)  route 0.185ns (47.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.604     1.523    dec/CLK
    SLICE_X6Y98          FDRE                                         r  dec/act_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  dec/act_leds_reg[1]/Q
                         net (fo=12, routed)          0.185     1.872    dec/act_leds_reg_n_0_[1]
    SLICE_X6Y98          LUT3 (Prop_lut3_I2_O)        0.044     1.916 r  dec/act_leds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    dec/act_leds[2]_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  dec/act_leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.875     2.040    dec/CLK
    SLICE_X6Y98          FDRE                                         r  dec/act_leds_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.131     1.654    dec/act_leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 utt/uut1/state_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utt/uut1/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    utt/uut1/CLK
    SLICE_X1Y72          FDRE                                         r  utt/uut1/state_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  utt/uut1/state_out_reg[0]/Q
                         net (fo=2, routed)           0.167     1.822    utt/uut1/state_out_reg[0]_0[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  utt/uut1/state_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    utt/uut1/state_out[0]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  utt/uut1/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    utt/uut1/CLK
    SLICE_X1Y72          FDRE                                         r  utt/uut1/state_out_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.091     1.604    utt/uut1/state_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y98     dec/act_leds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y98     dec/act_leds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     dec/act_leds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     dec/activarleds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     dec/activarleds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y98     dec/activarleds_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     dec/led_punto_display_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     utt/deb0/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71     utt/deb0/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     utt/uut1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     utt/uut1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     dec/activarleds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     dec/activarleds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     utt/deb0/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     utt/deb1/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     utt/deb1/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     utt/deb1/Q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     utt/deb2/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     utt/deb3/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     dec/act_leds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     dec/act_leds_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     dec/act_leds_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     dec/activarleds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     dec/activarleds_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y98     dec/activarleds_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     dec/led_punto_display_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     utt/deb0/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     utt/deb0/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71     utt/deb0/Q2_reg/C



