vlnv xilinx.com:ip:blk_mem_gen:8.4
name rom
Coe_File /home/jmorris/repos/RobobeeVicon/src/hdl/xil/nipcb/mem/program.coe
Fill_Remaining_Memory_Locations true
Load_Init_File true
Memory_Type Single_Port_RAM
Register_PortA_Output_of_Memory_Core false
Register_PortA_Output_of_Memory_Primitives false
Write_Depth_A 2048
Write_Width_A 32 
