Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  6 14:41:34 2023
| Host         : DESKTOP-D46B4R0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file slc3_sramtop_control_sets_placed.rpt
| Design       : slc3_sramtop
| Device       : xc7s50
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |             213 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State[4]_i_1_n_0 | Reset_IBUF                                         |                4 |              5 |         1.25 |
|  Clk_IBUF_BUFG |                                                      |                                                    |                4 |              6 |         1.50 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[4]_1   | slc/state_controller/FSM_sequential_State_reg[3]_1 |                1 |              6 |         6.00 |
|  Clk_IBUF_BUFG |                                                      | slc/state_controller/FSM_sequential_State_reg[3]_2 |                3 |             10 |         3.33 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[4]_1   | slc/state_controller/FSM_sequential_State_reg[4]_5 |                6 |             10 |         1.67 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_3   | slc/IRreg/Dout[15]_i_1_n_0                         |                7 |             16 |         2.29 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[1]_0   | slc/state_controller/FSM_sequential_State_reg[1]_2 |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/state_controller/FSM_sequential_State_reg[4]_2   | slc/state_controller/FSM_sequential_State_reg[4]_6 |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG | slc/state_controller/E[0]                            | Reset_IBUF                                         |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[10]_1                             | slc/IRreg/Dout_reg[10]_5                           |                5 |             16 |         3.20 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[10]_3                             | slc/IRreg/Dout_reg[10]_7                           |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[10]_0                             | slc/IRreg/Dout_reg[10]_4                           |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[11]_0                             | slc/IRreg/Dout_reg[11]_4                           |                7 |             16 |         2.29 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[10]_2                             | slc/IRreg/Dout_reg[10]_6                           |                3 |             16 |         5.33 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[11]_1                             | slc/IRreg/Dout_reg[11]_5                           |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[11]_3                             | slc/IRreg/Dout_reg[11]_7                           |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | slc/IRreg/Dout_reg[11]_2                             | slc/IRreg/Dout_reg[11]_6                           |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG |                                                      | Reset_IBUF                                         |                7 |             19 |         2.71 |
|  Clk_IBUF_BUFG | instaRam/sel                                         | Reset_IBUF                                         |                7 |             24 |         3.43 |
+----------------+------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


