Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 8E145873CFD
	for <lists+qemu-devel@lfdr.de>; Wed,  6 Mar 2024 18:11:04 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rhulq-0006MR-Pt; Wed, 06 Mar 2024 12:09:34 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jason.chien@sifive.com>)
 id 1rhuld-0006Jy-7X
 for qemu-devel@nongnu.org; Wed, 06 Mar 2024 12:09:23 -0500
Received: from mail-pl1-x633.google.com ([2607:f8b0:4864:20::633])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <jason.chien@sifive.com>)
 id 1rhulb-0004DB-Co
 for qemu-devel@nongnu.org; Wed, 06 Mar 2024 12:09:20 -0500
Received: by mail-pl1-x633.google.com with SMTP id
 d9443c01a7336-1dd10ae77d8so30380735ad.0
 for <qemu-devel@nongnu.org>; Wed, 06 Mar 2024 09:09:19 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1709744957; x=1710349757; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=5jiD4ngO6RXGlAuwMlJfzGW+Jl5alSTBUPN7JW336io=;
 b=N+Z7pr075wYBixe34W1MfBpWmJC7Gqs1ASqzgRLJNqWW9Fwb/DNAWyjXMy7aI6Of4j
 qm/+ZI1hPS+UcRjGSuQCxf/1NMmK90mRMcVuU68Z1ZmOC6ua19vDmEmpJoA+DxC+eggd
 ey3t3hJNFWu3GZWi+zRepqR0oiHZlazfz3hkLRDIbQEllrur3HyyiBym8C3OQzrZOLDy
 Z5nxzFfuL0eGUNwtGlEiR3+Vl/YQVO3FODuYBkl7sC/0j+CibB0MSokBbNMytdhuFeo+
 oPdxMUzNCrAeIpMD4rP3XBbm8tz+1hUBKUeSbUH3tkGaNka6kozm+/X2ck0y6P407khy
 nhDA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1709744957; x=1710349757;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=5jiD4ngO6RXGlAuwMlJfzGW+Jl5alSTBUPN7JW336io=;
 b=vwAp2EOYGxuzRKht3YodO6JDIzAAaKc6G9YbMOYhuCZJxCjNTeoK7tBJlfZ/3oIWD5
 2YqXmpRK/MF1VKwydCUleEgiwptoKqWDXXBk4LJyVnlH6WJGES4gGHY9EmOWPzEYdyFI
 L0pYYrenL0Jc5D1LaGZXl4nTbb2naVCGqBqbuOsjp5E9eQFxUd2fTialzM4Li+3TXt/K
 KhplZUbn5GfRbH+y+jshKT1v5BDoRzKkR8STKAshSMqxrjTCIkgB5nqccEf9YnUmYpjJ
 cyu/r33pc/5oEU0Mie6Abkg0jA0KwBF9D+DNwzrr0UiR5ox0O+oppaSrMXVuRHFx8bJ6
 P/8Q==
X-Gm-Message-State: AOJu0YyhFS3wjJjk9P0KiMl2OvDeQlG7/GCPIPacWg/sCcVkoiycFrqU
 s9kHgpXaQptLdFfGxoGAOWqc7DeBjeLSPrZmbk3qCjAEgzw7+5fh8OBzJmC7p5naJm+6ZUg5n4U
 sgcg/n8DVf7dekZiZxT+akfGA79974c/LvDAJFThoLRcZHOVdPAgDLH1yTl74HJvo57xgRpPBYQ
 0nb50bIdTNWh1FB9YxAwpx8CXJnnbnNfb+dYO/gB4=
X-Google-Smtp-Source: AGHT+IEjeWFk+0aA0rZ/kWury4JfLVFI1pkLzpV/7Nl8aiYEBgafztfRDjMDpwN7eg0hPsQDRYWXUQ==
X-Received: by 2002:a17:902:d508:b0:1dc:f91b:5e96 with SMTP id
 b8-20020a170902d50800b001dcf91b5e96mr7080893plg.59.1709744955884; 
 Wed, 06 Mar 2024 09:09:15 -0800 (PST)
Received: from hsinchu16.internal.sifive.com
 (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89])
 by smtp.gmail.com with ESMTPSA id
 p8-20020a170902e74800b001dd091cbc4esm7230076plf.181.2024.03.06.09.09.14
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Wed, 06 Mar 2024 09:09:15 -0800 (PST)
From: Jason Chien <jason.chien@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Jason Chien <jason.chien@sifive.com>
Subject: [PATCH 0/5] target/riscv: Support Zve32x and Zve64x extensions
Date: Thu,  7 Mar 2024 01:08:33 +0800
Message-ID: <20240306170855.24341-1-jason.chien@sifive.com>
X-Mailer: git-send-email 2.43.2
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::633;
 envelope-from=jason.chien@sifive.com; helo=mail-pl1-x633.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

This patch series adds the support for Zve32x and Zvx64x and makes vector
registers visible in GDB if any of the V/Zve*/Zvk* extensions is enabled.

Jason Chien (5):
  target/riscv: Add support for Zve32x extension
  target/riscv: Expose Zve32x extension to users
  target/riscv: Add support for Zve64x extension
  target/riscv: Expose Zve64x extension to users
  target/riscv: Relax vector register check in RISCV gdbstub

 target/riscv/cpu.c                      |  4 +++
 target/riscv/cpu_cfg.h                  |  2 ++
 target/riscv/cpu_helper.c               |  2 +-
 target/riscv/csr.c                      |  2 +-
 target/riscv/gdbstub.c                  |  2 +-
 target/riscv/insn_trans/trans_rvv.c.inc |  4 +--
 target/riscv/tcg/tcg-cpu.c              | 33 ++++++++++++++-----------
 7 files changed, 30 insertions(+), 19 deletions(-)

-- 
2.43.2


