$date
	Sat Jul 23 13:11:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CountTest $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RES $end
$scope module i0 $end
$var wire 1 " CLK $end
$var wire 1 # RES $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
#23
1#
#25
b1 !
b1 $
1"
#30
0"
#35
b10 !
b10 $
1"
#40
0"
#45
b11 !
b11 $
1"
#50
0"
#55
b100 !
b100 $
1"
#60
0"
#65
b101 !
b101 $
1"
#70
0"
#75
b110 !
b110 $
1"
#80
0"
#85
b111 !
b111 $
1"
#90
0"
#95
b1000 !
b1000 $
1"
#100
0"
#105
b1001 !
b1001 $
1"
#110
0"
#115
b0 !
b0 $
1"
#120
0"
#125
b1 !
b1 $
1"
#130
0"
#135
b10 !
b10 $
1"
#140
0"
#145
b11 !
b11 $
1"
#150
0"
#155
b100 !
b100 $
1"
#160
0"
#165
b101 !
b101 $
1"
#170
0"
#173
