============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jan 20 2024  03:02:38 pm
  Module:                 fifo_clean
  Technology library:     fast 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
(constraints_top.g_line_8)      ext delay                     +1000    1000 F 
write_en                        in port           3 20.1    0    +0    1000 F 
g10900/B                                                         +0    1000   
g10900/Y                        NAND2X8           6 12.8   28    +9    1009 R 
g11478/AN                                                        +0    1009   
g11478/Y                        NOR4BX4           4 13.6  124   +94    1103 R 
g10782/B                                                         +0    1103   
g10782/Y                        NAND2BX4          8 13.4   68   +51    1153 F 
g10743/A1                                                        +0    1153   
g10743/Y                        OAI22X2           1  1.7   45   +35    1188 R 
g10558/C0                                                        +0    1188   
g10558/Y                        AOI221X2          1  1.7   42   +19    1207 F 
g10459/C0                                                        +0    1207   
g10459/Y                        OAI221X2          1  1.7   51   +18    1226 R 
g10444/C0                                                        +0    1226   
g10444/Y                        AOI221X2          1  0.9   38   +19    1245 F 
g10425/B0                                                        +0    1245   
g10425/Y                        OAI211X1          1  0.6   32   +18    1263 R 
data_out_reg[3]/D          <<<  DFFX4                            +0    1263   
data_out_reg[3]/CK              setup                      10   +33    1295 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                               10000 R 
                                uncertainty                      -1    9999 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8704ps 
Start-point  : write_en
End-point    : data_out_reg[3]/D

