
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency parallel_out[3]$_SDFFE_PN0P_/CK ^
  -0.06 target latency parallel_out[4]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.98    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.23    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.30    0.01    0.09    0.15 ^ parallel_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net14 (net)
                  0.01    0.00    0.15 ^ _53_/B (MUX2_X1)
     1    1.08    0.01    0.03    0.18 ^ _53_/Z (MUX2_X1)
                                         _21_ (net)
                  0.01    0.00    0.18 ^ _54_/A (MUX2_X1)
     1    1.22    0.01    0.03    0.22 ^ _54_/Z (MUX2_X1)
                                         _22_ (net)
                  0.01    0.00    0.22 ^ _55_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.25 ^ _55_/ZN (AND2_X1)
                                         _05_ (net)
                  0.01    0.00    0.25 ^ parallel_out[5]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.98    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.23    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[5]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.98    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.23    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.05    0.01    0.08    0.14 v parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.14 v _62_/A (BUF_X1)
     1    1.01    0.00    0.02    0.17 v _62_/Z (BUF_X1)
                                         net17 (net)
                  0.00    0.00    0.17 v output17/A (BUF_X1)
     1    0.23    0.00    0.02    0.19 v output17/Z (BUF_X1)
                                         parallel_out[7] (net)
                  0.00    0.00    0.19 v parallel_out[7] (out)
                                  0.19   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: parallel_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.98    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.27    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.23    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ parallel_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.05    0.01    0.08    0.14 v parallel_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.14 v _62_/A (BUF_X1)
     1    1.01    0.00    0.02    0.17 v _62_/Z (BUF_X1)
                                         net17 (net)
                  0.00    0.00    0.17 v output17/A (BUF_X1)
     1    0.23    0.00    0.02    0.19 v output17/Z (BUF_X1)
                                         parallel_out[7] (net)
                  0.00    0.00    0.19 v parallel_out[7] (out)
                                  0.19   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.18050897121429443

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9092

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
54.76704788208008

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.72999954223633

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9018

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v parallel_out[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.20 v _50_/Z (MUX2_X1)
   0.06    0.26 v _51_/Z (MUX2_X1)
   0.03    0.29 v _52_/ZN (AND2_X1)
   0.00    0.29 v parallel_out[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ parallel_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.73   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 ^ parallel_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.18 ^ _53_/Z (MUX2_X1)
   0.03    0.22 ^ _54_/Z (MUX2_X1)
   0.03    0.25 ^ _55_/ZN (AND2_X1)
   0.00    0.25 ^ parallel_out[5]$_SDFFE_PN0P_/D (DFF_X1)
           0.25   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ parallel_out[5]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.18   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0564

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0570

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1874

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6126

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
326.894344

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.95e-05   2.30e-06   6.26e-07   5.25e-05  41.9%
Combinational          1.69e-05   6.67e-06   1.28e-06   2.48e-05  19.8%
Clock                  2.95e-05   1.84e-05   9.17e-08   4.80e-05  38.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.60e-05   2.74e-05   2.00e-06   1.25e-04 100.0%
                          76.6%      21.8%       1.6%
