bg_rom.v,verilog,xil_defaultlib,../../../../draw_bg.gen/sources_1/ip/bg_rom/sim/bg_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
