--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5292 paths analyzed, 1265 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.486ns.
--------------------------------------------------------------------------------

Paths for end point din_9 (SLICE_X22Y23.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B7/cntr_1 (FF)
  Destination:          din_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.999ns (1.544 - 4.543)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B7/cntr_1 to din_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.YQ      Tcko                  0.511   tube3B7/cntr<0>
                                                       tube3B7/cntr_1
    SLICE_X22Y16.F1      net (fanout=2)        1.160   tube3B7/cntr<1>
    SLICE_X22Y16.COUT    Topcyf                1.011   din_9_mux0000_wg_cy<3>
                                                       din_9_mux0000_wg_lut<2>
                                                       din_9_mux0000_wg_cy<2>
                                                       din_9_mux0000_wg_cy<3>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<3>
    SLICE_X22Y17.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<5>
                                                       din_9_mux0000_wg_cy<4>
                                                       din_9_mux0000_wg_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<7>
                                                       din_9_mux0000_wg_cy<6>
                                                       din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<9>
                                                       din_9_mux0000_wg_cy<8>
                                                       din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<11>
                                                       din_9_mux0000_wg_cy<10>
                                                       din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<13>
                                                       din_9_mux0000_wg_cy<12>
                                                       din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<15>
                                                       din_9_mux0000_wg_cy<14>
                                                       din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CLK     Tcinck                0.884   din<9>
                                                       din_9_mux0000_wg_cy<16>
                                                       din_9_mux0000_rt
                                                       din_9
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (3.084ns logic, 1.160ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A3/cntr_1 (FF)
  Destination:          din_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.011ns (1.544 - 4.555)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A3/cntr_1 to din_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.511   tube4A3/cntr<0>
                                                       tube4A3/cntr_1
    SLICE_X22Y16.G2      net (fanout=2)        0.898   tube4A3/cntr<1>
    SLICE_X22Y16.COUT    Topcyg                0.984   din_9_mux0000_wg_cy<3>
                                                       din_9_mux0000_wg_lut<3>
                                                       din_9_mux0000_wg_cy<3>
    SLICE_X22Y17.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<3>
    SLICE_X22Y17.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<5>
                                                       din_9_mux0000_wg_cy<4>
                                                       din_9_mux0000_wg_cy<5>
    SLICE_X22Y18.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<5>
    SLICE_X22Y18.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<7>
                                                       din_9_mux0000_wg_cy<6>
                                                       din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<9>
                                                       din_9_mux0000_wg_cy<8>
                                                       din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<11>
                                                       din_9_mux0000_wg_cy<10>
                                                       din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<13>
                                                       din_9_mux0000_wg_cy<12>
                                                       din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<15>
                                                       din_9_mux0000_wg_cy<14>
                                                       din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CLK     Tcinck                0.884   din<9>
                                                       din_9_mux0000_wg_cy<16>
                                                       din_9_mux0000_rt
                                                       din_9
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (3.057ns logic, 0.898ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B2/cntr_1 (FF)
  Destination:          din_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.011ns (1.544 - 4.555)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B2/cntr_1 to din_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.YQ      Tcko                  0.567   tube3B2/cntr<0>
                                                       tube3B2/cntr_1
    SLICE_X22Y18.G3      net (fanout=2)        1.066   tube3B2/cntr<1>
    SLICE_X22Y18.COUT    Topcyg                0.984   din_9_mux0000_wg_cy<7>
                                                       din_9_mux0000_wg_lut<7>
                                                       din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<7>
    SLICE_X22Y19.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<9>
                                                       din_9_mux0000_wg_cy<8>
                                                       din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<9>
    SLICE_X22Y20.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<11>
                                                       din_9_mux0000_wg_cy<10>
                                                       din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<11>
    SLICE_X22Y21.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<13>
                                                       din_9_mux0000_wg_cy<12>
                                                       din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<13>
    SLICE_X22Y22.COUT    Tbyp                  0.113   din_9_mux0000_wg_cy<15>
                                                       din_9_mux0000_wg_cy<14>
                                                       din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CIN     net (fanout=1)        0.000   din_9_mux0000_wg_cy<15>
    SLICE_X22Y23.CLK     Tcinck                0.884   din<9>
                                                       din_9_mux0000_wg_cy<16>
                                                       din_9_mux0000_rt
                                                       din_9
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (2.887ns logic, 1.066ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point din_15 (SLICE_X23Y26.BY), 256 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A3/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.011ns (1.542 - 4.553)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A3/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.YQ      Tcko                  0.511   tube4A3/cntr<6>
                                                       tube4A3/cntr_7
    SLICE_X23Y19.G4      net (fanout=2)        1.031   tube4A3/cntr<7>
    SLICE_X23Y19.COUT    Topcyg                0.871   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_lut<3>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X23Y26.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X23Y26.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (2.666ns logic, 1.447ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A1/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.009ns (1.542 - 4.551)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A1/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.YQ      Tcko                  0.567   tube4A1/cntr<6>
                                                       tube4A1/cntr_7
    SLICE_X23Y18.F2      net (fanout=2)        0.653   tube4A1/cntr<7>
    SLICE_X23Y18.COUT    Topcyf                1.011   din_15_mux0000_wg_cy<1>
                                                       din_15_mux0000_wg_lut<0>
                                                       din_15_mux0000_wg_cy<0>
                                                       din_15_mux0000_wg_cy<1>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<1>
    SLICE_X23Y19.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X23Y26.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X23Y26.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (2.965ns logic, 1.069ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B7/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.997ns (1.542 - 4.539)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B7/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.YQ      Tcko                  0.511   tube3B7/cntr<6>
                                                       tube3B7/cntr_7
    SLICE_X23Y19.F3      net (fanout=2)        0.804   tube3B7/cntr<7>
    SLICE_X23Y19.COUT    Topcyf                1.011   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_lut<2>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X23Y20.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X23Y21.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X23Y22.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X23Y23.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X23Y24.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X23Y25.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X23Y26.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X23Y26.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X23Y26.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (2.806ns logic, 1.220ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Paths for end point din_11 (SLICE_X20Y24.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A2/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.992ns (1.547 - 4.539)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A2/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.YQ      Tcko                  0.511   tube4A2/cntr<2>
                                                       tube4A2/cntr_3
    SLICE_X20Y16.G1      net (fanout=2)        0.938   tube4A2/cntr<3>
    SLICE_X20Y16.COUT    Topcyg                0.984   din_11_mux0000_wg_cy<1>
                                                       din_11_mux0000_wg_lut<1>
                                                       din_11_mux0000_wg_cy<1>
    SLICE_X20Y17.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<1>
    SLICE_X20Y17.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<3>
                                                       din_11_mux0000_wg_cy<2>
                                                       din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<5>
                                                       din_11_mux0000_wg_cy<4>
                                                       din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CLK     Tcinck                0.884   din<11>
                                                       din_11_mux0000_wg_cy<16>
                                                       din_11_mux0000_rt
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (3.170ns logic, 0.938ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A1/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.006ns (1.547 - 4.553)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A1/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.YQ      Tcko                  0.567   tube4A1/cntr<2>
                                                       tube4A1/cntr_3
    SLICE_X20Y16.F4      net (fanout=2)        0.792   tube4A1/cntr<3>
    SLICE_X20Y16.COUT    Topcyf                1.011   din_11_mux0000_wg_cy<1>
                                                       din_11_mux0000_wg_lut<0>
                                                       din_11_mux0000_wg_cy<0>
                                                       din_11_mux0000_wg_cy<1>
    SLICE_X20Y17.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<1>
    SLICE_X20Y17.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<3>
                                                       din_11_mux0000_wg_cy<2>
                                                       din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<5>
                                                       din_11_mux0000_wg_cy<4>
                                                       din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CLK     Tcinck                0.884   din<11>
                                                       din_11_mux0000_wg_cy<16>
                                                       din_11_mux0000_rt
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (3.253ns logic, 0.792ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A5/cntr_3 (FF)
  Destination:          din_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.002ns (1.547 - 4.549)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A5/cntr_3 to din_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.YQ      Tcko                  0.567   tube4A5/cntr<2>
                                                       tube4A5/cntr_3
    SLICE_X20Y17.F1      net (fanout=2)        0.878   tube4A5/cntr<3>
    SLICE_X20Y17.COUT    Topcyf                1.011   din_11_mux0000_wg_cy<3>
                                                       din_11_mux0000_wg_lut<2>
                                                       din_11_mux0000_wg_cy<2>
                                                       din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<3>
    SLICE_X20Y18.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<5>
                                                       din_11_mux0000_wg_cy<4>
                                                       din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<5>
    SLICE_X20Y19.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<7>
                                                       din_11_mux0000_wg_cy<6>
                                                       din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<7>
    SLICE_X20Y20.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<9>
                                                       din_11_mux0000_wg_cy<8>
                                                       din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<9>
    SLICE_X20Y21.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<11>
                                                       din_11_mux0000_wg_cy<10>
                                                       din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<11>
    SLICE_X20Y22.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<13>
                                                       din_11_mux0000_wg_cy<12>
                                                       din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<13>
    SLICE_X20Y23.COUT    Tbyp                  0.113   din_11_mux0000_wg_cy<15>
                                                       din_11_mux0000_wg_cy<14>
                                                       din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CIN     net (fanout=1)        0.000   din_11_mux0000_wg_cy<15>
    SLICE_X20Y24.CLK     Tcinck                0.884   din<11>
                                                       din_11_mux0000_wg_cy<16>
                                                       din_11_mux0000_rt
                                                       din_11
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (3.140ns logic, 0.878ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_0 (SLICE_X25Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube4B2/cntr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Clock Path Skew:      3.012ns (4.544 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube4B2/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X25Y12.SR      net (fanout=162)      2.300   CLR
    SLICE_X25Y12.CLK     Tcksr       (-Th)    -0.491   tube4B2/cntr<0>
                                                       tube4B2/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.945ns logic, 2.300ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_1 (SLICE_X25Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube4B2/cntr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Clock Path Skew:      3.012ns (4.544 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube4B2/cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X25Y12.SR      net (fanout=162)      2.300   CLR
    SLICE_X25Y12.CLK     Tcksr       (-Th)    -0.491   tube4B2/cntr<0>
                                                       tube4B2/cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.945ns logic, 2.300ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point tube4B2/cntr_2 (SLICE_X25Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLR (FF)
  Destination:          tube4B2/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Clock Path Skew:      3.012ns (4.544 - 1.532)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CLR to tube4B2/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.YQ      Tcko                  0.454   CLR
                                                       CLR
    SLICE_X25Y13.SR      net (fanout=162)      2.300   CLR
    SLICE_X25Y13.CLK     Tcksr       (-Th)    -0.491   tube4B2/cntr<2>
                                                       tube4B2/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.945ns logic, 2.300ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.237ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.330|    4.747|    7.243|    9.616|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 15  Score: 23913  (Setup/Max: 23913, Hold: 0)

Constraints cover 5292 paths, 0 nets, and 1900 connections

Design statistics:
   Minimum period:  14.486ns{1}   (Maximum frequency:  69.032MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 10 16:13:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



