INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/28220/Documents/GitHub/FPGA_UART/USART_RX_MAX/USART_RX_MAX.srcs/sources_1/new/USART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/28220/Documents/GitHub/FPGA_UART/USART_RX_MAX/USART_RX_MAX.srcs/sim_1/new/RX_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX_TB
