Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 23 09:22:29 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.343      -44.173                    197                 5256        0.050        0.000                      0                 5228        1.845        0.000                       0                  1882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -0.343      -44.173                    197                  658        0.140        0.000                      0                  630        3.500        0.000                       0                   294  
clk_fpga_0                                             0.400        0.000                      0                 4186        0.050        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.221      -15.724                     96                  816        0.149        0.000                      0                  816  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          197  Failing Endpoints,  Worst Slack       -0.343ns,  Total Violation      -44.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[0])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[10])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[11])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[12])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[13])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[14])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[15])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[16])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[17])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 5.537ns (79.699%)  route 1.410ns (20.301%))
  Logic Levels:           5  (CARRY4=4 DSP48E1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.653     4.814    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y25         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.456     5.270 r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-13]/Q
                         net (fo=2, routed)           0.628     5.898    system_i/SignalGenerator/outputCalibration_A/inst/to_s0_in[18]
    SLICE_X27Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.405 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.405    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.519    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.633    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.946 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.781     7.726    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[18])
                                                      4.033    11.759 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.761    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.364    12.854    
                         clock uncertainty           -0.035    12.818    
    DSP48_X1Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.418    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                 -0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHA/inst/output_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.551     1.606    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X29Y26         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDSE (Prop_fdse_C_Q)         0.141     1.747 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.087     1.834    system_i/mux2_CHA/inst/in1[4]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  system_i/mux2_CHA/inst/output_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.879    system_i/mux2_CHA/inst/p_0_in[4]
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.816     1.962    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[4]/C
                         clock pessimism             -0.343     1.619    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.120     1.739    system_i/mux2_CHA/inst/output_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHA/inst/output_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.551     1.606    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X29Y26         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDSE (Prop_fdse_C_Q)         0.141     1.747 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/Q
                         net (fo=1, routed)           0.140     1.887    system_i/mux2_CHA/inst/in1[5]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.046     1.933 r  system_i/mux2_CHA/inst/output_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.933    system_i/mux2_CHA/inst/p_0_in[5]
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.816     1.962    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[5]/C
                         clock pessimism             -0.343     1.619    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.131     1.750    system_i/mux2_CHA/inst/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/mux2_CHA/inst/output_o_reg[12]/Q
                         net (fo=1, routed)           0.122     1.894    system_i/SignalGenerator/outputCalibration_A/inst/input_i[12]
    SLICE_X26Y28         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.819     1.965    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y28         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/C
                         clock pessimism             -0.324     1.641    
    SLICE_X26Y28         FDRE (Hold_fdre_C_D)         0.070     1.711    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.551     1.606    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  system_i/mux2_CHA/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.122     1.892    system_i/SignalGenerator/outputCalibration_A/inst/input_i[4]
    SLICE_X26Y26         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.816     1.962    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y26         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.324     1.638    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.070     1.708    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.339%)  route 0.163ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X31Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/mux2_CHA/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.163     1.912    system_i/SignalGenerator/outputCalibration_A/inst/input_i[10]
    SLICE_X26Y27         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.818     1.964    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y27         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/C
                         clock pessimism             -0.324     1.640    
    SLICE_X26Y27         FDRE (Hold_fdre_C_D)         0.072     1.712    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHA/inst/output_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.550     1.605    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X31Y24         FDSE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDSE (Prop_fdse_C_Q)         0.141     1.746 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[2]/Q
                         net (fo=1, routed)           0.127     1.873    system_i/mux2_CHA/inst/in1[2]
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.918 r  system_i/mux2_CHA/inst/output_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    system_i/mux2_CHA/inst/p_0_in[2]
    SLICE_X29Y24         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.815     1.961    system_i/mux2_CHA/inst/clk_i
    SLICE_X29Y24         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[2]/C
                         clock pessimism             -0.343     1.618    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.092     1.710    system_i/mux2_CHA/inst/output_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHA/inst/output_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.689%)  route 0.143ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.553     1.608    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X28Y27         FDRE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.143     1.915    system_i/mux2_CHA/inst/in1[13]
    SLICE_X28Y28         LUT3 (Prop_lut3_I0_O)        0.048     1.963 r  system_i/mux2_CHA/inst/output_o[13]_i_1/O
                         net (fo=1, routed)           0.000     1.963    system_i/mux2_CHA/inst/p_0_in[13]
    SLICE_X28Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.819     1.965    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[13]/C
                         clock pessimism             -0.343     1.622    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131     1.753    system_i/mux2_CHA/inst/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.654%)  route 0.123ns (45.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.148     1.756 r  system_i/mux2_CHA/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.123     1.879    system_i/SignalGenerator/outputCalibration_A/inst/input_i[13]
    SLICE_X26Y28         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.819     1.965    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y28         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.324     1.641    
    SLICE_X26Y28         FDRE (Hold_fdre_C_D)         0.019     1.660    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.254%)  route 0.120ns (44.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.551     1.606    system_i/mux2_CHA/inst/clk_i
    SLICE_X28Y26         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.148     1.754 r  system_i/mux2_CHA/inst/output_o_reg[5]/Q
                         net (fo=1, routed)           0.120     1.874    system_i/SignalGenerator/outputCalibration_A/inst/input_i[5]
    SLICE_X26Y26         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.816     1.962    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X26Y26         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]/C
                         clock pessimism             -0.324     1.638    
    SLICE_X26Y26         FDRE (Hold_fdre_C_D)         0.017     1.655    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-8]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.801%)  route 0.164ns (56.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X31Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/mux2_CHA/inst/output_o_reg[11]/Q
                         net (fo=1, routed)           0.164     1.900    system_i/SignalGenerator/outputCalibration_A/inst/input_i[11]
    SLICE_X27Y29         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.820     1.966    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X27Y29         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/C
                         clock pessimism             -0.324     1.642    
    SLICE_X27Y29         FDRE (Hold_fdre_C_D)         0.016     1.658    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y7     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y7     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y5     system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y13    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y9     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y9     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y15    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y14   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/mux2_CHA/inst/output_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/mux2_CHA/inst/output_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y28   system_i/mux2_CHA/inst/output_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y28   system_i/mux2_CHA/inst/output_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y21   system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y21   system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y21   system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y21   system_i/DataAcquisition/inputCalibration_A/inst/input_i_sf_reg[-8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y28   system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y15   system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y25   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y25   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y25   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X35Y25   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y34    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y24   system_i/mux2_CHA/inst/output_o_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y24   system_i/mux2_CHA/inst/output_o_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y24   system_i/mux2_CHA/inst/output_o_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 1.450ns (20.321%)  route 5.686ns (79.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.686    10.208    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X22Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.478    10.670    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X22Y25         FDRE (Setup_fdre_C_D)       -0.067    10.608    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 1.450ns (20.397%)  route 5.659ns (79.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.659    10.182    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X23Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.478    10.670    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X23Y24         FDRE (Setup_fdre_C_D)       -0.081    10.594    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 1.450ns (20.480%)  route 5.630ns (79.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 10.670 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.630    10.153    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.478    10.670    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X22Y24         FDRE (Setup_fdre_C_D)       -0.092    10.583    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 1.450ns (20.945%)  route 5.473ns (79.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.473     9.996    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X23Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.480    10.672    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)       -0.092    10.585    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 1.450ns (21.464%)  route 5.305ns (78.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.305     9.828    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X22Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.480    10.672    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y23         FDRE (Setup_fdre_C_D)       -0.093    10.584    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[4].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.450ns (21.419%)  route 5.320ns (78.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=32, routed)          5.320     9.842    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[4]
    SLICE_X23Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[4].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.483    10.675    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[4].FDRE_inst/C
                         clock pessimism              0.130    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X23Y21         FDRE (Setup_fdre_C_D)       -0.047    10.633    system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[4].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.450ns (21.444%)  route 5.312ns (78.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=32, routed)          5.312     9.834    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[4]
    SLICE_X24Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[4].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[4].FDRE_inst/C
                         clock pessimism              0.130    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X24Y20         FDRE (Setup_fdre_C_D)       -0.045    10.636    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 1.450ns (21.874%)  route 5.179ns (78.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=32, routed)          5.179     9.702    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[4]
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y20         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst/C
                         clock pessimism              0.130    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X23Y20         FDRE (Setup_fdre_C_D)       -0.067    10.614    system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.450ns (22.025%)  route 5.134ns (77.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=32, routed)          5.134     9.656    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[12]
    SLICE_X27Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.484    10.676    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/C
                         clock pessimism              0.130    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.109    10.572    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.572    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 1.450ns (22.048%)  route 5.127ns (77.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=32, routed)          5.127     9.649    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[12]
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)       -0.108    10.574    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.309%)  route 0.182ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.232    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.132%)  route 0.183ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.183     1.234    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.179    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.237     1.301    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.192ns (42.552%)  route 0.259ns (57.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.259     1.325    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.051     1.376 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.376    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.778%)  route 0.259ns (58.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.259     1.325    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X1Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.370 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.370    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.117     1.167    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.489%)  route 0.273ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.273     1.364    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070     1.264    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.178     1.243    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y35   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[21].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X25Y35   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[22].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y35   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[23].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[24].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[25].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[26].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[27].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[28].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[29].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           96  Failing Endpoints,  Worst Slack       -0.221ns,  Total Violation      -15.724ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_153
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_143
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_142
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_141
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_140
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_139
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_138
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_137
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_136
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 6.190ns (75.403%)  route 2.019ns (24.597%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.666     2.974    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.566     3.996    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.120 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.744     4.865    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X31Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.445 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.445    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.559    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.673    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.787    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.901    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.015    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.129 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.129    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.442 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.706     7.148    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.033    11.181 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.183    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_135
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         1.575    12.487    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    DSP48_X1Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.962    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                 -0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.249ns (26.962%)  route 0.675ns (73.038%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[12].FDRE_inst/Q
                         net (fo=2, routed)           0.232     1.265    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[12]
    SLICE_X27Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.310 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.310    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[12]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.373 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.442     1.815    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[12]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.520     1.666    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.285ns (30.603%)  route 0.646ns (69.397%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.204     1.237    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[15]
    SLICE_X27Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.282 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.282    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[15]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.381 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.442     1.823    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[16]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.666    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.256ns (27.264%)  route 0.683ns (72.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.237     1.270    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[9]
    SLICE_X27Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.315 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.315    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[9]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.385 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.446     1.830    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[9]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.669    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.249ns (25.505%)  route 0.727ns (74.495%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.272     1.305    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[8]
    SLICE_X27Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.350 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.350    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[8]
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.413 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.455     1.868    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[8]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.666    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.251ns (25.582%)  route 0.730ns (74.418%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/Q
                         net (fo=2, routed)           0.284     1.316    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[2]
    SLICE_X27Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.361 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     1.361    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[2]
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.426 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[1]
                         net (fo=2, routed)           0.446     1.872    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[2]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.517     1.669    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.256ns (25.827%)  route 0.735ns (74.173%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.281     1.313    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[1]
    SLICE_X27Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.358 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.358    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[1]
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.428 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.454     1.882    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[1]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.669    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.274ns (27.409%)  route 0.726ns (72.591%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.280     1.334    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[6]
    SLICE_X27Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.379    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[6]
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.444 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[1]
                         net (fo=2, routed)           0.446     1.890    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[6]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -0.517     1.669    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.272ns (27.017%)  route 0.735ns (72.983%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           0.280     1.334    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[4]
    SLICE_X27Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_2/O
                         net (fo=1, routed)           0.000     1.379    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[4]
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.442 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[3]
                         net (fo=2, routed)           0.455     1.897    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[4]
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.916     2.061    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.520     1.666    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.772ns (53.956%)  route 0.659ns (46.044%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.657     1.698    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[0])
                                                      0.631     2.329 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.331    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_153
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.917     2.062    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.125     2.187    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.095    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.772ns (53.956%)  route 0.659ns (46.044%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.657     1.698    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[10])
                                                      0.631     2.329 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.331    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_143
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=294, routed)         0.917     2.062    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.062    
                         clock uncertainty            0.125     2.187    
    DSP48_X0Y13          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.095    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.236    





