
leather_gauge_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a38  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08008c08  08008c08  00009c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c64  08008c64  00009c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c6c  08008c6c  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c6c  08008c6c  00009c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c70  08008c70  00009c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08008c74  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000091a0  20000010  08008c84  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200091b0  08008c84  0000a1b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020783  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054bb  00000000  00000000  0002a7c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f8  00000000  00000000  0002fc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001120  00000000  00000000  00031378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002874f  00000000  00000000  00032498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022d2d  00000000  00000000  0005abe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5474  00000000  00000000  0007d914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00162d88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056e4  00000000  00000000  00162dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000115  00000000  00000000  001684b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000010 	.word	0x20000010
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008bf0 	.word	0x08008bf0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000014 	.word	0x20000014
 800020c:	08008bf0 	.word	0x08008bf0

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f891 	bl	8000390 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	20008ba0 	.word	0x20008ba0
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2a      	ldr	r2, [pc, #168]	@ (8000340 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4821      	ldr	r0, [pc, #132]	@ (8000344 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a22      	ldr	r2, [pc, #136]	@ (8000348 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1b      	ldr	r4, [pc, #108]	@ (800034c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c14      	ldr	r4, [pc, #80]	@ (800034c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b909      	cbnz	r1, 800032e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800032a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800032c:	e7f9      	b.n	8000322 <__tx_ts_wait>

0800032e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800032e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000332:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000336:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800033c:	e7dc      	b.n	80002f8 <__tx_ts_restore>

0800033e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800033e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000340:	20008c3c 	.word	0x20008c3c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000344:	20008ba4 	.word	0x20008ba4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000348:	20008ba8 	.word	0x20008ba8
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800034c:	200091a8 	.word	0x200091a8

08000350 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000350:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000352:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000356:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800035a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800035e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000360:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000364:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000366:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000368:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800036a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800036c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800036e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000370:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000372:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000374:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000376:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000378:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800037a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800037c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800037e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 8000382:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000384:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000386:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800038a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800038c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800038e:	4770      	bx	lr

08000390 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000390:	4922      	ldr	r1, [pc, #136]	@ (800041c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000392:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000394:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000398:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800039a:	4b21      	ldr	r3, [pc, #132]	@ (8000420 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800039c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800039e:	b13a      	cbz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003a0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003a4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003a6:	b91a      	cbnz	r2, 80003b0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003aa:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003ae:	6018      	str	r0, [r3, #0]

080003b0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003b0:	491d      	ldr	r1, [pc, #116]	@ (8000428 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003b2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003b4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003b6:	b122      	cbz	r2, 80003c2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003b8:	4b1c      	ldr	r3, [pc, #112]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ba:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003be:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003c0:	e008      	b.n	80003d4 <__tx_timer_done>

080003c2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003c2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000430 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003c8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003ca:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003cc:	d101      	bne.n	80003d2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003ce:	4b19      	ldr	r3, [pc, #100]	@ (8000434 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003d0:	6818      	ldr	r0, [r3, #0]

080003d2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003d2:	6008      	str	r0, [r1, #0]

080003d4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003d4:	4b13      	ldr	r3, [pc, #76]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003d6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003d8:	b912      	cbnz	r2, 80003e0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003da:	4914      	ldr	r1, [pc, #80]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003dc:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003de:	b1d0      	cbz	r0, 8000416 <__tx_timer_nothing_expired>

080003e0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003e0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003e4:	4911      	ldr	r1, [pc, #68]	@ (800042c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003e6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003e8:	b108      	cbz	r0, 80003ee <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003ea:	f007 ff55 	bl	8008298 <_tx_timer_expiration_process>

080003ee <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000424 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80003f0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80003f2:	b172      	cbz	r2, 8000412 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80003f4:	f007 fec2 	bl	800817c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003f8:	480f      	ldr	r0, [pc, #60]	@ (8000438 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80003fa:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80003fc:	b949      	cbnz	r1, 8000412 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003fe:	480f      	ldr	r0, [pc, #60]	@ (800043c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000400:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000402:	4a0f      	ldr	r2, [pc, #60]	@ (8000440 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000404:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000406:	480f      	ldr	r0, [pc, #60]	@ (8000444 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800040c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800040e:	d000      	beq.n	8000412 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000410:	6002      	str	r2, [r0, #0]

08000412 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000412:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000416 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000416:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800041a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800041c:	20008c48 	.word	0x20008c48
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000420:	200091a8 	.word	0x200091a8
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000424:	20008c4c 	.word	0x20008c4c
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000428:	20008cd8 	.word	0x20008cd8
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800042c:	20008cdc 	.word	0x20008cdc
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000430:	20008cd4 	.word	0x20008cd4
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000434:	20008cd0 	.word	0x20008cd0
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000438:	20008c3c 	.word	0x20008c3c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800043c:	20008ba4 	.word	0x20008ba4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000440:	20008ba8 	.word	0x20008ba8
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000444:	e000ed04 	.word	0xe000ed04

08000448 <__aeabi_uldivmod>:
 8000448:	b953      	cbnz	r3, 8000460 <__aeabi_uldivmod+0x18>
 800044a:	b94a      	cbnz	r2, 8000460 <__aeabi_uldivmod+0x18>
 800044c:	2900      	cmp	r1, #0
 800044e:	bf08      	it	eq
 8000450:	2800      	cmpeq	r0, #0
 8000452:	bf1c      	itt	ne
 8000454:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000458:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800045c:	f000 b988 	b.w	8000770 <__aeabi_idiv0>
 8000460:	f1ad 0c08 	sub.w	ip, sp, #8
 8000464:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000468:	f000 f806 	bl	8000478 <__udivmoddi4>
 800046c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000470:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000474:	b004      	add	sp, #16
 8000476:	4770      	bx	lr

08000478 <__udivmoddi4>:
 8000478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800047c:	9d08      	ldr	r5, [sp, #32]
 800047e:	468e      	mov	lr, r1
 8000480:	4604      	mov	r4, r0
 8000482:	4688      	mov	r8, r1
 8000484:	2b00      	cmp	r3, #0
 8000486:	d14a      	bne.n	800051e <__udivmoddi4+0xa6>
 8000488:	428a      	cmp	r2, r1
 800048a:	4617      	mov	r7, r2
 800048c:	d962      	bls.n	8000554 <__udivmoddi4+0xdc>
 800048e:	fab2 f682 	clz	r6, r2
 8000492:	b14e      	cbz	r6, 80004a8 <__udivmoddi4+0x30>
 8000494:	f1c6 0320 	rsb	r3, r6, #32
 8000498:	fa01 f806 	lsl.w	r8, r1, r6
 800049c:	fa20 f303 	lsr.w	r3, r0, r3
 80004a0:	40b7      	lsls	r7, r6
 80004a2:	ea43 0808 	orr.w	r8, r3, r8
 80004a6:	40b4      	lsls	r4, r6
 80004a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004ac:	fa1f fc87 	uxth.w	ip, r7
 80004b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80004b4:	0c23      	lsrs	r3, r4, #16
 80004b6:	fb0e 8811 	mls	r8, lr, r1, r8
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fb01 f20c 	mul.w	r2, r1, ip
 80004c2:	429a      	cmp	r2, r3
 80004c4:	d909      	bls.n	80004da <__udivmoddi4+0x62>
 80004c6:	18fb      	adds	r3, r7, r3
 80004c8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80004cc:	f080 80ea 	bcs.w	80006a4 <__udivmoddi4+0x22c>
 80004d0:	429a      	cmp	r2, r3
 80004d2:	f240 80e7 	bls.w	80006a4 <__udivmoddi4+0x22c>
 80004d6:	3902      	subs	r1, #2
 80004d8:	443b      	add	r3, r7
 80004da:	1a9a      	subs	r2, r3, r2
 80004dc:	b2a3      	uxth	r3, r4
 80004de:	fbb2 f0fe 	udiv	r0, r2, lr
 80004e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80004e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004ea:	fb00 fc0c 	mul.w	ip, r0, ip
 80004ee:	459c      	cmp	ip, r3
 80004f0:	d909      	bls.n	8000506 <__udivmoddi4+0x8e>
 80004f2:	18fb      	adds	r3, r7, r3
 80004f4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80004f8:	f080 80d6 	bcs.w	80006a8 <__udivmoddi4+0x230>
 80004fc:	459c      	cmp	ip, r3
 80004fe:	f240 80d3 	bls.w	80006a8 <__udivmoddi4+0x230>
 8000502:	443b      	add	r3, r7
 8000504:	3802      	subs	r0, #2
 8000506:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800050a:	eba3 030c 	sub.w	r3, r3, ip
 800050e:	2100      	movs	r1, #0
 8000510:	b11d      	cbz	r5, 800051a <__udivmoddi4+0xa2>
 8000512:	40f3      	lsrs	r3, r6
 8000514:	2200      	movs	r2, #0
 8000516:	e9c5 3200 	strd	r3, r2, [r5]
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	428b      	cmp	r3, r1
 8000520:	d905      	bls.n	800052e <__udivmoddi4+0xb6>
 8000522:	b10d      	cbz	r5, 8000528 <__udivmoddi4+0xb0>
 8000524:	e9c5 0100 	strd	r0, r1, [r5]
 8000528:	2100      	movs	r1, #0
 800052a:	4608      	mov	r0, r1
 800052c:	e7f5      	b.n	800051a <__udivmoddi4+0xa2>
 800052e:	fab3 f183 	clz	r1, r3
 8000532:	2900      	cmp	r1, #0
 8000534:	d146      	bne.n	80005c4 <__udivmoddi4+0x14c>
 8000536:	4573      	cmp	r3, lr
 8000538:	d302      	bcc.n	8000540 <__udivmoddi4+0xc8>
 800053a:	4282      	cmp	r2, r0
 800053c:	f200 8105 	bhi.w	800074a <__udivmoddi4+0x2d2>
 8000540:	1a84      	subs	r4, r0, r2
 8000542:	eb6e 0203 	sbc.w	r2, lr, r3
 8000546:	2001      	movs	r0, #1
 8000548:	4690      	mov	r8, r2
 800054a:	2d00      	cmp	r5, #0
 800054c:	d0e5      	beq.n	800051a <__udivmoddi4+0xa2>
 800054e:	e9c5 4800 	strd	r4, r8, [r5]
 8000552:	e7e2      	b.n	800051a <__udivmoddi4+0xa2>
 8000554:	2a00      	cmp	r2, #0
 8000556:	f000 8090 	beq.w	800067a <__udivmoddi4+0x202>
 800055a:	fab2 f682 	clz	r6, r2
 800055e:	2e00      	cmp	r6, #0
 8000560:	f040 80a4 	bne.w	80006ac <__udivmoddi4+0x234>
 8000564:	1a8a      	subs	r2, r1, r2
 8000566:	0c03      	lsrs	r3, r0, #16
 8000568:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800056c:	b280      	uxth	r0, r0
 800056e:	b2bc      	uxth	r4, r7
 8000570:	2101      	movs	r1, #1
 8000572:	fbb2 fcfe 	udiv	ip, r2, lr
 8000576:	fb0e 221c 	mls	r2, lr, ip, r2
 800057a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800057e:	fb04 f20c 	mul.w	r2, r4, ip
 8000582:	429a      	cmp	r2, r3
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x11e>
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800058c:	d202      	bcs.n	8000594 <__udivmoddi4+0x11c>
 800058e:	429a      	cmp	r2, r3
 8000590:	f200 80e0 	bhi.w	8000754 <__udivmoddi4+0x2dc>
 8000594:	46c4      	mov	ip, r8
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	fbb3 f2fe 	udiv	r2, r3, lr
 800059c:	fb0e 3312 	mls	r3, lr, r2, r3
 80005a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005a4:	fb02 f404 	mul.w	r4, r2, r4
 80005a8:	429c      	cmp	r4, r3
 80005aa:	d907      	bls.n	80005bc <__udivmoddi4+0x144>
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80005b2:	d202      	bcs.n	80005ba <__udivmoddi4+0x142>
 80005b4:	429c      	cmp	r4, r3
 80005b6:	f200 80ca 	bhi.w	800074e <__udivmoddi4+0x2d6>
 80005ba:	4602      	mov	r2, r0
 80005bc:	1b1b      	subs	r3, r3, r4
 80005be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005c2:	e7a5      	b.n	8000510 <__udivmoddi4+0x98>
 80005c4:	f1c1 0620 	rsb	r6, r1, #32
 80005c8:	408b      	lsls	r3, r1
 80005ca:	fa22 f706 	lsr.w	r7, r2, r6
 80005ce:	431f      	orrs	r7, r3
 80005d0:	fa0e f401 	lsl.w	r4, lr, r1
 80005d4:	fa20 f306 	lsr.w	r3, r0, r6
 80005d8:	fa2e fe06 	lsr.w	lr, lr, r6
 80005dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80005e0:	4323      	orrs	r3, r4
 80005e2:	fa00 f801 	lsl.w	r8, r0, r1
 80005e6:	fa1f fc87 	uxth.w	ip, r7
 80005ea:	fbbe f0f9 	udiv	r0, lr, r9
 80005ee:	0c1c      	lsrs	r4, r3, #16
 80005f0:	fb09 ee10 	mls	lr, r9, r0, lr
 80005f4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80005f8:	fb00 fe0c 	mul.w	lr, r0, ip
 80005fc:	45a6      	cmp	lr, r4
 80005fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000602:	d909      	bls.n	8000618 <__udivmoddi4+0x1a0>
 8000604:	193c      	adds	r4, r7, r4
 8000606:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800060a:	f080 809c 	bcs.w	8000746 <__udivmoddi4+0x2ce>
 800060e:	45a6      	cmp	lr, r4
 8000610:	f240 8099 	bls.w	8000746 <__udivmoddi4+0x2ce>
 8000614:	3802      	subs	r0, #2
 8000616:	443c      	add	r4, r7
 8000618:	eba4 040e 	sub.w	r4, r4, lr
 800061c:	fa1f fe83 	uxth.w	lr, r3
 8000620:	fbb4 f3f9 	udiv	r3, r4, r9
 8000624:	fb09 4413 	mls	r4, r9, r3, r4
 8000628:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800062c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000630:	45a4      	cmp	ip, r4
 8000632:	d908      	bls.n	8000646 <__udivmoddi4+0x1ce>
 8000634:	193c      	adds	r4, r7, r4
 8000636:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800063a:	f080 8082 	bcs.w	8000742 <__udivmoddi4+0x2ca>
 800063e:	45a4      	cmp	ip, r4
 8000640:	d97f      	bls.n	8000742 <__udivmoddi4+0x2ca>
 8000642:	3b02      	subs	r3, #2
 8000644:	443c      	add	r4, r7
 8000646:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800064a:	eba4 040c 	sub.w	r4, r4, ip
 800064e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000652:	4564      	cmp	r4, ip
 8000654:	4673      	mov	r3, lr
 8000656:	46e1      	mov	r9, ip
 8000658:	d362      	bcc.n	8000720 <__udivmoddi4+0x2a8>
 800065a:	d05f      	beq.n	800071c <__udivmoddi4+0x2a4>
 800065c:	b15d      	cbz	r5, 8000676 <__udivmoddi4+0x1fe>
 800065e:	ebb8 0203 	subs.w	r2, r8, r3
 8000662:	eb64 0409 	sbc.w	r4, r4, r9
 8000666:	fa04 f606 	lsl.w	r6, r4, r6
 800066a:	fa22 f301 	lsr.w	r3, r2, r1
 800066e:	431e      	orrs	r6, r3
 8000670:	40cc      	lsrs	r4, r1
 8000672:	e9c5 6400 	strd	r6, r4, [r5]
 8000676:	2100      	movs	r1, #0
 8000678:	e74f      	b.n	800051a <__udivmoddi4+0xa2>
 800067a:	fbb1 fcf2 	udiv	ip, r1, r2
 800067e:	0c01      	lsrs	r1, r0, #16
 8000680:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000684:	b280      	uxth	r0, r0
 8000686:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800068a:	463b      	mov	r3, r7
 800068c:	4638      	mov	r0, r7
 800068e:	463c      	mov	r4, r7
 8000690:	46b8      	mov	r8, r7
 8000692:	46be      	mov	lr, r7
 8000694:	2620      	movs	r6, #32
 8000696:	fbb1 f1f7 	udiv	r1, r1, r7
 800069a:	eba2 0208 	sub.w	r2, r2, r8
 800069e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006a2:	e766      	b.n	8000572 <__udivmoddi4+0xfa>
 80006a4:	4601      	mov	r1, r0
 80006a6:	e718      	b.n	80004da <__udivmoddi4+0x62>
 80006a8:	4610      	mov	r0, r2
 80006aa:	e72c      	b.n	8000506 <__udivmoddi4+0x8e>
 80006ac:	f1c6 0220 	rsb	r2, r6, #32
 80006b0:	fa2e f302 	lsr.w	r3, lr, r2
 80006b4:	40b7      	lsls	r7, r6
 80006b6:	40b1      	lsls	r1, r6
 80006b8:	fa20 f202 	lsr.w	r2, r0, r2
 80006bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006c0:	430a      	orrs	r2, r1
 80006c2:	fbb3 f8fe 	udiv	r8, r3, lr
 80006c6:	b2bc      	uxth	r4, r7
 80006c8:	fb0e 3318 	mls	r3, lr, r8, r3
 80006cc:	0c11      	lsrs	r1, r2, #16
 80006ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006d2:	fb08 f904 	mul.w	r9, r8, r4
 80006d6:	40b0      	lsls	r0, r6
 80006d8:	4589      	cmp	r9, r1
 80006da:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006de:	b280      	uxth	r0, r0
 80006e0:	d93e      	bls.n	8000760 <__udivmoddi4+0x2e8>
 80006e2:	1879      	adds	r1, r7, r1
 80006e4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80006e8:	d201      	bcs.n	80006ee <__udivmoddi4+0x276>
 80006ea:	4589      	cmp	r9, r1
 80006ec:	d81f      	bhi.n	800072e <__udivmoddi4+0x2b6>
 80006ee:	eba1 0109 	sub.w	r1, r1, r9
 80006f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80006f6:	fb09 f804 	mul.w	r8, r9, r4
 80006fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80006fe:	b292      	uxth	r2, r2
 8000700:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000704:	4542      	cmp	r2, r8
 8000706:	d229      	bcs.n	800075c <__udivmoddi4+0x2e4>
 8000708:	18ba      	adds	r2, r7, r2
 800070a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800070e:	d2c4      	bcs.n	800069a <__udivmoddi4+0x222>
 8000710:	4542      	cmp	r2, r8
 8000712:	d2c2      	bcs.n	800069a <__udivmoddi4+0x222>
 8000714:	f1a9 0102 	sub.w	r1, r9, #2
 8000718:	443a      	add	r2, r7
 800071a:	e7be      	b.n	800069a <__udivmoddi4+0x222>
 800071c:	45f0      	cmp	r8, lr
 800071e:	d29d      	bcs.n	800065c <__udivmoddi4+0x1e4>
 8000720:	ebbe 0302 	subs.w	r3, lr, r2
 8000724:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000728:	3801      	subs	r0, #1
 800072a:	46e1      	mov	r9, ip
 800072c:	e796      	b.n	800065c <__udivmoddi4+0x1e4>
 800072e:	eba7 0909 	sub.w	r9, r7, r9
 8000732:	4449      	add	r1, r9
 8000734:	f1a8 0c02 	sub.w	ip, r8, #2
 8000738:	fbb1 f9fe 	udiv	r9, r1, lr
 800073c:	fb09 f804 	mul.w	r8, r9, r4
 8000740:	e7db      	b.n	80006fa <__udivmoddi4+0x282>
 8000742:	4673      	mov	r3, lr
 8000744:	e77f      	b.n	8000646 <__udivmoddi4+0x1ce>
 8000746:	4650      	mov	r0, sl
 8000748:	e766      	b.n	8000618 <__udivmoddi4+0x1a0>
 800074a:	4608      	mov	r0, r1
 800074c:	e6fd      	b.n	800054a <__udivmoddi4+0xd2>
 800074e:	443b      	add	r3, r7
 8000750:	3a02      	subs	r2, #2
 8000752:	e733      	b.n	80005bc <__udivmoddi4+0x144>
 8000754:	f1ac 0c02 	sub.w	ip, ip, #2
 8000758:	443b      	add	r3, r7
 800075a:	e71c      	b.n	8000596 <__udivmoddi4+0x11e>
 800075c:	4649      	mov	r1, r9
 800075e:	e79c      	b.n	800069a <__udivmoddi4+0x222>
 8000760:	eba1 0109 	sub.w	r1, r1, r9
 8000764:	46c4      	mov	ip, r8
 8000766:	fbb1 f9fe 	udiv	r9, r1, lr
 800076a:	fb09 f804 	mul.w	r8, r9, r4
 800076e:	e7c4      	b.n	80006fa <__udivmoddi4+0x282>

08000770 <__aeabi_idiv0>:
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop

08000774 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af02      	add	r7, sp, #8
 800077a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800077c:	2334      	movs	r3, #52	@ 0x34
 800077e:	9300      	str	r3, [sp, #0]
 8000780:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000784:	4a10      	ldr	r2, [pc, #64]	@ (80007c8 <tx_application_define+0x54>)
 8000786:	4911      	ldr	r1, [pc, #68]	@ (80007cc <tx_application_define+0x58>)
 8000788:	4811      	ldr	r0, [pc, #68]	@ (80007d0 <tx_application_define+0x5c>)
 800078a:	f007 ffbb 	bl	8008704 <_txe_byte_pool_create>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d104      	bne.n	800079e <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000794:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <tx_application_define+0x5c>)
 8000796:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000798:	68f8      	ldr	r0, [r7, #12]
 800079a:	f000 f821 	bl	80007e0 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_host_app_byte_pool, "Ux App memory pool", ux_host_byte_pool_buffer, UX_HOST_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800079e:	2334      	movs	r3, #52	@ 0x34
 80007a0:	9300      	str	r3, [sp, #0]
 80007a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007a6:	4a0b      	ldr	r2, [pc, #44]	@ (80007d4 <tx_application_define+0x60>)
 80007a8:	490b      	ldr	r1, [pc, #44]	@ (80007d8 <tx_application_define+0x64>)
 80007aa:	480c      	ldr	r0, [pc, #48]	@ (80007dc <tx_application_define+0x68>)
 80007ac:	f007 ffaa 	bl	8008704 <_txe_byte_pool_create>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d104      	bne.n	80007c0 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_HOST_Byte_Pool_Success */

    /* USER CODE END UX_HOST_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_host_app_byte_pool;
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <tx_application_define+0x68>)
 80007b8:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Host_Init(memory_ptr) != UX_SUCCESS)
 80007ba:	68f8      	ldr	r0, [r7, #12]
 80007bc:	f008 f9dc 	bl	8008b78 <MX_USBX_Host_Init>
    /* USER CODE BEGIN MX_USBX_Host_Init_Success */

    /* USER CODE END MX_USBX_Host_Init_Success */
  }

}
 80007c0:	bf00      	nop
 80007c2:	3710      	adds	r7, #16
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000002c 	.word	0x2000002c
 80007cc:	08008c08 	.word	0x08008c08
 80007d0:	2000802c 	.word	0x2000802c
 80007d4:	20008060 	.word	0x20008060
 80007d8:	08008c1c 	.word	0x08008c1c
 80007dc:	20008460 	.word	0x20008460

080007e0 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000802:	f007 f869 	bl	80078d8 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
	...

0800080c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_DMA_Init+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a1e      	ldr	r2, [pc, #120]	@ (8000894 <MX_DMA_Init+0x88>)
 800081c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_DMA_Init+0x88>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <MX_DMA_Init+0x88>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a17      	ldr	r2, [pc, #92]	@ (8000894 <MX_DMA_Init+0x88>)
 8000838:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <MX_DMA_Init+0x88>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	2100      	movs	r1, #0
 800084e:	200c      	movs	r0, #12
 8000850:	f000 febe 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000854:	200c      	movs	r0, #12
 8000856:	f000 fed7 	bl	8001608 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800085a:	2200      	movs	r2, #0
 800085c:	2100      	movs	r1, #0
 800085e:	200e      	movs	r0, #14
 8000860:	f000 feb6 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000864:	200e      	movs	r0, #14
 8000866:	f000 fecf 	bl	8001608 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	2039      	movs	r0, #57	@ 0x39
 8000870:	f000 feae 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000874:	2039      	movs	r0, #57	@ 0x39
 8000876:	f000 fec7 	bl	8001608 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	2045      	movs	r0, #69	@ 0x45
 8000880:	f000 fea6 	bl	80015d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000884:	2045      	movs	r0, #69	@ 0x45
 8000886:	f000 febf 	bl	8001608 <HAL_NVIC_EnableIRQ>

}
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800

08000898 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000898:	b480      	push	{r7}
 800089a:	b087      	sub	sp, #28
 800089c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	4b25      	ldr	r3, [pc, #148]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a24      	ldr	r2, [pc, #144]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008a8:	f043 0304 	orr.w	r3, r3, #4
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b22      	ldr	r3, [pc, #136]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0304 	and.w	r3, r3, #4
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	613b      	str	r3, [r7, #16]
 80008be:	4b1e      	ldr	r3, [pc, #120]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008d2:	613b      	str	r3, [r7, #16]
 80008d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
 80008da:	4b17      	ldr	r3, [pc, #92]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a16      	ldr	r2, [pc, #88]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b14      	ldr	r3, [pc, #80]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	4b10      	ldr	r3, [pc, #64]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000938 <MX_GPIO_Init+0xa0>)
 80008fc:	f043 0308 	orr.w	r3, r3, #8
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <MX_GPIO_Init+0xa0>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0308 	and.w	r3, r3, #8
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_GPIO_Init+0xa0>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a08      	ldr	r2, [pc, #32]	@ (8000938 <MX_GPIO_Init+0xa0>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_GPIO_Init+0xa0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	607b      	str	r3, [r7, #4]
 8000928:	687b      	ldr	r3, [r7, #4]

}
 800092a:	bf00      	nop
 800092c:	371c      	adds	r7, #28
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	40023800 	.word	0x40023800

0800093c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000940:	4b12      	ldr	r3, [pc, #72]	@ (800098c <MX_I2C1_Init+0x50>)
 8000942:	4a13      	ldr	r2, [pc, #76]	@ (8000990 <MX_I2C1_Init+0x54>)
 8000944:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000946:	4b11      	ldr	r3, [pc, #68]	@ (800098c <MX_I2C1_Init+0x50>)
 8000948:	4a12      	ldr	r2, [pc, #72]	@ (8000994 <MX_I2C1_Init+0x58>)
 800094a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800094c:	4b0f      	ldr	r3, [pc, #60]	@ (800098c <MX_I2C1_Init+0x50>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <MX_I2C1_Init+0x50>)
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000958:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <MX_I2C1_Init+0x50>)
 800095a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800095e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000960:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <MX_I2C1_Init+0x50>)
 8000962:	2200      	movs	r2, #0
 8000964:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000966:	4b09      	ldr	r3, [pc, #36]	@ (800098c <MX_I2C1_Init+0x50>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800096c:	4b07      	ldr	r3, [pc, #28]	@ (800098c <MX_I2C1_Init+0x50>)
 800096e:	2200      	movs	r2, #0
 8000970:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000972:	4b06      	ldr	r3, [pc, #24]	@ (800098c <MX_I2C1_Init+0x50>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000978:	4804      	ldr	r0, [pc, #16]	@ (800098c <MX_I2C1_Init+0x50>)
 800097a:	f003 fb1d 	bl	8003fb8 <HAL_I2C_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000984:	f000 f8ee 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20008494 	.word	0x20008494
 8000990:	40005400 	.word	0x40005400
 8000994:	000186a0 	.word	0x000186a0

08000998 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	@ 0x28
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a19      	ldr	r2, [pc, #100]	@ (8000a1c <HAL_I2C_MspInit+0x84>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d12b      	bne.n	8000a12 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009c4:	f043 0302 	orr.w	r3, r3, #2
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009d6:	23c0      	movs	r3, #192	@ 0xc0
 80009d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009da:	2312      	movs	r3, #18
 80009dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	2300      	movs	r3, #0
 80009e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e2:	2303      	movs	r3, #3
 80009e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009e6:	2304      	movs	r3, #4
 80009e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	4619      	mov	r1, r3
 80009f0:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <HAL_I2C_MspInit+0x8c>)
 80009f2:	f001 f993 	bl	8001d1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fe:	4a08      	ldr	r2, [pc, #32]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 8000a00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a06:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a12:	bf00      	nop
 8000a14:	3728      	adds	r7, #40	@ 0x28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40005400 	.word	0x40005400
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020400 	.word	0x40020400

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2c:	f000 fcb2 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a30:	f000 f812 	bl	8000a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a34:	f7ff ff30 	bl	8000898 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a38:	f7ff fee8 	bl	800080c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8000a3c:	f000 fa0e 	bl	8000e5c <MX_USART6_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8000a40:	f000 fbe6 	bl	8001210 <MX_USB_OTG_FS_HCD_Init>
  MX_I2C1_Init();
 8000a44:	f7ff ff7a 	bl	800093c <MX_I2C1_Init>
  MX_UART5_Init();
 8000a48:	f000 f9b4 	bl	8000db4 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8000a4c:	f000 f9dc 	bl	8000e08 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000a50:	f7ff fed5 	bl	80007fe <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <main+0x2c>

08000a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b094      	sub	sp, #80	@ 0x50
 8000a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a5e:	f107 031c 	add.w	r3, r7, #28
 8000a62:	2234      	movs	r2, #52	@ 0x34
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f008 f895 	bl	8008b96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a6c:	f107 0308 	add.w	r3, r7, #8
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	4b2d      	ldr	r3, [pc, #180]	@ (8000b38 <SystemClock_Config+0xe0>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a84:	4a2c      	ldr	r2, [pc, #176]	@ (8000b38 <SystemClock_Config+0xe0>)
 8000a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b38 <SystemClock_Config+0xe0>)
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a98:	2300      	movs	r3, #0
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	4b27      	ldr	r3, [pc, #156]	@ (8000b3c <SystemClock_Config+0xe4>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a26      	ldr	r2, [pc, #152]	@ (8000b3c <SystemClock_Config+0xe4>)
 8000aa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b24      	ldr	r3, [pc, #144]	@ (8000b3c <SystemClock_Config+0xe4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ab8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000abc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ac2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ac8:	2308      	movs	r3, #8
 8000aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000acc:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000ad0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ada:	2302      	movs	r3, #2
 8000adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f004 faa2 	bl	800502c <HAL_RCC_OscConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000aee:	f000 f839 	bl	8000b64 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000af2:	f003 fba5 	bl	8004240 <HAL_PWREx_EnableOverDrive>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000afc:	f000 f832 	bl	8000b64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b00:	230f      	movs	r3, #15
 8000b02:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000b04:	2303      	movs	r3, #3
 8000b06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b0c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	2105      	movs	r1, #5
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f003 fbde 	bl	80042e0 <HAL_RCC_ClockConfig>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000b2a:	f000 f81b 	bl	8000b64 <Error_Handler>
  }
}
 8000b2e:	bf00      	nop
 8000b30:	3750      	adds	r7, #80	@ 0x50
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40007000 	.word	0x40007000

08000b40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a04      	ldr	r2, [pc, #16]	@ (8000b60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d101      	bne.n	8000b56 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b52:	f000 fc41 	bl	80013d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40001000 	.word	0x40001000

08000b64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b68:	b672      	cpsid	i
}
 8000b6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <Error_Handler+0x8>

08000b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b86:	4b0d      	ldr	r3, [pc, #52]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	603b      	str	r3, [r7, #0]
 8000b96:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ba0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ba2:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <HAL_MspInit+0x4c>)
 8000ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	40023800 	.word	0x40023800

08000bc0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08e      	sub	sp, #56	@ 0x38
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	4b33      	ldr	r3, [pc, #204]	@ (8000ca4 <HAL_InitTick+0xe4>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd8:	4a32      	ldr	r2, [pc, #200]	@ (8000ca4 <HAL_InitTick+0xe4>)
 8000bda:	f043 0310 	orr.w	r3, r3, #16
 8000bde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000be0:	4b30      	ldr	r3, [pc, #192]	@ (8000ca4 <HAL_InitTick+0xe4>)
 8000be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be4:	f003 0310 	and.w	r3, r3, #16
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bec:	f107 0210 	add.w	r2, r7, #16
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f003 fc8c 	bl	8004514 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bfc:	6a3b      	ldr	r3, [r7, #32]
 8000bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d103      	bne.n	8000c0e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c06:	f003 fc5d 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8000c0a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c0c:	e004      	b.n	8000c18 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c0e:	f003 fc59 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8000c12:	4603      	mov	r3, r0
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c1a:	4a23      	ldr	r2, [pc, #140]	@ (8000ca8 <HAL_InitTick+0xe8>)
 8000c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c20:	0c9b      	lsrs	r3, r3, #18
 8000c22:	3b01      	subs	r3, #1
 8000c24:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c26:	4b21      	ldr	r3, [pc, #132]	@ (8000cac <HAL_InitTick+0xec>)
 8000c28:	4a21      	ldr	r2, [pc, #132]	@ (8000cb0 <HAL_InitTick+0xf0>)
 8000c2a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cac <HAL_InitTick+0xec>)
 8000c2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c32:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c34:	4a1d      	ldr	r2, [pc, #116]	@ (8000cac <HAL_InitTick+0xec>)
 8000c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c38:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cac <HAL_InitTick+0xec>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	@ (8000cac <HAL_InitTick+0xec>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c46:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <HAL_InitTick+0xec>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c4c:	4817      	ldr	r0, [pc, #92]	@ (8000cac <HAL_InitTick+0xec>)
 8000c4e:	f004 fc8b 	bl	8005568 <HAL_TIM_Base_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d11b      	bne.n	8000c98 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c60:	4812      	ldr	r0, [pc, #72]	@ (8000cac <HAL_InitTick+0xec>)
 8000c62:	f004 fcdb 	bl	800561c <HAL_TIM_Base_Start_IT>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d111      	bne.n	8000c98 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c74:	2036      	movs	r0, #54	@ 0x36
 8000c76:	f000 fcc7 	bl	8001608 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2b0f      	cmp	r3, #15
 8000c7e:	d808      	bhi.n	8000c92 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c80:	2200      	movs	r2, #0
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	2036      	movs	r0, #54	@ 0x36
 8000c86:	f000 fca3 	bl	80015d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <HAL_InitTick+0xf4>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6013      	str	r3, [r2, #0]
 8000c90:	e002      	b.n	8000c98 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3738      	adds	r7, #56	@ 0x38
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	431bde83 	.word	0x431bde83
 8000cac:	200084e8 	.word	0x200084e8
 8000cb0:	40001000 	.word	0x40001000
 8000cb4:	20000004 	.word	0x20000004

08000cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <NMI_Handler+0x4>

08000cc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <HardFault_Handler+0x4>

08000cc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <MemManage_Handler+0x4>

08000cd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <UsageFault_Handler+0x4>

08000ce0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
	...

08000cf0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000cf4:	4802      	ldr	r0, [pc, #8]	@ (8000d00 <DMA1_Stream1_IRQHandler+0x10>)
 8000cf6:	f000 fdd5 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20008608 	.word	0x20008608

08000d04 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000d08:	4802      	ldr	r0, [pc, #8]	@ (8000d14 <DMA1_Stream3_IRQHandler+0x10>)
 8000d0a:	f000 fdcb 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20008668 	.word	0x20008668

08000d18 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d1c:	4802      	ldr	r0, [pc, #8]	@ (8000d28 <USART3_IRQHandler+0x10>)
 8000d1e:	f004 ff0f 	bl	8005b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20008578 	.word	0x20008578

08000d2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <TIM6_DAC_IRQHandler+0x10>)
 8000d32:	f004 fce3 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200084e8 	.word	0x200084e8

08000d40 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8000d44:	4802      	ldr	r0, [pc, #8]	@ (8000d50 <DMA2_Stream1_IRQHandler+0x10>)
 8000d46:	f000 fdad 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200086c8 	.word	0x200086c8

08000d54 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d58:	4802      	ldr	r0, [pc, #8]	@ (8000d64 <OTG_FS_IRQHandler+0x10>)
 8000d5a:	f001 fb79 	bl	8002450 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20008788 	.word	0x20008788

08000d68 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8000d6c:	4802      	ldr	r0, [pc, #8]	@ (8000d78 <DMA2_Stream6_IRQHandler+0x10>)
 8000d6e:	f000 fd99 	bl	80018a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20008728 	.word	0x20008728

08000d7c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <USART6_IRQHandler+0x10>)
 8000d82:	f004 fedd 	bl	8005b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200085c0 	.word	0x200085c0

08000d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <SystemInit+0x20>)
 8000d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d9a:	4a05      	ldr	r2, [pc, #20]	@ (8000db0 <SystemInit+0x20>)
 8000d9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000da0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dba:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <MX_UART5_Init+0x50>)
 8000dbc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dc4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000dd8:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dda:	220c      	movs	r2, #12
 8000ddc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de4:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <MX_UART5_Init+0x4c>)
 8000dec:	f004 fe58 	bl	8005aa0 <HAL_UART_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000df6:	f7ff feb5 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20008530 	.word	0x20008530
 8000e04:	40005000 	.word	0x40005000

08000e08 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e0e:	4a12      	ldr	r2, [pc, #72]	@ (8000e58 <MX_USART3_UART_Init+0x50>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0b      	ldr	r3, [pc, #44]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_USART3_UART_Init+0x4c>)
 8000e40:	f004 fe2e 	bl	8005aa0 <HAL_UART_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e4a:	f7ff fe8b 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20008578 	.word	0x20008578
 8000e58:	40004800 	.word	0x40004800

08000e5c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000e60:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e62:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <MX_USART6_UART_Init+0x50>)
 8000e64:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e6c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000e74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000e80:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e82:	220c      	movs	r2, #12
 8000e84:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e86:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000e92:	4805      	ldr	r0, [pc, #20]	@ (8000ea8 <MX_USART6_UART_Init+0x4c>)
 8000e94:	f004 fe04 	bl	8005aa0 <HAL_UART_Init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000e9e:	f7ff fe61 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	200085c0 	.word	0x200085c0
 8000eac:	40011400 	.word	0x40011400

08000eb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08e      	sub	sp, #56	@ 0x38
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a73      	ldr	r2, [pc, #460]	@ (800109c <HAL_UART_MspInit+0x1ec>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d14b      	bne.n	8000f6a <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
 8000ed6:	4b72      	ldr	r3, [pc, #456]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eda:	4a71      	ldr	r2, [pc, #452]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000edc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000eea:	623b      	str	r3, [r7, #32]
 8000eec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
 8000ef2:	4b6b      	ldr	r3, [pc, #428]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a6a      	ldr	r2, [pc, #424]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000ef8:	f043 0304 	orr.w	r3, r3, #4
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b68      	ldr	r3, [pc, #416]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0304 	and.w	r3, r3, #4
 8000f06:	61fb      	str	r3, [r7, #28]
 8000f08:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61bb      	str	r3, [r7, #24]
 8000f0e:	4b64      	ldr	r3, [pc, #400]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a63      	ldr	r2, [pc, #396]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b61      	ldr	r3, [pc, #388]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0308 	and.w	r3, r3, #8
 8000f22:	61bb      	str	r3, [r7, #24]
 8000f24:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f34:	2303      	movs	r3, #3
 8000f36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000f38:	2308      	movs	r3, #8
 8000f3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	4858      	ldr	r0, [pc, #352]	@ (80010a4 <HAL_UART_MspInit+0x1f4>)
 8000f44:	f000 feea 	bl	8001d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000f58:	2308      	movs	r3, #8
 8000f5a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f60:	4619      	mov	r1, r3
 8000f62:	4851      	ldr	r0, [pc, #324]	@ (80010a8 <HAL_UART_MspInit+0x1f8>)
 8000f64:	f000 feda 	bl	8001d1c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000f68:	e140      	b.n	80011ec <HAL_UART_MspInit+0x33c>
  else if(uartHandle->Instance==USART3)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a4f      	ldr	r2, [pc, #316]	@ (80010ac <HAL_UART_MspInit+0x1fc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	f040 80a5 	bne.w	80010c0 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	4b49      	ldr	r3, [pc, #292]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	4a48      	ldr	r2, [pc, #288]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f86:	4b46      	ldr	r3, [pc, #280]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	613b      	str	r3, [r7, #16]
 8000f96:	4b42      	ldr	r3, [pc, #264]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a41      	ldr	r2, [pc, #260]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80010a0 <HAL_UART_MspInit+0x1f0>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000fae:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4836      	ldr	r0, [pc, #216]	@ (80010a4 <HAL_UART_MspInit+0x1f4>)
 8000fcc:	f000 fea6 	bl	8001d1c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8000fd0:	4b37      	ldr	r3, [pc, #220]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000fd2:	4a38      	ldr	r2, [pc, #224]	@ (80010b4 <HAL_UART_MspInit+0x204>)
 8000fd4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8000fd6:	4b36      	ldr	r3, [pc, #216]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000fd8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fdc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fde:	4b34      	ldr	r3, [pc, #208]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fe4:	4b32      	ldr	r3, [pc, #200]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000fea:	4b31      	ldr	r3, [pc, #196]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000fec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ff0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8001000:	2200      	movs	r2, #0
 8001002:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001004:	4b2a      	ldr	r3, [pc, #168]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8001006:	2200      	movs	r2, #0
 8001008:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800100a:	4b29      	ldr	r3, [pc, #164]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 800100c:	2200      	movs	r2, #0
 800100e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001010:	4827      	ldr	r0, [pc, #156]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8001012:	f000 fb07 	bl	8001624 <HAL_DMA_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <HAL_UART_MspInit+0x170>
      Error_Handler();
 800101c:	f7ff fda2 	bl	8000b64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4a23      	ldr	r2, [pc, #140]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8001024:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001026:	4a22      	ldr	r2, [pc, #136]	@ (80010b0 <HAL_UART_MspInit+0x200>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800102c:	4b22      	ldr	r3, [pc, #136]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 800102e:	4a23      	ldr	r2, [pc, #140]	@ (80010bc <HAL_UART_MspInit+0x20c>)
 8001030:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001032:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001034:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001038:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800103a:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 800103c:	2240      	movs	r2, #64	@ 0x40
 800103e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001040:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001046:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001048:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800104c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800104e:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001050:	2200      	movs	r2, #0
 8001052:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001054:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800105a:	4b17      	ldr	r3, [pc, #92]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 800105c:	2200      	movs	r2, #0
 800105e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001060:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001068:	2200      	movs	r2, #0
 800106a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800106c:	4812      	ldr	r0, [pc, #72]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 800106e:	f000 fad9 	bl	8001624 <HAL_DMA_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8001078:	f7ff fd74 	bl	8000b64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001080:	639a      	str	r2, [r3, #56]	@ 0x38
 8001082:	4a0d      	ldr	r2, [pc, #52]	@ (80010b8 <HAL_UART_MspInit+0x208>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001088:	2200      	movs	r2, #0
 800108a:	2100      	movs	r1, #0
 800108c:	2027      	movs	r0, #39	@ 0x27
 800108e:	f000 fa9f 	bl	80015d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001092:	2027      	movs	r0, #39	@ 0x27
 8001094:	f000 fab8 	bl	8001608 <HAL_NVIC_EnableIRQ>
}
 8001098:	e0a8      	b.n	80011ec <HAL_UART_MspInit+0x33c>
 800109a:	bf00      	nop
 800109c:	40005000 	.word	0x40005000
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40020800 	.word	0x40020800
 80010a8:	40020c00 	.word	0x40020c00
 80010ac:	40004800 	.word	0x40004800
 80010b0:	20008608 	.word	0x20008608
 80010b4:	40026028 	.word	0x40026028
 80010b8:	20008668 	.word	0x20008668
 80010bc:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a4b      	ldr	r2, [pc, #300]	@ (80011f4 <HAL_UART_MspInit+0x344>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	f040 8090 	bne.w	80011ec <HAL_UART_MspInit+0x33c>
    __HAL_RCC_USART6_CLK_ENABLE();
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	4b49      	ldr	r3, [pc, #292]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d4:	4a48      	ldr	r2, [pc, #288]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010d6:	f043 0320 	orr.w	r3, r3, #32
 80010da:	6453      	str	r3, [r2, #68]	@ 0x44
 80010dc:	4b46      	ldr	r3, [pc, #280]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e0:	f003 0320 	and.w	r3, r3, #32
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e8:	2300      	movs	r3, #0
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	4b42      	ldr	r3, [pc, #264]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f0:	4a41      	ldr	r2, [pc, #260]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f8:	4b3f      	ldr	r3, [pc, #252]	@ (80011f8 <HAL_UART_MspInit+0x348>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001104:	23c0      	movs	r3, #192	@ 0xc0
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001114:	2308      	movs	r3, #8
 8001116:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111c:	4619      	mov	r1, r3
 800111e:	4837      	ldr	r0, [pc, #220]	@ (80011fc <HAL_UART_MspInit+0x34c>)
 8001120:	f000 fdfc 	bl	8001d1c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001124:	4b36      	ldr	r3, [pc, #216]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001126:	4a37      	ldr	r2, [pc, #220]	@ (8001204 <HAL_UART_MspInit+0x354>)
 8001128:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <HAL_UART_MspInit+0x350>)
 800112c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001130:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001132:	4b33      	ldr	r3, [pc, #204]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001138:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <HAL_UART_MspInit+0x350>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800113e:	4b30      	ldr	r3, [pc, #192]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001140:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001144:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001146:	4b2e      	ldr	r3, [pc, #184]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800114c:	4b2c      	ldr	r3, [pc, #176]	@ (8001200 <HAL_UART_MspInit+0x350>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001152:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001154:	2200      	movs	r2, #0
 8001156:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001158:	4b29      	ldr	r3, [pc, #164]	@ (8001200 <HAL_UART_MspInit+0x350>)
 800115a:	2200      	movs	r2, #0
 800115c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800115e:	4b28      	ldr	r3, [pc, #160]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001160:	2200      	movs	r2, #0
 8001162:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001164:	4826      	ldr	r0, [pc, #152]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001166:	f000 fa5d 	bl	8001624 <HAL_DMA_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8001170:	f7ff fcf8 	bl	8000b64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a22      	ldr	r2, [pc, #136]	@ (8001200 <HAL_UART_MspInit+0x350>)
 8001178:	63da      	str	r2, [r3, #60]	@ 0x3c
 800117a:	4a21      	ldr	r2, [pc, #132]	@ (8001200 <HAL_UART_MspInit+0x350>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001180:	4b21      	ldr	r3, [pc, #132]	@ (8001208 <HAL_UART_MspInit+0x358>)
 8001182:	4a22      	ldr	r2, [pc, #136]	@ (800120c <HAL_UART_MspInit+0x35c>)
 8001184:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001186:	4b20      	ldr	r3, [pc, #128]	@ (8001208 <HAL_UART_MspInit+0x358>)
 8001188:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800118c:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800118e:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <HAL_UART_MspInit+0x358>)
 8001190:	2240      	movs	r2, #64	@ 0x40
 8001192:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <HAL_UART_MspInit+0x358>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_UART_MspInit+0x358>)
 800119c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011a0:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80011ae:	4b16      	ldr	r3, [pc, #88]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011b4:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ba:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011bc:	2200      	movs	r2, #0
 80011be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80011c0:	4811      	ldr	r0, [pc, #68]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011c2:	f000 fa2f 	bl	8001624 <HAL_DMA_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <HAL_UART_MspInit+0x320>
      Error_Handler();
 80011cc:	f7ff fcca 	bl	8000b64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80011d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001208 <HAL_UART_MspInit+0x358>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80011dc:	2200      	movs	r2, #0
 80011de:	2100      	movs	r1, #0
 80011e0:	2047      	movs	r0, #71	@ 0x47
 80011e2:	f000 f9f5 	bl	80015d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80011e6:	2047      	movs	r0, #71	@ 0x47
 80011e8:	f000 fa0e 	bl	8001608 <HAL_NVIC_EnableIRQ>
}
 80011ec:	bf00      	nop
 80011ee:	3738      	adds	r7, #56	@ 0x38
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40011400 	.word	0x40011400
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40020800 	.word	0x40020800
 8001200:	200086c8 	.word	0x200086c8
 8001204:	40026428 	.word	0x40026428
 8001208:	20008728 	.word	0x20008728
 800120c:	400264a0 	.word	0x400264a0

08001210 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001214:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001216:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800121a:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800121e:	220c      	movs	r2, #12
 8001220:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001224:	2201      	movs	r2, #1
 8001226:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800122a:	2200      	movs	r2, #0
 800122c:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001230:	2202      	movs	r2, #2
 8001232:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001236:	2200      	movs	r2, #0
 8001238:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800123c:	f000 ff02 	bl	8002044 <HAL_HCD_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8001246:	f7ff fc8d 	bl	8000b64 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20008788 	.word	0x20008788

08001254 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b0a0      	sub	sp, #128	@ 0x80
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800126c:	f107 0310 	add.w	r3, r7, #16
 8001270:	225c      	movs	r2, #92	@ 0x5c
 8001272:	2100      	movs	r1, #0
 8001274:	4618      	mov	r0, r3
 8001276:	f007 fc8e 	bl	8008b96 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001282:	d154      	bne.n	800132e <HAL_HCD_MspInit+0xda>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001288:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 800128a:	2308      	movs	r3, #8
 800128c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800128e:	23c0      	movs	r3, #192	@ 0xc0
 8001290:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001292:	2302      	movs	r3, #2
 8001294:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8001296:	2304      	movs	r3, #4
 8001298:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 800129a:	2301      	movs	r3, #1
 800129c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 800129e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80012a2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012a4:	f107 0310 	add.w	r3, r7, #16
 80012a8:	4618      	mov	r0, r3
 80012aa:	f003 f965 	bl	8004578 <HAL_RCCEx_PeriphCLKConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_HCD_MspInit+0x64>
    {
      Error_Handler();
 80012b4:	f7ff fc56 	bl	8000b64 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80012d4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80012d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012e6:	230a      	movs	r3, #10
 80012e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80012ee:	4619      	mov	r1, r3
 80012f0:	4812      	ldr	r0, [pc, #72]	@ (800133c <HAL_HCD_MspInit+0xe8>)
 80012f2:	f000 fd13 	bl	8001d1c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012f6:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 80012f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 80012fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001300:	6353      	str	r3, [r2, #52]	@ 0x34
 8001302:	2300      	movs	r3, #0
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130a:	4a0b      	ldr	r2, [pc, #44]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 800130c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001310:	6453      	str	r3, [r2, #68]	@ 0x44
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <HAL_HCD_MspInit+0xe4>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001316:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2100      	movs	r1, #0
 8001322:	2043      	movs	r0, #67	@ 0x43
 8001324:	f000 f954 	bl	80015d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001328:	2043      	movs	r0, #67	@ 0x43
 800132a:	f000 f96d 	bl	8001608 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800132e:	bf00      	nop
 8001330:	3780      	adds	r7, #128	@ 0x80
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	40020000 	.word	0x40020000

08001340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001378 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001344:	f7ff fd24 	bl	8000d90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001348:	480c      	ldr	r0, [pc, #48]	@ (800137c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800134a:	490d      	ldr	r1, [pc, #52]	@ (8001380 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001360:	4c0a      	ldr	r4, [pc, #40]	@ (800138c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800136e:	f007 fc1b 	bl	8008ba8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001372:	f7ff fb59 	bl	8000a28 <main>
  bx  lr    
 8001376:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001378:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001384:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 8001388:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800138c:	200091b0 	.word	0x200091b0

08001390 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001398:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <HAL_Init+0x40>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0d      	ldr	r2, [pc, #52]	@ (80013d4 <HAL_Init+0x40>)
 800139e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013a4:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <HAL_Init+0x40>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <HAL_Init+0x40>)
 80013aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013b0:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <HAL_Init+0x40>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <HAL_Init+0x40>)
 80013b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013bc:	2003      	movs	r0, #3
 80013be:	f000 f8fc 	bl	80015ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013c2:	200f      	movs	r0, #15
 80013c4:	f7ff fbfc 	bl	8000bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013c8:	f7ff fbd2 	bl	8000b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023c00 	.word	0x40023c00

080013d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_IncTick+0x20>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_IncTick+0x24>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <HAL_IncTick+0x24>)
 80013ea:	6013      	str	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000008 	.word	0x20000008
 80013fc:	20008b68 	.word	0x20008b68

08001400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <HAL_GetTick+0x14>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20008b68 	.word	0x20008b68

08001418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001420:	f7ff ffee 	bl	8001400 <HAL_GetTick>
 8001424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001430:	d005      	beq.n	800143e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_Delay+0x44>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800143e:	bf00      	nop
 8001440:	f7ff ffde 	bl	8001400 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	429a      	cmp	r2, r3
 800144e:	d8f7      	bhi.n	8001440 <HAL_Delay+0x28>
  {
  }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000008 	.word	0x20000008

08001460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001470:	4b0c      	ldr	r3, [pc, #48]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001476:	68ba      	ldr	r2, [r7, #8]
 8001478:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800147c:	4013      	ands	r3, r2
 800147e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001488:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800148c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001492:	4a04      	ldr	r2, [pc, #16]	@ (80014a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	60d3      	str	r3, [r2, #12]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <__NVIC_GetPriorityGrouping+0x18>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	f003 0307 	and.w	r3, r3, #7
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	db0b      	blt.n	80014ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f003 021f 	and.w	r2, r3, #31
 80014dc:	4907      	ldr	r1, [pc, #28]	@ (80014fc <__NVIC_EnableIRQ+0x38>)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	095b      	lsrs	r3, r3, #5
 80014e4:	2001      	movs	r0, #1
 80014e6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000e100 	.word	0xe000e100

08001500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	2b00      	cmp	r3, #0
 8001512:	db0a      	blt.n	800152a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	b2da      	uxtb	r2, r3
 8001518:	490c      	ldr	r1, [pc, #48]	@ (800154c <__NVIC_SetPriority+0x4c>)
 800151a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151e:	0112      	lsls	r2, r2, #4
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	440b      	add	r3, r1
 8001524:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001528:	e00a      	b.n	8001540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4908      	ldr	r1, [pc, #32]	@ (8001550 <__NVIC_SetPriority+0x50>)
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	3b04      	subs	r3, #4
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	b2d2      	uxtb	r2, r2
 800153c:	440b      	add	r3, r1
 800153e:	761a      	strb	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000e100 	.word	0xe000e100
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001554:	b480      	push	{r7}
 8001556:	b089      	sub	sp, #36	@ 0x24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	f1c3 0307 	rsb	r3, r3, #7
 800156e:	2b04      	cmp	r3, #4
 8001570:	bf28      	it	cs
 8001572:	2304      	movcs	r3, #4
 8001574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3304      	adds	r3, #4
 800157a:	2b06      	cmp	r3, #6
 800157c:	d902      	bls.n	8001584 <NVIC_EncodePriority+0x30>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3b03      	subs	r3, #3
 8001582:	e000      	b.n	8001586 <NVIC_EncodePriority+0x32>
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001588:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43da      	mvns	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	401a      	ands	r2, r3
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	fa01 f303 	lsl.w	r3, r1, r3
 80015a6:	43d9      	mvns	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ac:	4313      	orrs	r3, r2
         );
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3724      	adds	r7, #36	@ 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ff4c 	bl	8001460 <__NVIC_SetPriorityGrouping>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015e2:	f7ff ff61 	bl	80014a8 <__NVIC_GetPriorityGrouping>
 80015e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	6978      	ldr	r0, [r7, #20]
 80015ee:	f7ff ffb1 	bl	8001554 <NVIC_EncodePriority>
 80015f2:	4602      	mov	r2, r0
 80015f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff80 	bl	8001500 <__NVIC_SetPriority>
}
 8001600:	bf00      	nop
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff54 	bl	80014c4 <__NVIC_EnableIRQ>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001630:	f7ff fee6 	bl	8001400 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e099      	b.n	8001774 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2202      	movs	r2, #2
 8001644:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 0201 	bic.w	r2, r2, #1
 800165e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001660:	e00f      	b.n	8001682 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001662:	f7ff fecd 	bl	8001400 <HAL_GetTick>
 8001666:	4602      	mov	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b05      	cmp	r3, #5
 800166e:	d908      	bls.n	8001682 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2220      	movs	r2, #32
 8001674:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2203      	movs	r2, #3
 800167a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e078      	b.n	8001774 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	2b00      	cmp	r3, #0
 800168e:	d1e8      	bne.n	8001662 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001698:	697a      	ldr	r2, [r7, #20]
 800169a:	4b38      	ldr	r3, [pc, #224]	@ (800177c <HAL_DMA_Init+0x158>)
 800169c:	4013      	ands	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d8:	2b04      	cmp	r3, #4
 80016da:	d107      	bne.n	80016ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e4:	4313      	orrs	r3, r2
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	697a      	ldr	r2, [r7, #20]
 80016f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f023 0307 	bic.w	r3, r3, #7
 8001702:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	4313      	orrs	r3, r2
 800170c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001712:	2b04      	cmp	r3, #4
 8001714:	d117      	bne.n	8001746 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	4313      	orrs	r3, r2
 800171e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001724:	2b00      	cmp	r3, #0
 8001726:	d00e      	beq.n	8001746 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f000 fa7b 	bl	8001c24 <DMA_CheckFifoParam>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2240      	movs	r2, #64	@ 0x40
 8001738:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001742:	2301      	movs	r3, #1
 8001744:	e016      	b.n	8001774 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	697a      	ldr	r2, [r7, #20]
 800174c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f000 fa32 	bl	8001bb8 <DMA_CalcBaseAndBitshift>
 8001754:	4603      	mov	r3, r0
 8001756:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800175c:	223f      	movs	r2, #63	@ 0x3f
 800175e:	409a      	lsls	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	f010803f 	.word	0xf010803f

08001780 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800178e:	f7ff fe37 	bl	8001400 <HAL_GetTick>
 8001792:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d008      	beq.n	80017b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2280      	movs	r2, #128	@ 0x80
 80017a4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e052      	b.n	8001858 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f022 0216 	bic.w	r2, r2, #22
 80017c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	695a      	ldr	r2, [r3, #20]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d103      	bne.n	80017e2 <HAL_DMA_Abort+0x62>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d007      	beq.n	80017f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 0208 	bic.w	r2, r2, #8
 80017f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 0201 	bic.w	r2, r2, #1
 8001800:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001802:	e013      	b.n	800182c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001804:	f7ff fdfc 	bl	8001400 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b05      	cmp	r3, #5
 8001810:	d90c      	bls.n	800182c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2220      	movs	r2, #32
 8001816:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2203      	movs	r2, #3
 800181c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e015      	b.n	8001858 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1e4      	bne.n	8001804 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800183e:	223f      	movs	r2, #63	@ 0x3f
 8001840:	409a      	lsls	r2, r3
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2201      	movs	r2, #1
 800184a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
}
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d004      	beq.n	800187e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2280      	movs	r2, #128	@ 0x80
 8001878:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00c      	b.n	8001898 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2205      	movs	r2, #5
 8001882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f022 0201 	bic.w	r2, r2, #1
 8001894:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80018b0:	4b8e      	ldr	r3, [pc, #568]	@ (8001aec <HAL_DMA_IRQHandler+0x248>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a8e      	ldr	r2, [pc, #568]	@ (8001af0 <HAL_DMA_IRQHandler+0x24c>)
 80018b6:	fba2 2303 	umull	r2, r3, r2, r3
 80018ba:	0a9b      	lsrs	r3, r3, #10
 80018bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ce:	2208      	movs	r2, #8
 80018d0:	409a      	lsls	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d01a      	beq.n	8001910 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d013      	beq.n	8001910 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0204 	bic.w	r2, r2, #4
 80018f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018fc:	2208      	movs	r2, #8
 80018fe:	409a      	lsls	r2, r3
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001908:	f043 0201 	orr.w	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001914:	2201      	movs	r2, #1
 8001916:	409a      	lsls	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4013      	ands	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d012      	beq.n	8001946 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	695b      	ldr	r3, [r3, #20]
 8001926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800192a:	2b00      	cmp	r3, #0
 800192c:	d00b      	beq.n	8001946 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001932:	2201      	movs	r2, #1
 8001934:	409a      	lsls	r2, r3
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800193e:	f043 0202 	orr.w	r2, r3, #2
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800194a:	2204      	movs	r2, #4
 800194c:	409a      	lsls	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4013      	ands	r3, r2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d012      	beq.n	800197c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00b      	beq.n	800197c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001968:	2204      	movs	r2, #4
 800196a:	409a      	lsls	r2, r3
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001974:	f043 0204 	orr.w	r2, r3, #4
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001980:	2210      	movs	r2, #16
 8001982:	409a      	lsls	r2, r3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4013      	ands	r3, r2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d043      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d03c      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800199e:	2210      	movs	r2, #16
 80019a0:	409a      	lsls	r2, r3
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d018      	beq.n	80019e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d108      	bne.n	80019d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d024      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	4798      	blx	r3
 80019d2:	e01f      	b.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01b      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	4798      	blx	r3
 80019e4:	e016      	b.n	8001a14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d107      	bne.n	8001a04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f022 0208 	bic.w	r2, r2, #8
 8001a02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a18:	2220      	movs	r2, #32
 8001a1a:	409a      	lsls	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 808f 	beq.w	8001b44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0310 	and.w	r3, r3, #16
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8087 	beq.w	8001b44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	409a      	lsls	r2, r3
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d136      	bne.n	8001abc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0216 	bic.w	r2, r2, #22
 8001a5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695a      	ldr	r2, [r3, #20]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d103      	bne.n	8001a7e <HAL_DMA_IRQHandler+0x1da>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d007      	beq.n	8001a8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f022 0208 	bic.w	r2, r2, #8
 8001a8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a92:	223f      	movs	r2, #63	@ 0x3f
 8001a94:	409a      	lsls	r2, r3
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d07e      	beq.n	8001bb0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	4798      	blx	r3
        }
        return;
 8001aba:	e079      	b.n	8001bb0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d01d      	beq.n	8001b06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d10d      	bne.n	8001af4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d031      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	4798      	blx	r3
 8001ae8:	e02c      	b.n	8001b44 <HAL_DMA_IRQHandler+0x2a0>
 8001aea:	bf00      	nop
 8001aec:	20000000 	.word	0x20000000
 8001af0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d023      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	4798      	blx	r3
 8001b04:	e01e      	b.n	8001b44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10f      	bne.n	8001b34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0210 	bic.w	r2, r2, #16
 8001b22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d032      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d022      	beq.n	8001b9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2205      	movs	r2, #5
 8001b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 0201 	bic.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	3301      	adds	r3, #1
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d307      	bcc.n	8001b8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1f2      	bne.n	8001b70 <HAL_DMA_IRQHandler+0x2cc>
 8001b8a:	e000      	b.n	8001b8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001b8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d005      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	4798      	blx	r3
 8001bae:	e000      	b.n	8001bb2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001bb0:	bf00      	nop
    }
  }
}
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	3b10      	subs	r3, #16
 8001bc8:	4a14      	ldr	r2, [pc, #80]	@ (8001c1c <DMA_CalcBaseAndBitshift+0x64>)
 8001bca:	fba2 2303 	umull	r2, r3, r2, r3
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bd2:	4a13      	ldr	r2, [pc, #76]	@ (8001c20 <DMA_CalcBaseAndBitshift+0x68>)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d909      	bls.n	8001bfa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bee:	f023 0303 	bic.w	r3, r3, #3
 8001bf2:	1d1a      	adds	r2, r3, #4
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bf8:	e007      	b.n	8001c0a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001c02:	f023 0303 	bic.w	r3, r3, #3
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3714      	adds	r7, #20
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	aaaaaaab 	.word	0xaaaaaaab
 8001c20:	08008c5c 	.word	0x08008c5c

08001c24 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c34:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d11f      	bne.n	8001c7e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d856      	bhi.n	8001cf2 <DMA_CheckFifoParam+0xce>
 8001c44:	a201      	add	r2, pc, #4	@ (adr r2, 8001c4c <DMA_CheckFifoParam+0x28>)
 8001c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c4a:	bf00      	nop
 8001c4c:	08001c5d 	.word	0x08001c5d
 8001c50:	08001c6f 	.word	0x08001c6f
 8001c54:	08001c5d 	.word	0x08001c5d
 8001c58:	08001cf3 	.word	0x08001cf3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d046      	beq.n	8001cf6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c6c:	e043      	b.n	8001cf6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c76:	d140      	bne.n	8001cfa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c7c:	e03d      	b.n	8001cfa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c86:	d121      	bne.n	8001ccc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	d837      	bhi.n	8001cfe <DMA_CheckFifoParam+0xda>
 8001c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c94 <DMA_CheckFifoParam+0x70>)
 8001c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c94:	08001ca5 	.word	0x08001ca5
 8001c98:	08001cab 	.word	0x08001cab
 8001c9c:	08001ca5 	.word	0x08001ca5
 8001ca0:	08001cbd 	.word	0x08001cbd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ca8:	e030      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d025      	beq.n	8001d02 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cba:	e022      	b.n	8001d02 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001cc4:	d11f      	bne.n	8001d06 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001cca:	e01c      	b.n	8001d06 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d903      	bls.n	8001cda <DMA_CheckFifoParam+0xb6>
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d003      	beq.n	8001ce0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001cd8:	e018      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	73fb      	strb	r3, [r7, #15]
      break;
 8001cde:	e015      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00e      	beq.n	8001d0a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	73fb      	strb	r3, [r7, #15]
      break;
 8001cf0:	e00b      	b.n	8001d0a <DMA_CheckFifoParam+0xe6>
      break;
 8001cf2:	bf00      	nop
 8001cf4:	e00a      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;
 8001cf6:	bf00      	nop
 8001cf8:	e008      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;
 8001cfa:	bf00      	nop
 8001cfc:	e006      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;
 8001cfe:	bf00      	nop
 8001d00:	e004      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;
 8001d02:	bf00      	nop
 8001d04:	e002      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;   
 8001d06:	bf00      	nop
 8001d08:	e000      	b.n	8001d0c <DMA_CheckFifoParam+0xe8>
      break;
 8001d0a:	bf00      	nop
    }
  } 
  
  return status; 
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop

08001d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	@ 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	e165      	b.n	8002004 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d38:	2201      	movs	r2, #1
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	f040 8154 	bne.w	8001ffe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d005      	beq.n	8001d6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d130      	bne.n	8001dd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	2203      	movs	r2, #3
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	68da      	ldr	r2, [r3, #12]
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001da4:	2201      	movs	r2, #1
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	f003 0201 	and.w	r2, r3, #1
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69ba      	ldr	r2, [r7, #24]
 8001dce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 0303 	and.w	r3, r3, #3
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d017      	beq.n	8001e0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4013      	ands	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 0303 	and.w	r3, r3, #3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d123      	bne.n	8001e60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	220f      	movs	r2, #15
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	691a      	ldr	r2, [r3, #16]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	08da      	lsrs	r2, r3, #3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3208      	adds	r2, #8
 8001e5a:	69b9      	ldr	r1, [r7, #24]
 8001e5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0203 	and.w	r2, r3, #3
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 80ae 	beq.w	8001ffe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60fb      	str	r3, [r7, #12]
 8001ea6:	4b5d      	ldr	r3, [pc, #372]	@ (800201c <HAL_GPIO_Init+0x300>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	4a5c      	ldr	r2, [pc, #368]	@ (800201c <HAL_GPIO_Init+0x300>)
 8001eac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb2:	4b5a      	ldr	r3, [pc, #360]	@ (800201c <HAL_GPIO_Init+0x300>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ebe:	4a58      	ldr	r2, [pc, #352]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	089b      	lsrs	r3, r3, #2
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a4f      	ldr	r2, [pc, #316]	@ (8002024 <HAL_GPIO_Init+0x308>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d025      	beq.n	8001f36 <HAL_GPIO_Init+0x21a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a4e      	ldr	r2, [pc, #312]	@ (8002028 <HAL_GPIO_Init+0x30c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d01f      	beq.n	8001f32 <HAL_GPIO_Init+0x216>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a4d      	ldr	r2, [pc, #308]	@ (800202c <HAL_GPIO_Init+0x310>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d019      	beq.n	8001f2e <HAL_GPIO_Init+0x212>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a4c      	ldr	r2, [pc, #304]	@ (8002030 <HAL_GPIO_Init+0x314>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d013      	beq.n	8001f2a <HAL_GPIO_Init+0x20e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a4b      	ldr	r2, [pc, #300]	@ (8002034 <HAL_GPIO_Init+0x318>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d00d      	beq.n	8001f26 <HAL_GPIO_Init+0x20a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a4a      	ldr	r2, [pc, #296]	@ (8002038 <HAL_GPIO_Init+0x31c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d007      	beq.n	8001f22 <HAL_GPIO_Init+0x206>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a49      	ldr	r2, [pc, #292]	@ (800203c <HAL_GPIO_Init+0x320>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_GPIO_Init+0x202>
 8001f1a:	2306      	movs	r3, #6
 8001f1c:	e00c      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f1e:	2307      	movs	r3, #7
 8001f20:	e00a      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f22:	2305      	movs	r3, #5
 8001f24:	e008      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f26:	2304      	movs	r3, #4
 8001f28:	e006      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e004      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e002      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x21c>
 8001f36:	2300      	movs	r3, #0
 8001f38:	69fa      	ldr	r2, [r7, #28]
 8001f3a:	f002 0203 	and.w	r2, r2, #3
 8001f3e:	0092      	lsls	r2, r2, #2
 8001f40:	4093      	lsls	r3, r2
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f48:	4935      	ldr	r1, [pc, #212]	@ (8002020 <HAL_GPIO_Init+0x304>)
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	089b      	lsrs	r3, r3, #2
 8001f4e:	3302      	adds	r3, #2
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f56:	4b3a      	ldr	r3, [pc, #232]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f7a:	4a31      	ldr	r2, [pc, #196]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f80:	4b2f      	ldr	r3, [pc, #188]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fa4:	4a26      	ldr	r2, [pc, #152]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001faa:	4b25      	ldr	r3, [pc, #148]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fce:	4a1c      	ldr	r2, [pc, #112]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff8:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <HAL_GPIO_Init+0x324>)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3301      	adds	r3, #1
 8002002:	61fb      	str	r3, [r7, #28]
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	2b0f      	cmp	r3, #15
 8002008:	f67f ae96 	bls.w	8001d38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3724      	adds	r7, #36	@ 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40013800 	.word	0x40013800
 8002024:	40020000 	.word	0x40020000
 8002028:	40020400 	.word	0x40020400
 800202c:	40020800 	.word	0x40020800
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40021000 	.word	0x40021000
 8002038:	40021400 	.word	0x40021400
 800203c:	40021800 	.word	0x40021800
 8002040:	40013c00 	.word	0x40013c00

08002044 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af02      	add	r7, sp, #8
 800204a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e059      	b.n	800210a <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	d106      	bne.n	8002076 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7ff f8ef 	bl	8001254 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2203      	movs	r2, #3
 800207a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002084:	d102      	bne.n	800208c <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f004 fc9b 	bl	80069cc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6818      	ldr	r0, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	7c1a      	ldrb	r2, [r3, #16]
 800209e:	f88d 2000 	strb.w	r2, [sp]
 80020a2:	3304      	adds	r3, #4
 80020a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020a6:	f004 fc2d 	bl	8006904 <USB_CoreInit>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d005      	beq.n	80020bc <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e026      	b.n	800210a <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	2101      	movs	r1, #1
 80020c2:	4618      	mov	r0, r3
 80020c4:	f004 fc93 	bl	80069ee <USB_SetCurrentMode>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d005      	beq.n	80020da <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2202      	movs	r2, #2
 80020d2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e017      	b.n	800210a <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6818      	ldr	r0, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	7c1a      	ldrb	r2, [r3, #16]
 80020e2:	f88d 2000 	strb.w	r2, [sp]
 80020e6:	3304      	adds	r3, #4
 80020e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ea:	f004 fe3d 	bl	8006d68 <USB_HostInit>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e004      	b.n	800210a <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	4608      	mov	r0, r1
 800211e:	4611      	mov	r1, r2
 8002120:	461a      	mov	r2, r3
 8002122:	4603      	mov	r3, r0
 8002124:	70fb      	strb	r3, [r7, #3]
 8002126:	460b      	mov	r3, r1
 8002128:	70bb      	strb	r3, [r7, #2]
 800212a:	4613      	mov	r3, r2
 800212c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800212e:	78fa      	ldrb	r2, [r7, #3]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	4613      	mov	r3, r2
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	440b      	add	r3, r1
 800213c:	3317      	adds	r3, #23
 800213e:	78ba      	ldrb	r2, [r7, #2]
 8002140:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002142:	78fa      	ldrb	r2, [r7, #3]
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	4613      	mov	r3, r2
 8002148:	011b      	lsls	r3, r3, #4
 800214a:	1a9b      	subs	r3, r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	3326      	adds	r3, #38	@ 0x26
 8002152:	787a      	ldrb	r2, [r7, #1]
 8002154:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002156:	7c3b      	ldrb	r3, [r7, #16]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d114      	bne.n	8002186 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800215c:	78fa      	ldrb	r2, [r7, #3]
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	1a9b      	subs	r3, r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	332a      	adds	r3, #42	@ 0x2a
 800216c:	2203      	movs	r2, #3
 800216e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	4613      	mov	r3, r2
 8002176:	011b      	lsls	r3, r3, #4
 8002178:	1a9b      	subs	r3, r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	3319      	adds	r3, #25
 8002180:	7f3a      	ldrb	r2, [r7, #28]
 8002182:	701a      	strb	r2, [r3, #0]
 8002184:	e009      	b.n	800219a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002186:	78fa      	ldrb	r2, [r7, #3]
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	011b      	lsls	r3, r3, #4
 800218e:	1a9b      	subs	r3, r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	440b      	add	r3, r1
 8002194:	332a      	adds	r3, #42	@ 0x2a
 8002196:	2202      	movs	r2, #2
 8002198:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800219a:	787b      	ldrb	r3, [r7, #1]
 800219c:	2b03      	cmp	r3, #3
 800219e:	f200 8102 	bhi.w	80023a6 <HAL_HCD_HC_SubmitRequest+0x292>
 80021a2:	a201      	add	r2, pc, #4	@ (adr r2, 80021a8 <HAL_HCD_HC_SubmitRequest+0x94>)
 80021a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a8:	080021b9 	.word	0x080021b9
 80021ac:	08002391 	.word	0x08002391
 80021b0:	0800227d 	.word	0x0800227d
 80021b4:	08002307 	.word	0x08002307
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80021b8:	7c3b      	ldrb	r3, [r7, #16]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	f040 80f5 	bne.w	80023aa <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80021c0:	78bb      	ldrb	r3, [r7, #2]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d12d      	bne.n	8002222 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80021c6:	8b3b      	ldrh	r3, [r7, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d109      	bne.n	80021e0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80021cc:	78fa      	ldrb	r2, [r7, #3]
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	333d      	adds	r3, #61	@ 0x3d
 80021dc:	2201      	movs	r2, #1
 80021de:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	333d      	adds	r3, #61	@ 0x3d
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10a      	bne.n	800220c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	332a      	adds	r3, #42	@ 0x2a
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800220a:	e0ce      	b.n	80023aa <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	332a      	adds	r3, #42	@ 0x2a
 800221c:	2202      	movs	r2, #2
 800221e:	701a      	strb	r2, [r3, #0]
      break;
 8002220:	e0c3      	b.n	80023aa <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	331a      	adds	r3, #26
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b01      	cmp	r3, #1
 8002236:	f040 80b8 	bne.w	80023aa <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800223a:	78fa      	ldrb	r2, [r7, #3]
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	4613      	mov	r3, r2
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	1a9b      	subs	r3, r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	333c      	adds	r3, #60	@ 0x3c
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10a      	bne.n	8002266 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002250:	78fa      	ldrb	r2, [r7, #3]
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	1a9b      	subs	r3, r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	332a      	adds	r3, #42	@ 0x2a
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
      break;
 8002264:	e0a1      	b.n	80023aa <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002266:	78fa      	ldrb	r2, [r7, #3]
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	1a9b      	subs	r3, r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	332a      	adds	r3, #42	@ 0x2a
 8002276:	2202      	movs	r2, #2
 8002278:	701a      	strb	r2, [r3, #0]
      break;
 800227a:	e096      	b.n	80023aa <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800227c:	78bb      	ldrb	r3, [r7, #2]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d120      	bne.n	80022c4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002282:	78fa      	ldrb	r2, [r7, #3]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	333d      	adds	r3, #61	@ 0x3d
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10a      	bne.n	80022ae <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	1a9b      	subs	r3, r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	332a      	adds	r3, #42	@ 0x2a
 80022a8:	2200      	movs	r2, #0
 80022aa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80022ac:	e07e      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	1a9b      	subs	r3, r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	332a      	adds	r3, #42	@ 0x2a
 80022be:	2202      	movs	r2, #2
 80022c0:	701a      	strb	r2, [r3, #0]
      break;
 80022c2:	e073      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	440b      	add	r3, r1
 80022d2:	333c      	adds	r3, #60	@ 0x3c
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10a      	bne.n	80022f0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	332a      	adds	r3, #42	@ 0x2a
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
      break;
 80022ee:	e05d      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022f0:	78fa      	ldrb	r2, [r7, #3]
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	4613      	mov	r3, r2
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	332a      	adds	r3, #42	@ 0x2a
 8002300:	2202      	movs	r2, #2
 8002302:	701a      	strb	r2, [r3, #0]
      break;
 8002304:	e052      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002306:	78bb      	ldrb	r3, [r7, #2]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d120      	bne.n	800234e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	1a9b      	subs	r3, r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	333d      	adds	r3, #61	@ 0x3d
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10a      	bne.n	8002338 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	332a      	adds	r3, #42	@ 0x2a
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002336:	e039      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	332a      	adds	r3, #42	@ 0x2a
 8002348:	2202      	movs	r2, #2
 800234a:	701a      	strb	r2, [r3, #0]
      break;
 800234c:	e02e      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	333c      	adds	r3, #60	@ 0x3c
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d10a      	bne.n	800237a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002364:	78fa      	ldrb	r2, [r7, #3]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	011b      	lsls	r3, r3, #4
 800236c:	1a9b      	subs	r3, r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	332a      	adds	r3, #42	@ 0x2a
 8002374:	2200      	movs	r2, #0
 8002376:	701a      	strb	r2, [r3, #0]
      break;
 8002378:	e018      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	4613      	mov	r3, r2
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	1a9b      	subs	r3, r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	332a      	adds	r3, #42	@ 0x2a
 800238a:	2202      	movs	r2, #2
 800238c:	701a      	strb	r2, [r3, #0]
      break;
 800238e:	e00d      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	332a      	adds	r3, #42	@ 0x2a
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
      break;
 80023a4:	e002      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80023a6:	bf00      	nop
 80023a8:	e000      	b.n	80023ac <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80023aa:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	332c      	adds	r3, #44	@ 0x2c
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80023c0:	78fa      	ldrb	r2, [r7, #3]
 80023c2:	8b39      	ldrh	r1, [r7, #24]
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	011b      	lsls	r3, r3, #4
 80023ca:	1a9b      	subs	r3, r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4403      	add	r3, r0
 80023d0:	3334      	adds	r3, #52	@ 0x34
 80023d2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80023d4:	78fa      	ldrb	r2, [r7, #3]
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	4613      	mov	r3, r2
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	440b      	add	r3, r1
 80023e2:	334c      	adds	r3, #76	@ 0x4c
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80023e8:	78fa      	ldrb	r2, [r7, #3]
 80023ea:	6879      	ldr	r1, [r7, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	1a9b      	subs	r3, r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	3338      	adds	r3, #56	@ 0x38
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	3315      	adds	r3, #21
 800240c:	78fa      	ldrb	r2, [r7, #3]
 800240e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	1a9b      	subs	r3, r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	334d      	adds	r3, #77	@ 0x4d
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	4613      	mov	r3, r2
 800242c:	011b      	lsls	r3, r3, #4
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	3310      	adds	r3, #16
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	4413      	add	r3, r2
 8002438:	1d19      	adds	r1, r3, #4
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	799b      	ldrb	r3, [r3, #6]
 800243e:	461a      	mov	r2, r3
 8002440:	f004 fd88 	bl	8006f54 <USB_HC_StartXfer>
 8002444:	4603      	mov	r3, r0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop

08002450 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f004 fc37 	bl	8006cda <USB_GetMode>
 800246c:	4603      	mov	r3, r0
 800246e:	2b01      	cmp	r3, #1
 8002470:	f040 80fb 	bne.w	800266a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f004 fbfa 	bl	8006c72 <USB_ReadInterrupts>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	f000 80f1 	beq.w	8002668 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4618      	mov	r0, r3
 800248c:	f004 fbf1 	bl	8006c72 <USB_ReadInterrupts>
 8002490:	4603      	mov	r3, r0
 8002492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002496:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800249a:	d104      	bne.n	80024a6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80024a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f004 fbe1 	bl	8006c72 <USB_ReadInterrupts>
 80024b0:	4603      	mov	r3, r0
 80024b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024ba:	d104      	bne.n	80024c6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80024c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f004 fbd1 	bl	8006c72 <USB_ReadInterrupts>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80024d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024da:	d104      	bne.n	80024e6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80024e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f004 fbc1 	bl	8006c72 <USB_ReadInterrupts>
 80024f0:	4603      	mov	r3, r0
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d103      	bne.n	8002502 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2202      	movs	r2, #2
 8002500:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f004 fbb3 	bl	8006c72 <USB_ReadInterrupts>
 800250c:	4603      	mov	r3, r0
 800250e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002512:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002516:	d120      	bne.n	800255a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002520:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d113      	bne.n	800255a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002532:	2110      	movs	r1, #16
 8002534:	6938      	ldr	r0, [r7, #16]
 8002536:	f004 faa6 	bl	8006a86 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800253a:	6938      	ldr	r0, [r7, #16]
 800253c:	f004 fad5 	bl	8006aea <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	7a5b      	ldrb	r3, [r3, #9]
 8002544:	2b02      	cmp	r3, #2
 8002546:	d105      	bne.n	8002554 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2101      	movs	r1, #1
 800254e:	4618      	mov	r0, r3
 8002550:	f004 fcc2 	bl	8006ed8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f006 f9c9 	bl	80088ec <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f004 fb87 	bl	8006c72 <USB_ReadInterrupts>
 8002564:	4603      	mov	r3, r0
 8002566:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800256a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800256e:	d102      	bne.n	8002576 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f001 fcad 	bl	8003ed0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f004 fb79 	bl	8006c72 <USB_ReadInterrupts>
 8002580:	4603      	mov	r3, r0
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b08      	cmp	r3, #8
 8002588:	d106      	bne.n	8002598 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f006 faca 	bl	8008b24 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2208      	movs	r2, #8
 8002596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f004 fb68 	bl	8006c72 <USB_ReadInterrupts>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80025ac:	d139      	bne.n	8002622 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 ff48 	bl	8007448 <USB_HC_ReadInterrupt>
 80025b8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	e025      	b.n	800260c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	fa22 f303 	lsr.w	r3, r2, r3
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d018      	beq.n	8002606 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	015a      	lsls	r2, r3, #5
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ea:	d106      	bne.n	80025fa <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	4619      	mov	r1, r3
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f865 	bl	80026c2 <HCD_HC_IN_IRQHandler>
 80025f8:	e005      	b.n	8002606 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 fec7 	bl	8003394 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	3301      	adds	r3, #1
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	795b      	ldrb	r3, [r3, #5]
 8002610:	461a      	mov	r2, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	4293      	cmp	r3, r2
 8002616:	d3d3      	bcc.n	80025c0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002620:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f004 fb23 	bl	8006c72 <USB_ReadInterrupts>
 800262c:	4603      	mov	r3, r0
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b10      	cmp	r3, #16
 8002634:	d101      	bne.n	800263a <HAL_HCD_IRQHandler+0x1ea>
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_HCD_IRQHandler+0x1ec>
 800263a:	2300      	movs	r3, #0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d014      	beq.n	800266a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699a      	ldr	r2, [r3, #24]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0210 	bic.w	r2, r2, #16
 800264e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f001 fb5e 	bl	8003d12 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699a      	ldr	r2, [r3, #24]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 0210 	orr.w	r2, r2, #16
 8002664:	619a      	str	r2, [r3, #24]
 8002666:	e000      	b.n	800266a <HAL_HCD_IRQHandler+0x21a>
      return;
 8002668:	bf00      	nop
    }
  }
}
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8002678:	bf00      	nop
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800268c:	bf00      	nop
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	3338      	adds	r3, #56	@ 0x38
 80026b4:	681b      	ldr	r3, [r3, #0]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	460b      	mov	r3, r1
 80026cc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	4611      	mov	r1, r2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f004 fad9 	bl	8006c98 <USB_ReadChInterrupts>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d11a      	bne.n	8002726 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80026f0:	78fb      	ldrb	r3, [r7, #3]
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026fc:	461a      	mov	r2, r3
 80026fe:	2304      	movs	r3, #4
 8002700:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002702:	78fa      	ldrb	r2, [r7, #3]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	1a9b      	subs	r3, r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	334d      	adds	r3, #77	@ 0x4d
 8002712:	2207      	movs	r2, #7
 8002714:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	78fa      	ldrb	r2, [r7, #3]
 800271c:	4611      	mov	r1, r2
 800271e:	4618      	mov	r0, r3
 8002720:	f004 fea3 	bl	800746a <USB_HC_Halt>
 8002724:	e09e      	b.n	8002864 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	78fa      	ldrb	r2, [r7, #3]
 800272c:	4611      	mov	r1, r2
 800272e:	4618      	mov	r0, r3
 8002730:	f004 fab2 	bl	8006c98 <USB_ReadChInterrupts>
 8002734:	4603      	mov	r3, r0
 8002736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800273a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800273e:	d11b      	bne.n	8002778 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800274c:	461a      	mov	r2, r3
 800274e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002752:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002754:	78fa      	ldrb	r2, [r7, #3]
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	1a9b      	subs	r3, r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	334d      	adds	r3, #77	@ 0x4d
 8002764:	2208      	movs	r2, #8
 8002766:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	78fa      	ldrb	r2, [r7, #3]
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f004 fe7a 	bl	800746a <USB_HC_Halt>
 8002776:	e075      	b.n	8002864 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	4611      	mov	r1, r2
 8002780:	4618      	mov	r0, r3
 8002782:	f004 fa89 	bl	8006c98 <USB_ReadChInterrupts>
 8002786:	4603      	mov	r3, r0
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b08      	cmp	r3, #8
 800278e:	d11a      	bne.n	80027c6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4413      	add	r3, r2
 8002798:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800279c:	461a      	mov	r2, r3
 800279e:	2308      	movs	r3, #8
 80027a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80027a2:	78fa      	ldrb	r2, [r7, #3]
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	1a9b      	subs	r3, r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	334d      	adds	r3, #77	@ 0x4d
 80027b2:	2206      	movs	r2, #6
 80027b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	78fa      	ldrb	r2, [r7, #3]
 80027bc:	4611      	mov	r1, r2
 80027be:	4618      	mov	r0, r3
 80027c0:	f004 fe53 	bl	800746a <USB_HC_Halt>
 80027c4:	e04e      	b.n	8002864 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f004 fa62 	bl	8006c98 <USB_ReadChInterrupts>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027de:	d11b      	bne.n	8002818 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80027e0:	78fb      	ldrb	r3, [r7, #3]
 80027e2:	015a      	lsls	r2, r3, #5
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4413      	add	r3, r2
 80027e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027ec:	461a      	mov	r2, r3
 80027ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	334d      	adds	r3, #77	@ 0x4d
 8002804:	2209      	movs	r2, #9
 8002806:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	78fa      	ldrb	r2, [r7, #3]
 800280e:	4611      	mov	r1, r2
 8002810:	4618      	mov	r0, r3
 8002812:	f004 fe2a 	bl	800746a <USB_HC_Halt>
 8002816:	e025      	b.n	8002864 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	4611      	mov	r1, r2
 8002820:	4618      	mov	r0, r3
 8002822:	f004 fa39 	bl	8006c98 <USB_ReadChInterrupts>
 8002826:	4603      	mov	r3, r0
 8002828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800282c:	2b80      	cmp	r3, #128	@ 0x80
 800282e:	d119      	bne.n	8002864 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	015a      	lsls	r2, r3, #5
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4413      	add	r3, r2
 8002838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800283c:	461a      	mov	r2, r3
 800283e:	2380      	movs	r3, #128	@ 0x80
 8002840:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	1a9b      	subs	r3, r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	334d      	adds	r3, #77	@ 0x4d
 8002852:	2207      	movs	r2, #7
 8002854:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f004 fe03 	bl	800746a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f004 fa13 	bl	8006c98 <USB_ReadChInterrupts>
 8002872:	4603      	mov	r3, r0
 8002874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800287c:	d112      	bne.n	80028a4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	78fa      	ldrb	r2, [r7, #3]
 8002884:	4611      	mov	r1, r2
 8002886:	4618      	mov	r0, r3
 8002888:	f004 fdef 	bl	800746a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800288c:	78fb      	ldrb	r3, [r7, #3]
 800288e:	015a      	lsls	r2, r3, #5
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4413      	add	r3, r2
 8002894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002898:	461a      	mov	r2, r3
 800289a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800289e:	6093      	str	r3, [r2, #8]
 80028a0:	f000 bd75 	b.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	78fa      	ldrb	r2, [r7, #3]
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f004 f9f3 	bl	8006c98 <USB_ReadChInterrupts>
 80028b2:	4603      	mov	r3, r0
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	f040 8128 	bne.w	8002b0e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	015a      	lsls	r2, r3, #5
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	4413      	add	r3, r2
 80028c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ca:	461a      	mov	r2, r3
 80028cc:	2320      	movs	r3, #32
 80028ce:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80028d0:	78fa      	ldrb	r2, [r7, #3]
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	1a9b      	subs	r3, r3, r2
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	331b      	adds	r3, #27
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d119      	bne.n	800291a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80028e6:	78fa      	ldrb	r2, [r7, #3]
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	011b      	lsls	r3, r3, #4
 80028ee:	1a9b      	subs	r3, r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	440b      	add	r3, r1
 80028f4:	331b      	adds	r3, #27
 80028f6:	2200      	movs	r2, #0
 80028f8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80028fa:	78fb      	ldrb	r3, [r7, #3]
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4413      	add	r3, r2
 8002902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	0151      	lsls	r1, r2, #5
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	440a      	add	r2, r1
 8002910:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002914:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002918:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	799b      	ldrb	r3, [r3, #6]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d01b      	beq.n	800295a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002922:	78fa      	ldrb	r2, [r7, #3]
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	4613      	mov	r3, r2
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	440b      	add	r3, r1
 8002930:	3330      	adds	r3, #48	@ 0x30
 8002932:	6819      	ldr	r1, [r3, #0]
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4413      	add	r3, r2
 800293c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	1ac9      	subs	r1, r1, r3
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	1a9b      	subs	r3, r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4403      	add	r3, r0
 8002956:	3338      	adds	r3, #56	@ 0x38
 8002958:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800295a:	78fa      	ldrb	r2, [r7, #3]
 800295c:	6879      	ldr	r1, [r7, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	1a9b      	subs	r3, r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	334d      	adds	r3, #77	@ 0x4d
 800296a:	2201      	movs	r2, #1
 800296c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	3344      	adds	r3, #68	@ 0x44
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	015a      	lsls	r2, r3, #5
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	4413      	add	r3, r2
 800298a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800298e:	461a      	mov	r2, r3
 8002990:	2301      	movs	r3, #1
 8002992:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	3326      	adds	r3, #38	@ 0x26
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029aa:	78fa      	ldrb	r2, [r7, #3]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	1a9b      	subs	r3, r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	440b      	add	r3, r1
 80029b8:	3326      	adds	r3, #38	@ 0x26
 80029ba:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d110      	bne.n	80029e2 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	78fa      	ldrb	r2, [r7, #3]
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f004 fd4e 	bl	800746a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80029ce:	78fb      	ldrb	r3, [r7, #3]
 80029d0:	015a      	lsls	r2, r3, #5
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4413      	add	r3, r2
 80029d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029da:	461a      	mov	r2, r3
 80029dc:	2310      	movs	r3, #16
 80029de:	6093      	str	r3, [r2, #8]
 80029e0:	e03d      	b.n	8002a5e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80029e2:	78fa      	ldrb	r2, [r7, #3]
 80029e4:	6879      	ldr	r1, [r7, #4]
 80029e6:	4613      	mov	r3, r2
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	1a9b      	subs	r3, r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	440b      	add	r3, r1
 80029f0:	3326      	adds	r3, #38	@ 0x26
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d00a      	beq.n	8002a0e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	3326      	adds	r3, #38	@ 0x26
 8002a08:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d127      	bne.n	8002a5e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002a0e:	78fb      	ldrb	r3, [r7, #3]
 8002a10:	015a      	lsls	r2, r3, #5
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	4413      	add	r3, r2
 8002a16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	78fa      	ldrb	r2, [r7, #3]
 8002a1e:	0151      	lsls	r1, r2, #5
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	440a      	add	r2, r1
 8002a24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a2c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	011b      	lsls	r3, r3, #4
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	334c      	adds	r3, #76	@ 0x4c
 8002a3e:	2201      	movs	r2, #1
 8002a40:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	1a9b      	subs	r3, r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	334c      	adds	r3, #76	@ 0x4c
 8002a52:	781a      	ldrb	r2, [r3, #0]
 8002a54:	78fb      	ldrb	r3, [r7, #3]
 8002a56:	4619      	mov	r1, r3
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f005 ff6f 	bl	800893c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	799b      	ldrb	r3, [r3, #6]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d13b      	bne.n	8002ade <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	3338      	adds	r3, #56	@ 0x38
 8002a76:	6819      	ldr	r1, [r3, #0]
 8002a78:	78fa      	ldrb	r2, [r7, #3]
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	011b      	lsls	r3, r3, #4
 8002a80:	1a9b      	subs	r3, r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4403      	add	r3, r0
 8002a86:	3328      	adds	r3, #40	@ 0x28
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	440b      	add	r3, r1
 8002a8c:	1e59      	subs	r1, r3, #1
 8002a8e:	78fa      	ldrb	r2, [r7, #3]
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	011b      	lsls	r3, r3, #4
 8002a96:	1a9b      	subs	r3, r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4403      	add	r3, r0
 8002a9c:	3328      	adds	r3, #40	@ 0x28
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8470 	beq.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	1a9b      	subs	r3, r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	333c      	adds	r3, #60	@ 0x3c
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	78fa      	ldrb	r2, [r7, #3]
 8002ac2:	f083 0301 	eor.w	r3, r3, #1
 8002ac6:	b2d8      	uxtb	r0, r3
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	333c      	adds	r3, #60	@ 0x3c
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	f000 bc58 	b.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	6879      	ldr	r1, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	1a9b      	subs	r3, r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	440b      	add	r3, r1
 8002aec:	333c      	adds	r3, #60	@ 0x3c
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	f083 0301 	eor.w	r3, r3, #1
 8002af6:	b2d8      	uxtb	r0, r3
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	1a9b      	subs	r3, r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	440b      	add	r3, r1
 8002b04:	333c      	adds	r3, #60	@ 0x3c
 8002b06:	4602      	mov	r2, r0
 8002b08:	701a      	strb	r2, [r3, #0]
 8002b0a:	f000 bc40 	b.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	4611      	mov	r1, r2
 8002b16:	4618      	mov	r0, r3
 8002b18:	f004 f8be 	bl	8006c98 <USB_ReadChInterrupts>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	d131      	bne.n	8002b8a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002b26:	78fb      	ldrb	r3, [r7, #3]
 8002b28:	015a      	lsls	r2, r3, #5
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b32:	461a      	mov	r2, r3
 8002b34:	2320      	movs	r3, #32
 8002b36:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	1a9b      	subs	r3, r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	331a      	adds	r3, #26
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	f040 841f 	bne.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002b50:	78fa      	ldrb	r2, [r7, #3]
 8002b52:	6879      	ldr	r1, [r7, #4]
 8002b54:	4613      	mov	r3, r2
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	1a9b      	subs	r3, r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	331b      	adds	r3, #27
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	011b      	lsls	r3, r3, #4
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	334d      	adds	r3, #77	@ 0x4d
 8002b74:	2203      	movs	r2, #3
 8002b76:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	4611      	mov	r1, r2
 8002b80:	4618      	mov	r0, r3
 8002b82:	f004 fc72 	bl	800746a <USB_HC_Halt>
 8002b86:	f000 bc02 	b.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	4611      	mov	r1, r2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f004 f880 	bl	8006c98 <USB_ReadChInterrupts>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	f040 8305 	bne.w	80031ae <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ba4:	78fb      	ldrb	r3, [r7, #3]
 8002ba6:	015a      	lsls	r2, r3, #5
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4413      	add	r3, r2
 8002bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002bb6:	78fa      	ldrb	r2, [r7, #3]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	011b      	lsls	r3, r3, #4
 8002bbe:	1a9b      	subs	r3, r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	334d      	adds	r3, #77	@ 0x4d
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d114      	bne.n	8002bf6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002bcc:	78fa      	ldrb	r2, [r7, #3]
 8002bce:	6879      	ldr	r1, [r7, #4]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	1a9b      	subs	r3, r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	334d      	adds	r3, #77	@ 0x4d
 8002bdc:	2202      	movs	r2, #2
 8002bde:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	334c      	adds	r3, #76	@ 0x4c
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	701a      	strb	r2, [r3, #0]
 8002bf4:	e2cc      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	334d      	adds	r3, #77	@ 0x4d
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2b06      	cmp	r3, #6
 8002c0a:	d114      	bne.n	8002c36 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	1a9b      	subs	r3, r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	334d      	adds	r3, #77	@ 0x4d
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	334c      	adds	r3, #76	@ 0x4c
 8002c30:	2205      	movs	r2, #5
 8002c32:	701a      	strb	r2, [r3, #0]
 8002c34:	e2ac      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	334d      	adds	r3, #77	@ 0x4d
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b07      	cmp	r3, #7
 8002c4a:	d00b      	beq.n	8002c64 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002c4c:	78fa      	ldrb	r2, [r7, #3]
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	1a9b      	subs	r3, r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	334d      	adds	r3, #77	@ 0x4d
 8002c5c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c5e:	2b09      	cmp	r3, #9
 8002c60:	f040 80a6 	bne.w	8002db0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c64:	78fa      	ldrb	r2, [r7, #3]
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	1a9b      	subs	r3, r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	440b      	add	r3, r1
 8002c72:	334d      	adds	r3, #77	@ 0x4d
 8002c74:	2202      	movs	r2, #2
 8002c76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1a9b      	subs	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	3344      	adds	r3, #68	@ 0x44
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	1c59      	adds	r1, r3, #1
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	1a9b      	subs	r3, r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	4403      	add	r3, r0
 8002c98:	3344      	adds	r3, #68	@ 0x44
 8002c9a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002c9c:	78fa      	ldrb	r2, [r7, #3]
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	1a9b      	subs	r3, r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	3344      	adds	r3, #68	@ 0x44
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d943      	bls.n	8002d3a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002cb2:	78fa      	ldrb	r2, [r7, #3]
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	1a9b      	subs	r3, r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	440b      	add	r3, r1
 8002cc0:	3344      	adds	r3, #68	@ 0x44
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002cc6:	78fa      	ldrb	r2, [r7, #3]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	331a      	adds	r3, #26
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d123      	bne.n	8002d24 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	1a9b      	subs	r3, r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	331b      	adds	r3, #27
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	331c      	adds	r3, #28
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	015a      	lsls	r2, r3, #5
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	0151      	lsls	r1, r2, #5
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	440a      	add	r2, r1
 8002d1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d22:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	334c      	adds	r3, #76	@ 0x4c
 8002d34:	2204      	movs	r2, #4
 8002d36:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d38:	e229      	b.n	800318e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d3a:	78fa      	ldrb	r2, [r7, #3]
 8002d3c:	6879      	ldr	r1, [r7, #4]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	011b      	lsls	r3, r3, #4
 8002d42:	1a9b      	subs	r3, r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	440b      	add	r3, r1
 8002d48:	334c      	adds	r3, #76	@ 0x4c
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	3326      	adds	r3, #38	@ 0x26
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00b      	beq.n	8002d7c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	3326      	adds	r3, #38	@ 0x26
 8002d74:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	f040 8209 	bne.w	800318e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d7c:	78fb      	ldrb	r3, [r7, #3]
 8002d7e:	015a      	lsls	r2, r3, #5
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	4413      	add	r3, r2
 8002d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002d92:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002d9a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002d9c:	78fb      	ldrb	r3, [r7, #3]
 8002d9e:	015a      	lsls	r2, r3, #5
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	4413      	add	r3, r2
 8002da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da8:	461a      	mov	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002dae:	e1ee      	b.n	800318e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002db0:	78fa      	ldrb	r2, [r7, #3]
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	4613      	mov	r3, r2
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	1a9b      	subs	r3, r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	334d      	adds	r3, #77	@ 0x4d
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b05      	cmp	r3, #5
 8002dc4:	f040 80c8 	bne.w	8002f58 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	334d      	adds	r3, #77	@ 0x4d
 8002dd8:	2202      	movs	r2, #2
 8002dda:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	331b      	adds	r3, #27
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	f040 81ce 	bne.w	8003190 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	1a9b      	subs	r3, r3, r2
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	3326      	adds	r3, #38	@ 0x26
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d16b      	bne.n	8002ee2 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	3348      	adds	r3, #72	@ 0x48
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	1c59      	adds	r1, r3, #1
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4403      	add	r3, r0
 8002e2a:	3348      	adds	r3, #72	@ 0x48
 8002e2c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	3348      	adds	r3, #72	@ 0x48
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d943      	bls.n	8002ecc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002e44:	78fa      	ldrb	r2, [r7, #3]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	3348      	adds	r3, #72	@ 0x48
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	331b      	adds	r3, #27
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002e6c:	78fa      	ldrb	r2, [r7, #3]
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	1a9b      	subs	r3, r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	3344      	adds	r3, #68	@ 0x44
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d809      	bhi.n	8002e96 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002e82:	78fa      	ldrb	r2, [r7, #3]
 8002e84:	6879      	ldr	r1, [r7, #4]
 8002e86:	4613      	mov	r3, r2
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	1a9b      	subs	r3, r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	440b      	add	r3, r1
 8002e90:	331c      	adds	r3, #28
 8002e92:	2201      	movs	r2, #1
 8002e94:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e96:	78fb      	ldrb	r3, [r7, #3]
 8002e98:	015a      	lsls	r2, r3, #5
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	0151      	lsls	r1, r2, #5
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	440a      	add	r2, r1
 8002eac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eb4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	334c      	adds	r3, #76	@ 0x4c
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	701a      	strb	r2, [r3, #0]
 8002eca:	e014      	b.n	8002ef6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	334c      	adds	r3, #76	@ 0x4c
 8002edc:	2202      	movs	r2, #2
 8002ede:	701a      	strb	r2, [r3, #0]
 8002ee0:	e009      	b.n	8002ef6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	334c      	adds	r3, #76	@ 0x4c
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	3326      	adds	r3, #38	@ 0x26
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00b      	beq.n	8002f24 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	3326      	adds	r3, #38	@ 0x26
 8002f1c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	f040 8136 	bne.w	8003190 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f24:	78fb      	ldrb	r3, [r7, #3]
 8002f26:	015a      	lsls	r2, r3, #5
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f3a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f42:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	015a      	lsls	r2, r3, #5
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f50:	461a      	mov	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e11b      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	1a9b      	subs	r3, r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	440b      	add	r3, r1
 8002f66:	334d      	adds	r3, #77	@ 0x4d
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	f040 8081 	bne.w	8003072 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	011b      	lsls	r3, r3, #4
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	334d      	adds	r3, #77	@ 0x4d
 8002f80:	2202      	movs	r2, #2
 8002f82:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	331b      	adds	r3, #27
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	f040 80fa 	bne.w	8003190 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f9c:	78fa      	ldrb	r2, [r7, #3]
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	011b      	lsls	r3, r3, #4
 8002fa4:	1a9b      	subs	r3, r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	440b      	add	r3, r1
 8002faa:	334c      	adds	r3, #76	@ 0x4c
 8002fac:	2202      	movs	r2, #2
 8002fae:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	015a      	lsls	r2, r3, #5
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	78fa      	ldrb	r2, [r7, #3]
 8002fc0:	0151      	lsls	r1, r2, #5
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	440a      	add	r2, r1
 8002fc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002fca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fce:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002fd0:	78fb      	ldrb	r3, [r7, #3]
 8002fd2:	015a      	lsls	r2, r3, #5
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	0151      	lsls	r1, r2, #5
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	440a      	add	r2, r1
 8002fe6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fee:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002ff0:	78fb      	ldrb	r3, [r7, #3]
 8002ff2:	015a      	lsls	r2, r3, #5
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	78fa      	ldrb	r2, [r7, #3]
 8003000:	0151      	lsls	r1, r2, #5
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	440a      	add	r2, r1
 8003006:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800300a:	f023 0320 	bic.w	r3, r3, #32
 800300e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	1a9b      	subs	r3, r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	3326      	adds	r3, #38	@ 0x26
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00b      	beq.n	800303e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	3326      	adds	r3, #38	@ 0x26
 8003036:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003038:	2b02      	cmp	r3, #2
 800303a:	f040 80a9 	bne.w	8003190 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800303e:	78fb      	ldrb	r3, [r7, #3]
 8003040:	015a      	lsls	r2, r3, #5
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	4413      	add	r3, r2
 8003046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003054:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800305c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800305e:	78fb      	ldrb	r3, [r7, #3]
 8003060:	015a      	lsls	r2, r3, #5
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	4413      	add	r3, r2
 8003066:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800306a:	461a      	mov	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	e08e      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003072:	78fa      	ldrb	r2, [r7, #3]
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	4613      	mov	r3, r2
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	1a9b      	subs	r3, r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	334d      	adds	r3, #77	@ 0x4d
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b04      	cmp	r3, #4
 8003086:	d143      	bne.n	8003110 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003088:	78fa      	ldrb	r2, [r7, #3]
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	4613      	mov	r3, r2
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	1a9b      	subs	r3, r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	334d      	adds	r3, #77	@ 0x4d
 8003098:	2202      	movs	r2, #2
 800309a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	334c      	adds	r3, #76	@ 0x4c
 80030ac:	2202      	movs	r2, #2
 80030ae:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	3326      	adds	r3, #38	@ 0x26
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	3326      	adds	r3, #38	@ 0x26
 80030d6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d159      	bne.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80030dc:	78fb      	ldrb	r3, [r7, #3]
 80030de:	015a      	lsls	r2, r3, #5
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	4413      	add	r3, r2
 80030e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80030f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80030fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	015a      	lsls	r2, r3, #5
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4413      	add	r3, r2
 8003104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003108:	461a      	mov	r2, r3
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	e03f      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003110:	78fa      	ldrb	r2, [r7, #3]
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	4613      	mov	r3, r2
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	1a9b      	subs	r3, r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	334d      	adds	r3, #77	@ 0x4d
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	2b08      	cmp	r3, #8
 8003124:	d126      	bne.n	8003174 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003126:	78fa      	ldrb	r2, [r7, #3]
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	011b      	lsls	r3, r3, #4
 800312e:	1a9b      	subs	r3, r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	334d      	adds	r3, #77	@ 0x4d
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800313a:	78fa      	ldrb	r2, [r7, #3]
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	011b      	lsls	r3, r3, #4
 8003142:	1a9b      	subs	r3, r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	440b      	add	r3, r1
 8003148:	3344      	adds	r3, #68	@ 0x44
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	1c59      	adds	r1, r3, #1
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	4613      	mov	r3, r2
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4403      	add	r3, r0
 800315a:	3344      	adds	r3, #68	@ 0x44
 800315c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800315e:	78fa      	ldrb	r2, [r7, #3]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	1a9b      	subs	r3, r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	334c      	adds	r3, #76	@ 0x4c
 800316e:	2204      	movs	r2, #4
 8003170:	701a      	strb	r2, [r3, #0]
 8003172:	e00d      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	334d      	adds	r3, #77	@ 0x4d
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b02      	cmp	r3, #2
 8003188:	f000 8100 	beq.w	800338c <HCD_HC_IN_IRQHandler+0xcca>
 800318c:	e000      	b.n	8003190 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800318e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003190:	78fa      	ldrb	r2, [r7, #3]
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	011b      	lsls	r3, r3, #4
 8003198:	1a9b      	subs	r3, r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	334c      	adds	r3, #76	@ 0x4c
 80031a0:	781a      	ldrb	r2, [r3, #0]
 80031a2:	78fb      	ldrb	r3, [r7, #3]
 80031a4:	4619      	mov	r1, r3
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f005 fbc8 	bl	800893c <HAL_HCD_HC_NotifyURBChange_Callback>
 80031ac:	e0ef      	b.n	800338e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	78fa      	ldrb	r2, [r7, #3]
 80031b4:	4611      	mov	r1, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f003 fd6e 	bl	8006c98 <USB_ReadChInterrupts>
 80031bc:	4603      	mov	r3, r0
 80031be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c2:	2b40      	cmp	r3, #64	@ 0x40
 80031c4:	d12f      	bne.n	8003226 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d2:	461a      	mov	r2, r3
 80031d4:	2340      	movs	r3, #64	@ 0x40
 80031d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	4613      	mov	r3, r2
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	1a9b      	subs	r3, r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	334d      	adds	r3, #77	@ 0x4d
 80031e8:	2205      	movs	r2, #5
 80031ea:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	331a      	adds	r3, #26
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d109      	bne.n	8003216 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003202:	78fa      	ldrb	r2, [r7, #3]
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	1a9b      	subs	r3, r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	440b      	add	r3, r1
 8003210:	3344      	adds	r3, #68	@ 0x44
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	4611      	mov	r1, r2
 800321e:	4618      	mov	r0, r3
 8003220:	f004 f923 	bl	800746a <USB_HC_Halt>
 8003224:	e0b3      	b.n	800338e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	78fa      	ldrb	r2, [r7, #3]
 800322c:	4611      	mov	r1, r2
 800322e:	4618      	mov	r0, r3
 8003230:	f003 fd32 	bl	8006c98 <USB_ReadChInterrupts>
 8003234:	4603      	mov	r3, r0
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	2b10      	cmp	r3, #16
 800323c:	f040 80a7 	bne.w	800338e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003240:	78fa      	ldrb	r2, [r7, #3]
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	4613      	mov	r3, r2
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	440b      	add	r3, r1
 800324e:	3326      	adds	r3, #38	@ 0x26
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	2b03      	cmp	r3, #3
 8003254:	d11b      	bne.n	800328e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	4613      	mov	r3, r2
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	1a9b      	subs	r3, r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	440b      	add	r3, r1
 8003264:	3344      	adds	r3, #68	@ 0x44
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	334d      	adds	r3, #77	@ 0x4d
 800327a:	2204      	movs	r2, #4
 800327c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	78fa      	ldrb	r2, [r7, #3]
 8003284:	4611      	mov	r1, r2
 8003286:	4618      	mov	r0, r3
 8003288:	f004 f8ef 	bl	800746a <USB_HC_Halt>
 800328c:	e03f      	b.n	800330e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800328e:	78fa      	ldrb	r2, [r7, #3]
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	1a9b      	subs	r3, r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	440b      	add	r3, r1
 800329c:	3326      	adds	r3, #38	@ 0x26
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	3326      	adds	r3, #38	@ 0x26
 80032b4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d129      	bne.n	800330e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	1a9b      	subs	r3, r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	3344      	adds	r3, #68	@ 0x44
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	799b      	ldrb	r3, [r3, #6]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HCD_HC_IN_IRQHandler+0xc2a>
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	4613      	mov	r3, r2
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	331b      	adds	r3, #27
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d110      	bne.n	800330e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80032ec:	78fa      	ldrb	r2, [r7, #3]
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	4613      	mov	r3, r2
 80032f2:	011b      	lsls	r3, r3, #4
 80032f4:	1a9b      	subs	r3, r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	334d      	adds	r3, #77	@ 0x4d
 80032fc:	2204      	movs	r2, #4
 80032fe:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	78fa      	ldrb	r2, [r7, #3]
 8003306:	4611      	mov	r1, r2
 8003308:	4618      	mov	r0, r3
 800330a:	f004 f8ae 	bl	800746a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	331b      	adds	r3, #27
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d129      	bne.n	8003378 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	1a9b      	subs	r3, r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	331b      	adds	r3, #27
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	015a      	lsls	r2, r3, #5
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4413      	add	r3, r2
 8003340:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	78fa      	ldrb	r2, [r7, #3]
 8003348:	0151      	lsls	r1, r2, #5
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	440a      	add	r2, r1
 800334e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003356:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	015a      	lsls	r2, r3, #5
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	4413      	add	r3, r2
 8003360:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	0151      	lsls	r1, r2, #5
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	440a      	add	r2, r1
 800336e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003372:	f043 0320 	orr.w	r3, r3, #32
 8003376:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003378:	78fb      	ldrb	r3, [r7, #3]
 800337a:	015a      	lsls	r2, r3, #5
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	4413      	add	r3, r2
 8003380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003384:	461a      	mov	r2, r3
 8003386:	2310      	movs	r3, #16
 8003388:	6093      	str	r3, [r2, #8]
 800338a:	e000      	b.n	800338e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800338c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	78fa      	ldrb	r2, [r7, #3]
 80033b0:	4611      	mov	r1, r2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f003 fc70 	bl	8006c98 <USB_ReadChInterrupts>
 80033b8:	4603      	mov	r3, r0
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d11b      	bne.n	80033fa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80033c2:	78fb      	ldrb	r3, [r7, #3]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033ce:	461a      	mov	r2, r3
 80033d0:	2304      	movs	r3, #4
 80033d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80033d4:	78fa      	ldrb	r2, [r7, #3]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	334d      	adds	r3, #77	@ 0x4d
 80033e4:	2207      	movs	r2, #7
 80033e6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f004 f83a 	bl	800746a <USB_HC_Halt>
 80033f6:	f000 bc89 	b.w	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	4611      	mov	r1, r2
 8003402:	4618      	mov	r0, r3
 8003404:	f003 fc48 	bl	8006c98 <USB_ReadChInterrupts>
 8003408:	4603      	mov	r3, r0
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	2b20      	cmp	r3, #32
 8003410:	f040 8082 	bne.w	8003518 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	015a      	lsls	r2, r3, #5
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4413      	add	r3, r2
 800341c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003420:	461a      	mov	r2, r3
 8003422:	2320      	movs	r3, #32
 8003424:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003426:	78fa      	ldrb	r2, [r7, #3]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	011b      	lsls	r3, r3, #4
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	3319      	adds	r3, #25
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d124      	bne.n	8003486 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800343c:	78fa      	ldrb	r2, [r7, #3]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	1a9b      	subs	r3, r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	3319      	adds	r3, #25
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	334c      	adds	r3, #76	@ 0x4c
 8003460:	2202      	movs	r2, #2
 8003462:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	334d      	adds	r3, #77	@ 0x4d
 8003474:	2203      	movs	r2, #3
 8003476:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	78fa      	ldrb	r2, [r7, #3]
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f003 fff2 	bl	800746a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003486:	78fa      	ldrb	r2, [r7, #3]
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	4613      	mov	r3, r2
 800348c:	011b      	lsls	r3, r3, #4
 800348e:	1a9b      	subs	r3, r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	440b      	add	r3, r1
 8003494:	331a      	adds	r3, #26
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	2b01      	cmp	r3, #1
 800349a:	f040 8437 	bne.w	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	331b      	adds	r3, #27
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f040 842b 	bne.w	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80034b6:	78fa      	ldrb	r2, [r7, #3]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	1a9b      	subs	r3, r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	440b      	add	r3, r1
 80034c4:	3326      	adds	r3, #38	@ 0x26
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d009      	beq.n	80034e0 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80034cc:	78fa      	ldrb	r2, [r7, #3]
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	1a9b      	subs	r3, r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	331b      	adds	r3, #27
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80034e0:	78fa      	ldrb	r2, [r7, #3]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	334d      	adds	r3, #77	@ 0x4d
 80034f0:	2203      	movs	r2, #3
 80034f2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	78fa      	ldrb	r2, [r7, #3]
 80034fa:	4611      	mov	r1, r2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f003 ffb4 	bl	800746a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	3344      	adds	r3, #68	@ 0x44
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	e3f9      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	78fa      	ldrb	r2, [r7, #3]
 800351e:	4611      	mov	r1, r2
 8003520:	4618      	mov	r0, r3
 8003522:	f003 fbb9 	bl	8006c98 <USB_ReadChInterrupts>
 8003526:	4603      	mov	r3, r0
 8003528:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800352c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003530:	d111      	bne.n	8003556 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003532:	78fb      	ldrb	r3, [r7, #3]
 8003534:	015a      	lsls	r2, r3, #5
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	4413      	add	r3, r2
 800353a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800353e:	461a      	mov	r2, r3
 8003540:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003544:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	4611      	mov	r1, r2
 800354e:	4618      	mov	r0, r3
 8003550:	f003 ff8b 	bl	800746a <USB_HC_Halt>
 8003554:	e3da      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	4611      	mov	r1, r2
 800355e:	4618      	mov	r0, r3
 8003560:	f003 fb9a 	bl	8006c98 <USB_ReadChInterrupts>
 8003564:	4603      	mov	r3, r0
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b01      	cmp	r3, #1
 800356c:	d168      	bne.n	8003640 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	3344      	adds	r3, #68	@ 0x44
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	78fa      	ldrb	r2, [r7, #3]
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f003 fb84 	bl	8006c98 <USB_ReadChInterrupts>
 8003590:	4603      	mov	r3, r0
 8003592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003596:	2b40      	cmp	r3, #64	@ 0x40
 8003598:	d112      	bne.n	80035c0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800359a:	78fa      	ldrb	r2, [r7, #3]
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	011b      	lsls	r3, r3, #4
 80035a2:	1a9b      	subs	r3, r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	3319      	adds	r3, #25
 80035aa:	2201      	movs	r2, #1
 80035ac:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80035ae:	78fb      	ldrb	r3, [r7, #3]
 80035b0:	015a      	lsls	r2, r3, #5
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	4413      	add	r3, r2
 80035b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ba:	461a      	mov	r2, r3
 80035bc:	2340      	movs	r3, #64	@ 0x40
 80035be:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80035c0:	78fa      	ldrb	r2, [r7, #3]
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	331b      	adds	r3, #27
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d019      	beq.n	800360a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80035d6:	78fa      	ldrb	r2, [r7, #3]
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	4613      	mov	r3, r2
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	440b      	add	r3, r1
 80035e4:	331b      	adds	r3, #27
 80035e6:	2200      	movs	r2, #0
 80035e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	015a      	lsls	r2, r3, #5
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4413      	add	r3, r2
 80035f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	0151      	lsls	r1, r2, #5
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	440a      	add	r2, r1
 8003600:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003608:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800360a:	78fb      	ldrb	r3, [r7, #3]
 800360c:	015a      	lsls	r2, r3, #5
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	4413      	add	r3, r2
 8003612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003616:	461a      	mov	r2, r3
 8003618:	2301      	movs	r3, #1
 800361a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800361c:	78fa      	ldrb	r2, [r7, #3]
 800361e:	6879      	ldr	r1, [r7, #4]
 8003620:	4613      	mov	r3, r2
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	1a9b      	subs	r3, r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	440b      	add	r3, r1
 800362a:	334d      	adds	r3, #77	@ 0x4d
 800362c:	2201      	movs	r2, #1
 800362e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	78fa      	ldrb	r2, [r7, #3]
 8003636:	4611      	mov	r1, r2
 8003638:	4618      	mov	r0, r3
 800363a:	f003 ff16 	bl	800746a <USB_HC_Halt>
 800363e:	e365      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	4611      	mov	r1, r2
 8003648:	4618      	mov	r0, r3
 800364a:	f003 fb25 	bl	8006c98 <USB_ReadChInterrupts>
 800364e:	4603      	mov	r3, r0
 8003650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003654:	2b40      	cmp	r3, #64	@ 0x40
 8003656:	d139      	bne.n	80036cc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334d      	adds	r3, #77	@ 0x4d
 8003668:	2205      	movs	r2, #5
 800366a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	331a      	adds	r3, #26
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d109      	bne.n	8003696 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	3319      	adds	r3, #25
 8003692:	2201      	movs	r2, #1
 8003694:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	3344      	adds	r3, #68	@ 0x44
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	4611      	mov	r1, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f003 fed9 	bl	800746a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80036b8:	78fb      	ldrb	r3, [r7, #3]
 80036ba:	015a      	lsls	r2, r3, #5
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4413      	add	r3, r2
 80036c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c4:	461a      	mov	r2, r3
 80036c6:	2340      	movs	r3, #64	@ 0x40
 80036c8:	6093      	str	r3, [r2, #8]
 80036ca:	e31f      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	4611      	mov	r1, r2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f003 fadf 	bl	8006c98 <USB_ReadChInterrupts>
 80036da:	4603      	mov	r3, r0
 80036dc:	f003 0308 	and.w	r3, r3, #8
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d11a      	bne.n	800371a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80036e4:	78fb      	ldrb	r3, [r7, #3]
 80036e6:	015a      	lsls	r2, r3, #5
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	4413      	add	r3, r2
 80036ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036f0:	461a      	mov	r2, r3
 80036f2:	2308      	movs	r3, #8
 80036f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80036f6:	78fa      	ldrb	r2, [r7, #3]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	1a9b      	subs	r3, r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	440b      	add	r3, r1
 8003704:	334d      	adds	r3, #77	@ 0x4d
 8003706:	2206      	movs	r2, #6
 8003708:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	4611      	mov	r1, r2
 8003712:	4618      	mov	r0, r3
 8003714:	f003 fea9 	bl	800746a <USB_HC_Halt>
 8003718:	e2f8      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	78fa      	ldrb	r2, [r7, #3]
 8003720:	4611      	mov	r1, r2
 8003722:	4618      	mov	r0, r3
 8003724:	f003 fab8 	bl	8006c98 <USB_ReadChInterrupts>
 8003728:	4603      	mov	r3, r0
 800372a:	f003 0310 	and.w	r3, r3, #16
 800372e:	2b10      	cmp	r3, #16
 8003730:	d144      	bne.n	80037bc <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003732:	78fa      	ldrb	r2, [r7, #3]
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	011b      	lsls	r3, r3, #4
 800373a:	1a9b      	subs	r3, r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	3344      	adds	r3, #68	@ 0x44
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	334d      	adds	r3, #77	@ 0x4d
 8003756:	2204      	movs	r2, #4
 8003758:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3319      	adds	r3, #25
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d114      	bne.n	800379a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003770:	78fa      	ldrb	r2, [r7, #3]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3318      	adds	r3, #24
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d109      	bne.n	800379a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003786:	78fa      	ldrb	r2, [r7, #3]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	3319      	adds	r3, #25
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	4611      	mov	r1, r2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f003 fe61 	bl	800746a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80037a8:	78fb      	ldrb	r3, [r7, #3]
 80037aa:	015a      	lsls	r2, r3, #5
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037b4:	461a      	mov	r2, r3
 80037b6:	2310      	movs	r3, #16
 80037b8:	6093      	str	r3, [r2, #8]
 80037ba:	e2a7      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f003 fa67 	bl	8006c98 <USB_ReadChInterrupts>
 80037ca:	4603      	mov	r3, r0
 80037cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d0:	2b80      	cmp	r3, #128	@ 0x80
 80037d2:	f040 8083 	bne.w	80038dc <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	799b      	ldrb	r3, [r3, #6]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d111      	bne.n	8003802 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	4613      	mov	r3, r2
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	1a9b      	subs	r3, r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	440b      	add	r3, r1
 80037ec:	334d      	adds	r3, #77	@ 0x4d
 80037ee:	2207      	movs	r2, #7
 80037f0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	78fa      	ldrb	r2, [r7, #3]
 80037f8:	4611      	mov	r1, r2
 80037fa:	4618      	mov	r0, r3
 80037fc:	f003 fe35 	bl	800746a <USB_HC_Halt>
 8003800:	e062      	b.n	80038c8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	3344      	adds	r3, #68	@ 0x44
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	1c59      	adds	r1, r3, #1
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	1a9b      	subs	r3, r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4403      	add	r3, r0
 8003822:	3344      	adds	r3, #68	@ 0x44
 8003824:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003826:	78fa      	ldrb	r2, [r7, #3]
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	440b      	add	r3, r1
 8003834:	3344      	adds	r3, #68	@ 0x44
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b02      	cmp	r3, #2
 800383a:	d922      	bls.n	8003882 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800383c:	78fa      	ldrb	r2, [r7, #3]
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	4613      	mov	r3, r2
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	1a9b      	subs	r3, r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	3344      	adds	r3, #68	@ 0x44
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003850:	78fa      	ldrb	r2, [r7, #3]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	334c      	adds	r3, #76	@ 0x4c
 8003860:	2204      	movs	r2, #4
 8003862:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	1a9b      	subs	r3, r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	440b      	add	r3, r1
 8003872:	334c      	adds	r3, #76	@ 0x4c
 8003874:	781a      	ldrb	r2, [r3, #0]
 8003876:	78fb      	ldrb	r3, [r7, #3]
 8003878:	4619      	mov	r1, r3
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f005 f85e 	bl	800893c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003880:	e022      	b.n	80038c8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	334c      	adds	r3, #76	@ 0x4c
 8003892:	2202      	movs	r2, #2
 8003894:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003896:	78fb      	ldrb	r3, [r7, #3]
 8003898:	015a      	lsls	r2, r3, #5
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	4413      	add	r3, r2
 800389e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038ac:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038b4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80038b6:	78fb      	ldrb	r3, [r7, #3]
 80038b8:	015a      	lsls	r2, r3, #5
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	4413      	add	r3, r2
 80038be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038c2:	461a      	mov	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80038c8:	78fb      	ldrb	r3, [r7, #3]
 80038ca:	015a      	lsls	r2, r3, #5
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	4413      	add	r3, r2
 80038d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038d4:	461a      	mov	r2, r3
 80038d6:	2380      	movs	r3, #128	@ 0x80
 80038d8:	6093      	str	r3, [r2, #8]
 80038da:	e217      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	4611      	mov	r1, r2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f003 f9d7 	bl	8006c98 <USB_ReadChInterrupts>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f4:	d11b      	bne.n	800392e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	334d      	adds	r3, #77	@ 0x4d
 8003906:	2209      	movs	r2, #9
 8003908:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	78fa      	ldrb	r2, [r7, #3]
 8003910:	4611      	mov	r1, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f003 fda9 	bl	800746a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003918:	78fb      	ldrb	r3, [r7, #3]
 800391a:	015a      	lsls	r2, r3, #5
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4413      	add	r3, r2
 8003920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003924:	461a      	mov	r2, r3
 8003926:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800392a:	6093      	str	r3, [r2, #8]
 800392c:	e1ee      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	4611      	mov	r1, r2
 8003936:	4618      	mov	r0, r3
 8003938:	f003 f9ae 	bl	8006c98 <USB_ReadChInterrupts>
 800393c:	4603      	mov	r3, r0
 800393e:	f003 0302 	and.w	r3, r3, #2
 8003942:	2b02      	cmp	r3, #2
 8003944:	f040 81df 	bne.w	8003d06 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	015a      	lsls	r2, r3, #5
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4413      	add	r3, r2
 8003950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003954:	461a      	mov	r2, r3
 8003956:	2302      	movs	r3, #2
 8003958:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800395a:	78fa      	ldrb	r2, [r7, #3]
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	4613      	mov	r3, r2
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	1a9b      	subs	r3, r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	440b      	add	r3, r1
 8003968:	334d      	adds	r3, #77	@ 0x4d
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2b01      	cmp	r3, #1
 800396e:	f040 8093 	bne.w	8003a98 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	334d      	adds	r3, #77	@ 0x4d
 8003982:	2202      	movs	r2, #2
 8003984:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	334c      	adds	r3, #76	@ 0x4c
 8003996:	2201      	movs	r2, #1
 8003998:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	3326      	adds	r3, #38	@ 0x26
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d00b      	beq.n	80039c8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	3326      	adds	r3, #38	@ 0x26
 80039c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	f040 8190 	bne.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	799b      	ldrb	r3, [r3, #6]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d115      	bne.n	80039fc <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80039d0:	78fa      	ldrb	r2, [r7, #3]
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	333d      	adds	r3, #61	@ 0x3d
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	f083 0301 	eor.w	r3, r3, #1
 80039e8:	b2d8      	uxtb	r0, r3
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	4613      	mov	r3, r2
 80039ee:	011b      	lsls	r3, r3, #4
 80039f0:	1a9b      	subs	r3, r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	333d      	adds	r3, #61	@ 0x3d
 80039f8:	4602      	mov	r2, r0
 80039fa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	799b      	ldrb	r3, [r3, #6]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	f040 8171 	bne.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
 8003a06:	78fa      	ldrb	r2, [r7, #3]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	3334      	adds	r3, #52	@ 0x34
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 8165 	beq.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	1a9b      	subs	r3, r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	440b      	add	r3, r1
 8003a2c:	3334      	adds	r3, #52	@ 0x34
 8003a2e:	6819      	ldr	r1, [r3, #0]
 8003a30:	78fa      	ldrb	r2, [r7, #3]
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	4613      	mov	r3, r2
 8003a36:	011b      	lsls	r3, r3, #4
 8003a38:	1a9b      	subs	r3, r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4403      	add	r3, r0
 8003a3e:	3328      	adds	r3, #40	@ 0x28
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	440b      	add	r3, r1
 8003a44:	1e59      	subs	r1, r3, #1
 8003a46:	78fa      	ldrb	r2, [r7, #3]
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4403      	add	r3, r0
 8003a54:	3328      	adds	r3, #40	@ 0x28
 8003a56:	881b      	ldrh	r3, [r3, #0]
 8003a58:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a5c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 813f 	beq.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	333d      	adds	r3, #61	@ 0x3d
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	78fa      	ldrb	r2, [r7, #3]
 8003a7e:	f083 0301 	eor.w	r3, r3, #1
 8003a82:	b2d8      	uxtb	r0, r3
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	333d      	adds	r3, #61	@ 0x3d
 8003a92:	4602      	mov	r2, r0
 8003a94:	701a      	strb	r2, [r3, #0]
 8003a96:	e127      	b.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	334d      	adds	r3, #77	@ 0x4d
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	2b03      	cmp	r3, #3
 8003aac:	d120      	bne.n	8003af0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	334d      	adds	r3, #77	@ 0x4d
 8003abe:	2202      	movs	r2, #2
 8003ac0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	440b      	add	r3, r1
 8003ad0:	331b      	adds	r3, #27
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	f040 8107 	bne.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	334c      	adds	r3, #76	@ 0x4c
 8003aea:	2202      	movs	r2, #2
 8003aec:	701a      	strb	r2, [r3, #0]
 8003aee:	e0fb      	b.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	334d      	adds	r3, #77	@ 0x4d
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d13a      	bne.n	8003b7c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	011b      	lsls	r3, r3, #4
 8003b0e:	1a9b      	subs	r3, r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	440b      	add	r3, r1
 8003b14:	334d      	adds	r3, #77	@ 0x4d
 8003b16:	2202      	movs	r2, #2
 8003b18:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b1a:	78fa      	ldrb	r2, [r7, #3]
 8003b1c:	6879      	ldr	r1, [r7, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	1a9b      	subs	r3, r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	440b      	add	r3, r1
 8003b28:	334c      	adds	r3, #76	@ 0x4c
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	331b      	adds	r3, #27
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	f040 80d1 	bne.w	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003b46:	78fa      	ldrb	r2, [r7, #3]
 8003b48:	6879      	ldr	r1, [r7, #4]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	011b      	lsls	r3, r3, #4
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	440b      	add	r3, r1
 8003b54:	331b      	adds	r3, #27
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b5a:	78fb      	ldrb	r3, [r7, #3]
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	0151      	lsls	r1, r2, #5
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	440a      	add	r2, r1
 8003b70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b78:	6053      	str	r3, [r2, #4]
 8003b7a:	e0b5      	b.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	4613      	mov	r3, r2
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	1a9b      	subs	r3, r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	334d      	adds	r3, #77	@ 0x4d
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	2b05      	cmp	r3, #5
 8003b90:	d114      	bne.n	8003bbc <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b92:	78fa      	ldrb	r2, [r7, #3]
 8003b94:	6879      	ldr	r1, [r7, #4]
 8003b96:	4613      	mov	r3, r2
 8003b98:	011b      	lsls	r3, r3, #4
 8003b9a:	1a9b      	subs	r3, r3, r2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	440b      	add	r3, r1
 8003ba0:	334d      	adds	r3, #77	@ 0x4d
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	334c      	adds	r3, #76	@ 0x4c
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	701a      	strb	r2, [r3, #0]
 8003bba:	e095      	b.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003bbc:	78fa      	ldrb	r2, [r7, #3]
 8003bbe:	6879      	ldr	r1, [r7, #4]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	1a9b      	subs	r3, r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	440b      	add	r3, r1
 8003bca:	334d      	adds	r3, #77	@ 0x4d
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d114      	bne.n	8003bfc <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bd2:	78fa      	ldrb	r2, [r7, #3]
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	440b      	add	r3, r1
 8003be0:	334d      	adds	r3, #77	@ 0x4d
 8003be2:	2202      	movs	r2, #2
 8003be4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003be6:	78fa      	ldrb	r2, [r7, #3]
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	011b      	lsls	r3, r3, #4
 8003bee:	1a9b      	subs	r3, r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	334c      	adds	r3, #76	@ 0x4c
 8003bf6:	2205      	movs	r2, #5
 8003bf8:	701a      	strb	r2, [r3, #0]
 8003bfa:	e075      	b.n	8003ce8 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003bfc:	78fa      	ldrb	r2, [r7, #3]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	334d      	adds	r3, #77	@ 0x4d
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b07      	cmp	r3, #7
 8003c10:	d00a      	beq.n	8003c28 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003c12:	78fa      	ldrb	r2, [r7, #3]
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	1a9b      	subs	r3, r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	334d      	adds	r3, #77	@ 0x4d
 8003c22:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c24:	2b09      	cmp	r3, #9
 8003c26:	d170      	bne.n	8003d0a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	1a9b      	subs	r3, r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	334d      	adds	r3, #77	@ 0x4d
 8003c38:	2202      	movs	r2, #2
 8003c3a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003c3c:	78fa      	ldrb	r2, [r7, #3]
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	440b      	add	r3, r1
 8003c4a:	3344      	adds	r3, #68	@ 0x44
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	1c59      	adds	r1, r3, #1
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	011b      	lsls	r3, r3, #4
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	4403      	add	r3, r0
 8003c5c:	3344      	adds	r3, #68	@ 0x44
 8003c5e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	1a9b      	subs	r3, r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3344      	adds	r3, #68	@ 0x44
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d914      	bls.n	8003ca0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	3344      	adds	r3, #68	@ 0x44
 8003c86:	2200      	movs	r2, #0
 8003c88:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003c8a:	78fa      	ldrb	r2, [r7, #3]
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	1a9b      	subs	r3, r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	334c      	adds	r3, #76	@ 0x4c
 8003c9a:	2204      	movs	r2, #4
 8003c9c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c9e:	e022      	b.n	8003ce6 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ca0:	78fa      	ldrb	r2, [r7, #3]
 8003ca2:	6879      	ldr	r1, [r7, #4]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	1a9b      	subs	r3, r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	440b      	add	r3, r1
 8003cae:	334c      	adds	r3, #76	@ 0x4c
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003cb4:	78fb      	ldrb	r3, [r7, #3]
 8003cb6:	015a      	lsls	r2, r3, #5
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	4413      	add	r3, r2
 8003cbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003cd2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003cd4:	78fb      	ldrb	r3, [r7, #3]
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ce6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	4613      	mov	r3, r2
 8003cee:	011b      	lsls	r3, r3, #4
 8003cf0:	1a9b      	subs	r3, r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	440b      	add	r3, r1
 8003cf6:	334c      	adds	r3, #76	@ 0x4c
 8003cf8:	781a      	ldrb	r2, [r3, #0]
 8003cfa:	78fb      	ldrb	r3, [r7, #3]
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f004 fe1c 	bl	800893c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d04:	e002      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003d06:	bf00      	nop
 8003d08:	e000      	b.n	8003d0c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003d0a:	bf00      	nop
  }
}
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b08a      	sub	sp, #40	@ 0x28
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d22:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	0c5b      	lsrs	r3, r3, #17
 8003d38:	f003 030f 	and.w	r3, r3, #15
 8003d3c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	091b      	lsrs	r3, r3, #4
 8003d42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d46:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d004      	beq.n	8003d58 <HCD_RXQLVL_IRQHandler+0x46>
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2b05      	cmp	r3, #5
 8003d52:	f000 80b6 	beq.w	8003ec2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003d56:	e0b7      	b.n	8003ec8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 80b3 	beq.w	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003d60:	6879      	ldr	r1, [r7, #4]
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4613      	mov	r3, r2
 8003d66:	011b      	lsls	r3, r3, #4
 8003d68:	1a9b      	subs	r3, r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	332c      	adds	r3, #44	@ 0x2c
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f000 80a7 	beq.w	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	3338      	adds	r3, #56	@ 0x38
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	18d1      	adds	r1, r2, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4613      	mov	r3, r2
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	4403      	add	r3, r0
 8003d9c:	3334      	adds	r3, #52	@ 0x34
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4299      	cmp	r1, r3
 8003da2:	f200 8083 	bhi.w	8003eac <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6818      	ldr	r0, [r3, #0]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	4613      	mov	r3, r2
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	1a9b      	subs	r3, r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	440b      	add	r3, r1
 8003db8:	332c      	adds	r3, #44	@ 0x2c
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	b292      	uxth	r2, r2
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	f002 fefe 	bl	8006bc2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	011b      	lsls	r3, r3, #4
 8003dce:	1a9b      	subs	r3, r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	440b      	add	r3, r1
 8003dd4:	332c      	adds	r3, #44	@ 0x2c
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	18d1      	adds	r1, r2, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4613      	mov	r3, r2
 8003de2:	011b      	lsls	r3, r3, #4
 8003de4:	1a9b      	subs	r3, r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4403      	add	r3, r0
 8003dea:	332c      	adds	r3, #44	@ 0x2c
 8003dec:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4613      	mov	r3, r2
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	3338      	adds	r3, #56	@ 0x38
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	18d1      	adds	r1, r2, r3
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4403      	add	r3, r0
 8003e12:	3338      	adds	r3, #56	@ 0x38
 8003e14:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	015a      	lsls	r2, r3, #5
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	0cdb      	lsrs	r3, r3, #19
 8003e26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e2a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4613      	mov	r3, r2
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	3328      	adds	r3, #40	@ 0x28
 8003e3c:	881b      	ldrh	r3, [r3, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d13f      	bne.n	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d03c      	beq.n	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	015a      	lsls	r2, r3, #5
 8003e50:	6a3b      	ldr	r3, [r7, #32]
 8003e52:	4413      	add	r3, r2
 8003e54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e62:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e6a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	015a      	lsls	r2, r3, #5
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e78:	461a      	mov	r2, r3
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	69ba      	ldr	r2, [r7, #24]
 8003e82:	4613      	mov	r3, r2
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	333c      	adds	r3, #60	@ 0x3c
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	f083 0301 	eor.w	r3, r3, #1
 8003e94:	b2d8      	uxtb	r0, r3
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	011b      	lsls	r3, r3, #4
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	333c      	adds	r3, #60	@ 0x3c
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	701a      	strb	r2, [r3, #0]
      break;
 8003eaa:	e00c      	b.n	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	440b      	add	r3, r1
 8003eba:	334c      	adds	r3, #76	@ 0x4c
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	701a      	strb	r2, [r3, #0]
      break;
 8003ec0:	e001      	b.n	8003ec6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e000      	b.n	8003ec8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003ec6:	bf00      	nop
  }
}
 8003ec8:	bf00      	nop
 8003eca:	3728      	adds	r7, #40	@ 0x28
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003efc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d10b      	bne.n	8003f20 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d102      	bne.n	8003f18 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f004 fcc2 	bl	800889c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	f043 0302 	orr.w	r3, r3, #2
 8003f1e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b08      	cmp	r3, #8
 8003f28:	d132      	bne.n	8003f90 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	f043 0308 	orr.w	r3, r3, #8
 8003f30:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d126      	bne.n	8003f8a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	7a5b      	ldrb	r3, [r3, #9]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d113      	bne.n	8003f6c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003f4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f4e:	d106      	bne.n	8003f5e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2102      	movs	r1, #2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f002 ffbe 	bl	8006ed8 <USB_InitFSLSPClkSel>
 8003f5c:	e011      	b.n	8003f82 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2101      	movs	r1, #1
 8003f64:	4618      	mov	r0, r3
 8003f66:	f002 ffb7 	bl	8006ed8 <USB_InitFSLSPClkSel>
 8003f6a:	e00a      	b.n	8003f82 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	79db      	ldrb	r3, [r3, #7]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d106      	bne.n	8003f82 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003f80:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fe fb74 	bl	8002670 <HAL_HCD_PortEnabled_Callback>
 8003f88:	e002      	b.n	8003f90 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f7fe fb7a 	bl	8002684 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	2b20      	cmp	r3, #32
 8003f98:	d103      	bne.n	8003fa2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	f043 0320 	orr.w	r3, r3, #32
 8003fa0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003fa8:	461a      	mov	r2, r3
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	6013      	str	r3, [r2, #0]
}
 8003fae:	bf00      	nop
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e12b      	b.n	8004222 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fc fcda 	bl	8000998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2224      	movs	r2, #36	@ 0x24
 8003fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 0201 	bic.w	r2, r2, #1
 8003ffa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800400a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800401a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800401c:	f000 fa52 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 8004020:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	4a81      	ldr	r2, [pc, #516]	@ (800422c <HAL_I2C_Init+0x274>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d807      	bhi.n	800403c <HAL_I2C_Init+0x84>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4a80      	ldr	r2, [pc, #512]	@ (8004230 <HAL_I2C_Init+0x278>)
 8004030:	4293      	cmp	r3, r2
 8004032:	bf94      	ite	ls
 8004034:	2301      	movls	r3, #1
 8004036:	2300      	movhi	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	e006      	b.n	800404a <HAL_I2C_Init+0x92>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4a7d      	ldr	r2, [pc, #500]	@ (8004234 <HAL_I2C_Init+0x27c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	bf94      	ite	ls
 8004044:	2301      	movls	r3, #1
 8004046:	2300      	movhi	r3, #0
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e0e7      	b.n	8004222 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	4a78      	ldr	r2, [pc, #480]	@ (8004238 <HAL_I2C_Init+0x280>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	0c9b      	lsrs	r3, r3, #18
 800405c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	4a6a      	ldr	r2, [pc, #424]	@ (800422c <HAL_I2C_Init+0x274>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d802      	bhi.n	800408c <HAL_I2C_Init+0xd4>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	3301      	adds	r3, #1
 800408a:	e009      	b.n	80040a0 <HAL_I2C_Init+0xe8>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004092:	fb02 f303 	mul.w	r3, r2, r3
 8004096:	4a69      	ldr	r2, [pc, #420]	@ (800423c <HAL_I2C_Init+0x284>)
 8004098:	fba2 2303 	umull	r2, r3, r2, r3
 800409c:	099b      	lsrs	r3, r3, #6
 800409e:	3301      	adds	r3, #1
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80040b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	495c      	ldr	r1, [pc, #368]	@ (800422c <HAL_I2C_Init+0x274>)
 80040bc:	428b      	cmp	r3, r1
 80040be:	d819      	bhi.n	80040f4 <HAL_I2C_Init+0x13c>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	1e59      	subs	r1, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80040ce:	1c59      	adds	r1, r3, #1
 80040d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040d4:	400b      	ands	r3, r1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00a      	beq.n	80040f0 <HAL_I2C_Init+0x138>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1e59      	subs	r1, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e8:	3301      	adds	r3, #1
 80040ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ee:	e051      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 80040f0:	2304      	movs	r3, #4
 80040f2:	e04f      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d111      	bne.n	8004120 <HAL_I2C_Init+0x168>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	1e58      	subs	r0, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	440b      	add	r3, r1
 800410a:	fbb0 f3f3 	udiv	r3, r0, r3
 800410e:	3301      	adds	r3, #1
 8004110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004114:	2b00      	cmp	r3, #0
 8004116:	bf0c      	ite	eq
 8004118:	2301      	moveq	r3, #1
 800411a:	2300      	movne	r3, #0
 800411c:	b2db      	uxtb	r3, r3
 800411e:	e012      	b.n	8004146 <HAL_I2C_Init+0x18e>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1e58      	subs	r0, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6859      	ldr	r1, [r3, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	0099      	lsls	r1, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	fbb0 f3f3 	udiv	r3, r0, r3
 8004136:	3301      	adds	r3, #1
 8004138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf0c      	ite	eq
 8004140:	2301      	moveq	r3, #1
 8004142:	2300      	movne	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <HAL_I2C_Init+0x196>
 800414a:	2301      	movs	r3, #1
 800414c:	e022      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10e      	bne.n	8004174 <HAL_I2C_Init+0x1bc>
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1e58      	subs	r0, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6859      	ldr	r1, [r3, #4]
 800415e:	460b      	mov	r3, r1
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	440b      	add	r3, r1
 8004164:	fbb0 f3f3 	udiv	r3, r0, r3
 8004168:	3301      	adds	r3, #1
 800416a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800416e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004172:	e00f      	b.n	8004194 <HAL_I2C_Init+0x1dc>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	1e58      	subs	r0, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6859      	ldr	r1, [r3, #4]
 800417c:	460b      	mov	r3, r1
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	0099      	lsls	r1, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	fbb0 f3f3 	udiv	r3, r0, r3
 800418a:	3301      	adds	r3, #1
 800418c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004190:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	6809      	ldr	r1, [r1, #0]
 8004198:	4313      	orrs	r3, r2
 800419a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69da      	ldr	r2, [r3, #28]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	431a      	orrs	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80041c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6911      	ldr	r1, [r2, #16]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	68d2      	ldr	r2, [r2, #12]
 80041ce:	4311      	orrs	r1, r2
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	430b      	orrs	r3, r1
 80041d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	695a      	ldr	r2, [r3, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0201 	orr.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	000186a0 	.word	0x000186a0
 8004230:	001e847f 	.word	0x001e847f
 8004234:	003d08ff 	.word	0x003d08ff
 8004238:	431bde83 	.word	0x431bde83
 800423c:	10624dd3 	.word	0x10624dd3

08004240 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004246:	2300      	movs	r3, #0
 8004248:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	4b20      	ldr	r3, [pc, #128]	@ (80042d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004252:	4a1f      	ldr	r2, [pc, #124]	@ (80042d0 <HAL_PWREx_EnableOverDrive+0x90>)
 8004254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004258:	6413      	str	r3, [r2, #64]	@ 0x40
 800425a:	4b1d      	ldr	r3, [pc, #116]	@ (80042d0 <HAL_PWREx_EnableOverDrive+0x90>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004262:	603b      	str	r3, [r7, #0]
 8004264:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004266:	4b1b      	ldr	r3, [pc, #108]	@ (80042d4 <HAL_PWREx_EnableOverDrive+0x94>)
 8004268:	2201      	movs	r2, #1
 800426a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800426c:	f7fd f8c8 	bl	8001400 <HAL_GetTick>
 8004270:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004272:	e009      	b.n	8004288 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004274:	f7fd f8c4 	bl	8001400 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004282:	d901      	bls.n	8004288 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e01f      	b.n	80042c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004288:	4b13      	ldr	r3, [pc, #76]	@ (80042d8 <HAL_PWREx_EnableOverDrive+0x98>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004290:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004294:	d1ee      	bne.n	8004274 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004296:	4b11      	ldr	r3, [pc, #68]	@ (80042dc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004298:	2201      	movs	r2, #1
 800429a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800429c:	f7fd f8b0 	bl	8001400 <HAL_GetTick>
 80042a0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042a2:	e009      	b.n	80042b8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80042a4:	f7fd f8ac 	bl	8001400 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042b2:	d901      	bls.n	80042b8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e007      	b.n	80042c8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80042b8:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <HAL_PWREx_EnableOverDrive+0x98>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042c4:	d1ee      	bne.n	80042a4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40023800 	.word	0x40023800
 80042d4:	420e0040 	.word	0x420e0040
 80042d8:	40007000 	.word	0x40007000
 80042dc:	420e0044 	.word	0x420e0044

080042e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e0cc      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042f4:	4b68      	ldr	r3, [pc, #416]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 030f 	and.w	r3, r3, #15
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d90c      	bls.n	800431c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b65      	ldr	r3, [pc, #404]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	b2d2      	uxtb	r2, r2
 8004308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800430a:	4b63      	ldr	r3, [pc, #396]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	429a      	cmp	r2, r3
 8004316:	d001      	beq.n	800431c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0b8      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d020      	beq.n	800436a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d005      	beq.n	8004340 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004334:	4b59      	ldr	r3, [pc, #356]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	4a58      	ldr	r2, [pc, #352]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 800433a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800433e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0308 	and.w	r3, r3, #8
 8004348:	2b00      	cmp	r3, #0
 800434a:	d005      	beq.n	8004358 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800434c:	4b53      	ldr	r3, [pc, #332]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	4a52      	ldr	r2, [pc, #328]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004352:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004356:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004358:	4b50      	ldr	r3, [pc, #320]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	494d      	ldr	r1, [pc, #308]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004366:	4313      	orrs	r3, r2
 8004368:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d044      	beq.n	8004400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d107      	bne.n	800438e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437e:	4b47      	ldr	r3, [pc, #284]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d119      	bne.n	80043be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e07f      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d003      	beq.n	800439e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800439a:	2b03      	cmp	r3, #3
 800439c:	d107      	bne.n	80043ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439e:	4b3f      	ldr	r3, [pc, #252]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d109      	bne.n	80043be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e06f      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ae:	4b3b      	ldr	r3, [pc, #236]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e067      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043be:	4b37      	ldr	r3, [pc, #220]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f023 0203 	bic.w	r2, r3, #3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	4934      	ldr	r1, [pc, #208]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043d0:	f7fd f816 	bl	8001400 <HAL_GetTick>
 80043d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d6:	e00a      	b.n	80043ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d8:	f7fd f812 	bl	8001400 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e04f      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ee:	4b2b      	ldr	r3, [pc, #172]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 020c 	and.w	r2, r3, #12
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d1eb      	bne.n	80043d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004400:	4b25      	ldr	r3, [pc, #148]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d20c      	bcs.n	8004428 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440e:	4b22      	ldr	r3, [pc, #136]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004416:	4b20      	ldr	r3, [pc, #128]	@ (8004498 <HAL_RCC_ClockConfig+0x1b8>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	429a      	cmp	r2, r3
 8004422:	d001      	beq.n	8004428 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e032      	b.n	800448e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004434:	4b19      	ldr	r3, [pc, #100]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	4916      	ldr	r1, [pc, #88]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004442:	4313      	orrs	r3, r2
 8004444:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b00      	cmp	r3, #0
 8004450:	d009      	beq.n	8004466 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004452:	4b12      	ldr	r3, [pc, #72]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	490e      	ldr	r1, [pc, #56]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 8004462:	4313      	orrs	r3, r2
 8004464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004466:	f000 fbb1 	bl	8004bcc <HAL_RCC_GetSysClockFreq>
 800446a:	4602      	mov	r2, r0
 800446c:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	091b      	lsrs	r3, r3, #4
 8004472:	f003 030f 	and.w	r3, r3, #15
 8004476:	490a      	ldr	r1, [pc, #40]	@ (80044a0 <HAL_RCC_ClockConfig+0x1c0>)
 8004478:	5ccb      	ldrb	r3, [r1, r3]
 800447a:	fa22 f303 	lsr.w	r3, r2, r3
 800447e:	4a09      	ldr	r2, [pc, #36]	@ (80044a4 <HAL_RCC_ClockConfig+0x1c4>)
 8004480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004482:	4b09      	ldr	r3, [pc, #36]	@ (80044a8 <HAL_RCC_ClockConfig+0x1c8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f7fc fb9a 	bl	8000bc0 <HAL_InitTick>

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	40023c00 	.word	0x40023c00
 800449c:	40023800 	.word	0x40023800
 80044a0:	08008c44 	.word	0x08008c44
 80044a4:	20000000 	.word	0x20000000
 80044a8:	20000004 	.word	0x20000004

080044ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b0:	4b03      	ldr	r3, [pc, #12]	@ (80044c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20000000 	.word	0x20000000

080044c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044c8:	f7ff fff0 	bl	80044ac <HAL_RCC_GetHCLKFreq>
 80044cc:	4602      	mov	r2, r0
 80044ce:	4b05      	ldr	r3, [pc, #20]	@ (80044e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	0a9b      	lsrs	r3, r3, #10
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	4903      	ldr	r1, [pc, #12]	@ (80044e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044da:	5ccb      	ldrb	r3, [r1, r3]
 80044dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	40023800 	.word	0x40023800
 80044e8:	08008c54 	.word	0x08008c54

080044ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044f0:	f7ff ffdc 	bl	80044ac <HAL_RCC_GetHCLKFreq>
 80044f4:	4602      	mov	r2, r0
 80044f6:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_RCC_GetPCLK2Freq+0x20>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	0b5b      	lsrs	r3, r3, #13
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	4903      	ldr	r1, [pc, #12]	@ (8004510 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004502:	5ccb      	ldrb	r3, [r1, r3]
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004508:	4618      	mov	r0, r3
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40023800 	.word	0x40023800
 8004510:	08008c54 	.word	0x08008c54

08004514 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	220f      	movs	r2, #15
 8004522:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004524:	4b12      	ldr	r3, [pc, #72]	@ (8004570 <HAL_RCC_GetClockConfig+0x5c>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 0203 	and.w	r2, r3, #3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004530:	4b0f      	ldr	r3, [pc, #60]	@ (8004570 <HAL_RCC_GetClockConfig+0x5c>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800453c:	4b0c      	ldr	r3, [pc, #48]	@ (8004570 <HAL_RCC_GetClockConfig+0x5c>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004548:	4b09      	ldr	r3, [pc, #36]	@ (8004570 <HAL_RCC_GetClockConfig+0x5c>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	08db      	lsrs	r3, r3, #3
 800454e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004556:	4b07      	ldr	r3, [pc, #28]	@ (8004574 <HAL_RCC_GetClockConfig+0x60>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 020f 	and.w	r2, r3, #15
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	601a      	str	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	40023800 	.word	0x40023800
 8004574:	40023c00 	.word	0x40023c00

08004578 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b08c      	sub	sp, #48	@ 0x30
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004588:	2300      	movs	r3, #0
 800458a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004598:	2300      	movs	r3, #0
 800459a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d010      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80045b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045b6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045be:	496c      	ldr	r1, [pc, #432]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80045ce:	2301      	movs	r3, #1
 80045d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d010      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80045de:	4b64      	ldr	r3, [pc, #400]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045e4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ec:	4960      	ldr	r1, [pc, #384]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80045fc:	2301      	movs	r3, #1
 80045fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0304 	and.w	r3, r3, #4
 8004608:	2b00      	cmp	r3, #0
 800460a:	d017      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800460c:	4b58      	ldr	r3, [pc, #352]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800460e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004612:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461a:	4955      	ldr	r1, [pc, #340]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800462a:	d101      	bne.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800462c:	2301      	movs	r3, #1
 800462e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004638:	2301      	movs	r3, #1
 800463a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b00      	cmp	r3, #0
 8004646:	d017      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004648:	4b49      	ldr	r3, [pc, #292]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800464a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800464e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004656:	4946      	ldr	r1, [pc, #280]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004658:	4313      	orrs	r3, r2
 800465a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004662:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004666:	d101      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004668:	2301      	movs	r3, #1
 800466a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004674:	2301      	movs	r3, #1
 8004676:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0320 	and.w	r3, r3, #32
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 808a 	beq.w	800479a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	60bb      	str	r3, [r7, #8]
 800468a:	4b39      	ldr	r3, [pc, #228]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	4a38      	ldr	r2, [pc, #224]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	@ 0x40
 8004696:	4b36      	ldr	r3, [pc, #216]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469e:	60bb      	str	r3, [r7, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80046a2:	4b34      	ldr	r3, [pc, #208]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a33      	ldr	r2, [pc, #204]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80046a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80046ae:	f7fc fea7 	bl	8001400 <HAL_GetTick>
 80046b2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80046b4:	e008      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046b6:	f7fc fea3 	bl	8001400 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e278      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80046c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0f0      	beq.n	80046b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046d4:	4b26      	ldr	r3, [pc, #152]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046dc:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046de:	6a3b      	ldr	r3, [r7, #32]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d02f      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ec:	6a3a      	ldr	r2, [r7, #32]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d028      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046fa:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004778 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80046fe:	2201      	movs	r2, #1
 8004700:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004702:	4b1d      	ldr	r3, [pc, #116]	@ (8004778 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004708:	4a19      	ldr	r2, [pc, #100]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800470e:	4b18      	ldr	r3, [pc, #96]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b01      	cmp	r3, #1
 8004718:	d114      	bne.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800471a:	f7fc fe71 	bl	8001400 <HAL_GetTick>
 800471e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004720:	e00a      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fc fe6d 	bl	8001400 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004730:	4293      	cmp	r3, r2
 8004732:	d901      	bls.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e240      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004738:	4b0d      	ldr	r3, [pc, #52]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0ee      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004748:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004750:	d114      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004752:	4b07      	ldr	r3, [pc, #28]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004766:	4902      	ldr	r1, [pc, #8]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004768:	4313      	orrs	r3, r2
 800476a:	608b      	str	r3, [r1, #8]
 800476c:	e00c      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800476e:	bf00      	nop
 8004770:	40023800 	.word	0x40023800
 8004774:	40007000 	.word	0x40007000
 8004778:	42470e40 	.word	0x42470e40
 800477c:	4b4a      	ldr	r3, [pc, #296]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	4a49      	ldr	r2, [pc, #292]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004782:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004786:	6093      	str	r3, [r2, #8]
 8004788:	4b47      	ldr	r3, [pc, #284]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800478a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004790:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004794:	4944      	ldr	r1, [pc, #272]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004796:	4313      	orrs	r3, r2
 8004798:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0310 	and.w	r3, r3, #16
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80047ac:	4b3f      	ldr	r3, [pc, #252]	@ (80048ac <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80047ae:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00a      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80047bc:	4b3a      	ldr	r3, [pc, #232]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ca:	4937      	ldr	r1, [pc, #220]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047de:	4b32      	ldr	r3, [pc, #200]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047e4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ec:	492e      	ldr	r1, [pc, #184]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d011      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004800:	4b29      	ldr	r3, [pc, #164]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004806:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480e:	4926      	ldr	r1, [pc, #152]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004810:	4313      	orrs	r3, r2
 8004812:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800481e:	d101      	bne.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004820:	2301      	movs	r3, #1
 8004822:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004830:	4b1d      	ldr	r3, [pc, #116]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004832:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004836:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483e:	491a      	ldr	r1, [pc, #104]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004840:	4313      	orrs	r3, r2
 8004842:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484e:	2b00      	cmp	r3, #0
 8004850:	d011      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004852:	4b15      	ldr	r3, [pc, #84]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004858:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004860:	4911      	ldr	r1, [pc, #68]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004862:	4313      	orrs	r3, r2
 8004864:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800486c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004870:	d101      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004872:	2301      	movs	r3, #1
 8004874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004878:	2b01      	cmp	r3, #1
 800487a:	d005      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004884:	f040 80ff 	bne.w	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004888:	4b09      	ldr	r3, [pc, #36]	@ (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800488a:	2200      	movs	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800488e:	f7fc fdb7 	bl	8001400 <HAL_GetTick>
 8004892:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004894:	e00e      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004896:	f7fc fdb3 	bl	8001400 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d907      	bls.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e188      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
 80048a8:	40023800 	.word	0x40023800
 80048ac:	424711e0 	.word	0x424711e0
 80048b0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048b4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1ea      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0301 	and.w	r3, r3, #1
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d003      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d009      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d028      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d124      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80048e8:	4b71      	ldr	r3, [pc, #452]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ee:	0c1b      	lsrs	r3, r3, #16
 80048f0:	f003 0303 	and.w	r3, r3, #3
 80048f4:	3301      	adds	r3, #1
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048fa:	4b6d      	ldr	r3, [pc, #436]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004900:	0e1b      	lsrs	r3, r3, #24
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	019b      	lsls	r3, r3, #6
 8004912:	431a      	orrs	r2, r3
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	085b      	lsrs	r3, r3, #1
 8004918:	3b01      	subs	r3, #1
 800491a:	041b      	lsls	r3, r3, #16
 800491c:	431a      	orrs	r2, r3
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	061b      	lsls	r3, r3, #24
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	4961      	ldr	r1, [pc, #388]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0304 	and.w	r3, r3, #4
 800493a:	2b00      	cmp	r3, #0
 800493c:	d004      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004946:	d00a      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004950:	2b00      	cmp	r3, #0
 8004952:	d035      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004958:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800495c:	d130      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800495e:	4b54      	ldr	r3, [pc, #336]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004960:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004964:	0c1b      	lsrs	r3, r3, #16
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	3301      	adds	r3, #1
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004970:	4b4f      	ldr	r3, [pc, #316]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004972:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004976:	0f1b      	lsrs	r3, r3, #28
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	019b      	lsls	r3, r3, #6
 8004988:	431a      	orrs	r2, r3
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	085b      	lsrs	r3, r3, #1
 800498e:	3b01      	subs	r3, #1
 8004990:	041b      	lsls	r3, r3, #16
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	061b      	lsls	r3, r3, #24
 800499a:	431a      	orrs	r2, r3
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	071b      	lsls	r3, r3, #28
 80049a0:	4943      	ldr	r1, [pc, #268]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80049a8:	4b41      	ldr	r3, [pc, #260]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049ae:	f023 021f 	bic.w	r2, r3, #31
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b6:	3b01      	subs	r3, #1
 80049b8:	493d      	ldr	r1, [pc, #244]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d029      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d4:	d124      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80049d6:	4b36      	ldr	r3, [pc, #216]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049dc:	0c1b      	lsrs	r3, r3, #16
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	3301      	adds	r3, #1
 80049e4:	005b      	lsls	r3, r3, #1
 80049e6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80049e8:	4b31      	ldr	r3, [pc, #196]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049ee:	0f1b      	lsrs	r3, r3, #28
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685a      	ldr	r2, [r3, #4]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	019b      	lsls	r3, r3, #6
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	085b      	lsrs	r3, r3, #1
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	041b      	lsls	r3, r3, #16
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	061b      	lsls	r3, r3, #24
 8004a12:	431a      	orrs	r2, r3
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	071b      	lsls	r3, r3, #28
 8004a18:	4925      	ldr	r1, [pc, #148]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d016      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685a      	ldr	r2, [r3, #4]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	019b      	lsls	r3, r3, #6
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	085b      	lsrs	r3, r3, #1
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	041b      	lsls	r3, r3, #16
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	061b      	lsls	r3, r3, #24
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	071b      	lsls	r3, r3, #28
 8004a52:	4917      	ldr	r1, [pc, #92]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a5a:	4b16      	ldr	r3, [pc, #88]	@ (8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a60:	f7fc fcce 	bl	8001400 <HAL_GetTick>
 8004a64:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a68:	f7fc fcca 	bl	8001400 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e09f      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0f0      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8004a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	f040 8095 	bne.w	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a94:	f7fc fcb4 	bl	8001400 <HAL_GetTick>
 8004a98:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a9a:	e00f      	b.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a9c:	f7fc fcb0 	bl	8001400 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d908      	bls.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e085      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004aae:	bf00      	nop
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	42470068 	.word	0x42470068
 8004ab8:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004abc:	4b41      	ldr	r3, [pc, #260]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ac4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ac8:	d0e8      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0304 	and.w	r3, r3, #4
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d009      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d02b      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d127      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004af2:	4b34      	ldr	r3, [pc, #208]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	0c1b      	lsrs	r3, r3, #16
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	3301      	adds	r3, #1
 8004b00:	005b      	lsls	r3, r3, #1
 8004b02:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699a      	ldr	r2, [r3, #24]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	69db      	ldr	r3, [r3, #28]
 8004b0c:	019b      	lsls	r3, r3, #6
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	085b      	lsrs	r3, r3, #1
 8004b14:	3b01      	subs	r3, #1
 8004b16:	041b      	lsls	r3, r3, #16
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1e:	061b      	lsls	r3, r3, #24
 8004b20:	4928      	ldr	r1, [pc, #160]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004b28:	4b26      	ldr	r3, [pc, #152]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b2e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b36:	3b01      	subs	r3, #1
 8004b38:	021b      	lsls	r3, r3, #8
 8004b3a:	4922      	ldr	r1, [pc, #136]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d01d      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b56:	d118      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b58:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	0e1b      	lsrs	r3, r3, #24
 8004b60:	f003 030f 	and.w	r3, r3, #15
 8004b64:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699a      	ldr	r2, [r3, #24]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	019b      	lsls	r3, r3, #6
 8004b70:	431a      	orrs	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	085b      	lsrs	r3, r3, #1
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	041b      	lsls	r3, r3, #16
 8004b7c:	431a      	orrs	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	061b      	lsls	r3, r3, #24
 8004b82:	4910      	ldr	r1, [pc, #64]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b90:	f7fc fc36 	bl	8001400 <HAL_GetTick>
 8004b94:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b98:	f7fc fc32 	bl	8001400 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e007      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004baa:	4b06      	ldr	r3, [pc, #24]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bb6:	d1ef      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3730      	adds	r7, #48	@ 0x30
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	42470070 	.word	0x42470070

08004bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bd0:	b0ae      	sub	sp, #184	@ 0xb8
 8004bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bf2:	4bcb      	ldr	r3, [pc, #812]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f003 030c 	and.w	r3, r3, #12
 8004bfa:	2b0c      	cmp	r3, #12
 8004bfc:	f200 8206 	bhi.w	800500c <HAL_RCC_GetSysClockFreq+0x440>
 8004c00:	a201      	add	r2, pc, #4	@ (adr r2, 8004c08 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c06:	bf00      	nop
 8004c08:	08004c3d 	.word	0x08004c3d
 8004c0c:	0800500d 	.word	0x0800500d
 8004c10:	0800500d 	.word	0x0800500d
 8004c14:	0800500d 	.word	0x0800500d
 8004c18:	08004c45 	.word	0x08004c45
 8004c1c:	0800500d 	.word	0x0800500d
 8004c20:	0800500d 	.word	0x0800500d
 8004c24:	0800500d 	.word	0x0800500d
 8004c28:	08004c4d 	.word	0x08004c4d
 8004c2c:	0800500d 	.word	0x0800500d
 8004c30:	0800500d 	.word	0x0800500d
 8004c34:	0800500d 	.word	0x0800500d
 8004c38:	08004e3d 	.word	0x08004e3d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c3c:	4bb9      	ldr	r3, [pc, #740]	@ (8004f24 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c42:	e1e7      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c44:	4bb8      	ldr	r3, [pc, #736]	@ (8004f28 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c4a:	e1e3      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c4c:	4bb4      	ldr	r3, [pc, #720]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c58:	4bb1      	ldr	r3, [pc, #708]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d071      	beq.n	8004d48 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c64:	4bae      	ldr	r3, [pc, #696]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	099b      	lsrs	r3, r3, #6
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c70:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004c74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c80:	2300      	movs	r3, #0
 8004c82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c8a:	4622      	mov	r2, r4
 8004c8c:	462b      	mov	r3, r5
 8004c8e:	f04f 0000 	mov.w	r0, #0
 8004c92:	f04f 0100 	mov.w	r1, #0
 8004c96:	0159      	lsls	r1, r3, #5
 8004c98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c9c:	0150      	lsls	r0, r2, #5
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4621      	mov	r1, r4
 8004ca4:	1a51      	subs	r1, r2, r1
 8004ca6:	6439      	str	r1, [r7, #64]	@ 0x40
 8004ca8:	4629      	mov	r1, r5
 8004caa:	eb63 0301 	sbc.w	r3, r3, r1
 8004cae:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004cbc:	4649      	mov	r1, r9
 8004cbe:	018b      	lsls	r3, r1, #6
 8004cc0:	4641      	mov	r1, r8
 8004cc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cc6:	4641      	mov	r1, r8
 8004cc8:	018a      	lsls	r2, r1, #6
 8004cca:	4641      	mov	r1, r8
 8004ccc:	1a51      	subs	r1, r2, r1
 8004cce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	eb63 0301 	sbc.w	r3, r3, r1
 8004cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	00cb      	lsls	r3, r1, #3
 8004ce8:	4641      	mov	r1, r8
 8004cea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cee:	4641      	mov	r1, r8
 8004cf0:	00ca      	lsls	r2, r1, #3
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	189b      	adds	r3, r3, r2
 8004cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cfe:	462b      	mov	r3, r5
 8004d00:	460a      	mov	r2, r1
 8004d02:	eb42 0303 	adc.w	r3, r2, r3
 8004d06:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	f04f 0300 	mov.w	r3, #0
 8004d10:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004d14:	4629      	mov	r1, r5
 8004d16:	024b      	lsls	r3, r1, #9
 8004d18:	4621      	mov	r1, r4
 8004d1a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d1e:	4621      	mov	r1, r4
 8004d20:	024a      	lsls	r2, r1, #9
 8004d22:	4610      	mov	r0, r2
 8004d24:	4619      	mov	r1, r3
 8004d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d34:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004d38:	f7fb fb86 	bl	8000448 <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4613      	mov	r3, r2
 8004d42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d46:	e067      	b.n	8004e18 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d48:	4b75      	ldr	r3, [pc, #468]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	099b      	lsrs	r3, r3, #6
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d54:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004d58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d60:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d62:	2300      	movs	r3, #0
 8004d64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d66:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	462b      	mov	r3, r5
 8004d6e:	f04f 0000 	mov.w	r0, #0
 8004d72:	f04f 0100 	mov.w	r1, #0
 8004d76:	0159      	lsls	r1, r3, #5
 8004d78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d7c:	0150      	lsls	r0, r2, #5
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	4621      	mov	r1, r4
 8004d84:	1a51      	subs	r1, r2, r1
 8004d86:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d88:	4629      	mov	r1, r5
 8004d8a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004d9c:	4649      	mov	r1, r9
 8004d9e:	018b      	lsls	r3, r1, #6
 8004da0:	4641      	mov	r1, r8
 8004da2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004da6:	4641      	mov	r1, r8
 8004da8:	018a      	lsls	r2, r1, #6
 8004daa:	4641      	mov	r1, r8
 8004dac:	ebb2 0a01 	subs.w	sl, r2, r1
 8004db0:	4649      	mov	r1, r9
 8004db2:	eb63 0b01 	sbc.w	fp, r3, r1
 8004db6:	f04f 0200 	mov.w	r2, #0
 8004dba:	f04f 0300 	mov.w	r3, #0
 8004dbe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dc2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004dc6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dca:	4692      	mov	sl, r2
 8004dcc:	469b      	mov	fp, r3
 8004dce:	4623      	mov	r3, r4
 8004dd0:	eb1a 0303 	adds.w	r3, sl, r3
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	462b      	mov	r3, r5
 8004dd8:	eb4b 0303 	adc.w	r3, fp, r3
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dde:	f04f 0200 	mov.w	r2, #0
 8004de2:	f04f 0300 	mov.w	r3, #0
 8004de6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004dea:	4629      	mov	r1, r5
 8004dec:	028b      	lsls	r3, r1, #10
 8004dee:	4621      	mov	r1, r4
 8004df0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004df4:	4621      	mov	r1, r4
 8004df6:	028a      	lsls	r2, r1, #10
 8004df8:	4610      	mov	r0, r2
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e00:	2200      	movs	r2, #0
 8004e02:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e04:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e06:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004e0a:	f7fb fb1d 	bl	8000448 <__aeabi_uldivmod>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4613      	mov	r3, r2
 8004e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e18:	4b41      	ldr	r3, [pc, #260]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	0c1b      	lsrs	r3, r3, #16
 8004e1e:	f003 0303 	and.w	r3, r3, #3
 8004e22:	3301      	adds	r3, #1
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004e2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004e3a:	e0eb      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e3c:	4b38      	ldr	r3, [pc, #224]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e48:	4b35      	ldr	r3, [pc, #212]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d06b      	beq.n	8004f2c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e54:	4b32      	ldr	r3, [pc, #200]	@ (8004f20 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	099b      	lsrs	r3, r3, #6
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e66:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e68:	2300      	movs	r3, #0
 8004e6a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e6c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004e70:	4622      	mov	r2, r4
 8004e72:	462b      	mov	r3, r5
 8004e74:	f04f 0000 	mov.w	r0, #0
 8004e78:	f04f 0100 	mov.w	r1, #0
 8004e7c:	0159      	lsls	r1, r3, #5
 8004e7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e82:	0150      	lsls	r0, r2, #5
 8004e84:	4602      	mov	r2, r0
 8004e86:	460b      	mov	r3, r1
 8004e88:	4621      	mov	r1, r4
 8004e8a:	1a51      	subs	r1, r2, r1
 8004e8c:	61b9      	str	r1, [r7, #24]
 8004e8e:	4629      	mov	r1, r5
 8004e90:	eb63 0301 	sbc.w	r3, r3, r1
 8004e94:	61fb      	str	r3, [r7, #28]
 8004e96:	f04f 0200 	mov.w	r2, #0
 8004e9a:	f04f 0300 	mov.w	r3, #0
 8004e9e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004ea2:	4659      	mov	r1, fp
 8004ea4:	018b      	lsls	r3, r1, #6
 8004ea6:	4651      	mov	r1, sl
 8004ea8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004eac:	4651      	mov	r1, sl
 8004eae:	018a      	lsls	r2, r1, #6
 8004eb0:	4651      	mov	r1, sl
 8004eb2:	ebb2 0801 	subs.w	r8, r2, r1
 8004eb6:	4659      	mov	r1, fp
 8004eb8:	eb63 0901 	sbc.w	r9, r3, r1
 8004ebc:	f04f 0200 	mov.w	r2, #0
 8004ec0:	f04f 0300 	mov.w	r3, #0
 8004ec4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ec8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ecc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ed0:	4690      	mov	r8, r2
 8004ed2:	4699      	mov	r9, r3
 8004ed4:	4623      	mov	r3, r4
 8004ed6:	eb18 0303 	adds.w	r3, r8, r3
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	462b      	mov	r3, r5
 8004ede:	eb49 0303 	adc.w	r3, r9, r3
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	f04f 0300 	mov.w	r3, #0
 8004eec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004ef0:	4629      	mov	r1, r5
 8004ef2:	024b      	lsls	r3, r1, #9
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004efa:	4621      	mov	r1, r4
 8004efc:	024a      	lsls	r2, r1, #9
 8004efe:	4610      	mov	r0, r2
 8004f00:	4619      	mov	r1, r3
 8004f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f06:	2200      	movs	r2, #0
 8004f08:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f0a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004f0c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f10:	f7fb fa9a 	bl	8000448 <__aeabi_uldivmod>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4613      	mov	r3, r2
 8004f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f1e:	e065      	b.n	8004fec <HAL_RCC_GetSysClockFreq+0x420>
 8004f20:	40023800 	.word	0x40023800
 8004f24:	00f42400 	.word	0x00f42400
 8004f28:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f2c:	4b3d      	ldr	r3, [pc, #244]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x458>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	099b      	lsrs	r3, r3, #6
 8004f32:	2200      	movs	r2, #0
 8004f34:	4618      	mov	r0, r3
 8004f36:	4611      	mov	r1, r2
 8004f38:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f3c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f3e:	2300      	movs	r3, #0
 8004f40:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f42:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004f46:	4642      	mov	r2, r8
 8004f48:	464b      	mov	r3, r9
 8004f4a:	f04f 0000 	mov.w	r0, #0
 8004f4e:	f04f 0100 	mov.w	r1, #0
 8004f52:	0159      	lsls	r1, r3, #5
 8004f54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f58:	0150      	lsls	r0, r2, #5
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4641      	mov	r1, r8
 8004f60:	1a51      	subs	r1, r2, r1
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	4649      	mov	r1, r9
 8004f66:	eb63 0301 	sbc.w	r3, r3, r1
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004f78:	4659      	mov	r1, fp
 8004f7a:	018b      	lsls	r3, r1, #6
 8004f7c:	4651      	mov	r1, sl
 8004f7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f82:	4651      	mov	r1, sl
 8004f84:	018a      	lsls	r2, r1, #6
 8004f86:	4651      	mov	r1, sl
 8004f88:	1a54      	subs	r4, r2, r1
 8004f8a:	4659      	mov	r1, fp
 8004f8c:	eb63 0501 	sbc.w	r5, r3, r1
 8004f90:	f04f 0200 	mov.w	r2, #0
 8004f94:	f04f 0300 	mov.w	r3, #0
 8004f98:	00eb      	lsls	r3, r5, #3
 8004f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f9e:	00e2      	lsls	r2, r4, #3
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	461d      	mov	r5, r3
 8004fa4:	4643      	mov	r3, r8
 8004fa6:	18e3      	adds	r3, r4, r3
 8004fa8:	603b      	str	r3, [r7, #0]
 8004faa:	464b      	mov	r3, r9
 8004fac:	eb45 0303 	adc.w	r3, r5, r3
 8004fb0:	607b      	str	r3, [r7, #4]
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	f04f 0300 	mov.w	r3, #0
 8004fba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fbe:	4629      	mov	r1, r5
 8004fc0:	028b      	lsls	r3, r1, #10
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fc8:	4621      	mov	r1, r4
 8004fca:	028a      	lsls	r2, r1, #10
 8004fcc:	4610      	mov	r0, r2
 8004fce:	4619      	mov	r1, r3
 8004fd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fd8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004fda:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004fde:	f7fb fa33 	bl	8000448 <__aeabi_uldivmod>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004fec:	4b0d      	ldr	r3, [pc, #52]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x458>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	0f1b      	lsrs	r3, r3, #28
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004ffa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ffe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800500a:	e003      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800500c:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x45c>)
 800500e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005012:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005014:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005018:	4618      	mov	r0, r3
 800501a:	37b8      	adds	r7, #184	@ 0xb8
 800501c:	46bd      	mov	sp, r7
 800501e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005022:	bf00      	nop
 8005024:	40023800 	.word	0x40023800
 8005028:	00f42400 	.word	0x00f42400

0800502c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e28d      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 8083 	beq.w	8005152 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800504c:	4b94      	ldr	r3, [pc, #592]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f003 030c 	and.w	r3, r3, #12
 8005054:	2b04      	cmp	r3, #4
 8005056:	d019      	beq.n	800508c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005058:	4b91      	ldr	r3, [pc, #580]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005060:	2b08      	cmp	r3, #8
 8005062:	d106      	bne.n	8005072 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005064:	4b8e      	ldr	r3, [pc, #568]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800506c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005070:	d00c      	beq.n	800508c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005072:	4b8b      	ldr	r3, [pc, #556]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800507a:	2b0c      	cmp	r3, #12
 800507c:	d112      	bne.n	80050a4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800507e:	4b88      	ldr	r3, [pc, #544]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005086:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800508a:	d10b      	bne.n	80050a4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800508c:	4b84      	ldr	r3, [pc, #528]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d05b      	beq.n	8005150 <HAL_RCC_OscConfig+0x124>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d157      	bne.n	8005150 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e25a      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ac:	d106      	bne.n	80050bc <HAL_RCC_OscConfig+0x90>
 80050ae:	4b7c      	ldr	r3, [pc, #496]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a7b      	ldr	r2, [pc, #492]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	e01d      	b.n	80050f8 <HAL_RCC_OscConfig+0xcc>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050c4:	d10c      	bne.n	80050e0 <HAL_RCC_OscConfig+0xb4>
 80050c6:	4b76      	ldr	r3, [pc, #472]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a75      	ldr	r2, [pc, #468]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	4b73      	ldr	r3, [pc, #460]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a72      	ldr	r2, [pc, #456]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050dc:	6013      	str	r3, [r2, #0]
 80050de:	e00b      	b.n	80050f8 <HAL_RCC_OscConfig+0xcc>
 80050e0:	4b6f      	ldr	r3, [pc, #444]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a6e      	ldr	r2, [pc, #440]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	4b6c      	ldr	r3, [pc, #432]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a6b      	ldr	r2, [pc, #428]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80050f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d013      	beq.n	8005128 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fc f97e 	bl	8001400 <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005108:	f7fc f97a 	bl	8001400 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b64      	cmp	r3, #100	@ 0x64
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e21f      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800511a:	4b61      	ldr	r3, [pc, #388]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0xdc>
 8005126:	e014      	b.n	8005152 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005128:	f7fc f96a 	bl	8001400 <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005130:	f7fc f966 	bl	8001400 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b64      	cmp	r3, #100	@ 0x64
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e20b      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005142:	4b57      	ldr	r3, [pc, #348]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1f0      	bne.n	8005130 <HAL_RCC_OscConfig+0x104>
 800514e:	e000      	b.n	8005152 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d06f      	beq.n	800523e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800515e:	4b50      	ldr	r3, [pc, #320]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f003 030c 	and.w	r3, r3, #12
 8005166:	2b00      	cmp	r3, #0
 8005168:	d017      	beq.n	800519a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800516a:	4b4d      	ldr	r3, [pc, #308]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 030c 	and.w	r3, r3, #12
        || \
 8005172:	2b08      	cmp	r3, #8
 8005174:	d105      	bne.n	8005182 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005176:	4b4a      	ldr	r3, [pc, #296]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005182:	4b47      	ldr	r3, [pc, #284]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800518a:	2b0c      	cmp	r3, #12
 800518c:	d11c      	bne.n	80051c8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800518e:	4b44      	ldr	r3, [pc, #272]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d116      	bne.n	80051c8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800519a:	4b41      	ldr	r3, [pc, #260]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d005      	beq.n	80051b2 <HAL_RCC_OscConfig+0x186>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d001      	beq.n	80051b2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e1d3      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b2:	4b3b      	ldr	r3, [pc, #236]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	4937      	ldr	r1, [pc, #220]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c6:	e03a      	b.n	800523e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d020      	beq.n	8005212 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051d0:	4b34      	ldr	r3, [pc, #208]	@ (80052a4 <HAL_RCC_OscConfig+0x278>)
 80051d2:	2201      	movs	r2, #1
 80051d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d6:	f7fc f913 	bl	8001400 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051de:	f7fc f90f 	bl	8001400 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e1b4      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f0:	4b2b      	ldr	r3, [pc, #172]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051fc:	4b28      	ldr	r3, [pc, #160]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	4925      	ldr	r1, [pc, #148]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 800520c:	4313      	orrs	r3, r2
 800520e:	600b      	str	r3, [r1, #0]
 8005210:	e015      	b.n	800523e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005212:	4b24      	ldr	r3, [pc, #144]	@ (80052a4 <HAL_RCC_OscConfig+0x278>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005218:	f7fc f8f2 	bl	8001400 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005220:	f7fc f8ee 	bl	8001400 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e193      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005232:	4b1b      	ldr	r3, [pc, #108]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0308 	and.w	r3, r3, #8
 8005246:	2b00      	cmp	r3, #0
 8005248:	d036      	beq.n	80052b8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d016      	beq.n	8005280 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005252:	4b15      	ldr	r3, [pc, #84]	@ (80052a8 <HAL_RCC_OscConfig+0x27c>)
 8005254:	2201      	movs	r2, #1
 8005256:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005258:	f7fc f8d2 	bl	8001400 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005260:	f7fc f8ce 	bl	8001400 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b02      	cmp	r3, #2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e173      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005272:	4b0b      	ldr	r3, [pc, #44]	@ (80052a0 <HAL_RCC_OscConfig+0x274>)
 8005274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0f0      	beq.n	8005260 <HAL_RCC_OscConfig+0x234>
 800527e:	e01b      	b.n	80052b8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005280:	4b09      	ldr	r3, [pc, #36]	@ (80052a8 <HAL_RCC_OscConfig+0x27c>)
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005286:	f7fc f8bb 	bl	8001400 <HAL_GetTick>
 800528a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800528c:	e00e      	b.n	80052ac <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800528e:	f7fc f8b7 	bl	8001400 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d907      	bls.n	80052ac <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e15c      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
 80052a0:	40023800 	.word	0x40023800
 80052a4:	42470000 	.word	0x42470000
 80052a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052ac:	4b8a      	ldr	r3, [pc, #552]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80052ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1ea      	bne.n	800528e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 8097 	beq.w	80053f4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052c6:	2300      	movs	r3, #0
 80052c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ca:	4b83      	ldr	r3, [pc, #524]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80052cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10f      	bne.n	80052f6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052d6:	2300      	movs	r3, #0
 80052d8:	60bb      	str	r3, [r7, #8]
 80052da:	4b7f      	ldr	r3, [pc, #508]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80052dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052de:	4a7e      	ldr	r2, [pc, #504]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80052e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80052e6:	4b7c      	ldr	r3, [pc, #496]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ee:	60bb      	str	r3, [r7, #8]
 80052f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052f2:	2301      	movs	r3, #1
 80052f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f6:	4b79      	ldr	r3, [pc, #484]	@ (80054dc <HAL_RCC_OscConfig+0x4b0>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d118      	bne.n	8005334 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005302:	4b76      	ldr	r3, [pc, #472]	@ (80054dc <HAL_RCC_OscConfig+0x4b0>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a75      	ldr	r2, [pc, #468]	@ (80054dc <HAL_RCC_OscConfig+0x4b0>)
 8005308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800530c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800530e:	f7fc f877 	bl	8001400 <HAL_GetTick>
 8005312:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005314:	e008      	b.n	8005328 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005316:	f7fc f873 	bl	8001400 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e118      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005328:	4b6c      	ldr	r3, [pc, #432]	@ (80054dc <HAL_RCC_OscConfig+0x4b0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0f0      	beq.n	8005316 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d106      	bne.n	800534a <HAL_RCC_OscConfig+0x31e>
 800533c:	4b66      	ldr	r3, [pc, #408]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 800533e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005340:	4a65      	ldr	r2, [pc, #404]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005342:	f043 0301 	orr.w	r3, r3, #1
 8005346:	6713      	str	r3, [r2, #112]	@ 0x70
 8005348:	e01c      	b.n	8005384 <HAL_RCC_OscConfig+0x358>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2b05      	cmp	r3, #5
 8005350:	d10c      	bne.n	800536c <HAL_RCC_OscConfig+0x340>
 8005352:	4b61      	ldr	r3, [pc, #388]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005356:	4a60      	ldr	r2, [pc, #384]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005358:	f043 0304 	orr.w	r3, r3, #4
 800535c:	6713      	str	r3, [r2, #112]	@ 0x70
 800535e:	4b5e      	ldr	r3, [pc, #376]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005362:	4a5d      	ldr	r2, [pc, #372]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005364:	f043 0301 	orr.w	r3, r3, #1
 8005368:	6713      	str	r3, [r2, #112]	@ 0x70
 800536a:	e00b      	b.n	8005384 <HAL_RCC_OscConfig+0x358>
 800536c:	4b5a      	ldr	r3, [pc, #360]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 800536e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005370:	4a59      	ldr	r2, [pc, #356]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005372:	f023 0301 	bic.w	r3, r3, #1
 8005376:	6713      	str	r3, [r2, #112]	@ 0x70
 8005378:	4b57      	ldr	r3, [pc, #348]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 800537a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537c:	4a56      	ldr	r2, [pc, #344]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 800537e:	f023 0304 	bic.w	r3, r3, #4
 8005382:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d015      	beq.n	80053b8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800538c:	f7fc f838 	bl	8001400 <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005392:	e00a      	b.n	80053aa <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005394:	f7fc f834 	bl	8001400 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e0d7      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053aa:	4b4b      	ldr	r3, [pc, #300]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80053ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d0ee      	beq.n	8005394 <HAL_RCC_OscConfig+0x368>
 80053b6:	e014      	b.n	80053e2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b8:	f7fc f822 	bl	8001400 <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053be:	e00a      	b.n	80053d6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c0:	f7fc f81e 	bl	8001400 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d901      	bls.n	80053d6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e0c1      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053d6:	4b40      	ldr	r3, [pc, #256]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80053d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1ee      	bne.n	80053c0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053e2:	7dfb      	ldrb	r3, [r7, #23]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d105      	bne.n	80053f4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053e8:	4b3b      	ldr	r3, [pc, #236]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80053ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ec:	4a3a      	ldr	r2, [pc, #232]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80053ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f000 80ad 	beq.w	8005558 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053fe:	4b36      	ldr	r3, [pc, #216]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 030c 	and.w	r3, r3, #12
 8005406:	2b08      	cmp	r3, #8
 8005408:	d060      	beq.n	80054cc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	2b02      	cmp	r3, #2
 8005410:	d145      	bne.n	800549e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005412:	4b33      	ldr	r3, [pc, #204]	@ (80054e0 <HAL_RCC_OscConfig+0x4b4>)
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fb fff2 	bl	8001400 <HAL_GetTick>
 800541c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005420:	f7fb ffee 	bl	8001400 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e093      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005432:	4b29      	ldr	r3, [pc, #164]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1f0      	bne.n	8005420 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	69da      	ldr	r2, [r3, #28]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	019b      	lsls	r3, r3, #6
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005454:	085b      	lsrs	r3, r3, #1
 8005456:	3b01      	subs	r3, #1
 8005458:	041b      	lsls	r3, r3, #16
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005460:	061b      	lsls	r3, r3, #24
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005468:	071b      	lsls	r3, r3, #28
 800546a:	491b      	ldr	r1, [pc, #108]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 800546c:	4313      	orrs	r3, r2
 800546e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005470:	4b1b      	ldr	r3, [pc, #108]	@ (80054e0 <HAL_RCC_OscConfig+0x4b4>)
 8005472:	2201      	movs	r2, #1
 8005474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005476:	f7fb ffc3 	bl	8001400 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800547e:	f7fb ffbf 	bl	8001400 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e064      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005490:	4b11      	ldr	r3, [pc, #68]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <HAL_RCC_OscConfig+0x452>
 800549c:	e05c      	b.n	8005558 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800549e:	4b10      	ldr	r3, [pc, #64]	@ (80054e0 <HAL_RCC_OscConfig+0x4b4>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a4:	f7fb ffac 	bl	8001400 <HAL_GetTick>
 80054a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ac:	f7fb ffa8 	bl	8001400 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e04d      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054be:	4b06      	ldr	r3, [pc, #24]	@ (80054d8 <HAL_RCC_OscConfig+0x4ac>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1f0      	bne.n	80054ac <HAL_RCC_OscConfig+0x480>
 80054ca:	e045      	b.n	8005558 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d107      	bne.n	80054e4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e040      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
 80054d8:	40023800 	.word	0x40023800
 80054dc:	40007000 	.word	0x40007000
 80054e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005564 <HAL_RCC_OscConfig+0x538>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d030      	beq.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d129      	bne.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800550a:	429a      	cmp	r2, r3
 800550c:	d122      	bne.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005514:	4013      	ands	r3, r2
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800551a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800551c:	4293      	cmp	r3, r2
 800551e:	d119      	bne.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	085b      	lsrs	r3, r3, #1
 800552c:	3b01      	subs	r3, #1
 800552e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005530:	429a      	cmp	r2, r3
 8005532:	d10f      	bne.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005540:	429a      	cmp	r2, r3
 8005542:	d107      	bne.n	8005554 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800554e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005550:	429a      	cmp	r2, r3
 8005552:	d001      	beq.n	8005558 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	40023800 	.word	0x40023800

08005568 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d101      	bne.n	800557a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e041      	b.n	80055fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f839 	bl	8005606 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2202      	movs	r2, #2
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3304      	adds	r3, #4
 80055a4:	4619      	mov	r1, r3
 80055a6:	4610      	mov	r0, r2
 80055a8:	f000 f9c0 	bl	800592c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055fc:	2300      	movs	r3, #0
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3708      	adds	r7, #8
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005606:	b480      	push	{r7}
 8005608:	b083      	sub	sp, #12
 800560a:	af00      	add	r7, sp, #0
 800560c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
	...

0800561c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	d001      	beq.n	8005634 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e04e      	b.n	80056d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68da      	ldr	r2, [r3, #12]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0201 	orr.w	r2, r2, #1
 800564a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a23      	ldr	r2, [pc, #140]	@ (80056e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d022      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565e:	d01d      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a1f      	ldr	r2, [pc, #124]	@ (80056e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d018      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a1e      	ldr	r2, [pc, #120]	@ (80056e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d013      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a1c      	ldr	r2, [pc, #112]	@ (80056ec <HAL_TIM_Base_Start_IT+0xd0>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d00e      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1b      	ldr	r2, [pc, #108]	@ (80056f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d009      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a19      	ldr	r2, [pc, #100]	@ (80056f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d004      	beq.n	800569c <HAL_TIM_Base_Start_IT+0x80>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a18      	ldr	r2, [pc, #96]	@ (80056f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d111      	bne.n	80056c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 0307 	and.w	r3, r3, #7
 80056a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2b06      	cmp	r3, #6
 80056ac:	d010      	beq.n	80056d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f042 0201 	orr.w	r2, r2, #1
 80056bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056be:	e007      	b.n	80056d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 0201 	orr.w	r2, r2, #1
 80056ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3714      	adds	r7, #20
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40010000 	.word	0x40010000
 80056e4:	40000400 	.word	0x40000400
 80056e8:	40000800 	.word	0x40000800
 80056ec:	40000c00 	.word	0x40000c00
 80056f0:	40010400 	.word	0x40010400
 80056f4:	40014000 	.word	0x40014000
 80056f8:	40001800 	.word	0x40001800

080056fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d020      	beq.n	8005760 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01b      	beq.n	8005760 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0202 	mvn.w	r2, #2
 8005730:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f8d2 	bl	80058f0 <HAL_TIM_IC_CaptureCallback>
 800574c:	e005      	b.n	800575a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f8c4 	bl	80058dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f8d5 	bl	8005904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d020      	beq.n	80057ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01b      	beq.n	80057ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0204 	mvn.w	r2, #4
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2202      	movs	r2, #2
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8ac 	bl	80058f0 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f89e 	bl	80058dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f8af 	bl	8005904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d020      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01b      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0208 	mvn.w	r2, #8
 80057c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2204      	movs	r2, #4
 80057ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f886 	bl	80058f0 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f878 	bl	80058dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f889 	bl	8005904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0310 	and.w	r3, r3, #16
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d020      	beq.n	8005844 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0310 	and.w	r3, r3, #16
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01b      	beq.n	8005844 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0210 	mvn.w	r2, #16
 8005814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2208      	movs	r2, #8
 800581a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f860 	bl	80058f0 <HAL_TIM_IC_CaptureCallback>
 8005830:	e005      	b.n	800583e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f852 	bl	80058dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f863 	bl	8005904 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00c      	beq.n	8005868 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0201 	mvn.w	r2, #1
 8005860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fb f96c 	bl	8000b40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f900 	bl	8005a8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f834 	bl	8005918 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0320 	and.w	r3, r3, #32
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0320 	and.w	r3, r3, #32
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0220 	mvn.w	r2, #32
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f8d2 	bl	8005a78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr

0800592c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a43      	ldr	r2, [pc, #268]	@ (8005a4c <TIM_Base_SetConfig+0x120>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d013      	beq.n	800596c <TIM_Base_SetConfig+0x40>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800594a:	d00f      	beq.n	800596c <TIM_Base_SetConfig+0x40>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a40      	ldr	r2, [pc, #256]	@ (8005a50 <TIM_Base_SetConfig+0x124>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d00b      	beq.n	800596c <TIM_Base_SetConfig+0x40>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a3f      	ldr	r2, [pc, #252]	@ (8005a54 <TIM_Base_SetConfig+0x128>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d007      	beq.n	800596c <TIM_Base_SetConfig+0x40>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a3e      	ldr	r2, [pc, #248]	@ (8005a58 <TIM_Base_SetConfig+0x12c>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d003      	beq.n	800596c <TIM_Base_SetConfig+0x40>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a3d      	ldr	r2, [pc, #244]	@ (8005a5c <TIM_Base_SetConfig+0x130>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d108      	bne.n	800597e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4313      	orrs	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a32      	ldr	r2, [pc, #200]	@ (8005a4c <TIM_Base_SetConfig+0x120>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d02b      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800598c:	d027      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a2f      	ldr	r2, [pc, #188]	@ (8005a50 <TIM_Base_SetConfig+0x124>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d023      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a2e      	ldr	r2, [pc, #184]	@ (8005a54 <TIM_Base_SetConfig+0x128>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d01f      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a2d      	ldr	r2, [pc, #180]	@ (8005a58 <TIM_Base_SetConfig+0x12c>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d01b      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a2c      	ldr	r2, [pc, #176]	@ (8005a5c <TIM_Base_SetConfig+0x130>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d017      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a2b      	ldr	r2, [pc, #172]	@ (8005a60 <TIM_Base_SetConfig+0x134>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a2a      	ldr	r2, [pc, #168]	@ (8005a64 <TIM_Base_SetConfig+0x138>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00f      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a29      	ldr	r2, [pc, #164]	@ (8005a68 <TIM_Base_SetConfig+0x13c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00b      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a28      	ldr	r2, [pc, #160]	@ (8005a6c <TIM_Base_SetConfig+0x140>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d007      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a27      	ldr	r2, [pc, #156]	@ (8005a70 <TIM_Base_SetConfig+0x144>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d003      	beq.n	80059de <TIM_Base_SetConfig+0xb2>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a26      	ldr	r2, [pc, #152]	@ (8005a74 <TIM_Base_SetConfig+0x148>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d108      	bne.n	80059f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	689a      	ldr	r2, [r3, #8]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a0e      	ldr	r2, [pc, #56]	@ (8005a4c <TIM_Base_SetConfig+0x120>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d003      	beq.n	8005a1e <TIM_Base_SetConfig+0xf2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a10      	ldr	r2, [pc, #64]	@ (8005a5c <TIM_Base_SetConfig+0x130>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d103      	bne.n	8005a26 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	691a      	ldr	r2, [r3, #16]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f043 0204 	orr.w	r2, r3, #4
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	601a      	str	r2, [r3, #0]
}
 8005a3e:	bf00      	nop
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	40000400 	.word	0x40000400
 8005a54:	40000800 	.word	0x40000800
 8005a58:	40000c00 	.word	0x40000c00
 8005a5c:	40010400 	.word	0x40010400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40014400 	.word	0x40014400
 8005a68:	40014800 	.word	0x40014800
 8005a6c:	40001800 	.word	0x40001800
 8005a70:	40001c00 	.word	0x40001c00
 8005a74:	40002000 	.word	0x40002000

08005a78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b083      	sub	sp, #12
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e042      	b.n	8005b38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d106      	bne.n	8005acc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fb f9f2 	bl	8000eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2224      	movs	r2, #36	@ 0x24
 8005ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ae2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 fc99 	bl	800641c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	691a      	ldr	r2, [r3, #16]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005af8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695a      	ldr	r2, [r3, #20]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2220      	movs	r2, #32
 8005b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3708      	adds	r7, #8
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b0ba      	sub	sp, #232	@ 0xe8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10f      	bne.n	8005ba6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b8a:	f003 0320 	and.w	r3, r3, #32
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d009      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x66>
 8005b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b96:	f003 0320 	and.w	r3, r3, #32
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fb7e 	bl	80062a0 <UART_Receive_IT>
      return;
 8005ba4:	e273      	b.n	800608e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ba6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80de 	beq.w	8005d6c <HAL_UART_IRQHandler+0x22c>
 8005bb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bb4:	f003 0301 	and.w	r3, r3, #1
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d106      	bne.n	8005bca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 80d1 	beq.w	8005d6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00b      	beq.n	8005bee <HAL_UART_IRQHandler+0xae>
 8005bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be6:	f043 0201 	orr.w	r2, r3, #1
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf2:	f003 0304 	and.w	r3, r3, #4
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00b      	beq.n	8005c12 <HAL_UART_IRQHandler+0xd2>
 8005bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d005      	beq.n	8005c12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c0a:	f043 0202 	orr.w	r2, r3, #2
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c16:	f003 0302 	and.w	r3, r3, #2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00b      	beq.n	8005c36 <HAL_UART_IRQHandler+0xf6>
 8005c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d005      	beq.n	8005c36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2e:	f043 0204 	orr.w	r2, r3, #4
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3a:	f003 0308 	and.w	r3, r3, #8
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d011      	beq.n	8005c66 <HAL_UART_IRQHandler+0x126>
 8005c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c46:	f003 0320 	and.w	r3, r3, #32
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d105      	bne.n	8005c5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c5e:	f043 0208 	orr.w	r2, r3, #8
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f000 820a 	beq.w	8006084 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c74:	f003 0320 	and.w	r3, r3, #32
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_UART_IRQHandler+0x14e>
 8005c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d002      	beq.n	8005c8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fb09 	bl	80062a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c98:	2b40      	cmp	r3, #64	@ 0x40
 8005c9a:	bf0c      	ite	eq
 8005c9c:	2301      	moveq	r3, #1
 8005c9e:	2300      	movne	r3, #0
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d103      	bne.n	8005cba <HAL_UART_IRQHandler+0x17a>
 8005cb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d04f      	beq.n	8005d5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 fa14 	bl	80060e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b40      	cmp	r3, #64	@ 0x40
 8005ccc:	d141      	bne.n	8005d52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	3314      	adds	r3, #20
 8005cd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005ce8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3314      	adds	r3, #20
 8005cf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1d9      	bne.n	8005cce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d013      	beq.n	8005d4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d26:	4a8a      	ldr	r2, [pc, #552]	@ (8005f50 <HAL_UART_IRQHandler+0x410>)
 8005d28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fb fd96 	bl	8001860 <HAL_DMA_Abort_IT>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d016      	beq.n	8005d68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d44:	4610      	mov	r0, r2
 8005d46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d48:	e00e      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f9b6 	bl	80060bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d50:	e00a      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f9b2 	bl	80060bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d58:	e006      	b.n	8005d68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f9ae 	bl	80060bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005d66:	e18d      	b.n	8006084 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d68:	bf00      	nop
    return;
 8005d6a:	e18b      	b.n	8006084 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	f040 8167 	bne.w	8006044 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8160 	beq.w	8006044 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d88:	f003 0310 	and.w	r3, r3, #16
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f000 8159 	beq.w	8006044 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d92:	2300      	movs	r3, #0
 8005d94:	60bb      	str	r3, [r7, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	60bb      	str	r3, [r7, #8]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db2:	2b40      	cmp	r3, #64	@ 0x40
 8005db4:	f040 80ce 	bne.w	8005f54 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 80a9 	beq.w	8005f20 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	f080 80a2 	bcs.w	8005f20 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005de2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dee:	f000 8088 	beq.w	8005f02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e00:	e853 3f00 	ldrex	r3, [r3]
 8005e04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	330c      	adds	r3, #12
 8005e1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e2e:	e841 2300 	strex	r3, r2, [r1]
 8005e32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1d9      	bne.n	8005df2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3314      	adds	r3, #20
 8005e44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e50:	f023 0301 	bic.w	r3, r3, #1
 8005e54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	3314      	adds	r3, #20
 8005e5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e1      	bne.n	8005e3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3314      	adds	r3, #20
 8005e80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3314      	adds	r3, #20
 8005e9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ea4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e3      	bne.n	8005e7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	330c      	adds	r3, #12
 8005ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005eca:	e853 3f00 	ldrex	r3, [r3]
 8005ece:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ed0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed2:	f023 0310 	bic.w	r3, r3, #16
 8005ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	330c      	adds	r3, #12
 8005ee0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ee4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ee6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005eea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005eec:	e841 2300 	strex	r3, r2, [r1]
 8005ef0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d1e3      	bne.n	8005ec0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7fb fc3f 	bl	8001780 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	1ad3      	subs	r3, r2, r3
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	4619      	mov	r1, r3
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 f8d9 	bl	80060d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005f1e:	e0b3      	b.n	8006088 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	f040 80ad 	bne.w	8006088 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f32:	69db      	ldr	r3, [r3, #28]
 8005f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f38:	f040 80a6 	bne.w	8006088 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f46:	4619      	mov	r1, r3
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f8c1 	bl	80060d0 <HAL_UARTEx_RxEventCallback>
      return;
 8005f4e:	e09b      	b.n	8006088 <HAL_UART_IRQHandler+0x548>
 8005f50:	080061af 	.word	0x080061af
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 808e 	beq.w	800608c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005f70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 8089 	beq.w	800608c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	330c      	adds	r3, #12
 8005f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	330c      	adds	r3, #12
 8005f9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005fa0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fa6:	e841 2300 	strex	r3, r2, [r1]
 8005faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1e3      	bne.n	8005f7a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3314      	adds	r3, #20
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	623b      	str	r3, [r7, #32]
   return(result);
 8005fc2:	6a3b      	ldr	r3, [r7, #32]
 8005fc4:	f023 0301 	bic.w	r3, r3, #1
 8005fc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3314      	adds	r3, #20
 8005fd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005fd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fde:	e841 2300 	strex	r3, r2, [r1]
 8005fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e3      	bne.n	8005fb2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	e853 3f00 	ldrex	r3, [r3]
 8006006:	60fb      	str	r3, [r7, #12]
   return(result);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0310 	bic.w	r3, r3, #16
 800600e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	330c      	adds	r3, #12
 8006018:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800601c:	61fa      	str	r2, [r7, #28]
 800601e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006020:	69b9      	ldr	r1, [r7, #24]
 8006022:	69fa      	ldr	r2, [r7, #28]
 8006024:	e841 2300 	strex	r3, r2, [r1]
 8006028:	617b      	str	r3, [r7, #20]
   return(result);
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1e3      	bne.n	8005ff8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006036:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800603a:	4619      	mov	r1, r3
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f847 	bl	80060d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006042:	e023      	b.n	800608c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800604c:	2b00      	cmp	r3, #0
 800604e:	d009      	beq.n	8006064 <HAL_UART_IRQHandler+0x524>
 8006050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 f8b7 	bl	80061d0 <UART_Transmit_IT>
    return;
 8006062:	e014      	b.n	800608e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00e      	beq.n	800608e <HAL_UART_IRQHandler+0x54e>
 8006070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006078:	2b00      	cmp	r3, #0
 800607a:	d008      	beq.n	800608e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 f8f7 	bl	8006270 <UART_EndTransmit_IT>
    return;
 8006082:	e004      	b.n	800608e <HAL_UART_IRQHandler+0x54e>
    return;
 8006084:	bf00      	nop
 8006086:	e002      	b.n	800608e <HAL_UART_IRQHandler+0x54e>
      return;
 8006088:	bf00      	nop
 800608a:	e000      	b.n	800608e <HAL_UART_IRQHandler+0x54e>
      return;
 800608c:	bf00      	nop
  }
}
 800608e:	37e8      	adds	r7, #232	@ 0xe8
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	460b      	mov	r3, r1
 80060da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b095      	sub	sp, #84	@ 0x54
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	330c      	adds	r3, #12
 80060f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fa:	e853 3f00 	ldrex	r3, [r3]
 80060fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006106:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	330c      	adds	r3, #12
 800610e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006110:	643a      	str	r2, [r7, #64]	@ 0x40
 8006112:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006114:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006116:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006118:	e841 2300 	strex	r3, r2, [r1]
 800611c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800611e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1e5      	bne.n	80060f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	3314      	adds	r3, #20
 800612a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612c:	6a3b      	ldr	r3, [r7, #32]
 800612e:	e853 3f00 	ldrex	r3, [r3]
 8006132:	61fb      	str	r3, [r7, #28]
   return(result);
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f023 0301 	bic.w	r3, r3, #1
 800613a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3314      	adds	r3, #20
 8006142:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006144:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006146:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006148:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800614a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800614c:	e841 2300 	strex	r3, r2, [r1]
 8006150:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1e5      	bne.n	8006124 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800615c:	2b01      	cmp	r3, #1
 800615e:	d119      	bne.n	8006194 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	330c      	adds	r3, #12
 8006166:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f023 0310 	bic.w	r3, r3, #16
 8006176:	647b      	str	r3, [r7, #68]	@ 0x44
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	330c      	adds	r3, #12
 800617e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006180:	61ba      	str	r2, [r7, #24]
 8006182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	6979      	ldr	r1, [r7, #20]
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	e841 2300 	strex	r3, r2, [r1]
 800618c:	613b      	str	r3, [r7, #16]
   return(result);
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e5      	bne.n	8006160 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80061a2:	bf00      	nop
 80061a4:	3754      	adds	r7, #84	@ 0x54
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b084      	sub	sp, #16
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f7ff ff7a 	bl	80060bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061c8:	bf00      	nop
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b21      	cmp	r3, #33	@ 0x21
 80061e2:	d13e      	bne.n	8006262 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ec:	d114      	bne.n	8006218 <UART_Transmit_IT+0x48>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d110      	bne.n	8006218 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	881b      	ldrh	r3, [r3, #0]
 8006200:	461a      	mov	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800620a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	1c9a      	adds	r2, r3, #2
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	621a      	str	r2, [r3, #32]
 8006216:	e008      	b.n	800622a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	1c59      	adds	r1, r3, #1
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	6211      	str	r1, [r2, #32]
 8006222:	781a      	ldrb	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b29b      	uxth	r3, r3
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	4619      	mov	r1, r3
 8006238:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10f      	bne.n	800625e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800624c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800625c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	e000      	b.n	8006264 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006262:	2302      	movs	r3, #2
  }
}
 8006264:	4618      	mov	r0, r3
 8006266:	3714      	adds	r7, #20
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68da      	ldr	r2, [r3, #12]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006286:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2220      	movs	r2, #32
 800628c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f7ff feff 	bl	8006094 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3708      	adds	r7, #8
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08c      	sub	sp, #48	@ 0x30
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80062a8:	2300      	movs	r3, #0
 80062aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80062ac:	2300      	movs	r3, #0
 80062ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	2b22      	cmp	r3, #34	@ 0x22
 80062ba:	f040 80aa 	bne.w	8006412 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062c6:	d115      	bne.n	80062f4 <UART_Receive_IT+0x54>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d111      	bne.n	80062f4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	b29b      	uxth	r3, r3
 80062de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ec:	1c9a      	adds	r2, r3, #2
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80062f2:	e024      	b.n	800633e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006302:	d007      	beq.n	8006314 <UART_Receive_IT+0x74>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <UART_Receive_IT+0x82>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d106      	bne.n	8006322 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	b2da      	uxtb	r2, r3
 800631c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631e:	701a      	strb	r2, [r3, #0]
 8006320:	e008      	b.n	8006334 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	b2db      	uxtb	r3, r3
 800632a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800632e:	b2da      	uxtb	r2, r3
 8006330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006332:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006338:	1c5a      	adds	r2, r3, #1
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006342:	b29b      	uxth	r3, r3
 8006344:	3b01      	subs	r3, #1
 8006346:	b29b      	uxth	r3, r3
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	4619      	mov	r1, r3
 800634c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800634e:	2b00      	cmp	r3, #0
 8006350:	d15d      	bne.n	800640e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68da      	ldr	r2, [r3, #12]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 0220 	bic.w	r2, r2, #32
 8006360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006370:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	695a      	ldr	r2, [r3, #20]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 0201 	bic.w	r2, r2, #1
 8006380:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006394:	2b01      	cmp	r3, #1
 8006396:	d135      	bne.n	8006404 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	330c      	adds	r3, #12
 80063a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	e853 3f00 	ldrex	r3, [r3]
 80063ac:	613b      	str	r3, [r7, #16]
   return(result);
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	f023 0310 	bic.w	r3, r3, #16
 80063b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	330c      	adds	r3, #12
 80063bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063be:	623a      	str	r2, [r7, #32]
 80063c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c2:	69f9      	ldr	r1, [r7, #28]
 80063c4:	6a3a      	ldr	r2, [r7, #32]
 80063c6:	e841 2300 	strex	r3, r2, [r1]
 80063ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1e5      	bne.n	800639e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0310 	and.w	r3, r3, #16
 80063dc:	2b10      	cmp	r3, #16
 80063de:	d10a      	bne.n	80063f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80063fa:	4619      	mov	r1, r3
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7ff fe67 	bl	80060d0 <HAL_UARTEx_RxEventCallback>
 8006402:	e002      	b.n	800640a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fe4f 	bl	80060a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	e002      	b.n	8006414 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800640e:	2300      	movs	r3, #0
 8006410:	e000      	b.n	8006414 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006412:	2302      	movs	r3, #2
  }
}
 8006414:	4618      	mov	r0, r3
 8006416:	3730      	adds	r7, #48	@ 0x30
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800641c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006420:	b0c0      	sub	sp, #256	@ 0x100
 8006422:	af00      	add	r7, sp, #0
 8006424:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006438:	68d9      	ldr	r1, [r3, #12]
 800643a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	ea40 0301 	orr.w	r3, r0, r1
 8006444:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	431a      	orrs	r2, r3
 8006454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	431a      	orrs	r2, r3
 800645c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006474:	f021 010c 	bic.w	r1, r1, #12
 8006478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006482:	430b      	orrs	r3, r1
 8006484:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006496:	6999      	ldr	r1, [r3, #24]
 8006498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	ea40 0301 	orr.w	r3, r0, r1
 80064a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	4b8f      	ldr	r3, [pc, #572]	@ (80066e8 <UART_SetConfig+0x2cc>)
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d005      	beq.n	80064bc <UART_SetConfig+0xa0>
 80064b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	4b8d      	ldr	r3, [pc, #564]	@ (80066ec <UART_SetConfig+0x2d0>)
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d104      	bne.n	80064c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064bc:	f7fe f816 	bl	80044ec <HAL_RCC_GetPCLK2Freq>
 80064c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064c4:	e003      	b.n	80064ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064c6:	f7fd fffd 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 80064ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d2:	69db      	ldr	r3, [r3, #28]
 80064d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d8:	f040 810c 	bne.w	80066f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064e0:	2200      	movs	r2, #0
 80064e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80064e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80064ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80064ee:	4622      	mov	r2, r4
 80064f0:	462b      	mov	r3, r5
 80064f2:	1891      	adds	r1, r2, r2
 80064f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80064f6:	415b      	adcs	r3, r3
 80064f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80064fe:	4621      	mov	r1, r4
 8006500:	eb12 0801 	adds.w	r8, r2, r1
 8006504:	4629      	mov	r1, r5
 8006506:	eb43 0901 	adc.w	r9, r3, r1
 800650a:	f04f 0200 	mov.w	r2, #0
 800650e:	f04f 0300 	mov.w	r3, #0
 8006512:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006516:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800651a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800651e:	4690      	mov	r8, r2
 8006520:	4699      	mov	r9, r3
 8006522:	4623      	mov	r3, r4
 8006524:	eb18 0303 	adds.w	r3, r8, r3
 8006528:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800652c:	462b      	mov	r3, r5
 800652e:	eb49 0303 	adc.w	r3, r9, r3
 8006532:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006542:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006546:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800654a:	460b      	mov	r3, r1
 800654c:	18db      	adds	r3, r3, r3
 800654e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006550:	4613      	mov	r3, r2
 8006552:	eb42 0303 	adc.w	r3, r2, r3
 8006556:	657b      	str	r3, [r7, #84]	@ 0x54
 8006558:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800655c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006560:	f7f9 ff72 	bl	8000448 <__aeabi_uldivmod>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	4b61      	ldr	r3, [pc, #388]	@ (80066f0 <UART_SetConfig+0x2d4>)
 800656a:	fba3 2302 	umull	r2, r3, r3, r2
 800656e:	095b      	lsrs	r3, r3, #5
 8006570:	011c      	lsls	r4, r3, #4
 8006572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006576:	2200      	movs	r2, #0
 8006578:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800657c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006580:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006584:	4642      	mov	r2, r8
 8006586:	464b      	mov	r3, r9
 8006588:	1891      	adds	r1, r2, r2
 800658a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800658c:	415b      	adcs	r3, r3
 800658e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006590:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006594:	4641      	mov	r1, r8
 8006596:	eb12 0a01 	adds.w	sl, r2, r1
 800659a:	4649      	mov	r1, r9
 800659c:	eb43 0b01 	adc.w	fp, r3, r1
 80065a0:	f04f 0200 	mov.w	r2, #0
 80065a4:	f04f 0300 	mov.w	r3, #0
 80065a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80065ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80065b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065b4:	4692      	mov	sl, r2
 80065b6:	469b      	mov	fp, r3
 80065b8:	4643      	mov	r3, r8
 80065ba:	eb1a 0303 	adds.w	r3, sl, r3
 80065be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065c2:	464b      	mov	r3, r9
 80065c4:	eb4b 0303 	adc.w	r3, fp, r3
 80065c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80065dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80065e0:	460b      	mov	r3, r1
 80065e2:	18db      	adds	r3, r3, r3
 80065e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80065e6:	4613      	mov	r3, r2
 80065e8:	eb42 0303 	adc.w	r3, r2, r3
 80065ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80065f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80065f6:	f7f9 ff27 	bl	8000448 <__aeabi_uldivmod>
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	4611      	mov	r1, r2
 8006600:	4b3b      	ldr	r3, [pc, #236]	@ (80066f0 <UART_SetConfig+0x2d4>)
 8006602:	fba3 2301 	umull	r2, r3, r3, r1
 8006606:	095b      	lsrs	r3, r3, #5
 8006608:	2264      	movs	r2, #100	@ 0x64
 800660a:	fb02 f303 	mul.w	r3, r2, r3
 800660e:	1acb      	subs	r3, r1, r3
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006616:	4b36      	ldr	r3, [pc, #216]	@ (80066f0 <UART_SetConfig+0x2d4>)
 8006618:	fba3 2302 	umull	r2, r3, r3, r2
 800661c:	095b      	lsrs	r3, r3, #5
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006624:	441c      	add	r4, r3
 8006626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800662a:	2200      	movs	r2, #0
 800662c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006630:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006634:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006638:	4642      	mov	r2, r8
 800663a:	464b      	mov	r3, r9
 800663c:	1891      	adds	r1, r2, r2
 800663e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006640:	415b      	adcs	r3, r3
 8006642:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006644:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006648:	4641      	mov	r1, r8
 800664a:	1851      	adds	r1, r2, r1
 800664c:	6339      	str	r1, [r7, #48]	@ 0x30
 800664e:	4649      	mov	r1, r9
 8006650:	414b      	adcs	r3, r1
 8006652:	637b      	str	r3, [r7, #52]	@ 0x34
 8006654:	f04f 0200 	mov.w	r2, #0
 8006658:	f04f 0300 	mov.w	r3, #0
 800665c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006660:	4659      	mov	r1, fp
 8006662:	00cb      	lsls	r3, r1, #3
 8006664:	4651      	mov	r1, sl
 8006666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800666a:	4651      	mov	r1, sl
 800666c:	00ca      	lsls	r2, r1, #3
 800666e:	4610      	mov	r0, r2
 8006670:	4619      	mov	r1, r3
 8006672:	4603      	mov	r3, r0
 8006674:	4642      	mov	r2, r8
 8006676:	189b      	adds	r3, r3, r2
 8006678:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800667c:	464b      	mov	r3, r9
 800667e:	460a      	mov	r2, r1
 8006680:	eb42 0303 	adc.w	r3, r2, r3
 8006684:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006694:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006698:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800669c:	460b      	mov	r3, r1
 800669e:	18db      	adds	r3, r3, r3
 80066a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066a2:	4613      	mov	r3, r2
 80066a4:	eb42 0303 	adc.w	r3, r2, r3
 80066a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80066b2:	f7f9 fec9 	bl	8000448 <__aeabi_uldivmod>
 80066b6:	4602      	mov	r2, r0
 80066b8:	460b      	mov	r3, r1
 80066ba:	4b0d      	ldr	r3, [pc, #52]	@ (80066f0 <UART_SetConfig+0x2d4>)
 80066bc:	fba3 1302 	umull	r1, r3, r3, r2
 80066c0:	095b      	lsrs	r3, r3, #5
 80066c2:	2164      	movs	r1, #100	@ 0x64
 80066c4:	fb01 f303 	mul.w	r3, r1, r3
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	00db      	lsls	r3, r3, #3
 80066cc:	3332      	adds	r3, #50	@ 0x32
 80066ce:	4a08      	ldr	r2, [pc, #32]	@ (80066f0 <UART_SetConfig+0x2d4>)
 80066d0:	fba2 2303 	umull	r2, r3, r2, r3
 80066d4:	095b      	lsrs	r3, r3, #5
 80066d6:	f003 0207 	and.w	r2, r3, #7
 80066da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4422      	add	r2, r4
 80066e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80066e4:	e106      	b.n	80068f4 <UART_SetConfig+0x4d8>
 80066e6:	bf00      	nop
 80066e8:	40011000 	.word	0x40011000
 80066ec:	40011400 	.word	0x40011400
 80066f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006702:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006706:	4642      	mov	r2, r8
 8006708:	464b      	mov	r3, r9
 800670a:	1891      	adds	r1, r2, r2
 800670c:	6239      	str	r1, [r7, #32]
 800670e:	415b      	adcs	r3, r3
 8006710:	627b      	str	r3, [r7, #36]	@ 0x24
 8006712:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006716:	4641      	mov	r1, r8
 8006718:	1854      	adds	r4, r2, r1
 800671a:	4649      	mov	r1, r9
 800671c:	eb43 0501 	adc.w	r5, r3, r1
 8006720:	f04f 0200 	mov.w	r2, #0
 8006724:	f04f 0300 	mov.w	r3, #0
 8006728:	00eb      	lsls	r3, r5, #3
 800672a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800672e:	00e2      	lsls	r2, r4, #3
 8006730:	4614      	mov	r4, r2
 8006732:	461d      	mov	r5, r3
 8006734:	4643      	mov	r3, r8
 8006736:	18e3      	adds	r3, r4, r3
 8006738:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800673c:	464b      	mov	r3, r9
 800673e:	eb45 0303 	adc.w	r3, r5, r3
 8006742:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006752:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	f04f 0300 	mov.w	r3, #0
 800675e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006762:	4629      	mov	r1, r5
 8006764:	008b      	lsls	r3, r1, #2
 8006766:	4621      	mov	r1, r4
 8006768:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800676c:	4621      	mov	r1, r4
 800676e:	008a      	lsls	r2, r1, #2
 8006770:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006774:	f7f9 fe68 	bl	8000448 <__aeabi_uldivmod>
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4b60      	ldr	r3, [pc, #384]	@ (8006900 <UART_SetConfig+0x4e4>)
 800677e:	fba3 2302 	umull	r2, r3, r3, r2
 8006782:	095b      	lsrs	r3, r3, #5
 8006784:	011c      	lsls	r4, r3, #4
 8006786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800678a:	2200      	movs	r2, #0
 800678c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006790:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006794:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006798:	4642      	mov	r2, r8
 800679a:	464b      	mov	r3, r9
 800679c:	1891      	adds	r1, r2, r2
 800679e:	61b9      	str	r1, [r7, #24]
 80067a0:	415b      	adcs	r3, r3
 80067a2:	61fb      	str	r3, [r7, #28]
 80067a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067a8:	4641      	mov	r1, r8
 80067aa:	1851      	adds	r1, r2, r1
 80067ac:	6139      	str	r1, [r7, #16]
 80067ae:	4649      	mov	r1, r9
 80067b0:	414b      	adcs	r3, r1
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	f04f 0200 	mov.w	r2, #0
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067c0:	4659      	mov	r1, fp
 80067c2:	00cb      	lsls	r3, r1, #3
 80067c4:	4651      	mov	r1, sl
 80067c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067ca:	4651      	mov	r1, sl
 80067cc:	00ca      	lsls	r2, r1, #3
 80067ce:	4610      	mov	r0, r2
 80067d0:	4619      	mov	r1, r3
 80067d2:	4603      	mov	r3, r0
 80067d4:	4642      	mov	r2, r8
 80067d6:	189b      	adds	r3, r3, r2
 80067d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067dc:	464b      	mov	r3, r9
 80067de:	460a      	mov	r2, r1
 80067e0:	eb42 0303 	adc.w	r3, r2, r3
 80067e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80067f4:	f04f 0200 	mov.w	r2, #0
 80067f8:	f04f 0300 	mov.w	r3, #0
 80067fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006800:	4649      	mov	r1, r9
 8006802:	008b      	lsls	r3, r1, #2
 8006804:	4641      	mov	r1, r8
 8006806:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800680a:	4641      	mov	r1, r8
 800680c:	008a      	lsls	r2, r1, #2
 800680e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006812:	f7f9 fe19 	bl	8000448 <__aeabi_uldivmod>
 8006816:	4602      	mov	r2, r0
 8006818:	460b      	mov	r3, r1
 800681a:	4611      	mov	r1, r2
 800681c:	4b38      	ldr	r3, [pc, #224]	@ (8006900 <UART_SetConfig+0x4e4>)
 800681e:	fba3 2301 	umull	r2, r3, r3, r1
 8006822:	095b      	lsrs	r3, r3, #5
 8006824:	2264      	movs	r2, #100	@ 0x64
 8006826:	fb02 f303 	mul.w	r3, r2, r3
 800682a:	1acb      	subs	r3, r1, r3
 800682c:	011b      	lsls	r3, r3, #4
 800682e:	3332      	adds	r3, #50	@ 0x32
 8006830:	4a33      	ldr	r2, [pc, #204]	@ (8006900 <UART_SetConfig+0x4e4>)
 8006832:	fba2 2303 	umull	r2, r3, r2, r3
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800683c:	441c      	add	r4, r3
 800683e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006842:	2200      	movs	r2, #0
 8006844:	673b      	str	r3, [r7, #112]	@ 0x70
 8006846:	677a      	str	r2, [r7, #116]	@ 0x74
 8006848:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800684c:	4642      	mov	r2, r8
 800684e:	464b      	mov	r3, r9
 8006850:	1891      	adds	r1, r2, r2
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	415b      	adcs	r3, r3
 8006856:	60fb      	str	r3, [r7, #12]
 8006858:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800685c:	4641      	mov	r1, r8
 800685e:	1851      	adds	r1, r2, r1
 8006860:	6039      	str	r1, [r7, #0]
 8006862:	4649      	mov	r1, r9
 8006864:	414b      	adcs	r3, r1
 8006866:	607b      	str	r3, [r7, #4]
 8006868:	f04f 0200 	mov.w	r2, #0
 800686c:	f04f 0300 	mov.w	r3, #0
 8006870:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006874:	4659      	mov	r1, fp
 8006876:	00cb      	lsls	r3, r1, #3
 8006878:	4651      	mov	r1, sl
 800687a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800687e:	4651      	mov	r1, sl
 8006880:	00ca      	lsls	r2, r1, #3
 8006882:	4610      	mov	r0, r2
 8006884:	4619      	mov	r1, r3
 8006886:	4603      	mov	r3, r0
 8006888:	4642      	mov	r2, r8
 800688a:	189b      	adds	r3, r3, r2
 800688c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800688e:	464b      	mov	r3, r9
 8006890:	460a      	mov	r2, r1
 8006892:	eb42 0303 	adc.w	r3, r2, r3
 8006896:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80068a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80068a4:	f04f 0200 	mov.w	r2, #0
 80068a8:	f04f 0300 	mov.w	r3, #0
 80068ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80068b0:	4649      	mov	r1, r9
 80068b2:	008b      	lsls	r3, r1, #2
 80068b4:	4641      	mov	r1, r8
 80068b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068ba:	4641      	mov	r1, r8
 80068bc:	008a      	lsls	r2, r1, #2
 80068be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068c2:	f7f9 fdc1 	bl	8000448 <__aeabi_uldivmod>
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006900 <UART_SetConfig+0x4e4>)
 80068cc:	fba3 1302 	umull	r1, r3, r3, r2
 80068d0:	095b      	lsrs	r3, r3, #5
 80068d2:	2164      	movs	r1, #100	@ 0x64
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	011b      	lsls	r3, r3, #4
 80068dc:	3332      	adds	r3, #50	@ 0x32
 80068de:	4a08      	ldr	r2, [pc, #32]	@ (8006900 <UART_SetConfig+0x4e4>)
 80068e0:	fba2 2303 	umull	r2, r3, r2, r3
 80068e4:	095b      	lsrs	r3, r3, #5
 80068e6:	f003 020f 	and.w	r2, r3, #15
 80068ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4422      	add	r2, r4
 80068f2:	609a      	str	r2, [r3, #8]
}
 80068f4:	bf00      	nop
 80068f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80068fa:	46bd      	mov	sp, r7
 80068fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006900:	51eb851f 	.word	0x51eb851f

08006904 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006904:	b084      	sub	sp, #16
 8006906:	b580      	push	{r7, lr}
 8006908:	b084      	sub	sp, #16
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
 800690e:	f107 001c 	add.w	r0, r7, #28
 8006912:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006916:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800691a:	2b01      	cmp	r3, #1
 800691c:	d123      	bne.n	8006966 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006922:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006946:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800694a:	2b01      	cmp	r3, #1
 800694c:	d105      	bne.n	800695a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f9cb 	bl	8006cf6 <USB_CoreReset>
 8006960:	4603      	mov	r3, r0
 8006962:	73fb      	strb	r3, [r7, #15]
 8006964:	e01b      	b.n	800699e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9bf 	bl	8006cf6 <USB_CoreReset>
 8006978:	4603      	mov	r3, r0
 800697a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800697c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006980:	2b00      	cmp	r3, #0
 8006982:	d106      	bne.n	8006992 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006988:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006990:	e005      	b.n	800699e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006996:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800699e:	7fbb      	ldrb	r3, [r7, #30]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d10b      	bne.n	80069bc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f043 0206 	orr.w	r2, r3, #6
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f043 0220 	orr.w	r2, r3, #32
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3710      	adds	r7, #16
 80069c2:	46bd      	mov	sp, r7
 80069c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069c8:	b004      	add	sp, #16
 80069ca:	4770      	bx	lr

080069cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	f023 0201 	bic.w	r2, r3, #1
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	370c      	adds	r7, #12
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b084      	sub	sp, #16
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	460b      	mov	r3, r1
 80069f8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	68db      	ldr	r3, [r3, #12]
 8006a02:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a0a:	78fb      	ldrb	r3, [r7, #3]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d115      	bne.n	8006a3c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a1c:	200a      	movs	r0, #10
 8006a1e:	f7fa fcfb 	bl	8001418 <HAL_Delay>
      ms += 10U;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	330a      	adds	r3, #10
 8006a26:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 f956 	bl	8006cda <USB_GetMode>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d01e      	beq.n	8006a72 <USB_SetCurrentMode+0x84>
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a38:	d9f0      	bls.n	8006a1c <USB_SetCurrentMode+0x2e>
 8006a3a:	e01a      	b.n	8006a72 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a3c:	78fb      	ldrb	r3, [r7, #3]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d115      	bne.n	8006a6e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a4e:	200a      	movs	r0, #10
 8006a50:	f7fa fce2 	bl	8001418 <HAL_Delay>
      ms += 10U;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	330a      	adds	r3, #10
 8006a58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f93d 	bl	8006cda <USB_GetMode>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d005      	beq.n	8006a72 <USB_SetCurrentMode+0x84>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a6a:	d9f0      	bls.n	8006a4e <USB_SetCurrentMode+0x60>
 8006a6c:	e001      	b.n	8006a72 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e005      	b.n	8006a7e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2bc8      	cmp	r3, #200	@ 0xc8
 8006a76:	d101      	bne.n	8006a7c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e000      	b.n	8006a7e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}

08006a86 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b085      	sub	sp, #20
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
 8006a8e:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	3301      	adds	r3, #1
 8006a98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006aa0:	d901      	bls.n	8006aa6 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e01b      	b.n	8006ade <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	daf2      	bge.n	8006a94 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	019b      	lsls	r3, r3, #6
 8006ab6:	f043 0220 	orr.w	r2, r3, #32
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006aca:	d901      	bls.n	8006ad0 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e006      	b.n	8006ade <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	f003 0320 	and.w	r3, r3, #32
 8006ad8:	2b20      	cmp	r3, #32
 8006ada:	d0f0      	beq.n	8006abe <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b085      	sub	sp, #20
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3301      	adds	r3, #1
 8006afa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b02:	d901      	bls.n	8006b08 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e018      	b.n	8006b3a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	daf2      	bge.n	8006af6 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2210      	movs	r2, #16
 8006b18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b26:	d901      	bls.n	8006b2c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e006      	b.n	8006b3a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	f003 0310 	and.w	r3, r3, #16
 8006b34:	2b10      	cmp	r3, #16
 8006b36:	d0f0      	beq.n	8006b1a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3714      	adds	r7, #20
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b089      	sub	sp, #36	@ 0x24
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	60f8      	str	r0, [r7, #12]
 8006b4e:	60b9      	str	r1, [r7, #8]
 8006b50:	4611      	mov	r1, r2
 8006b52:	461a      	mov	r2, r3
 8006b54:	460b      	mov	r3, r1
 8006b56:	71fb      	strb	r3, [r7, #7]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006b64:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d123      	bne.n	8006bb4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006b6c:	88bb      	ldrh	r3, [r7, #4]
 8006b6e:	3303      	adds	r3, #3
 8006b70:	089b      	lsrs	r3, r3, #2
 8006b72:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006b74:	2300      	movs	r3, #0
 8006b76:	61bb      	str	r3, [r7, #24]
 8006b78:	e018      	b.n	8006bac <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006b7a:	79fb      	ldrb	r3, [r7, #7]
 8006b7c:	031a      	lsls	r2, r3, #12
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b86:	461a      	mov	r2, r3
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	3301      	adds	r3, #1
 8006b92:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	3301      	adds	r3, #1
 8006b98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	61bb      	str	r3, [r7, #24]
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d3e2      	bcc.n	8006b7a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3724      	adds	r7, #36	@ 0x24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b08b      	sub	sp, #44	@ 0x2c
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	4613      	mov	r3, r2
 8006bce:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006bd8:	88fb      	ldrh	r3, [r7, #6]
 8006bda:	089b      	lsrs	r3, r3, #2
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006be0:	88fb      	ldrh	r3, [r7, #6]
 8006be2:	f003 0303 	and.w	r3, r3, #3
 8006be6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006be8:	2300      	movs	r3, #0
 8006bea:	623b      	str	r3, [r7, #32]
 8006bec:	e014      	b.n	8006c18 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	601a      	str	r2, [r3, #0]
    pDest++;
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c02:	3301      	adds	r3, #1
 8006c04:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	3301      	adds	r3, #1
 8006c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c0e:	3301      	adds	r3, #1
 8006c10:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006c12:	6a3b      	ldr	r3, [r7, #32]
 8006c14:	3301      	adds	r3, #1
 8006c16:	623b      	str	r3, [r7, #32]
 8006c18:	6a3a      	ldr	r2, [r7, #32]
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d3e6      	bcc.n	8006bee <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006c20:	8bfb      	ldrh	r3, [r7, #30]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d01e      	beq.n	8006c64 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c30:	461a      	mov	r2, r3
 8006c32:	f107 0310 	add.w	r3, r7, #16
 8006c36:	6812      	ldr	r2, [r2, #0]
 8006c38:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	6a3b      	ldr	r3, [r7, #32]
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	00db      	lsls	r3, r3, #3
 8006c42:	fa22 f303 	lsr.w	r3, r2, r3
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	701a      	strb	r2, [r3, #0]
      i++;
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	3301      	adds	r3, #1
 8006c50:	623b      	str	r3, [r7, #32]
      pDest++;
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	3301      	adds	r3, #1
 8006c56:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006c58:	8bfb      	ldrh	r3, [r7, #30]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006c5e:	8bfb      	ldrh	r3, [r7, #30]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d1ea      	bne.n	8006c3a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	372c      	adds	r7, #44	@ 0x2c
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b085      	sub	sp, #20
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	4013      	ands	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006ca8:	78fb      	ldrb	r3, [r7, #3]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	015a      	lsls	r2, r3, #5
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	4013      	ands	r3, r2
 8006cca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b083      	sub	sp, #12
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	f003 0301 	and.w	r3, r3, #1
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	370c      	adds	r7, #12
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3301      	adds	r3, #1
 8006d06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d0e:	d901      	bls.n	8006d14 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e022      	b.n	8006d5a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	daf2      	bge.n	8006d02 <USB_CoreReset+0xc>

  count = 10U;
 8006d1c:	230a      	movs	r3, #10
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006d20:	e002      	b.n	8006d28 <USB_CoreReset+0x32>
  {
    count--;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	3b01      	subs	r3, #1
 8006d26:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1f9      	bne.n	8006d22 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	f043 0201 	orr.w	r2, r3, #1
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d46:	d901      	bls.n	8006d4c <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e006      	b.n	8006d5a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d0f0      	beq.n	8006d3a <USB_CoreReset+0x44>

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
	...

08006d68 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d68:	b084      	sub	sp, #16
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b086      	sub	sp, #24
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
 8006d72:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006d76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d88:	461a      	mov	r2, r3
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d119      	bne.n	8006dda <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006da6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d10a      	bne.n	8006dc4 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006dbc:	f043 0304 	orr.w	r3, r3, #4
 8006dc0:	6013      	str	r3, [r2, #0]
 8006dc2:	e014      	b.n	8006dee <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006dd2:	f023 0304 	bic.w	r3, r3, #4
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	e009      	b.n	8006dee <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006de8:	f023 0304 	bic.w	r3, r3, #4
 8006dec:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006dee:	2110      	movs	r1, #16
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f7ff fe48 	bl	8006a86 <USB_FlushTxFifo>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d001      	beq.n	8006e00 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f7ff fe72 	bl	8006aea <USB_FlushRxFifo>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d001      	beq.n	8006e10 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006e10:	2300      	movs	r3, #0
 8006e12:	613b      	str	r3, [r7, #16]
 8006e14:	e015      	b.n	8006e42 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	015a      	lsls	r2, r3, #5
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e22:	461a      	mov	r2, r3
 8006e24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e28:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	015a      	lsls	r2, r3, #5
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	4413      	add	r3, r2
 8006e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e36:	461a      	mov	r2, r3
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006e46:	461a      	mov	r2, r3
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d3e3      	bcc.n	8006e16 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e5a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a18      	ldr	r2, [pc, #96]	@ (8006ec0 <USB_HostInit+0x158>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d10b      	bne.n	8006e7c <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ec4 <USB_HostInit+0x15c>)
 8006e70:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a14      	ldr	r2, [pc, #80]	@ (8006ec8 <USB_HostInit+0x160>)
 8006e76:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8006e7a:	e009      	b.n	8006e90 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2280      	movs	r2, #128	@ 0x80
 8006e80:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a11      	ldr	r2, [pc, #68]	@ (8006ecc <USB_HostInit+0x164>)
 8006e86:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a11      	ldr	r2, [pc, #68]	@ (8006ed0 <USB_HostInit+0x168>)
 8006e8c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006e90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d105      	bne.n	8006ea4 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	f043 0210 	orr.w	r2, r3, #16
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	699a      	ldr	r2, [r3, #24]
 8006ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed4 <USB_HostInit+0x16c>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006eb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3718      	adds	r7, #24
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ebc:	b004      	add	sp, #16
 8006ebe:	4770      	bx	lr
 8006ec0:	40040000 	.word	0x40040000
 8006ec4:	01000200 	.word	0x01000200
 8006ec8:	00e00300 	.word	0x00e00300
 8006ecc:	00600080 	.word	0x00600080
 8006ed0:	004000e0 	.word	0x004000e0
 8006ed4:	a3200008 	.word	0xa3200008

08006ed8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b085      	sub	sp, #20
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68fa      	ldr	r2, [r7, #12]
 8006ef2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006ef6:	f023 0303 	bic.w	r3, r3, #3
 8006efa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	78fb      	ldrb	r3, [r7, #3]
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	68f9      	ldr	r1, [r7, #12]
 8006f0c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006f10:	4313      	orrs	r3, r2
 8006f12:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006f14:	78fb      	ldrb	r3, [r7, #3]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d107      	bne.n	8006f2a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f20:	461a      	mov	r2, r3
 8006f22:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006f26:	6053      	str	r3, [r2, #4]
 8006f28:	e00c      	b.n	8006f44 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006f2a:	78fb      	ldrb	r3, [r7, #3]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d107      	bne.n	8006f40 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006f36:	461a      	mov	r2, r3
 8006f38:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006f3c:	6053      	str	r3, [r2, #4]
 8006f3e:	e001      	b.n	8006f44 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
	...

08006f54 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b08c      	sub	sp, #48	@ 0x30
 8006f58:	af02      	add	r7, sp, #8
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	785b      	ldrb	r3, [r3, #1]
 8006f6a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006f6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006f70:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	4a5d      	ldr	r2, [pc, #372]	@ (80070ec <USB_HC_StartXfer+0x198>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d12f      	bne.n	8006fda <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006f7a:	79fb      	ldrb	r3, [r7, #7]
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d11c      	bne.n	8006fba <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	7c9b      	ldrb	r3, [r3, #18]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d003      	beq.n	8006f90 <USB_HC_StartXfer+0x3c>
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	7c9b      	ldrb	r3, [r3, #18]
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d124      	bne.n	8006fda <USB_HC_StartXfer+0x86>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	799b      	ldrb	r3, [r3, #6]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d120      	bne.n	8006fda <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	6a3b      	ldr	r3, [r7, #32]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	0151      	lsls	r1, r2, #5
 8006faa:	6a3a      	ldr	r2, [r7, #32]
 8006fac:	440a      	add	r2, r1
 8006fae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb6:	60d3      	str	r3, [r2, #12]
 8006fb8:	e00f      	b.n	8006fda <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	791b      	ldrb	r3, [r3, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d10b      	bne.n	8006fda <USB_HC_StartXfer+0x86>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	795b      	ldrb	r3, [r3, #5]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d107      	bne.n	8006fda <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	785b      	ldrb	r3, [r3, #1]
 8006fce:	4619      	mov	r1, r3
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f000 fb6b 	bl	80076ac <USB_DoPing>
        return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e232      	b.n	8007440 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	799b      	ldrb	r3, [r3, #6]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d158      	bne.n	8007094 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	78db      	ldrb	r3, [r3, #3]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d007      	beq.n	8006ffe <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006fee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006ff0:	68ba      	ldr	r2, [r7, #8]
 8006ff2:	8a92      	ldrh	r2, [r2, #20]
 8006ff4:	fb03 f202 	mul.w	r2, r3, r2
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	61da      	str	r2, [r3, #28]
 8006ffc:	e07c      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	7c9b      	ldrb	r3, [r3, #18]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d130      	bne.n	8007068 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	2bbc      	cmp	r3, #188	@ 0xbc
 800700c:	d918      	bls.n	8007040 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	8a9b      	ldrh	r3, [r3, #20]
 8007012:	461a      	mov	r2, r3
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	69da      	ldr	r2, [r3, #28]
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d003      	beq.n	8007030 <USB_HC_StartXfer+0xdc>
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	2b02      	cmp	r3, #2
 800702e:	d103      	bne.n	8007038 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	2202      	movs	r2, #2
 8007034:	60da      	str	r2, [r3, #12]
 8007036:	e05f      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2201      	movs	r2, #1
 800703c:	60da      	str	r2, [r3, #12]
 800703e:	e05b      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	6a1a      	ldr	r2, [r3, #32]
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	2b01      	cmp	r3, #1
 800704e:	d007      	beq.n	8007060 <USB_HC_StartXfer+0x10c>
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	2b02      	cmp	r3, #2
 8007056:	d003      	beq.n	8007060 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2204      	movs	r2, #4
 800705c:	60da      	str	r2, [r3, #12]
 800705e:	e04b      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	2203      	movs	r2, #3
 8007064:	60da      	str	r2, [r3, #12]
 8007066:	e047      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007068:	79fb      	ldrb	r3, [r7, #7]
 800706a:	2b01      	cmp	r3, #1
 800706c:	d10d      	bne.n	800708a <USB_HC_StartXfer+0x136>
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	6a1b      	ldr	r3, [r3, #32]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	8a92      	ldrh	r2, [r2, #20]
 8007076:	4293      	cmp	r3, r2
 8007078:	d907      	bls.n	800708a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800707a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	8a92      	ldrh	r2, [r2, #20]
 8007080:	fb03 f202 	mul.w	r2, r3, r2
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	61da      	str	r2, [r3, #28]
 8007088:	e036      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	6a1a      	ldr	r2, [r3, #32]
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	61da      	str	r2, [r3, #28]
 8007092:	e031      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d018      	beq.n	80070ce <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	8a92      	ldrh	r2, [r2, #20]
 80070a4:	4413      	add	r3, r2
 80070a6:	3b01      	subs	r3, #1
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	8a92      	ldrh	r2, [r2, #20]
 80070ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80070b0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80070b2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80070b4:	8b7b      	ldrh	r3, [r7, #26]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d90b      	bls.n	80070d2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80070ba:	8b7b      	ldrh	r3, [r7, #26]
 80070bc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80070be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80070c0:	68ba      	ldr	r2, [r7, #8]
 80070c2:	8a92      	ldrh	r2, [r2, #20]
 80070c4:	fb03 f202 	mul.w	r2, r3, r2
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	61da      	str	r2, [r3, #28]
 80070cc:	e001      	b.n	80070d2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80070ce:	2301      	movs	r3, #1
 80070d0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	78db      	ldrb	r3, [r3, #3]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d00a      	beq.n	80070f0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80070da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	8a92      	ldrh	r2, [r2, #20]
 80070e0:	fb03 f202 	mul.w	r2, r3, r2
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	61da      	str	r2, [r3, #28]
 80070e8:	e006      	b.n	80070f8 <USB_HC_StartXfer+0x1a4>
 80070ea:	bf00      	nop
 80070ec:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	6a1a      	ldr	r2, [r3, #32]
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	69db      	ldr	r3, [r3, #28]
 80070fc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007100:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007102:	04d9      	lsls	r1, r3, #19
 8007104:	4ba3      	ldr	r3, [pc, #652]	@ (8007394 <USB_HC_StartXfer+0x440>)
 8007106:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007108:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	7d9b      	ldrb	r3, [r3, #22]
 800710e:	075b      	lsls	r3, r3, #29
 8007110:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007114:	69f9      	ldr	r1, [r7, #28]
 8007116:	0148      	lsls	r0, r1, #5
 8007118:	6a39      	ldr	r1, [r7, #32]
 800711a:	4401      	add	r1, r0
 800711c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007120:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007122:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007124:	79fb      	ldrb	r3, [r7, #7]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d009      	beq.n	800713e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	6999      	ldr	r1, [r3, #24]
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	6a3b      	ldr	r3, [r7, #32]
 8007134:	4413      	add	r3, r2
 8007136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800713a:	460a      	mov	r2, r1
 800713c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	2b00      	cmp	r3, #0
 800714c:	bf0c      	ite	eq
 800714e:	2301      	moveq	r3, #1
 8007150:	2300      	movne	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	4413      	add	r3, r2
 800715e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	69fa      	ldr	r2, [r7, #28]
 8007166:	0151      	lsls	r1, r2, #5
 8007168:	6a3a      	ldr	r2, [r7, #32]
 800716a:	440a      	add	r2, r1
 800716c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007170:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007174:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	015a      	lsls	r2, r3, #5
 800717a:	6a3b      	ldr	r3, [r7, #32]
 800717c:	4413      	add	r3, r2
 800717e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	7e7b      	ldrb	r3, [r7, #25]
 8007186:	075b      	lsls	r3, r3, #29
 8007188:	69f9      	ldr	r1, [r7, #28]
 800718a:	0148      	lsls	r0, r1, #5
 800718c:	6a39      	ldr	r1, [r7, #32]
 800718e:	4401      	add	r1, r0
 8007190:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007194:	4313      	orrs	r3, r2
 8007196:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	799b      	ldrb	r3, [r3, #6]
 800719c:	2b01      	cmp	r3, #1
 800719e:	f040 80c3 	bne.w	8007328 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	7c5b      	ldrb	r3, [r3, #17]
 80071a6:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80071ac:	4313      	orrs	r3, r2
 80071ae:	69fa      	ldr	r2, [r7, #28]
 80071b0:	0151      	lsls	r1, r2, #5
 80071b2:	6a3a      	ldr	r2, [r7, #32]
 80071b4:	440a      	add	r2, r1
 80071b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80071ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80071be:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	0151      	lsls	r1, r2, #5
 80071d2:	6a3a      	ldr	r2, [r7, #32]
 80071d4:	440a      	add	r2, r1
 80071d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071da:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80071de:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	79db      	ldrb	r3, [r3, #7]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d123      	bne.n	8007230 <USB_HC_StartXfer+0x2dc>
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	78db      	ldrb	r3, [r3, #3]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d11f      	bne.n	8007230 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	6a3b      	ldr	r3, [r7, #32]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	69fa      	ldr	r2, [r7, #28]
 8007200:	0151      	lsls	r1, r2, #5
 8007202:	6a3a      	ldr	r2, [r7, #32]
 8007204:	440a      	add	r2, r1
 8007206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800720a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800720e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	4413      	add	r3, r2
 8007218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	69fa      	ldr	r2, [r7, #28]
 8007220:	0151      	lsls	r1, r2, #5
 8007222:	6a3a      	ldr	r2, [r7, #32]
 8007224:	440a      	add	r2, r1
 8007226:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800722a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800722e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	7c9b      	ldrb	r3, [r3, #18]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d003      	beq.n	8007240 <USB_HC_StartXfer+0x2ec>
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	7c9b      	ldrb	r3, [r3, #18]
 800723c:	2b03      	cmp	r3, #3
 800723e:	d117      	bne.n	8007270 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007244:	2b01      	cmp	r3, #1
 8007246:	d113      	bne.n	8007270 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	78db      	ldrb	r3, [r3, #3]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d10f      	bne.n	8007270 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	015a      	lsls	r2, r3, #5
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	4413      	add	r3, r2
 8007258:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	69fa      	ldr	r2, [r7, #28]
 8007260:	0151      	lsls	r1, r2, #5
 8007262:	6a3a      	ldr	r2, [r7, #32]
 8007264:	440a      	add	r2, r1
 8007266:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800726a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800726e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	7c9b      	ldrb	r3, [r3, #18]
 8007274:	2b01      	cmp	r3, #1
 8007276:	d162      	bne.n	800733e <USB_HC_StartXfer+0x3ea>
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	78db      	ldrb	r3, [r3, #3]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d15e      	bne.n	800733e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	3b01      	subs	r3, #1
 8007286:	2b03      	cmp	r3, #3
 8007288:	d858      	bhi.n	800733c <USB_HC_StartXfer+0x3e8>
 800728a:	a201      	add	r2, pc, #4	@ (adr r2, 8007290 <USB_HC_StartXfer+0x33c>)
 800728c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007290:	080072a1 	.word	0x080072a1
 8007294:	080072c3 	.word	0x080072c3
 8007298:	080072e5 	.word	0x080072e5
 800729c:	08007307 	.word	0x08007307
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	015a      	lsls	r2, r3, #5
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	4413      	add	r3, r2
 80072a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	0151      	lsls	r1, r2, #5
 80072b2:	6a3a      	ldr	r2, [r7, #32]
 80072b4:	440a      	add	r2, r1
 80072b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072be:	6053      	str	r3, [r2, #4]
          break;
 80072c0:	e03d      	b.n	800733e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	015a      	lsls	r2, r3, #5
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	4413      	add	r3, r2
 80072ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	69fa      	ldr	r2, [r7, #28]
 80072d2:	0151      	lsls	r1, r2, #5
 80072d4:	6a3a      	ldr	r2, [r7, #32]
 80072d6:	440a      	add	r2, r1
 80072d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072dc:	f043 030e 	orr.w	r3, r3, #14
 80072e0:	6053      	str	r3, [r2, #4]
          break;
 80072e2:	e02c      	b.n	800733e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	6a3b      	ldr	r3, [r7, #32]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	69fa      	ldr	r2, [r7, #28]
 80072f4:	0151      	lsls	r1, r2, #5
 80072f6:	6a3a      	ldr	r2, [r7, #32]
 80072f8:	440a      	add	r2, r1
 80072fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007302:	6053      	str	r3, [r2, #4]
          break;
 8007304:	e01b      	b.n	800733e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	6a3b      	ldr	r3, [r7, #32]
 800730c:	4413      	add	r3, r2
 800730e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	0151      	lsls	r1, r2, #5
 8007318:	6a3a      	ldr	r2, [r7, #32]
 800731a:	440a      	add	r2, r1
 800731c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007320:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007324:	6053      	str	r3, [r2, #4]
          break;
 8007326:	e00a      	b.n	800733e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	015a      	lsls	r2, r3, #5
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	4413      	add	r3, r2
 8007330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007334:	461a      	mov	r2, r3
 8007336:	2300      	movs	r3, #0
 8007338:	6053      	str	r3, [r2, #4]
 800733a:	e000      	b.n	800733e <USB_HC_StartXfer+0x3ea>
          break;
 800733c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	6a3b      	ldr	r3, [r7, #32]
 8007344:	4413      	add	r3, r2
 8007346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007354:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	78db      	ldrb	r3, [r3, #3]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d004      	beq.n	8007368 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007364:	613b      	str	r3, [r7, #16]
 8007366:	e003      	b.n	8007370 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800736e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007376:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	4413      	add	r3, r2
 8007380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007384:	461a      	mov	r2, r3
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800738a:	79fb      	ldrb	r3, [r7, #7]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d003      	beq.n	8007398 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	e055      	b.n	8007440 <USB_HC_StartXfer+0x4ec>
 8007394:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	78db      	ldrb	r3, [r3, #3]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d14e      	bne.n	800743e <USB_HC_StartXfer+0x4ea>
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	6a1b      	ldr	r3, [r3, #32]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d04a      	beq.n	800743e <USB_HC_StartXfer+0x4ea>
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	79db      	ldrb	r3, [r3, #7]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d146      	bne.n	800743e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	7c9b      	ldrb	r3, [r3, #18]
 80073b4:	2b03      	cmp	r3, #3
 80073b6:	d831      	bhi.n	800741c <USB_HC_StartXfer+0x4c8>
 80073b8:	a201      	add	r2, pc, #4	@ (adr r2, 80073c0 <USB_HC_StartXfer+0x46c>)
 80073ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073be:	bf00      	nop
 80073c0:	080073d1 	.word	0x080073d1
 80073c4:	080073f5 	.word	0x080073f5
 80073c8:	080073d1 	.word	0x080073d1
 80073cc:	080073f5 	.word	0x080073f5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	3303      	adds	r3, #3
 80073d6:	089b      	lsrs	r3, r3, #2
 80073d8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80073da:	8afa      	ldrh	r2, [r7, #22]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d91c      	bls.n	8007420 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	f043 0220 	orr.w	r2, r3, #32
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80073f2:	e015      	b.n	8007420 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	3303      	adds	r3, #3
 80073fa:	089b      	lsrs	r3, r3, #2
 80073fc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80073fe:	8afa      	ldrh	r2, [r7, #22]
 8007400:	6a3b      	ldr	r3, [r7, #32]
 8007402:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	b29b      	uxth	r3, r3
 800740a:	429a      	cmp	r2, r3
 800740c:	d90a      	bls.n	8007424 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	619a      	str	r2, [r3, #24]
        }
        break;
 800741a:	e003      	b.n	8007424 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800741c:	bf00      	nop
 800741e:	e002      	b.n	8007426 <USB_HC_StartXfer+0x4d2>
        break;
 8007420:	bf00      	nop
 8007422:	e000      	b.n	8007426 <USB_HC_StartXfer+0x4d2>
        break;
 8007424:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	6999      	ldr	r1, [r3, #24]
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	785a      	ldrb	r2, [r3, #1]
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	6a1b      	ldr	r3, [r3, #32]
 8007432:	b29b      	uxth	r3, r3
 8007434:	2000      	movs	r0, #0
 8007436:	9000      	str	r0, [sp, #0]
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f7ff fb84 	bl	8006b46 <USB_WritePacket>
  }

  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3728      	adds	r7, #40	@ 0x28
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	b29b      	uxth	r3, r3
}
 800745e:	4618      	mov	r0, r3
 8007460:	3714      	adds	r7, #20
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr

0800746a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800746a:	b480      	push	{r7}
 800746c:	b089      	sub	sp, #36	@ 0x24
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
 8007472:	460b      	mov	r3, r1
 8007474:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800747a:	78fb      	ldrb	r3, [r7, #3]
 800747c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	015a      	lsls	r2, r3, #5
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	4413      	add	r3, r2
 800748a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	0c9b      	lsrs	r3, r3, #18
 8007492:	f003 0303 	and.w	r3, r3, #3
 8007496:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	0fdb      	lsrs	r3, r3, #31
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	015a      	lsls	r2, r3, #5
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	4413      	add	r3, r2
 80074b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	0fdb      	lsrs	r3, r3, #31
 80074be:	f003 0301 	and.w	r3, r3, #1
 80074c2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f003 0320 	and.w	r3, r3, #32
 80074cc:	2b20      	cmp	r3, #32
 80074ce:	d10d      	bne.n	80074ec <USB_HC_Halt+0x82>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10a      	bne.n	80074ec <USB_HC_Halt+0x82>
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d005      	beq.n	80074e8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d002      	beq.n	80074e8 <USB_HC_Halt+0x7e>
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	2b03      	cmp	r3, #3
 80074e6:	d101      	bne.n	80074ec <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80074e8:	2300      	movs	r3, #0
 80074ea:	e0d8      	b.n	800769e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <USB_HC_Halt+0x8e>
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d173      	bne.n	80075e0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	0151      	lsls	r1, r2, #5
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	440a      	add	r2, r1
 800750e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007512:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007516:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f003 0320 	and.w	r3, r3, #32
 8007520:	2b00      	cmp	r3, #0
 8007522:	d14a      	bne.n	80075ba <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007528:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800752c:	2b00      	cmp	r3, #0
 800752e:	d133      	bne.n	8007598 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	015a      	lsls	r2, r3, #5
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	4413      	add	r3, r2
 8007538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69ba      	ldr	r2, [r7, #24]
 8007540:	0151      	lsls	r1, r2, #5
 8007542:	69fa      	ldr	r2, [r7, #28]
 8007544:	440a      	add	r2, r1
 8007546:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800754a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800754e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	015a      	lsls	r2, r3, #5
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	4413      	add	r3, r2
 8007558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	0151      	lsls	r1, r2, #5
 8007562:	69fa      	ldr	r2, [r7, #28]
 8007564:	440a      	add	r2, r1
 8007566:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800756a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800756e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	3301      	adds	r3, #1
 8007574:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800757c:	d82e      	bhi.n	80075dc <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	015a      	lsls	r2, r3, #5
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	4413      	add	r3, r2
 8007586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007590:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007594:	d0ec      	beq.n	8007570 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007596:	e081      	b.n	800769c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	015a      	lsls	r2, r3, #5
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	4413      	add	r3, r2
 80075a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	0151      	lsls	r1, r2, #5
 80075aa:	69fa      	ldr	r2, [r7, #28]
 80075ac:	440a      	add	r2, r1
 80075ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80075b6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80075b8:	e070      	b.n	800769c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	69ba      	ldr	r2, [r7, #24]
 80075ca:	0151      	lsls	r1, r2, #5
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	440a      	add	r2, r1
 80075d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80075d8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80075da:	e05f      	b.n	800769c <USB_HC_Halt+0x232>
            break;
 80075dc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80075de:	e05d      	b.n	800769c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	69fb      	ldr	r3, [r7, #28]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	69ba      	ldr	r2, [r7, #24]
 80075f0:	0151      	lsls	r1, r2, #5
 80075f2:	69fa      	ldr	r2, [r7, #28]
 80075f4:	440a      	add	r2, r1
 80075f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80075fe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800760c:	2b00      	cmp	r3, #0
 800760e:	d133      	bne.n	8007678 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	015a      	lsls	r2, r3, #5
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	4413      	add	r3, r2
 8007618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	0151      	lsls	r1, r2, #5
 8007622:	69fa      	ldr	r2, [r7, #28]
 8007624:	440a      	add	r2, r1
 8007626:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800762a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800762e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	4413      	add	r3, r2
 8007638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	69ba      	ldr	r2, [r7, #24]
 8007640:	0151      	lsls	r1, r2, #5
 8007642:	69fa      	ldr	r2, [r7, #28]
 8007644:	440a      	add	r2, r1
 8007646:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800764a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800764e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	3301      	adds	r3, #1
 8007654:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800765c:	d81d      	bhi.n	800769a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	015a      	lsls	r2, r3, #5
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	4413      	add	r3, r2
 8007666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007670:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007674:	d0ec      	beq.n	8007650 <USB_HC_Halt+0x1e6>
 8007676:	e011      	b.n	800769c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	69fa      	ldr	r2, [r7, #28]
 800768c:	440a      	add	r2, r1
 800768e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007692:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	e000      	b.n	800769c <USB_HC_Halt+0x232>
          break;
 800769a:	bf00      	nop
    }
  }

  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3724      	adds	r7, #36	@ 0x24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
	...

080076ac <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	460b      	mov	r3, r1
 80076b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80076bc:	78fb      	ldrb	r3, [r7, #3]
 80076be:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80076c0:	2301      	movs	r3, #1
 80076c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	04da      	lsls	r2, r3, #19
 80076c8:	4b15      	ldr	r3, [pc, #84]	@ (8007720 <USB_DoPing+0x74>)
 80076ca:	4013      	ands	r3, r2
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	0151      	lsls	r1, r2, #5
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	440a      	add	r2, r1
 80076d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076dc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	015a      	lsls	r2, r3, #5
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	4413      	add	r3, r2
 80076e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80076f4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076fc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	4413      	add	r3, r2
 8007706:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800770a:	461a      	mov	r2, r3
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	1ff80000 	.word	0x1ff80000

08007724 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b08e      	sub	sp, #56	@ 0x38
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8007732:	2234      	movs	r2, #52	@ 0x34
 8007734:	2100      	movs	r1, #0
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f001 fa2d 	bl	8008b96 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	f023 0303 	bic.w	r3, r3, #3
 8007742:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	68ba      	ldr	r2, [r7, #8]
 8007748:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	f1a3 0208 	sub.w	r2, r3, #8
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2202      	movs	r2, #2
 8007770:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8007776:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	4413      	add	r3, r2
 800777c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800777e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007780:	3b04      	subs	r3, #4
 8007782:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8007788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800778a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800778c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800778e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007790:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8007792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007794:	3b04      	subs	r3, #4
 8007796:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8007798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800779c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 80077a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80077aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077ae:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80077b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b6:	3304      	adds	r3, #4
 80077b8:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80077ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80077be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c0:	4a1f      	ldr	r2, [pc, #124]	@ (8007840 <_tx_byte_pool_create+0x11c>)
 80077c2:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	621a      	str	r2, [r3, #32]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80077ca:	f3ef 8310 	mrs	r3, PRIMASK
 80077ce:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 80077d0:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 80077d2:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80077d4:	b672      	cpsid	i
#endif
    return(int_posture);
 80077d6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80077d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4a19      	ldr	r2, [pc, #100]	@ (8007844 <_tx_byte_pool_create+0x120>)
 80077de:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80077e0:	4b19      	ldr	r3, [pc, #100]	@ (8007848 <_tx_byte_pool_create+0x124>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d109      	bne.n	80077fc <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80077e8:	4a18      	ldr	r2, [pc, #96]	@ (800784c <_tx_byte_pool_create+0x128>)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80077fa:	e011      	b.n	8007820 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80077fc:	4b13      	ldr	r3, [pc, #76]	@ (800784c <_tx_byte_pool_create+0x128>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007806:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800780e:	69fb      	ldr	r3, [r7, #28]
 8007810:	68fa      	ldr	r2, [r7, #12]
 8007812:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	69fa      	ldr	r2, [r7, #28]
 8007818:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	6a3a      	ldr	r2, [r7, #32]
 800781e:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8007820:	4b09      	ldr	r3, [pc, #36]	@ (8007848 <_tx_byte_pool_create+0x124>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3301      	adds	r3, #1
 8007826:	4a08      	ldr	r2, [pc, #32]	@ (8007848 <_tx_byte_pool_create+0x124>)
 8007828:	6013      	str	r3, [r2, #0]
 800782a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	f383 8810 	msr	PRIMASK, r3
}
 8007834:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3738      	adds	r7, #56	@ 0x38
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	ffffeeee 	.word	0xffffeeee
 8007844:	42595445 	.word	0x42595445
 8007848:	20008b98 	.word	0x20008b98
 800784c:	20008b94 	.word	0x20008b94

08007850 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8007854:	f000 f9b8 	bl	8007bc8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8007858:	f000 fd40 	bl	80082dc <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800785c:	4b12      	ldr	r3, [pc, #72]	@ (80078a8 <_tx_initialize_high_level+0x58>)
 800785e:	2200      	movs	r2, #0
 8007860:	601a      	str	r2, [r3, #0]
 8007862:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <_tx_initialize_high_level+0x5c>)
 8007864:	2200      	movs	r2, #0
 8007866:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8007868:	4b11      	ldr	r3, [pc, #68]	@ (80078b0 <_tx_initialize_high_level+0x60>)
 800786a:	2200      	movs	r2, #0
 800786c:	601a      	str	r2, [r3, #0]
 800786e:	4b11      	ldr	r3, [pc, #68]	@ (80078b4 <_tx_initialize_high_level+0x64>)
 8007870:	2200      	movs	r2, #0
 8007872:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8007874:	4b10      	ldr	r3, [pc, #64]	@ (80078b8 <_tx_initialize_high_level+0x68>)
 8007876:	2200      	movs	r2, #0
 8007878:	601a      	str	r2, [r3, #0]
 800787a:	4b10      	ldr	r3, [pc, #64]	@ (80078bc <_tx_initialize_high_level+0x6c>)
 800787c:	2200      	movs	r2, #0
 800787e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8007880:	4b0f      	ldr	r3, [pc, #60]	@ (80078c0 <_tx_initialize_high_level+0x70>)
 8007882:	2200      	movs	r2, #0
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	4b0f      	ldr	r3, [pc, #60]	@ (80078c4 <_tx_initialize_high_level+0x74>)
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800788c:	4b0e      	ldr	r3, [pc, #56]	@ (80078c8 <_tx_initialize_high_level+0x78>)
 800788e:	2200      	movs	r2, #0
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	4b0e      	ldr	r3, [pc, #56]	@ (80078cc <_tx_initialize_high_level+0x7c>)
 8007894:	2200      	movs	r2, #0
 8007896:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8007898:	4b0d      	ldr	r3, [pc, #52]	@ (80078d0 <_tx_initialize_high_level+0x80>)
 800789a:	2200      	movs	r2, #0
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	4b0d      	ldr	r3, [pc, #52]	@ (80078d4 <_tx_initialize_high_level+0x84>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	601a      	str	r2, [r3, #0]
#endif
}
 80078a4:	bf00      	nop
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	20008b6c 	.word	0x20008b6c
 80078ac:	20008b70 	.word	0x20008b70
 80078b0:	20008b74 	.word	0x20008b74
 80078b4:	20008b78 	.word	0x20008b78
 80078b8:	20008b7c 	.word	0x20008b7c
 80078bc:	20008b80 	.word	0x20008b80
 80078c0:	20008b8c 	.word	0x20008b8c
 80078c4:	20008b90 	.word	0x20008b90
 80078c8:	20008b94 	.word	0x20008b94
 80078cc:	20008b98 	.word	0x20008b98
 80078d0:	20008b84 	.word	0x20008b84
 80078d4:	20008b88 	.word	0x20008b88

080078d8 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80078dc:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <_tx_initialize_kernel_enter+0x48>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 80078e4:	d00c      	beq.n	8007900 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80078e6:	4b0e      	ldr	r3, [pc, #56]	@ (8007920 <_tx_initialize_kernel_enter+0x48>)
 80078e8:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80078ec:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80078ee:	f7f8 fc8f 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80078f2:	f7ff ffad 	bl	8007850 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80078f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007924 <_tx_initialize_kernel_enter+0x4c>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3301      	adds	r3, #1
 80078fc:	4a09      	ldr	r2, [pc, #36]	@ (8007924 <_tx_initialize_kernel_enter+0x4c>)
 80078fe:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8007900:	4b07      	ldr	r3, [pc, #28]	@ (8007920 <_tx_initialize_kernel_enter+0x48>)
 8007902:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8007906:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8007908:	4b07      	ldr	r3, [pc, #28]	@ (8007928 <_tx_initialize_kernel_enter+0x50>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4618      	mov	r0, r3
 800790e:	f7f8 ff31 	bl	8000774 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8007912:	4b03      	ldr	r3, [pc, #12]	@ (8007920 <_tx_initialize_kernel_enter+0x48>)
 8007914:	2200      	movs	r2, #0
 8007916:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8007918:	f7f8 fcba 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800791c:	bf00      	nop
 800791e:	bd80      	pop	{r7, pc}
 8007920:	2000000c 	.word	0x2000000c
 8007924:	20008c3c 	.word	0x20008c3c
 8007928:	20008b9c 	.word	0x20008b9c

0800792c <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b08c      	sub	sp, #48	@ 0x30
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007934:	f3ef 8310 	mrs	r3, PRIMASK
 8007938:	61bb      	str	r3, [r7, #24]
    return(posture);
 800793a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800793c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800793e:	b672      	cpsid	i
    return(int_posture);
 8007940:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 8007942:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800794a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10a      	bne.n	8007966 <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	1c5a      	adds	r2, r3, #1
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	609a      	str	r2, [r3, #8]
 800795a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800795c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	f383 8810 	msr	PRIMASK, r3
}
 8007964:	e033      	b.n	80079ce <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800796c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796e:	3b01      	subs	r3, #1
 8007970:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 8007972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007974:	2b00      	cmp	r3, #0
 8007976:	d103      	bne.n	8007980 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	60da      	str	r2, [r3, #12]
 800797e:	e00e      	b.n	800799e <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8007980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007984:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a3a      	ldr	r2, [r7, #32]
 800798a:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007990:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8007992:	6a3b      	ldr	r3, [r7, #32]
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	6a3a      	ldr	r2, [r7, #32]
 800799c:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079a2:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80079a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a6:	2200      	movs	r2, #0
 80079a8:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80079aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ac:	2200      	movs	r2, #0
 80079ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 80079b2:	4b09      	ldr	r3, [pc, #36]	@ (80079d8 <_tx_semaphore_put+0xac>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3301      	adds	r3, #1
 80079b8:	4a07      	ldr	r2, [pc, #28]	@ (80079d8 <_tx_semaphore_put+0xac>)
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079be:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f383 8810 	msr	PRIMASK, r3
}
 80079c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 80079c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079ca:	f000 f9bf 	bl	8007d4c <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3730      	adds	r7, #48	@ 0x30
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	20008c3c 	.word	0x20008c3c

080079dc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b092      	sub	sp, #72	@ 0x48
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 80079ea:	2300      	movs	r3, #0
 80079ec:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 80079ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079f0:	21ef      	movs	r1, #239	@ 0xef
 80079f2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80079f4:	f001 f8cf 	bl	8008b96 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 80079f8:	22b0      	movs	r2, #176	@ 0xb0
 80079fa:	2100      	movs	r1, #0
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f001 f8ca 	bl	8008b96 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	68ba      	ldr	r2, [r7, #8]
 8007a06:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a18:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a1e:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a24:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a2a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a32:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007a38:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8007a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8007a46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a4c:	4413      	add	r3, r2
 8007a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007a54:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8007a56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d007      	beq.n	8007a6e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2200      	movs	r2, #0
 8007a62:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8007a6c:	e006      	b.n	8007a7c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a72:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007a78:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2203      	movs	r2, #3
 8007a80:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	4a48      	ldr	r2, [pc, #288]	@ (8007ba8 <_tx_thread_create+0x1cc>)
 8007a86:	655a      	str	r2, [r3, #84]	@ 0x54
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8007a8e:	4947      	ldr	r1, [pc, #284]	@ (8007bac <_tx_thread_create+0x1d0>)
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f7f8 fc5d 	bl	8000350 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007a96:	f3ef 8310 	mrs	r3, PRIMASK
 8007a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007aa0:	b672      	cpsid	i
    return(int_posture);
 8007aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8007aa4:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	4a41      	ldr	r2, [pc, #260]	@ (8007bb0 <_tx_thread_create+0x1d4>)
 8007aaa:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8007aac:	4b41      	ldr	r3, [pc, #260]	@ (8007bb4 <_tx_thread_create+0x1d8>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10b      	bne.n	8007acc <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8007ab4:	4a40      	ldr	r2, [pc, #256]	@ (8007bb8 <_tx_thread_create+0x1dc>)
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8007aca:	e016      	b.n	8007afa <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8007acc:	4b3a      	ldr	r3, [pc, #232]	@ (8007bb8 <_tx_thread_create+0x1dc>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8007ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ad8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8007ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8007ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae4:	68fa      	ldr	r2, [r7, #12]
 8007ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8007afa:	4b2e      	ldr	r3, [pc, #184]	@ (8007bb4 <_tx_thread_create+0x1d8>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	3301      	adds	r3, #1
 8007b00:	4a2c      	ldr	r2, [pc, #176]	@ (8007bb4 <_tx_thread_create+0x1d8>)
 8007b02:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8007b04:	4b2d      	ldr	r3, [pc, #180]	@ (8007bbc <_tx_thread_create+0x1e0>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	4a2c      	ldr	r2, [pc, #176]	@ (8007bbc <_tx_thread_create+0x1e0>)
 8007b0c:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8007b0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d129      	bne.n	8007b68 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007b14:	f3ef 8305 	mrs	r3, IPSR
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8007b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8007b1c:	4b28      	ldr	r3, [pc, #160]	@ (8007bc0 <_tx_thread_create+0x1e4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007b26:	d30d      	bcc.n	8007b44 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8007b28:	4b26      	ldr	r3, [pc, #152]	@ (8007bc4 <_tx_thread_create+0x1e8>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8007b2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d009      	beq.n	8007b48 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8007b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b38:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8007b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007b42:	e001      	b.n	8007b48 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8007b44:	2300      	movs	r3, #0
 8007b46:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b4c:	6a3b      	ldr	r3, [r7, #32]
 8007b4e:	f383 8810 	msr	PRIMASK, r3
}
 8007b52:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 f8f9 	bl	8007d4c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8007b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d01e      	beq.n	8007b9e <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8007b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b64:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007b66:	e01a      	b.n	8007b9e <_tx_thread_create+0x1c2>
 8007b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	f383 8810 	msr	PRIMASK, r3
}
 8007b72:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007b74:	f3ef 8310 	mrs	r3, PRIMASK
 8007b78:	61bb      	str	r3, [r7, #24]
    return(posture);
 8007b7a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8007b7c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007b7e:	b672      	cpsid	i
    return(int_posture);
 8007b80:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8007b82:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8007b84:	4b0d      	ldr	r3, [pc, #52]	@ (8007bbc <_tx_thread_create+0x1e0>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8007bbc <_tx_thread_create+0x1e0>)
 8007b8c:	6013      	str	r3, [r2, #0]
 8007b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b90:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	f383 8810 	msr	PRIMASK, r3
}
 8007b98:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8007b9a:	f000 f89d 	bl	8007cd8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3748      	adds	r7, #72	@ 0x48
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	08008221 	.word	0x08008221
 8007bac:	08007c41 	.word	0x08007c41
 8007bb0:	54485244 	.word	0x54485244
 8007bb4:	20008bb0 	.word	0x20008bb0
 8007bb8:	20008bac 	.word	0x20008bac
 8007bbc:	20008c3c 	.word	0x20008c3c
 8007bc0:	2000000c 	.word	0x2000000c
 8007bc4:	20008ba8 	.word	0x20008ba8

08007bc8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8007bcc:	4b12      	ldr	r3, [pc, #72]	@ (8007c18 <_tx_thread_initialize+0x50>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8007bd2:	4b12      	ldr	r3, [pc, #72]	@ (8007c1c <_tx_thread_initialize+0x54>)
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8007bd8:	4b11      	ldr	r3, [pc, #68]	@ (8007c20 <_tx_thread_initialize+0x58>)
 8007bda:	2200      	movs	r2, #0
 8007bdc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007bde:	4b11      	ldr	r3, [pc, #68]	@ (8007c24 <_tx_thread_initialize+0x5c>)
 8007be0:	2220      	movs	r2, #32
 8007be2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8007be4:	2280      	movs	r2, #128	@ 0x80
 8007be6:	2100      	movs	r1, #0
 8007be8:	480f      	ldr	r0, [pc, #60]	@ (8007c28 <_tx_thread_initialize+0x60>)
 8007bea:	f000 ffd4 	bl	8008b96 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8007bee:	4b0f      	ldr	r3, [pc, #60]	@ (8007c2c <_tx_thread_initialize+0x64>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8007bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8007c30 <_tx_thread_initialize+0x68>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8007bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8007c34 <_tx_thread_initialize+0x6c>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8007c00:	4b0d      	ldr	r3, [pc, #52]	@ (8007c38 <_tx_thread_initialize+0x70>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8007c06:	4b0d      	ldr	r3, [pc, #52]	@ (8007c3c <_tx_thread_initialize+0x74>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8007c0e:	4a0b      	ldr	r2, [pc, #44]	@ (8007c3c <_tx_thread_initialize+0x74>)
 8007c10:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8007c12:	bf00      	nop
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	20008ba4 	.word	0x20008ba4
 8007c1c:	20008ba8 	.word	0x20008ba8
 8007c20:	20008bb4 	.word	0x20008bb4
 8007c24:	20008bb8 	.word	0x20008bb8
 8007c28:	20008bbc 	.word	0x20008bbc
 8007c2c:	20008bac 	.word	0x20008bac
 8007c30:	20008bb0 	.word	0x20008bb0
 8007c34:	20008c3c 	.word	0x20008c3c
 8007c38:	20008c40 	.word	0x20008c40
 8007c3c:	20008c44 	.word	0x20008c44

08007c40 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8007c46:	4b21      	ldr	r3, [pc, #132]	@ (8007ccc <_tx_thread_shell_entry+0x8c>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c50:	69fa      	ldr	r2, [r7, #28]
 8007c52:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007c54:	4610      	mov	r0, r2
 8007c56:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8007c58:	4b1d      	ldr	r3, [pc, #116]	@ (8007cd0 <_tx_thread_shell_entry+0x90>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d003      	beq.n	8007c68 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8007c60:	4b1b      	ldr	r3, [pc, #108]	@ (8007cd0 <_tx_thread_shell_entry+0x90>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	69f8      	ldr	r0, [r7, #28]
 8007c66:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007c68:	f3ef 8310 	mrs	r3, PRIMASK
 8007c6c:	607b      	str	r3, [r7, #4]
    return(posture);
 8007c6e:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8007c70:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007c72:	b672      	cpsid	i
    return(int_posture);
 8007c74:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8007c76:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	2201      	movs	r2, #1
 8007c82:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	2200      	movs	r2, #0
 8007c88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8007c8a:	4b12      	ldr	r3, [pc, #72]	@ (8007cd4 <_tx_thread_shell_entry+0x94>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	3301      	adds	r3, #1
 8007c90:	4a10      	ldr	r2, [pc, #64]	@ (8007cd4 <_tx_thread_shell_entry+0x94>)
 8007c92:	6013      	str	r3, [r2, #0]
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	f383 8810 	msr	PRIMASK, r3
}
 8007c9e:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8007ca0:	f3ef 8314 	mrs	r3, CONTROL
 8007ca4:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8007ca6:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8007ca8:	617b      	str	r3, [r7, #20]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f023 0304 	bic.w	r3, r3, #4
 8007cb0:	617b      	str	r3, [r7, #20]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	f383 8814 	msr	CONTROL, r3
}
 8007cbc:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8007cbe:	69f8      	ldr	r0, [r7, #28]
 8007cc0:	f000 f944 	bl	8007f4c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8007cc4:	bf00      	nop
 8007cc6:	3720      	adds	r7, #32
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	20008ba4 	.word	0x20008ba4
 8007cd0:	20008c40 	.word	0x20008c40
 8007cd4:	20008c3c 	.word	0x20008c3c

08007cd8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b089      	sub	sp, #36	@ 0x24
 8007cdc:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007cde:	4b17      	ldr	r3, [pc, #92]	@ (8007d3c <_tx_thread_system_preempt_check+0x64>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8007ce4:	69fb      	ldr	r3, [r7, #28]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d121      	bne.n	8007d2e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8007cea:	4b15      	ldr	r3, [pc, #84]	@ (8007d40 <_tx_thread_system_preempt_check+0x68>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8007cf0:	4b14      	ldr	r3, [pc, #80]	@ (8007d44 <_tx_thread_system_preempt_check+0x6c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8007cf6:	69ba      	ldr	r2, [r7, #24]
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d017      	beq.n	8007d2e <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007cfe:	4b12      	ldr	r3, [pc, #72]	@ (8007d48 <_tx_thread_system_preempt_check+0x70>)
 8007d00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d04:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007d06:	f3ef 8305 	mrs	r3, IPSR
 8007d0a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007d0c:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10c      	bne.n	8007d2c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d12:	f3ef 8310 	mrs	r3, PRIMASK
 8007d16:	60fb      	str	r3, [r7, #12]
    return(posture);
 8007d18:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8007d1a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007d1c:	b662      	cpsie	i
}
 8007d1e:	bf00      	nop
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f383 8810 	msr	PRIMASK, r3
}
 8007d2a:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8007d2c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8007d2e:	bf00      	nop
 8007d30:	3724      	adds	r7, #36	@ 0x24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	20008c3c 	.word	0x20008c3c
 8007d40:	20008ba4 	.word	0x20008ba4
 8007d44:	20008ba8 	.word	0x20008ba8
 8007d48:	e000ed04 	.word	0xe000ed04

08007d4c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b096      	sub	sp, #88	@ 0x58
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d54:	f3ef 8310 	mrs	r3, PRIMASK
 8007d58:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8007d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8007d5c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8007d5e:	b672      	cpsid	i
    return(int_posture);
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8007d62:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d005      	beq.n	8007d78 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	334c      	adds	r3, #76	@ 0x4c
 8007d70:	4618      	mov	r0, r3
 8007d72:	f000 fb91 	bl	8008498 <_tx_timer_system_deactivate>
 8007d76:	e002      	b.n	8007d7e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8007d7e:	4b6c      	ldr	r3, [pc, #432]	@ (8007f30 <_tx_thread_system_resume+0x1e4>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	4a6a      	ldr	r2, [pc, #424]	@ (8007f30 <_tx_thread_system_resume+0x1e4>)
 8007d86:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f040 8083 	bne.w	8007e98 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 8097 	beq.w	8007eca <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d172      	bne.n	8007e8a <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dae:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8007db0:	4a60      	ldr	r2, [pc, #384]	@ (8007f34 <_tx_thread_system_resume+0x1e8>)
 8007db2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8007dba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d154      	bne.n	8007e6a <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8007dc0:	495c      	ldr	r1, [pc, #368]	@ (8007f34 <_tx_thread_system_resume+0x1e8>)
 8007dc2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	687a      	ldr	r2, [r7, #4]
 8007dce:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dda:	fa02 f303 	lsl.w	r3, r2, r3
 8007dde:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8007de0:	4b55      	ldr	r3, [pc, #340]	@ (8007f38 <_tx_thread_system_resume+0x1ec>)
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007de6:	4313      	orrs	r3, r2
 8007de8:	4a53      	ldr	r2, [pc, #332]	@ (8007f38 <_tx_thread_system_resume+0x1ec>)
 8007dea:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8007dec:	4b53      	ldr	r3, [pc, #332]	@ (8007f3c <_tx_thread_system_resume+0x1f0>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d269      	bcs.n	8007eca <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8007df6:	4a51      	ldr	r2, [pc, #324]	@ (8007f3c <_tx_thread_system_resume+0x1f0>)
 8007df8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dfa:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8007dfc:	4b50      	ldr	r3, [pc, #320]	@ (8007f40 <_tx_thread_system_resume+0x1f4>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8007e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d103      	bne.n	8007e10 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8007e08:	4a4d      	ldr	r2, [pc, #308]	@ (8007f40 <_tx_thread_system_resume+0x1f4>)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6013      	str	r3, [r2, #0]
 8007e0e:	e05c      	b.n	8007eca <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8007e10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e14:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d257      	bcs.n	8007eca <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8007e1a:	4a49      	ldr	r2, [pc, #292]	@ (8007f40 <_tx_thread_system_resume+0x1f4>)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6013      	str	r3, [r2, #0]
 8007e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	f383 8810 	msr	PRIMASK, r3
}
 8007e2a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007e2c:	4b40      	ldr	r3, [pc, #256]	@ (8007f30 <_tx_thread_system_resume+0x1e4>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8007e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d174      	bne.n	8007f22 <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007e38:	4b42      	ldr	r3, [pc, #264]	@ (8007f44 <_tx_thread_system_resume+0x1f8>)
 8007e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e3e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007e40:	f3ef 8305 	mrs	r3, IPSR
 8007e44:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d10c      	bne.n	8007e66 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007e4c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e50:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8007e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8007e54:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007e56:	b662      	cpsie	i
}
 8007e58:	bf00      	nop
 8007e5a:	6a3b      	ldr	r3, [r7, #32]
 8007e5c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	f383 8810 	msr	PRIMASK, r3
}
 8007e64:	bf00      	nop
}
 8007e66:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8007e68:	e05b      	b.n	8007f22 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8007e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8007e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8007e76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e80:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007e86:	621a      	str	r2, [r3, #32]
 8007e88:	e01f      	b.n	8007eca <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2203      	movs	r2, #3
 8007e94:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e96:	e018      	b.n	8007eca <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d014      	beq.n	8007eca <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea4:	2b02      	cmp	r3, #2
 8007ea6:	d010      	beq.n	8007eca <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d106      	bne.n	8007ebe <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ebc:	e005      	b.n	8007eca <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2203      	movs	r2, #3
 8007ec8:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8007eca:	4b1f      	ldr	r3, [pc, #124]	@ (8007f48 <_tx_thread_system_resume+0x1fc>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ed2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	f383 8810 	msr	PRIMASK, r3
}
 8007eda:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007edc:	4b18      	ldr	r3, [pc, #96]	@ (8007f40 <_tx_thread_system_resume+0x1f4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d020      	beq.n	8007f28 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007ee6:	4b12      	ldr	r3, [pc, #72]	@ (8007f30 <_tx_thread_system_resume+0x1e4>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8007eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d11a      	bne.n	8007f28 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007ef2:	4b14      	ldr	r3, [pc, #80]	@ (8007f44 <_tx_thread_system_resume+0x1f8>)
 8007ef4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ef8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007efa:	f3ef 8305 	mrs	r3, IPSR
 8007efe:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007f00:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10f      	bne.n	8007f26 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007f06:	f3ef 8310 	mrs	r3, PRIMASK
 8007f0a:	613b      	str	r3, [r7, #16]
    return(posture);
 8007f0c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8007f0e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007f10:	b662      	cpsie	i
}
 8007f12:	bf00      	nop
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	f383 8810 	msr	PRIMASK, r3
}
 8007f1e:	bf00      	nop
}
 8007f20:	e001      	b.n	8007f26 <_tx_thread_system_resume+0x1da>
                                return;
 8007f22:	bf00      	nop
 8007f24:	e000      	b.n	8007f28 <_tx_thread_system_resume+0x1dc>
 8007f26:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8007f28:	3758      	adds	r7, #88	@ 0x58
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	20008c3c 	.word	0x20008c3c
 8007f34:	20008bbc 	.word	0x20008bbc
 8007f38:	20008bb4 	.word	0x20008bb4
 8007f3c:	20008bb8 	.word	0x20008bb8
 8007f40:	20008ba8 	.word	0x20008ba8
 8007f44:	e000ed04 	.word	0xe000ed04
 8007f48:	20008ba4 	.word	0x20008ba4

08007f4c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b09e      	sub	sp, #120	@ 0x78
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8007f54:	4b81      	ldr	r3, [pc, #516]	@ (800815c <_tx_thread_system_suspend+0x210>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007f5a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8007f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8007f62:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8007f64:	b672      	cpsid	i
    return(int_posture);
 8007f66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8007f68:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d112      	bne.n	8007f98 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f76:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8007f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d008      	beq.n	8007f90 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8007f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f84:	d004      	beq.n	8007f90 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	334c      	adds	r3, #76	@ 0x4c
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f000 fa22 	bl	80083d4 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	69db      	ldr	r3, [r3, #28]
 8007f94:	4a72      	ldr	r2, [pc, #456]	@ (8008160 <_tx_thread_system_suspend+0x214>)
 8007f96:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8007f98:	4b72      	ldr	r3, [pc, #456]	@ (8008164 <_tx_thread_system_suspend+0x218>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	4a71      	ldr	r2, [pc, #452]	@ (8008164 <_tx_thread_system_suspend+0x218>)
 8007fa0:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	f040 80a6 	bne.w	80080f8 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb6:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a1b      	ldr	r3, [r3, #32]
 8007fbc:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8007fbe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d015      	beq.n	8007ff2 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fca:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8007fcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007fce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007fd0:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8007fd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fd4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fd6:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8007fd8:	4a63      	ldr	r2, [pc, #396]	@ (8008168 <_tx_thread_system_suspend+0x21c>)
 8007fda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d157      	bne.n	8008096 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8007fe6:	4960      	ldr	r1, [pc, #384]	@ (8008168 <_tx_thread_system_suspend+0x21c>)
 8007fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007fea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007ff0:	e051      	b.n	8008096 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8007ff2:	4a5d      	ldr	r2, [pc, #372]	@ (8008168 <_tx_thread_system_suspend+0x21c>)
 8007ff4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008000:	fa02 f303 	lsl.w	r3, r2, r3
 8008004:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8008006:	4b59      	ldr	r3, [pc, #356]	@ (800816c <_tx_thread_system_suspend+0x220>)
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800800c:	43db      	mvns	r3, r3
 800800e:	4013      	ands	r3, r2
 8008010:	4a56      	ldr	r2, [pc, #344]	@ (800816c <_tx_thread_system_suspend+0x220>)
 8008012:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8008014:	2300      	movs	r3, #0
 8008016:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8008018:	4b54      	ldr	r3, [pc, #336]	@ (800816c <_tx_thread_system_suspend+0x220>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800801e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008020:	2b00      	cmp	r3, #0
 8008022:	d12b      	bne.n	800807c <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8008024:	4b52      	ldr	r3, [pc, #328]	@ (8008170 <_tx_thread_system_suspend+0x224>)
 8008026:	2220      	movs	r2, #32
 8008028:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800802a:	4b52      	ldr	r3, [pc, #328]	@ (8008174 <_tx_thread_system_suspend+0x228>)
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008032:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008036:	f383 8810 	msr	PRIMASK, r3
}
 800803a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800803c:	4b49      	ldr	r3, [pc, #292]	@ (8008164 <_tx_thread_system_suspend+0x218>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 8008042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008044:	2b00      	cmp	r3, #0
 8008046:	f040 8081 	bne.w	800814c <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800804a:	4b4b      	ldr	r3, [pc, #300]	@ (8008178 <_tx_thread_system_suspend+0x22c>)
 800804c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008050:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008052:	f3ef 8305 	mrs	r3, IPSR
 8008056:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8008058:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10c      	bne.n	8008078 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800805e:	f3ef 8310 	mrs	r3, PRIMASK
 8008062:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8008064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8008066:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8008068:	b662      	cpsie	i
}
 800806a:	bf00      	nop
 800806c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008072:	f383 8810 	msr	PRIMASK, r3
}
 8008076:	bf00      	nop
}
 8008078:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800807a:	e067      	b.n	800814c <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800807c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800807e:	fa93 f3a3 	rbit	r3, r3
 8008082:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008084:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008086:	fab3 f383 	clz	r3, r3
 800808a:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800808c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800808e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008090:	4413      	add	r3, r2
 8008092:	4a37      	ldr	r2, [pc, #220]	@ (8008170 <_tx_thread_system_suspend+0x224>)
 8008094:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8008096:	4b37      	ldr	r3, [pc, #220]	@ (8008174 <_tx_thread_system_suspend+0x228>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	429a      	cmp	r2, r3
 800809e:	d12b      	bne.n	80080f8 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80080a0:	4b33      	ldr	r3, [pc, #204]	@ (8008170 <_tx_thread_system_suspend+0x224>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a30      	ldr	r2, [pc, #192]	@ (8008168 <_tx_thread_system_suspend+0x21c>)
 80080a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080aa:	4a32      	ldr	r2, [pc, #200]	@ (8008174 <_tx_thread_system_suspend+0x228>)
 80080ac:	6013      	str	r3, [r2, #0]
 80080ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080b0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b4:	f383 8810 	msr	PRIMASK, r3
}
 80080b8:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80080ba:	4b2a      	ldr	r3, [pc, #168]	@ (8008164 <_tx_thread_system_suspend+0x218>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 80080c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d144      	bne.n	8008150 <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80080c6:	4b2c      	ldr	r3, [pc, #176]	@ (8008178 <_tx_thread_system_suspend+0x22c>)
 80080c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080cc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80080ce:	f3ef 8305 	mrs	r3, IPSR
 80080d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80080d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d10c      	bne.n	80080f4 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80080da:	f3ef 8310 	mrs	r3, PRIMASK
 80080de:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80080e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80080e2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 80080e4:	b662      	cpsie	i
}
 80080e6:	bf00      	nop
 80080e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ea:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	f383 8810 	msr	PRIMASK, r3
}
 80080f2:	bf00      	nop
}
 80080f4:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 80080f6:	e02b      	b.n	8008150 <_tx_thread_system_suspend+0x204>
 80080f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080fa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	f383 8810 	msr	PRIMASK, r3
}
 8008102:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8008104:	4b1b      	ldr	r3, [pc, #108]	@ (8008174 <_tx_thread_system_suspend+0x228>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800810a:	429a      	cmp	r2, r3
 800810c:	d022      	beq.n	8008154 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800810e:	4b15      	ldr	r3, [pc, #84]	@ (8008164 <_tx_thread_system_suspend+0x218>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8008114:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008116:	2b00      	cmp	r3, #0
 8008118:	d11c      	bne.n	8008154 <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800811a:	4b17      	ldr	r3, [pc, #92]	@ (8008178 <_tx_thread_system_suspend+0x22c>)
 800811c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008120:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8008122:	f3ef 8305 	mrs	r3, IPSR
 8008126:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8008128:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10c      	bne.n	8008148 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800812e:	f3ef 8310 	mrs	r3, PRIMASK
 8008132:	617b      	str	r3, [r7, #20]
    return(posture);
 8008134:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8008136:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8008138:	b662      	cpsie	i
}
 800813a:	bf00      	nop
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f383 8810 	msr	PRIMASK, r3
}
 8008146:	bf00      	nop
}
 8008148:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800814a:	e003      	b.n	8008154 <_tx_thread_system_suspend+0x208>
                return;
 800814c:	bf00      	nop
 800814e:	e002      	b.n	8008156 <_tx_thread_system_suspend+0x20a>
            return;
 8008150:	bf00      	nop
 8008152:	e000      	b.n	8008156 <_tx_thread_system_suspend+0x20a>
    return;
 8008154:	bf00      	nop
}
 8008156:	3778      	adds	r7, #120	@ 0x78
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}
 800815c:	20008ba4 	.word	0x20008ba4
 8008160:	200091a8 	.word	0x200091a8
 8008164:	20008c3c 	.word	0x20008c3c
 8008168:	20008bbc 	.word	0x20008bbc
 800816c:	20008bb4 	.word	0x20008bb4
 8008170:	20008bb8 	.word	0x20008bb8
 8008174:	20008ba8 	.word	0x20008ba8
 8008178:	e000ed04 	.word	0xe000ed04

0800817c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008182:	4b21      	ldr	r3, [pc, #132]	@ (8008208 <_tx_thread_time_slice+0x8c>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008188:	f3ef 8310 	mrs	r3, PRIMASK
 800818c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800818e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8008190:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008192:	b672      	cpsid	i
    return(int_posture);
 8008194:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8008196:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8008198:	4b1c      	ldr	r3, [pc, #112]	@ (800820c <_tx_thread_time_slice+0x90>)
 800819a:	2200      	movs	r2, #0
 800819c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d024      	beq.n	80081ee <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d120      	bne.n	80081ee <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	69da      	ldr	r2, [r3, #28]
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	699b      	ldr	r3, [r3, #24]
 80081b8:	4a15      	ldr	r2, [pc, #84]	@ (8008210 <_tx_thread_time_slice+0x94>)
 80081ba:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	697a      	ldr	r2, [r7, #20]
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d013      	beq.n	80081ee <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d10d      	bne.n	80081ee <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d6:	697a      	ldr	r2, [r7, #20]
 80081d8:	6a12      	ldr	r2, [r2, #32]
 80081da:	490e      	ldr	r1, [pc, #56]	@ (8008214 <_tx_thread_time_slice+0x98>)
 80081dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80081e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008218 <_tx_thread_time_slice+0x9c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a0b      	ldr	r2, [pc, #44]	@ (8008214 <_tx_thread_time_slice+0x98>)
 80081e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081ea:	4a0c      	ldr	r2, [pc, #48]	@ (800821c <_tx_thread_time_slice+0xa0>)
 80081ec:	6013      	str	r3, [r2, #0]
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f383 8810 	msr	PRIMASK, r3
}
 80081f8:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 80081fa:	bf00      	nop
 80081fc:	371c      	adds	r7, #28
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	20008ba4 	.word	0x20008ba4
 800820c:	20008c4c 	.word	0x20008c4c
 8008210:	200091a8 	.word	0x200091a8
 8008214:	20008bbc 	.word	0x20008bbc
 8008218:	20008bb8 	.word	0x20008bb8
 800821c:	20008ba8 	.word	0x20008ba8

08008220 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b08a      	sub	sp, #40	@ 0x28
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800822c:	f3ef 8310 	mrs	r3, PRIMASK
 8008230:	617b      	str	r3, [r7, #20]
    return(posture);
 8008232:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8008234:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008236:	b672      	cpsid	i
    return(int_posture);
 8008238:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800823a:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800823c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008240:	2b04      	cmp	r3, #4
 8008242:	d10e      	bne.n	8008262 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8008244:	4b13      	ldr	r3, [pc, #76]	@ (8008294 <_tx_thread_timeout+0x74>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3301      	adds	r3, #1
 800824a:	4a12      	ldr	r2, [pc, #72]	@ (8008294 <_tx_thread_timeout+0x74>)
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f383 8810 	msr	PRIMASK, r3
}
 8008258:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800825a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800825c:	f7ff fd76 	bl	8007d4c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8008260:	e013      	b.n	800828a <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008266:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800826e:	61bb      	str	r3, [r7, #24]
 8008270:	6a3b      	ldr	r3, [r7, #32]
 8008272:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	f383 8810 	msr	PRIMASK, r3
}
 800827a:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	69b9      	ldr	r1, [r7, #24]
 8008286:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008288:	4798      	blx	r3
}
 800828a:	bf00      	nop
 800828c:	3728      	adds	r7, #40	@ 0x28
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	20008c3c 	.word	0x20008c3c

08008298 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800829e:	f3ef 8310 	mrs	r3, PRIMASK
 80082a2:	607b      	str	r3, [r7, #4]
    return(posture);
 80082a4:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80082a6:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80082a8:	b672      	cpsid	i
    return(int_posture);
 80082aa:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80082ac:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80082ae:	4b09      	ldr	r3, [pc, #36]	@ (80082d4 <_tx_timer_expiration_process+0x3c>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	3301      	adds	r3, #1
 80082b4:	4a07      	ldr	r2, [pc, #28]	@ (80082d4 <_tx_timer_expiration_process+0x3c>)
 80082b6:	6013      	str	r3, [r2, #0]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f383 8810 	msr	PRIMASK, r3
}
 80082c2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80082c4:	4804      	ldr	r0, [pc, #16]	@ (80082d8 <_tx_timer_expiration_process+0x40>)
 80082c6:	f7ff fd41 	bl	8007d4c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80082ca:	bf00      	nop
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	20008c3c 	.word	0x20008c3c
 80082d8:	20008cec 	.word	0x20008cec

080082dc <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80082dc:	b590      	push	{r4, r7, lr}
 80082de:	b089      	sub	sp, #36	@ 0x24
 80082e0:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80082e2:	4b28      	ldr	r3, [pc, #160]	@ (8008384 <_tx_timer_initialize+0xa8>)
 80082e4:	2200      	movs	r2, #0
 80082e6:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 80082e8:	4b27      	ldr	r3, [pc, #156]	@ (8008388 <_tx_timer_initialize+0xac>)
 80082ea:	2200      	movs	r2, #0
 80082ec:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80082ee:	4b27      	ldr	r3, [pc, #156]	@ (800838c <_tx_timer_initialize+0xb0>)
 80082f0:	2200      	movs	r2, #0
 80082f2:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 80082f4:	4b26      	ldr	r3, [pc, #152]	@ (8008390 <_tx_timer_initialize+0xb4>)
 80082f6:	2200      	movs	r2, #0
 80082f8:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 80082fa:	4b26      	ldr	r3, [pc, #152]	@ (8008394 <_tx_timer_initialize+0xb8>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8008300:	2280      	movs	r2, #128	@ 0x80
 8008302:	2100      	movs	r1, #0
 8008304:	4824      	ldr	r0, [pc, #144]	@ (8008398 <_tx_timer_initialize+0xbc>)
 8008306:	f000 fc46 	bl	8008b96 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800830a:	4b24      	ldr	r3, [pc, #144]	@ (800839c <_tx_timer_initialize+0xc0>)
 800830c:	4a22      	ldr	r2, [pc, #136]	@ (8008398 <_tx_timer_initialize+0xbc>)
 800830e:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8008310:	4b23      	ldr	r3, [pc, #140]	@ (80083a0 <_tx_timer_initialize+0xc4>)
 8008312:	4a21      	ldr	r2, [pc, #132]	@ (8008398 <_tx_timer_initialize+0xbc>)
 8008314:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8008316:	4b23      	ldr	r3, [pc, #140]	@ (80083a4 <_tx_timer_initialize+0xc8>)
 8008318:	4a23      	ldr	r2, [pc, #140]	@ (80083a8 <_tx_timer_initialize+0xcc>)
 800831a:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800831c:	4b21      	ldr	r3, [pc, #132]	@ (80083a4 <_tx_timer_initialize+0xc8>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3304      	adds	r3, #4
 8008322:	4a20      	ldr	r2, [pc, #128]	@ (80083a4 <_tx_timer_initialize+0xc8>)
 8008324:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8008326:	4b21      	ldr	r3, [pc, #132]	@ (80083ac <_tx_timer_initialize+0xd0>)
 8008328:	4a21      	ldr	r2, [pc, #132]	@ (80083b0 <_tx_timer_initialize+0xd4>)
 800832a:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800832c:	4b21      	ldr	r3, [pc, #132]	@ (80083b4 <_tx_timer_initialize+0xd8>)
 800832e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008332:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8008334:	4b20      	ldr	r3, [pc, #128]	@ (80083b8 <_tx_timer_initialize+0xdc>)
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800833a:	4b1c      	ldr	r3, [pc, #112]	@ (80083ac <_tx_timer_initialize+0xd0>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a1d      	ldr	r2, [pc, #116]	@ (80083b4 <_tx_timer_initialize+0xd8>)
 8008340:	6812      	ldr	r2, [r2, #0]
 8008342:	491d      	ldr	r1, [pc, #116]	@ (80083b8 <_tx_timer_initialize+0xdc>)
 8008344:	6809      	ldr	r1, [r1, #0]
 8008346:	481c      	ldr	r0, [pc, #112]	@ (80083b8 <_tx_timer_initialize+0xdc>)
 8008348:	6800      	ldr	r0, [r0, #0]
 800834a:	2400      	movs	r4, #0
 800834c:	9405      	str	r4, [sp, #20]
 800834e:	2400      	movs	r4, #0
 8008350:	9404      	str	r4, [sp, #16]
 8008352:	9003      	str	r0, [sp, #12]
 8008354:	9102      	str	r1, [sp, #8]
 8008356:	9201      	str	r2, [sp, #4]
 8008358:	9300      	str	r3, [sp, #0]
 800835a:	4b18      	ldr	r3, [pc, #96]	@ (80083bc <_tx_timer_initialize+0xe0>)
 800835c:	4a18      	ldr	r2, [pc, #96]	@ (80083c0 <_tx_timer_initialize+0xe4>)
 800835e:	4919      	ldr	r1, [pc, #100]	@ (80083c4 <_tx_timer_initialize+0xe8>)
 8008360:	4819      	ldr	r0, [pc, #100]	@ (80083c8 <_tx_timer_initialize+0xec>)
 8008362:	f7ff fb3b 	bl	80079dc <_tx_thread_create>
 8008366:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1e5      	bne.n	800833a <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800836e:	4b17      	ldr	r3, [pc, #92]	@ (80083cc <_tx_timer_initialize+0xf0>)
 8008370:	2200      	movs	r2, #0
 8008372:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8008374:	4b16      	ldr	r3, [pc, #88]	@ (80083d0 <_tx_timer_initialize+0xf4>)
 8008376:	2200      	movs	r2, #0
 8008378:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800837a:	bf00      	nop
 800837c:	370c      	adds	r7, #12
 800837e:	46bd      	mov	sp, r7
 8008380:	bd90      	pop	{r4, r7, pc}
 8008382:	bf00      	nop
 8008384:	20008c48 	.word	0x20008c48
 8008388:	200091a8 	.word	0x200091a8
 800838c:	20008c4c 	.word	0x20008c4c
 8008390:	20008cdc 	.word	0x20008cdc
 8008394:	20008ce8 	.word	0x20008ce8
 8008398:	20008c50 	.word	0x20008c50
 800839c:	20008cd0 	.word	0x20008cd0
 80083a0:	20008cd8 	.word	0x20008cd8
 80083a4:	20008cd4 	.word	0x20008cd4
 80083a8:	20008ccc 	.word	0x20008ccc
 80083ac:	20008d9c 	.word	0x20008d9c
 80083b0:	20008da8 	.word	0x20008da8
 80083b4:	20008da0 	.word	0x20008da0
 80083b8:	20008da4 	.word	0x20008da4
 80083bc:	4154494d 	.word	0x4154494d
 80083c0:	08008509 	.word	0x08008509
 80083c4:	08008c30 	.word	0x08008c30
 80083c8:	20008cec 	.word	0x20008cec
 80083cc:	20008ce0 	.word	0x20008ce0
 80083d0:	20008ce4 	.word	0x20008ce4

080083d4 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b089      	sub	sp, #36	@ 0x24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d04a      	beq.n	800847e <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083ee:	d046      	beq.n	800847e <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d142      	bne.n	800847e <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	2b20      	cmp	r3, #32
 80083fc:	d902      	bls.n	8008404 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80083fe:	231f      	movs	r3, #31
 8008400:	61bb      	str	r3, [r7, #24]
 8008402:	e002      	b.n	800840a <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	3b01      	subs	r3, #1
 8008408:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800840a:	4b20      	ldr	r3, [pc, #128]	@ (800848c <_tx_timer_system_activate+0xb8>)
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8008416:	4b1e      	ldr	r3, [pc, #120]	@ (8008490 <_tx_timer_system_activate+0xbc>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69fa      	ldr	r2, [r7, #28]
 800841c:	429a      	cmp	r2, r3
 800841e:	d30b      	bcc.n	8008438 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8008420:	4b1b      	ldr	r3, [pc, #108]	@ (8008490 <_tx_timer_system_activate+0xbc>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	69fa      	ldr	r2, [r7, #28]
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	109b      	asrs	r3, r3, #2
 800842a:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800842c:	4b19      	ldr	r3, [pc, #100]	@ (8008494 <_tx_timer_system_activate+0xc0>)
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d109      	bne.n	8008454 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800844c:	69fb      	ldr	r3, [r7, #28]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	601a      	str	r2, [r3, #0]
 8008452:	e011      	b.n	8008478 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	68ba      	ldr	r2, [r7, #8]
 8008476:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	69fa      	ldr	r2, [r7, #28]
 800847c:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800847e:	bf00      	nop
 8008480:	3724      	adds	r7, #36	@ 0x24
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop
 800848c:	20008cd8 	.word	0x20008cd8
 8008490:	20008cd4 	.word	0x20008cd4
 8008494:	20008cd0 	.word	0x20008cd0

08008498 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8008498:	b480      	push	{r7}
 800849a:	b087      	sub	sp, #28
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	699b      	ldr	r3, [r3, #24]
 80084a4:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d026      	beq.n	80084fa <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	429a      	cmp	r2, r3
 80084b8:	d108      	bne.n	80084cc <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d117      	bne.n	80084f4 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	2200      	movs	r2, #0
 80084c8:	601a      	str	r2, [r3, #0]
 80084ca:	e013      	b.n	80084f4 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	695b      	ldr	r3, [r3, #20]
 80084d0:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d105      	bne.n	80084f4 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	697a      	ldr	r2, [r7, #20]
 80084ec:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	693a      	ldr	r2, [r7, #16]
 80084f2:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	619a      	str	r2, [r3, #24]
    }
}
 80084fa:	bf00      	nop
 80084fc:	371c      	adds	r7, #28
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
	...

08008508 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b098      	sub	sp, #96	@ 0x60
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8008510:	2300      	movs	r3, #0
 8008512:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a73      	ldr	r2, [pc, #460]	@ (80086e4 <_tx_timer_thread_entry+0x1dc>)
 8008518:	4293      	cmp	r3, r2
 800851a:	f040 80de 	bne.w	80086da <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800851e:	f3ef 8310 	mrs	r3, PRIMASK
 8008522:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8008524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8008526:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8008528:	b672      	cpsid	i
    return(int_posture);
 800852a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800852c:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800852e:	4b6e      	ldr	r3, [pc, #440]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d003      	beq.n	8008544 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f107 020c 	add.w	r2, r7, #12
 8008542:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8008544:	4b68      	ldr	r3, [pc, #416]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800854c:	4b66      	ldr	r3, [pc, #408]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3304      	adds	r3, #4
 8008552:	4a65      	ldr	r2, [pc, #404]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 8008554:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8008556:	4b64      	ldr	r3, [pc, #400]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	4b64      	ldr	r3, [pc, #400]	@ (80086ec <_tx_timer_thread_entry+0x1e4>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	429a      	cmp	r2, r3
 8008560:	d103      	bne.n	800856a <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8008562:	4b63      	ldr	r3, [pc, #396]	@ (80086f0 <_tx_timer_thread_entry+0x1e8>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a60      	ldr	r2, [pc, #384]	@ (80086e8 <_tx_timer_thread_entry+0x1e0>)
 8008568:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800856a:	4b62      	ldr	r3, [pc, #392]	@ (80086f4 <_tx_timer_thread_entry+0x1ec>)
 800856c:	2200      	movs	r2, #0
 800856e:	601a      	str	r2, [r3, #0]
 8008570:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008572:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008576:	f383 8810 	msr	PRIMASK, r3
}
 800857a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800857c:	f3ef 8310 	mrs	r3, PRIMASK
 8008580:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 8008582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 8008584:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8008586:	b672      	cpsid	i
    return(int_posture);
 8008588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800858a:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800858c:	e07f      	b.n	800868e <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8008598:	2300      	movs	r3, #0
 800859a:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800859c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800859e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d102      	bne.n	80085aa <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80085a4:	2300      	movs	r3, #0
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	e00e      	b.n	80085c8 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80085aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80085b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085b4:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80085b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085ba:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80085bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085be:	f107 020c 	add.w	r2, r7, #12
 80085c2:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80085c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085c6:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80085c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	2b20      	cmp	r3, #32
 80085ce:	d911      	bls.n	80085f4 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80085d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80085d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085da:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80085dc:	2300      	movs	r3, #0
 80085de:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80085e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085e2:	f107 0208 	add.w	r2, r7, #8
 80085e6:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80085e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085ec:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80085ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085f0:	60bb      	str	r3, [r7, #8]
 80085f2:	e01a      	b.n	800862a <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80085f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80085fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8008600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008602:	685a      	ldr	r2, [r3, #4]
 8008604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008606:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8008608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d009      	beq.n	8008624 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8008610:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008612:	f107 0208 	add.w	r2, r7, #8
 8008616:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8008618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800861c:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800861e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008620:	60bb      	str	r3, [r7, #8]
 8008622:	e002      	b.n	800862a <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8008624:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008626:	2200      	movs	r2, #0
 8008628:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800862a:	4a33      	ldr	r2, [pc, #204]	@ (80086f8 <_tx_timer_thread_entry+0x1f0>)
 800862c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800862e:	6013      	str	r3, [r2, #0]
 8008630:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008636:	f383 8810 	msr	PRIMASK, r3
}
 800863a:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800863c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800863e:	2b00      	cmp	r3, #0
 8008640:	d002      	beq.n	8008648 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8008642:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008644:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8008646:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008648:	f3ef 8310 	mrs	r3, PRIMASK
 800864c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800864e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8008652:	b672      	cpsid	i
    return(int_posture);
 8008654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8008656:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8008658:	4b27      	ldr	r3, [pc, #156]	@ (80086f8 <_tx_timer_thread_entry+0x1f0>)
 800865a:	2200      	movs	r2, #0
 800865c:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008662:	429a      	cmp	r2, r3
 8008664:	d105      	bne.n	8008672 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8008666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008668:	2200      	movs	r2, #0
 800866a:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800866c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800866e:	f7ff feb1 	bl	80083d4 <_tx_timer_system_activate>
 8008672:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008674:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	f383 8810 	msr	PRIMASK, r3
}
 800867c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800867e:	f3ef 8310 	mrs	r3, PRIMASK
 8008682:	623b      	str	r3, [r7, #32]
    return(posture);
 8008684:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008686:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008688:	b672      	cpsid	i
    return(int_posture);
 800868a:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800868c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2b00      	cmp	r3, #0
 8008692:	f47f af7c 	bne.w	800858e <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8008696:	4b17      	ldr	r3, [pc, #92]	@ (80086f4 <_tx_timer_thread_entry+0x1ec>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d116      	bne.n	80086cc <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800869e:	4b17      	ldr	r3, [pc, #92]	@ (80086fc <_tx_timer_thread_entry+0x1f4>)
 80086a0:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80086a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086a4:	2203      	movs	r2, #3
 80086a6:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80086a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086aa:	2201      	movs	r2, #1
 80086ac:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 80086ae:	4b14      	ldr	r3, [pc, #80]	@ (8008700 <_tx_timer_thread_entry+0x1f8>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3301      	adds	r3, #1
 80086b4:	4a12      	ldr	r2, [pc, #72]	@ (8008700 <_tx_timer_thread_entry+0x1f8>)
 80086b6:	6013      	str	r3, [r2, #0]
 80086b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086ba:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f383 8810 	msr	PRIMASK, r3
}
 80086c2:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80086c4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80086c6:	f7ff fc41 	bl	8007f4c <_tx_thread_system_suspend>
 80086ca:	e728      	b.n	800851e <_tx_timer_thread_entry+0x16>
 80086cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086ce:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	f383 8810 	msr	PRIMASK, r3
}
 80086d6:	bf00      	nop
            TX_DISABLE
 80086d8:	e721      	b.n	800851e <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80086da:	bf00      	nop
 80086dc:	3760      	adds	r7, #96	@ 0x60
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	4154494d 	.word	0x4154494d
 80086e8:	20008cd8 	.word	0x20008cd8
 80086ec:	20008cd4 	.word	0x20008cd4
 80086f0:	20008cd0 	.word	0x20008cd0
 80086f4:	20008cdc 	.word	0x20008cdc
 80086f8:	20008ce8 	.word	0x20008ce8
 80086fc:	20008cec 	.word	0x20008cec
 8008700:	20008c3c 	.word	0x20008c3c

08008704 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b092      	sub	sp, #72	@ 0x48
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
 8008710:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8008712:	2300      	movs	r3, #0
 8008714:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d102      	bne.n	8008722 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800871c:	2302      	movs	r3, #2
 800871e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008720:	e075      	b.n	800880e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8008722:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008724:	2b34      	cmp	r3, #52	@ 0x34
 8008726:	d002      	beq.n	800872e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008728:	2302      	movs	r3, #2
 800872a:	647b      	str	r3, [r7, #68]	@ 0x44
 800872c:	e06f      	b.n	800880e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800872e:	f3ef 8310 	mrs	r3, PRIMASK
 8008732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008736:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008738:	b672      	cpsid	i
    return(int_posture);
 800873a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800873c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800873e:	4b3b      	ldr	r3, [pc, #236]	@ (800882c <_txe_byte_pool_create+0x128>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	3301      	adds	r3, #1
 8008744:	4a39      	ldr	r2, [pc, #228]	@ (800882c <_txe_byte_pool_create+0x128>)
 8008746:	6013      	str	r3, [r2, #0]
 8008748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800874a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	f383 8810 	msr	PRIMASK, r3
}
 8008752:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8008754:	4b36      	ldr	r3, [pc, #216]	@ (8008830 <_txe_byte_pool_create+0x12c>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800875a:	2300      	movs	r3, #0
 800875c:	643b      	str	r3, [r7, #64]	@ 0x40
 800875e:	e009      	b.n	8008774 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008764:	429a      	cmp	r2, r3
 8008766:	d00b      	beq.n	8008780 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8008768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800876a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800876e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008770:	3301      	adds	r3, #1
 8008772:	643b      	str	r3, [r7, #64]	@ 0x40
 8008774:	4b2f      	ldr	r3, [pc, #188]	@ (8008834 <_txe_byte_pool_create+0x130>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800877a:	429a      	cmp	r2, r3
 800877c:	d3f0      	bcc.n	8008760 <_txe_byte_pool_create+0x5c>
 800877e:	e000      	b.n	8008782 <_txe_byte_pool_create+0x7e>
                break;
 8008780:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008782:	f3ef 8310 	mrs	r3, PRIMASK
 8008786:	623b      	str	r3, [r7, #32]
    return(posture);
 8008788:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800878a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800878c:	b672      	cpsid	i
    return(int_posture);
 800878e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8008790:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8008792:	4b26      	ldr	r3, [pc, #152]	@ (800882c <_txe_byte_pool_create+0x128>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	3b01      	subs	r3, #1
 8008798:	4a24      	ldr	r2, [pc, #144]	@ (800882c <_txe_byte_pool_create+0x128>)
 800879a:	6013      	str	r3, [r2, #0]
 800879c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80087a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a2:	f383 8810 	msr	PRIMASK, r3
}
 80087a6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80087a8:	f7ff fa96 	bl	8007cd8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d102      	bne.n	80087ba <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 80087b4:	2302      	movs	r3, #2
 80087b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80087b8:	e029      	b.n	800880e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d102      	bne.n	80087c6 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 80087c0:	2303      	movs	r3, #3
 80087c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80087c4:	e023      	b.n	800880e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b63      	cmp	r3, #99	@ 0x63
 80087ca:	d802      	bhi.n	80087d2 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 80087cc:	2305      	movs	r3, #5
 80087ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80087d0:	e01d      	b.n	800880e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80087d2:	4b19      	ldr	r3, [pc, #100]	@ (8008838 <_txe_byte_pool_create+0x134>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80087d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087da:	4a18      	ldr	r2, [pc, #96]	@ (800883c <_txe_byte_pool_create+0x138>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d101      	bne.n	80087e4 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80087e0:	2313      	movs	r3, #19
 80087e2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80087e4:	f3ef 8305 	mrs	r3, IPSR
 80087e8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80087ea:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80087ec:	4b14      	ldr	r3, [pc, #80]	@ (8008840 <_txe_byte_pool_create+0x13c>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00b      	beq.n	800880e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80087f6:	f3ef 8305 	mrs	r3, IPSR
 80087fa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80087fc:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80087fe:	4b10      	ldr	r3, [pc, #64]	@ (8008840 <_txe_byte_pool_create+0x13c>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4313      	orrs	r3, r2
 8008804:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008808:	d201      	bcs.n	800880e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800880a:	2313      	movs	r3, #19
 800880c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800880e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008810:	2b00      	cmp	r3, #0
 8008812:	d106      	bne.n	8008822 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	68b9      	ldr	r1, [r7, #8]
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f7fe ff82 	bl	8007724 <_tx_byte_pool_create>
 8008820:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8008822:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8008824:	4618      	mov	r0, r3
 8008826:	3748      	adds	r7, #72	@ 0x48
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}
 800882c:	20008c3c 	.word	0x20008c3c
 8008830:	20008b94 	.word	0x20008b94
 8008834:	20008b98 	.word	0x20008b98
 8008838:	20008ba4 	.word	0x20008ba4
 800883c:	20008cec 	.word	0x20008cec
 8008840:	2000000c 	.word	0x2000000c

08008844 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d102      	bne.n	8008858 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8008852:	230c      	movs	r3, #12
 8008854:	60fb      	str	r3, [r7, #12]
 8008856:	e00b      	b.n	8008870 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a07      	ldr	r2, [pc, #28]	@ (800887c <_txe_semaphore_put+0x38>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d002      	beq.n	8008868 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8008862:	230c      	movs	r3, #12
 8008864:	60fb      	str	r3, [r7, #12]
 8008866:	e003      	b.n	8008870 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7ff f85f 	bl	800792c <_tx_semaphore_put>
 800886e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8008870:	68fb      	ldr	r3, [r7, #12]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop
 800887c:	53454d41 	.word	0x53454d41

08008880 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b084      	sub	sp, #16
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f7ff ffdb 	bl	8008844 <_txe_semaphore_put>
 800888e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8008890:	68fb      	ldr	r3, [r7, #12]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
	...

0800889c <HAL_HCD_Connect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80088aa:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088b0:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a ATTACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088c0:	f043 0201 	orr.w	r2, r3, #1
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088cc:	f023 0202 	bic.w	r2, r3, #2
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 80088d4:	4b04      	ldr	r3, [pc, #16]	@ (80088e8 <HAL_HCD_Connect_Callback+0x4c>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	33d8      	adds	r3, #216	@ 0xd8
 80088da:	4618      	mov	r0, r3
 80088dc:	f7ff ffd0 	bl	8008880 <_ux_utility_semaphore_put>
}
 80088e0:	bf00      	nop
 80088e2:	3710      	adds	r7, #16
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	200091ac 	.word	0x200091ac

080088ec <HAL_HCD_Disconnect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80088fa:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008900:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008906:	1c5a      	adds	r2, r3, #1
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a DETACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008910:	f043 0202 	orr.w	r2, r3, #2
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891c:	f023 0201 	bic.w	r2, r3, #1
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 8008924:	4b04      	ldr	r3, [pc, #16]	@ (8008938 <HAL_HCD_Disconnect_Callback+0x4c>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	33d8      	adds	r3, #216	@ 0xd8
 800892a:	4618      	mov	r0, r3
 800892c:	f7ff ffa8 	bl	8008880 <_ux_utility_semaphore_put>
}
 8008930:	bf00      	nop
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	200091ac 	.word	0x200091ac

0800893c <HAL_HCD_HC_NotifyURBChange_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800893c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800893e:	b08b      	sub	sp, #44	@ 0x2c
 8008940:	af04      	add	r7, sp, #16
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	460b      	mov	r3, r1
 8008946:	70fb      	strb	r3, [r7, #3]
 8008948:	4613      	mov	r3, r2
 800894a:	70bb      	strb	r3, [r7, #2]
UX_HCD_STM32_ED     *ed;
UX_TRANSFER         *transfer_request;


    /* Check the URB state.  */
    if (urb_state == URB_DONE || urb_state == URB_STALL || urb_state == URB_ERROR || urb_state == URB_NOTREADY)
 800894c:	78bb      	ldrb	r3, [r7, #2]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d009      	beq.n	8008966 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8008952:	78bb      	ldrb	r3, [r7, #2]
 8008954:	2b05      	cmp	r3, #5
 8008956:	d006      	beq.n	8008966 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8008958:	78bb      	ldrb	r3, [r7, #2]
 800895a:	2b04      	cmp	r3, #4
 800895c:	d003      	beq.n	8008966 <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 800895e:	78bb      	ldrb	r3, [r7, #2]
 8008960:	2b02      	cmp	r3, #2
 8008962:	f040 80db 	bne.w	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
    {

        /* Get the pointer to the HCD & HCD_STM32.  */
        hcd = (UX_HCD*)hhcd -> pData;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800896c:	617b      	str	r3, [r7, #20]
        hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008972:	613b      	str	r3, [r7, #16]

        /* Check if driver is still valid.  */
        if (hcd_stm32 == UX_NULL)
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	f000 80cb 	beq.w	8008b12 <HAL_HCD_HC_NotifyURBChange_Callback+0x1d6>
            return;

        /* Load the ED for the channel.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_channels_ed[chnum];
 800897c:	78fa      	ldrb	r2, [r7, #3]
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	3202      	adds	r2, #2
 8008982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008986:	60fb      	str	r3, [r7, #12]

        /* Check if ED is still valid.  */
        if (ed == UX_NULL)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 80c3 	beq.w	8008b16 <HAL_HCD_HC_NotifyURBChange_Callback+0x1da>

            return;
        }

        /* Get transfer request.  */
        transfer_request = ed -> ux_stm32_ed_transfer_request;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	60bb      	str	r3, [r7, #8]

        /* Check if ED is still valid.  */
        if (transfer_request == UX_NULL)
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2b00      	cmp	r3, #0
 800899a:	f000 80be 	beq.w	8008b1a <HAL_HCD_HC_NotifyURBChange_Callback+0x1de>

            return;
        }

        /* Check if URB state is not URB_NOTREADY.  */
        if (urb_state != URB_NOTREADY)
 800899e:	78bb      	ldrb	r3, [r7, #2]
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	d07e      	beq.n	8008aa2 <HAL_HCD_HC_NotifyURBChange_Callback+0x166>
        {

            /* Handle URB states.  */
            switch (urb_state)
 80089a4:	78bb      	ldrb	r3, [r7, #2]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d005      	beq.n	80089b6 <HAL_HCD_HC_NotifyURBChange_Callback+0x7a>
 80089aa:	2b05      	cmp	r3, #5
 80089ac:	d164      	bne.n	8008a78 <HAL_HCD_HC_NotifyURBChange_Callback+0x13c>
            {
            case URB_STALL:

                /* Set the completion code to stalled.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STALLED;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	2221      	movs	r2, #33	@ 0x21
 80089b2:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 80089b4:	e063      	b.n	8008a7e <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            case URB_DONE:

                /* Check the request direction.  */
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	699b      	ldr	r3, [r3, #24]
 80089bc:	f003 0303 	and.w	r3, r3, #3
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d010      	beq.n	80089e6 <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                    (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00a      	beq.n	80089e6 <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                {

                    /* Get transfer size for receiving direction.  */
                    transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	7b5b      	ldrb	r3, [r3, #13]
 80089d8:	4619      	mov	r1, r3
 80089da:	4610      	mov	r0, r2
 80089dc:	f7f9 fe5c 	bl	8002698 <HAL_HCD_HC_GetXferCount>
 80089e0:	4602      	mov	r2, r0
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	611a      	str	r2, [r3, #16]
                }

                /* Check if the request is for bulk OUT or control OUT.  */
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	f003 0303 	and.w	r3, r3, #3
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d006      	beq.n	8008a02 <HAL_HCD_HC_NotifyURBChange_Callback+0xc6>
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	699b      	ldr	r3, [r3, #24]
 80089fa:	f003 0303 	and.w	r3, r3, #3
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d136      	bne.n	8008a70 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                     (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d130      	bne.n	8008a70 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                {

                    /* Update actual transfer length.  */
                    transfer_request -> ux_transfer_request_actual_length += transfer_request -> ux_transfer_request_packet_length;
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	691a      	ldr	r2, [r3, #16]
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a16:	441a      	add	r2, r3
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	611a      	str	r2, [r3, #16]

                    /* Check if there is more data to send.  */
                    if (transfer_request -> ux_transfer_request_requested_length > transfer_request -> ux_transfer_request_actual_length)
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	68da      	ldr	r2, [r3, #12]
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	691b      	ldr	r3, [r3, #16]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d923      	bls.n	8008a70 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                    {

                        /* Adjust the transmit length.  */
                        transfer_request -> ux_transfer_request_packet_length = UX_MIN(ed->ux_stm32_ed_endpoint->ux_endpoint_descriptor.wMaxPacketSize,
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	1ad2      	subs	r2, r2, r3
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	69db      	ldr	r3, [r3, #28]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	bf28      	it	cs
 8008a3c:	461a      	movcs	r2, r3
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	639a      	str	r2, [r3, #56]	@ 0x38
                                transfer_request -> ux_transfer_request_requested_length - transfer_request -> ux_transfer_request_actual_length);

                        /* Submit the transmit request.  */
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	7b59      	ldrb	r1, [r3, #13]
                                 0, EP_TYPE_BULK, USBH_PID_DATA,
                                 transfer_request->ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	689a      	ldr	r2, [r3, #8]
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	4413      	add	r3, r2
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8008a58:	b292      	uxth	r2, r2
 8008a5a:	2400      	movs	r4, #0
 8008a5c:	9403      	str	r4, [sp, #12]
 8008a5e:	9202      	str	r2, [sp, #8]
 8008a60:	9301      	str	r3, [sp, #4]
 8008a62:	2301      	movs	r3, #1
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	2302      	movs	r3, #2
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f7f9 fb53 	bl	8002114 <HAL_HCD_HC_SubmitRequest>
                        return;
 8008a6e:	e055      	b.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
                    }
                }

                /* Set the completion code to SUCCESS.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_SUCCESS;
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2200      	movs	r2, #0
 8008a74:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 8008a76:	e002      	b.n	8008a7e <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            default:
                /* Set the completion code to transfer error.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_ERROR;
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	2223      	movs	r2, #35	@ 0x23
 8008a7c:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            /* Move to next transfer.  */
            ed -> ux_stm32_ed_transfer_request = transfer_request -> ux_transfer_request_next_transfer_request;
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	609a      	str	r2, [r3, #8]

            /* Invoke callback function.  */
            if (transfer_request -> ux_transfer_request_completion_function)
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d003      	beq.n	8008a96 <HAL_HCD_HC_NotifyURBChange_Callback+0x15a>
                transfer_request -> ux_transfer_request_completion_function(transfer_request);
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a92:	68b8      	ldr	r0, [r7, #8]
 8008a94:	4798      	blx	r3

            /* Wake up the transfer request thread.  */
            _ux_utility_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	3344      	adds	r3, #68	@ 0x44
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7ff fef0 	bl	8008880 <_ux_utility_semaphore_put>
 8008aa0:	e03c      	b.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
        else
        {

            /* Handle URB_NOTREADY state here.  */
            /* Check if we need to retry the transfer by checking the status.  */
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	7b1b      	ldrb	r3, [r3, #12]
 8008aa6:	2b03      	cmp	r3, #3
 8008aa8:	d00b      	beq.n	8008ac2 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	7b1b      	ldrb	r3, [r3, #12]
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8008aae:	2b05      	cmp	r3, #5
 8008ab0:	d007      	beq.n	8008ac2 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8008ab6:	2b07      	cmp	r3, #7
 8008ab8:	d003      	beq.n	8008ac2 <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_BULK_OUT))
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8008abe:	2b09      	cmp	r3, #9
 8008ac0:	d12c      	bne.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            {

                /* Submit the transmit request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	7b59      	ldrb	r1, [r3, #13]
                                        ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ? EP_TYPE_BULK : EP_TYPE_CTRL,
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	699b      	ldr	r3, [r3, #24]
 8008ad0:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8008ad4:	2b02      	cmp	r3, #2
 8008ad6:	d101      	bne.n	8008adc <HAL_HCD_HC_NotifyURBChange_Callback+0x1a0>
 8008ad8:	2402      	movs	r4, #2
 8008ada:	e000      	b.n	8008ade <HAL_HCD_HC_NotifyURBChange_Callback+0x1a2>
 8008adc:	2400      	movs	r4, #0
                                         ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP ? USBH_PID_SETUP : USBH_PID_DATA,
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	7b1b      	ldrb	r3, [r3, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8008ae2:	2b03      	cmp	r3, #3
 8008ae4:	bf14      	ite	ne
 8008ae6:	2301      	movne	r3, #1
 8008ae8:	2300      	moveq	r3, #0
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	461e      	mov	r6, r3
                                         transfer_request -> ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	689a      	ldr	r2, [r3, #8]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	4413      	add	r3, r2
                                         transfer_request -> ux_transfer_request_packet_length, 0);
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8008afc:	b292      	uxth	r2, r2
 8008afe:	2500      	movs	r5, #0
 8008b00:	9503      	str	r5, [sp, #12]
 8008b02:	9202      	str	r2, [sp, #8]
 8008b04:	9301      	str	r3, [sp, #4]
 8008b06:	9600      	str	r6, [sp, #0]
 8008b08:	4623      	mov	r3, r4
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f7f9 fb02 	bl	8002114 <HAL_HCD_HC_SubmitRequest>
 8008b10:	e004      	b.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8008b12:	bf00      	nop
 8008b14:	e002      	b.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8008b16:	bf00      	nop
 8008b18:	e000      	b.n	8008b1c <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8008b1a:	bf00      	nop
            }

        }
    }
}
 8008b1c:	371c      	adds	r7, #28
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08008b24 <HAL_HCD_SOF_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008b32:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b38:	60bb      	str	r3, [r7, #8]

    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_SOF) == 0)
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b3e:	f003 0304 	and.w	r3, r3, #4
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d111      	bne.n	8008b6a <HAL_HCD_SOF_Callback+0x46>
    {
        hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b4a:	f043 0204 	orr.w	r2, r3, #4
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	645a      	str	r2, [r3, #68]	@ 0x44
        hcd -> ux_hcd_thread_signal++;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b56:	1c5a      	adds	r2, r3, #1
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Wake up the scheduler.  */
        _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8008b5c:	4b05      	ldr	r3, [pc, #20]	@ (8008b74 <HAL_HCD_SOF_Callback+0x50>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7ff fe8b 	bl	8008880 <_ux_utility_semaphore_put>
    }
}
 8008b6a:	bf00      	nop
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	200091ac 	.word	0x200091ac

08008b78 <MX_USBX_Host_Init>:
  * @brief  Application USBX Host Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Host_Init(VOID *memory_ptr)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 8008b80:	2300      	movs	r3, #0
 8008b82:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN MX_USBX_Host_Init */

  /* USER CODE END MX_USBX_Host_Init */

  return ret;
 8008b88:	68fb      	ldr	r3, [r7, #12]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3714      	adds	r7, #20
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <memset>:
 8008b96:	4402      	add	r2, r0
 8008b98:	4603      	mov	r3, r0
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d100      	bne.n	8008ba0 <memset+0xa>
 8008b9e:	4770      	bx	lr
 8008ba0:	f803 1b01 	strb.w	r1, [r3], #1
 8008ba4:	e7f9      	b.n	8008b9a <memset+0x4>
	...

08008ba8 <__libc_init_array>:
 8008ba8:	b570      	push	{r4, r5, r6, lr}
 8008baa:	4d0d      	ldr	r5, [pc, #52]	@ (8008be0 <__libc_init_array+0x38>)
 8008bac:	4c0d      	ldr	r4, [pc, #52]	@ (8008be4 <__libc_init_array+0x3c>)
 8008bae:	1b64      	subs	r4, r4, r5
 8008bb0:	10a4      	asrs	r4, r4, #2
 8008bb2:	2600      	movs	r6, #0
 8008bb4:	42a6      	cmp	r6, r4
 8008bb6:	d109      	bne.n	8008bcc <__libc_init_array+0x24>
 8008bb8:	4d0b      	ldr	r5, [pc, #44]	@ (8008be8 <__libc_init_array+0x40>)
 8008bba:	4c0c      	ldr	r4, [pc, #48]	@ (8008bec <__libc_init_array+0x44>)
 8008bbc:	f000 f818 	bl	8008bf0 <_init>
 8008bc0:	1b64      	subs	r4, r4, r5
 8008bc2:	10a4      	asrs	r4, r4, #2
 8008bc4:	2600      	movs	r6, #0
 8008bc6:	42a6      	cmp	r6, r4
 8008bc8:	d105      	bne.n	8008bd6 <__libc_init_array+0x2e>
 8008bca:	bd70      	pop	{r4, r5, r6, pc}
 8008bcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bd0:	4798      	blx	r3
 8008bd2:	3601      	adds	r6, #1
 8008bd4:	e7ee      	b.n	8008bb4 <__libc_init_array+0xc>
 8008bd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bda:	4798      	blx	r3
 8008bdc:	3601      	adds	r6, #1
 8008bde:	e7f2      	b.n	8008bc6 <__libc_init_array+0x1e>
 8008be0:	08008c6c 	.word	0x08008c6c
 8008be4:	08008c6c 	.word	0x08008c6c
 8008be8:	08008c6c 	.word	0x08008c6c
 8008bec:	08008c70 	.word	0x08008c70

08008bf0 <_init>:
 8008bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf2:	bf00      	nop
 8008bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bf6:	bc08      	pop	{r3}
 8008bf8:	469e      	mov	lr, r3
 8008bfa:	4770      	bx	lr

08008bfc <_fini>:
 8008bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfe:	bf00      	nop
 8008c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c02:	bc08      	pop	{r3}
 8008c04:	469e      	mov	lr, r3
 8008c06:	4770      	bx	lr
