
*** Running vivado
    with args -log Base_Zynq_MPSoC_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Base_Zynq_MPSoC_wrapper.tcl


****** Vivado v2018.3_AR72075 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Base_Zynq_MPSoC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/2020/mpsoc/training/irq_pl/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/2020/xilinx/vivado/2018.3/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/2020/xilinx/vivado/2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top Base_Zynq_MPSoC_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16113 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1408.855 ; gain = 24.000 ; free physical = 5142 ; free virtual = 33544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_wrapper' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_bram_ctrl_0_0' (1#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_axi_gpio_0_0' (2#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' (3#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'Base_Zynq_MPSoC_blk_mem_gen_0_0' requires 8 connections, but only 7 given [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:258]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_myip_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_myip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_myip_0_0' (4#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_myip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:551]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_24AFAB' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1805]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_0' (5#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_pc_0' (6#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'Base_Zynq_MPSoC_auto_pc_0' requires 56 connections, but only 54 given [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2156]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_24AFAB' (7#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1805]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18ZRBVX' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2213]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_1' (8#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'Base_Zynq_MPSoC_auto_ds_1' requires 76 connections, but only 72 given [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2508]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18ZRBVX' (9#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2213]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_163ZI66' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2583]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_ds_2' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_ds_2' (10#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_auto_pc_1' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_auto_pc_1' (11#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_163ZI66' (12#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:2583]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AU15H7' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:3001]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AU15H7' (13#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:3001]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_107TL9X' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:3287]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_107TL9X' (14#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:3287]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_xbar_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_xbar_0' (15#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'Base_Zynq_MPSoC_xbar_0' requires 82 connections, but only 80 given [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:1722]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_ps8_0_axi_periph_0' (16#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:551]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' (17#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'Base_Zynq_MPSoC_rst_ps8_0_99M_0' requires 10 connections, but only 6 given [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:447]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_xlconcat_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlconcat_0_0/synth/Base_Zynq_MPSoC_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (18#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_xlconcat_0_0' (19#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlconcat_0_0/synth/Base_Zynq_MPSoC_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_xlslice_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_0_0/synth/Base_Zynq_MPSoC_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (20#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_xlslice_0_0' (21#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xlslice_0_0/synth/Base_Zynq_MPSoC_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0' (22#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/.Xil/Vivado-16084-test16/realtime/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC' (23#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/synth/Base_Zynq_MPSoC.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Base_Zynq_MPSoC_wrapper' (24#1) [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/hdl/Base_Zynq_MPSoC_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_107TL9X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_AU15H7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_163ZI66 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_163ZI66 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_18ZRBVX has unconnected port S_AXI_awaddr[37]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.605 ; gain = 69.750 ; free physical = 5152 ; free virtual = 33555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.605 ; gain = 69.750 ; free physical = 5153 ; free virtual = 33556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1454.605 ; gain = 69.750 ; free physical = 5153 ; free virtual = 33556
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0/Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0/Base_Zynq_MPSoC_axi_gpio_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_gpio_0'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0/Base_Zynq_MPSoC_xbar_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0/Base_Zynq_MPSoC_rst_ps8_0_99M_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/rst_ps8_0_99M'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0/Base_Zynq_MPSoC_blk_mem_gen_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/blk_mem_gen_0'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0/Base_Zynq_MPSoC_axi_bram_ctrl_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_myip_0_0/Base_Zynq_MPSoC_myip_0_0/Base_Zynq_MPSoC_myip_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/myip_0'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_myip_0_0/Base_Zynq_MPSoC_myip_0_0/Base_Zynq_MPSoC_myip_0_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/myip_0'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1/Base_Zynq_MPSoC_auto_ds_1_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_2/Base_Zynq_MPSoC_auto_ds_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_1/Base_Zynq_MPSoC_auto_pc_1/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/sources_1/bd/Base_Zynq_MPSoC/ip/Base_Zynq_MPSoC_auto_pc_1/Base_Zynq_MPSoC_auto_pc_1/Base_Zynq_MPSoC_auto_pc_0_in_context.xdc] for cell 'Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/constrs_1/new/pl_irq.xdc]
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/constrs_1/new/pl_irq.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/2020/mpsoc/training/irq_pl/project_1/project_1.srcs/constrs_1/new/pl_irq.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Base_Zynq_MPSoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Base_Zynq_MPSoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.324 ; gain = 0.000 ; free physical = 4423 ; free virtual = 32828
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.324 ; gain = 0.000 ; free physical = 4423 ; free virtual = 32827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.324 ; gain = 0.000 ; free physical = 4423 ; free virtual = 32827
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.324 ; gain = 0.000 ; free physical = 4423 ; free virtual = 32827
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Base_Zynq_MPSoC_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.001', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2437.324 ; gain = 1052.469 ; free physical = 4499 ; free virtual = 32903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2437.324 ; gain = 1052.469 ; free physical = 4499 ; free virtual = 32903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Base_Zynq_MPSoC_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2437.324 ; gain = 1052.469 ; free physical = 4499 ; free virtual = 32903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2437.324 ; gain = 1052.469 ; free physical = 4502 ; free virtual = 32906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2437.324 ; gain = 1052.469 ; free physical = 4490 ; free virtual = 32897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bram_clk_a' to pin 'Base_Zynq_MPSoC_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.988 ; gain = 1277.133 ; free physical = 3926 ; free virtual = 32333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.988 ; gain = 1277.133 ; free physical = 3926 ; free virtual = 32332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3924 ; free virtual = 32330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |Base_Zynq_MPSoC_xbar_0              |         1|
|2     |Base_Zynq_MPSoC_auto_ds_0           |         1|
|3     |Base_Zynq_MPSoC_auto_pc_0           |         1|
|4     |Base_Zynq_MPSoC_auto_ds_1           |         1|
|5     |Base_Zynq_MPSoC_auto_ds_2           |         1|
|6     |Base_Zynq_MPSoC_auto_pc_1           |         1|
|7     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |         1|
|8     |Base_Zynq_MPSoC_axi_gpio_0_0        |         1|
|9     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |         1|
|10    |Base_Zynq_MPSoC_myip_0_0            |         1|
|11    |Base_Zynq_MPSoC_rst_ps8_0_99M_0     |         1|
|12    |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Base_Zynq_MPSoC_auto_ds_0           |     1|
|2     |Base_Zynq_MPSoC_auto_ds_1           |     1|
|3     |Base_Zynq_MPSoC_auto_ds_2           |     1|
|4     |Base_Zynq_MPSoC_auto_pc_0           |     1|
|5     |Base_Zynq_MPSoC_auto_pc_1           |     1|
|6     |Base_Zynq_MPSoC_axi_bram_ctrl_0_0   |     1|
|7     |Base_Zynq_MPSoC_axi_gpio_0_0        |     1|
|8     |Base_Zynq_MPSoC_blk_mem_gen_0_0     |     1|
|9     |Base_Zynq_MPSoC_myip_0_0            |     1|
|10    |Base_Zynq_MPSoC_rst_ps8_0_99M_0     |     1|
|11    |Base_Zynq_MPSoC_xbar_0              |     1|
|12    |Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0 |     1|
|13    |IBUF                                |     4|
|14    |OBUF                                |     8|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |  3700|
|2     |  Base_Zynq_MPSoC_i  |Base_Zynq_MPSoC                    |  3688|
|3     |    ps8_0_axi_periph |Base_Zynq_MPSoC_ps8_0_axi_periph_0 |  2744|
|4     |      m00_couplers   |m00_couplers_imp_24AFAB            |   521|
|5     |      m01_couplers   |m01_couplers_imp_18ZRBVX           |   296|
|6     |      m02_couplers   |m02_couplers_imp_163ZI66           |   521|
|7     |    xlconcat_0       |Base_Zynq_MPSoC_xlconcat_0_0       |     0|
|8     |    xlslice_0        |Base_Zynq_MPSoC_xlslice_0_0        |     0|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.004 ; gain = 1289.148 ; free physical = 3923 ; free virtual = 32330
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2674.004 ; gain = 306.430 ; free physical = 3961 ; free virtual = 32368
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2674.012 ; gain = 1289.148 ; free physical = 3961 ; free virtual = 32368
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.004 ; gain = 0.000 ; free physical = 3891 ; free virtual = 32298
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 2705.004 ; gain = 1328.152 ; free physical = 3938 ; free virtual = 32345
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.004 ; gain = 0.000 ; free physical = 3938 ; free virtual = 32345
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/2020/mpsoc/training/irq_pl/project_1/project_1.runs/synth_1/Base_Zynq_MPSoC_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_synth.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 10:55:22 2020...
