<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUDisassembler.h source code [llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUDisassembler,llvm::AMDGPUSymbolizer "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Disassembler</a>/<a href='AMDGPUDisassembler.h.html'>AMDGPUDisassembler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUDisassembler.hpp - Disassembler for AMDGPU ISA -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// This file contains declaration for AMDGPU ISA disassembler</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H">LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H">LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/Support/DataExtractor.h.html">"llvm/Support/DataExtractor.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;memory&gt;</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst" id="llvm::MCInst">MCInst</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand" id="llvm::MCOperand">MCOperand</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine" id="llvm::Twine">Twine</a>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="31">31</th><td><i>// AMDGPUDisassembler</i></td></tr>
<tr><th id="32">32</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUDisassembler" title='llvm::AMDGPUDisassembler' data-ref="llvm::AMDGPUDisassembler" data-ref-filename="llvm..AMDGPUDisassembler">AMDGPUDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="35">35</th><td><b>private</b>:</td></tr>
<tr><th id="36">36</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em>&gt; <em>const</em> <dfn class="decl field" id="llvm::AMDGPUDisassembler::MCII" title='llvm::AMDGPUDisassembler::MCII' data-ref="llvm::AMDGPUDisassembler::MCII" data-ref-filename="llvm..AMDGPUDisassembler..MCII">MCII</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="decl field" id="llvm::AMDGPUDisassembler::MRI" title='llvm::AMDGPUDisassembler::MRI' data-ref="llvm::AMDGPUDisassembler::MRI" data-ref-filename="llvm..AMDGPUDisassembler..MRI">MRI</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::AMDGPUDisassembler::TargetMaxInstBytes" title='llvm::AMDGPUDisassembler::TargetMaxInstBytes' data-ref="llvm::AMDGPUDisassembler::TargetMaxInstBytes" data-ref-filename="llvm..AMDGPUDisassembler..TargetMaxInstBytes">TargetMaxInstBytes</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <em>mutable</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="decl field" id="llvm::AMDGPUDisassembler::Bytes" title='llvm::AMDGPUDisassembler::Bytes' data-ref="llvm::AMDGPUDisassembler::Bytes" data-ref-filename="llvm..AMDGPUDisassembler..Bytes">Bytes</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>mutable</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="llvm::AMDGPUDisassembler::Literal" title='llvm::AMDGPUDisassembler::Literal' data-ref="llvm::AMDGPUDisassembler::Literal" data-ref-filename="llvm..AMDGPUDisassembler..Literal">Literal</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <em>mutable</em> <em>bool</em> <dfn class="decl field" id="llvm::AMDGPUDisassembler::HasLiteral" title='llvm::AMDGPUDisassembler::HasLiteral' data-ref="llvm::AMDGPUDisassembler::HasLiteral" data-ref-filename="llvm..AMDGPUDisassembler..HasLiteral">HasLiteral</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" title='llvm::AMDGPUDisassembler::AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" data-ref-filename="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE" id="_ZN4llvm18AMDGPUDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextEPKNS_11MCInstrInfoE">AMDGPUDisassembler</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="2Ctx" data-ref-filename="2Ctx">Ctx</dfn>,</td></tr>
<tr><th id="45">45</th><td>                     <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em> *<dfn class="local col3 decl" id="3MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="3MCII" data-ref-filename="3MCII">MCII</dfn>);</td></tr>
<tr><th id="46">46</th><td>  <dfn class="virtual decl def fn" id="_ZN4llvm18AMDGPUDisassemblerD1Ev" title='llvm::AMDGPUDisassembler::~AMDGPUDisassembler' data-ref="_ZN4llvm18AMDGPUDisassemblerD1Ev" data-ref-filename="_ZN4llvm18AMDGPUDisassemblerD1Ev">~AMDGPUDisassembler</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="virtual decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" title='llvm::AMDGPUDisassembler::getInstruction' data-ref="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" id="_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t &amp;' data-ref="5Size" data-ref-filename="5Size">Size</dfn>,</td></tr>
<tr><th id="49">49</th><td>                              <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="6Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="6Bytes" data-ref-filename="6Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address" data-ref-filename="7Address">Address</dfn>,</td></tr>
<tr><th id="50">50</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="8CS" data-ref-filename="8CS">CS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <em>char</em>* <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" title='llvm::AMDGPUDisassembler::getRegClassName' data-ref="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj" id="_ZNK4llvm18AMDGPUDisassembler15getRegClassNameEj">getRegClassName</a>(<em>unsigned</em> <dfn class="local col9 decl" id="9RegClassID" title='RegClassID' data-type='unsigned int' data-ref="9RegClassID" data-ref-filename="9RegClassID">RegClassID</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEj">createRegOperand</a>(<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="10RegId" title='RegId' data-type='unsigned int' data-ref="10RegId" data-ref-filename="10RegId">RegId</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" title='llvm::AMDGPUDisassembler::createRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj" id="_ZNK4llvm18AMDGPUDisassembler16createRegOperandEjj">createRegOperand</a>(<em>unsigned</em> <dfn class="local col1 decl" id="11RegClassID" title='RegClassID' data-type='unsigned int' data-ref="11RegClassID" data-ref-filename="11RegClassID">RegClassID</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12Val" title='Val' data-type='unsigned int' data-ref="12Val" data-ref-filename="12Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" title='llvm::AMDGPUDisassembler::createSRegOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj" id="_ZNK4llvm18AMDGPUDisassembler17createSRegOperandEjj">createSRegOperand</a>(<em>unsigned</em> <dfn class="local col3 decl" id="13SRegClassID" title='SRegClassID' data-type='unsigned int' data-ref="13SRegClassID" data-ref-filename="13SRegClassID">SRegClassID</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14Val" title='Val' data-type='unsigned int' data-ref="14Val" data-ref-filename="14Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" title='llvm::AMDGPUDisassembler::errOperand' data-ref="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE" id="_ZNK4llvm18AMDGPUDisassembler10errOperandEjRKNS_5TwineE">errOperand</a>(<em>unsigned</em> <dfn class="local col5 decl" id="15V" title='V' data-type='unsigned int' data-ref="15V" data-ref-filename="15V">V</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" data-ref-filename="llvm..Twine">Twine</a>&amp; <dfn class="local col6 decl" id="16ErrMsg" title='ErrMsg' data-type='const llvm::Twine &amp;' data-ref="16ErrMsg" data-ref-filename="16ErrMsg">ErrMsg</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" title='llvm::AMDGPUDisassembler::tryDecodeInst' data-ref="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm" id="_ZNK4llvm18AMDGPUDisassembler13tryDecodeInstEPKhRNS_6MCInstEmm">tryDecodeInst</a>(<em>const</em> <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>* <dfn class="local col7 decl" id="17Table" title='Table' data-type='const uint8_t *' data-ref="17Table" data-ref-filename="17Table">Table</dfn>, <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="18MI" data-ref-filename="18MI">MI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="19Inst" title='Inst' data-type='uint64_t' data-ref="19Inst" data-ref-filename="19Inst">Inst</dfn>,</td></tr>
<tr><th id="61">61</th><td>                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Address" title='Address' data-type='uint64_t' data-ref="20Address" data-ref-filename="20Address">Address</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a>&gt; <a class="virtual decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" title='llvm::AMDGPUDisassembler::onSymbolStart' data-ref="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE" id="_ZNK4llvm18AMDGPUDisassembler13onSymbolStartERNS_12SymbolInfoTyERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE">onSymbolStart</a>(<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::SymbolInfoTy" title='llvm::SymbolInfoTy' data-ref="llvm::SymbolInfoTy" data-ref-filename="llvm..SymbolInfoTy">SymbolInfoTy</a> &amp;<dfn class="local col1 decl" id="21Symbol" title='Symbol' data-type='llvm::SymbolInfoTy &amp;' data-ref="21Symbol" data-ref-filename="21Symbol">Symbol</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col2 decl" id="22Size" title='Size' data-type='uint64_t &amp;' data-ref="22Size" data-ref-filename="22Size">Size</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                       <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col3 decl" id="23Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="23Bytes" data-ref-filename="23Bytes">Bytes</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="24Address" title='Address' data-type='uint64_t' data-ref="24Address" data-ref-filename="24Address">Address</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                       <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="25CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="25CStream" data-ref-filename="25CStream">CStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" title='llvm::AMDGPUDisassembler::decodeKernelDescriptor' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm" id="_ZNK4llvm18AMDGPUDisassembler22decodeKernelDescriptorENS_9StringRefENS_8ArrayRefIhEEm">decodeKernelDescriptor</a>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col6 decl" id="26KdName" title='KdName' data-type='llvm::StringRef' data-ref="26KdName" data-ref-filename="26KdName">KdName</dfn>, <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col7 decl" id="27Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="27Bytes" data-ref-filename="27Bytes">Bytes</dfn>,</td></tr>
<tr><th id="69">69</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="28KdAddress" title='KdAddress' data-type='uint64_t' data-ref="28KdAddress" data-ref-filename="28KdAddress">KdAddress</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a></td></tr>
<tr><th id="72">72</th><td>  <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE" id="_ZNK4llvm18AMDGPUDisassembler31decodeKernelDescriptorDirectiveERNS_13DataExtractor6CursorENS_8ArrayRefIhEERNS_18raw_string_ostreamE">decodeKernelDescriptorDirective</a>(<a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor" title='llvm::DataExtractor' data-ref="llvm::DataExtractor" data-ref-filename="llvm..DataExtractor">DataExtractor</a>::<a class="type" href="../../../../include/llvm/Support/DataExtractor.h.html#llvm::DataExtractor::Cursor" title='llvm::DataExtractor::Cursor' data-ref="llvm::DataExtractor::Cursor" data-ref-filename="llvm..DataExtractor..Cursor">Cursor</a> &amp;<dfn class="local col9 decl" id="29Cursor" title='Cursor' data-type='DataExtractor::Cursor &amp;' data-ref="29Cursor" data-ref-filename="29Cursor">Cursor</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col0 decl" id="30Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="30Bytes" data-ref-filename="30Bytes">Bytes</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                  <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col1 decl" id="31KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="31KdStream" data-ref-filename="31KdStream">KdStream</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i class="doc">/// Decode as directives that handle COMPUTE_PGM_RSRC1.</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">FourByteBuffer</span> - Bytes holding contents of COMPUTE_PGM_RSRC1.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">KdStream</span>       - Stream to write the disassembled directives to.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  // NOLINTNEXTLINE(readability-identifier-naming)</i></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE" id="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC1EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC1</a>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="32FourByteBuffer" title='FourByteBuffer' data-type='uint32_t' data-ref="32FourByteBuffer" data-ref-filename="32FourByteBuffer">FourByteBuffer</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                       <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col3 decl" id="33KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="33KdStream" data-ref-filename="33KdStream">KdStream</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// Decode as directives that handle COMPUTE_PGM_RSRC2.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">FourByteBuffer</span> - Bytes holding contents of COMPUTE_PGM_RSRC2.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">KdStream</span>       - Stream to write the disassembled directives to.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  // NOLINTNEXTLINE(readability-identifier-naming)</i></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" title='llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE" id="_ZNK4llvm18AMDGPUDisassembler23decodeCOMPUTE_PGM_RSRC2EjRNS_18raw_string_ostreamE">decodeCOMPUTE_PGM_RSRC2</a>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="34FourByteBuffer" title='FourByteBuffer' data-type='uint32_t' data-ref="34FourByteBuffer" data-ref-filename="34FourByteBuffer">FourByteBuffer</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                       <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream" data-ref-filename="llvm..raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col5 decl" id="35KdStream" title='KdStream' data-type='llvm::raw_string_ostream &amp;' data-ref="35KdStream" data-ref-filename="35KdStream">KdStream</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertSDWAInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertSDWAInstERNS_6MCInstE">convertSDWAInst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertDPP8Inst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertDPP8InstERNS_6MCInstE">convertDPP8Inst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="37MI" data-ref-filename="37MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" title='llvm::AMDGPUDisassembler::convertMIMGInst' data-ref="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE" id="_ZNK4llvm18AMDGPUDisassembler15convertMIMGInstERNS_6MCInstE">convertMIMGInst</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="38MI" data-ref-filename="38MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VGPR_32Ej">decodeOperand_VGPR_32</a>(<em>unsigned</em> <dfn class="local col9 decl" id="39Val" title='Val' data-type='unsigned int' data-ref="39Val" data-ref-filename="39Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_VRegOrLds_32Ej">decodeOperand_VRegOrLds_32</a>(<em>unsigned</em> <dfn class="local col0 decl" id="40Val" title='Val' data-type='unsigned int' data-ref="40Val" data-ref-filename="40Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_32Ej">decodeOperand_VS_32</a>(<em>unsigned</em> <dfn class="local col1 decl" id="41Val" title='Val' data-type='unsigned int' data-ref="41Val" data-ref-filename="41Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_VS_64Ej">decodeOperand_VS_64</a>(<em>unsigned</em> <dfn class="local col2 decl" id="42Val" title='Val' data-type='unsigned int' data-ref="42Val" data-ref-filename="42Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VS_128' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VS_128Ej">decodeOperand_VS_128</a>(<em>unsigned</em> <dfn class="local col3 decl" id="43Val" title='Val' data-type='unsigned int' data-ref="43Val" data-ref-filename="43Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej" id="_ZNK4llvm18AMDGPUDisassembler20decodeOperand_VSrc16Ej">decodeOperand_VSrc16</a>(<em>unsigned</em> <dfn class="local col4 decl" id="44Val" title='Val' data-type='unsigned int' data-ref="44Val" data-ref-filename="44Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VSrcV216' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VSrcV216Ej">decodeOperand_VSrcV216</a>(<em>unsigned</em> <dfn class="local col5 decl" id="45Val" title='Val' data-type='unsigned int' data-ref="45Val" data-ref-filename="45Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_64Ej">decodeOperand_VReg_64</a>(<em>unsigned</em> <dfn class="local col6 decl" id="46Val" title='Val' data-type='unsigned int' data-ref="46Val" data-ref-filename="46Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_96' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_VReg_96Ej">decodeOperand_VReg_96</a>(<em>unsigned</em> <dfn class="local col7 decl" id="47Val" title='Val' data-type='unsigned int' data-ref="47Val" data-ref-filename="47Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_128Ej">decodeOperand_VReg_128</a>(<em>unsigned</em> <dfn class="local col8 decl" id="48Val" title='Val' data-type='unsigned int' data-ref="48Val" data-ref-filename="48Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_256Ej">decodeOperand_VReg_256</a>(<em>unsigned</em> <dfn class="local col9 decl" id="49Val" title='Val' data-type='unsigned int' data-ref="49Val" data-ref-filename="49Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_VReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_VReg_512Ej">decodeOperand_VReg_512</a>(<em>unsigned</em> <dfn class="local col0 decl" id="50Val" title='Val' data-type='unsigned int' data-ref="50Val" data-ref-filename="50Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_32Ej">decodeOperand_SReg_32</a>(<em>unsigned</em> <dfn class="local col1 decl" id="51Val" title='Val' data-type='unsigned int' data-ref="51Val" data-ref-filename="51Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj" id="_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj">decodeOperand_SReg_32_XM0_XEXEC</a>(<em>unsigned</em> <dfn class="local col2 decl" id="52Val" title='Val' data-type='unsigned int' data-ref="52Val" data-ref-filename="52Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI' data-ref="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj" id="_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj">decodeOperand_SReg_32_XEXEC_HI</a>(<em>unsigned</em> <dfn class="local col3 decl" id="53Val" title='Val' data-type='unsigned int' data-ref="53Val" data-ref-filename="53Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32' data-ref="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej" id="_ZNK4llvm18AMDGPUDisassembler26decodeOperand_SRegOrLds_32Ej">decodeOperand_SRegOrLds_32</a>(<em>unsigned</em> <dfn class="local col4 decl" id="54Val" title='Val' data-type='unsigned int' data-ref="54Val" data-ref-filename="54Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_SReg_64Ej">decodeOperand_SReg_64</a>(<em>unsigned</em> <dfn class="local col5 decl" id="55Val" title='Val' data-type='unsigned int' data-ref="55Val" data-ref-filename="55Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC' data-ref="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj" id="_ZNK4llvm18AMDGPUDisassembler27decodeOperand_SReg_64_XEXECEj">decodeOperand_SReg_64_XEXEC</a>(<em>unsigned</em> <dfn class="local col6 decl" id="56Val" title='Val' data-type='unsigned int' data-ref="56Val" data-ref-filename="56Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_128Ej">decodeOperand_SReg_128</a>(<em>unsigned</em> <dfn class="local col7 decl" id="57Val" title='Val' data-type='unsigned int' data-ref="57Val" data-ref-filename="57Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_256' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_256Ej">decodeOperand_SReg_256</a>(<em>unsigned</em> <dfn class="local col8 decl" id="58Val" title='Val' data-type='unsigned int' data-ref="58Val" data-ref-filename="58Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_SReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_SReg_512Ej">decodeOperand_SReg_512</a>(<em>unsigned</em> <dfn class="local col9 decl" id="59Val" title='Val' data-type='unsigned int' data-ref="59Val" data-ref-filename="59Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AGPR_32' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej" id="_ZNK4llvm18AMDGPUDisassembler21decodeOperand_AGPR_32Ej">decodeOperand_AGPR_32</a>(<em>unsigned</em> <dfn class="local col0 decl" id="60Val" title='Val' data-type='unsigned int' data-ref="60Val" data-ref-filename="60Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_128' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_128Ej">decodeOperand_AReg_128</a>(<em>unsigned</em> <dfn class="local col1 decl" id="61Val" title='Val' data-type='unsigned int' data-ref="61Val" data-ref-filename="61Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_512' data-ref="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej" id="_ZNK4llvm18AMDGPUDisassembler22decodeOperand_AReg_512Ej">decodeOperand_AReg_512</a>(<em>unsigned</em> <dfn class="local col2 decl" id="62Val" title='Val' data-type='unsigned int' data-ref="62Val" data-ref-filename="62Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AReg_1024' data-ref="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej" id="_ZNK4llvm18AMDGPUDisassembler23decodeOperand_AReg_1024Ej">decodeOperand_AReg_1024</a>(<em>unsigned</em> <dfn class="local col3 decl" id="63Val" title='Val' data-type='unsigned int' data-ref="63Val" data-ref-filename="63Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AV_32' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_32Ej">decodeOperand_AV_32</a>(<em>unsigned</em> <dfn class="local col4 decl" id="64Val" title='Val' data-type='unsigned int' data-ref="64Val" data-ref-filename="64Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej" title='llvm::AMDGPUDisassembler::decodeOperand_AV_64' data-ref="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej" id="_ZNK4llvm18AMDGPUDisassembler19decodeOperand_AV_64Ej">decodeOperand_AV_64</a>(<em>unsigned</em> <dfn class="local col5 decl" id="65Val" title='Val' data-type='unsigned int' data-ref="65Val" data-ref-filename="65Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</dfn> {</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</dfn>,</td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW64" title='llvm::AMDGPUDisassembler::OPW64' data-ref="llvm::AMDGPUDisassembler::OPW64" data-ref-filename="llvm..AMDGPUDisassembler..OPW64">OPW64</dfn>,</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW128" title='llvm::AMDGPUDisassembler::OPW128' data-ref="llvm::AMDGPUDisassembler::OPW128" data-ref-filename="llvm..AMDGPUDisassembler..OPW128">OPW128</dfn>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW256" title='llvm::AMDGPUDisassembler::OPW256' data-ref="llvm::AMDGPUDisassembler::OPW256" data-ref-filename="llvm..AMDGPUDisassembler..OPW256">OPW256</dfn>,</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW512" title='llvm::AMDGPUDisassembler::OPW512' data-ref="llvm::AMDGPUDisassembler::OPW512" data-ref-filename="llvm..AMDGPUDisassembler..OPW512">OPW512</dfn>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW1024" title='llvm::AMDGPUDisassembler::OPW1024' data-ref="llvm::AMDGPUDisassembler::OPW1024" data-ref-filename="llvm..AMDGPUDisassembler..OPW1024">OPW1024</dfn>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW16" title='llvm::AMDGPUDisassembler::OPW16' data-ref="llvm::AMDGPUDisassembler::OPW16" data-ref-filename="llvm..AMDGPUDisassembler..OPW16">OPW16</dfn>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPWV216" title='llvm::AMDGPUDisassembler::OPWV216' data-ref="llvm::AMDGPUDisassembler::OPWV216" data-ref-filename="llvm..AMDGPUDisassembler..OPWV216">OPWV216</dfn>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW_LAST_" title='llvm::AMDGPUDisassembler::OPW_LAST_' data-ref="llvm::AMDGPUDisassembler::OPW_LAST_" data-ref-filename="llvm..AMDGPUDisassembler..OPW_LAST_">OPW_LAST_</dfn>,</td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="llvm::AMDGPUDisassembler::OPW_FIRST_" title='llvm::AMDGPUDisassembler::OPW_FIRST_' data-ref="llvm::AMDGPUDisassembler::OPW_FIRST_" data-ref-filename="llvm..AMDGPUDisassembler..OPW_FIRST_">OPW_FIRST_</dfn> = <a class="enum" href="#llvm::AMDGPUDisassembler::OPW32" title='llvm::AMDGPUDisassembler::OPW32' data-ref="llvm::AMDGPUDisassembler::OPW32" data-ref-filename="llvm..AMDGPUDisassembler..OPW32">OPW32</a></td></tr>
<tr><th id="137">137</th><td>  };</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>unsigned</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getVgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getVgprClassIdENS0_9OpWidthTyE">getVgprClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col6 decl" id="66Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="66Width" data-ref-filename="66Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="140">140</th><td>  <em>unsigned</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getAgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getAgprClassIdENS0_9OpWidthTyE">getAgprClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col7 decl" id="67Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="67Width" data-ref-filename="67Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td>  <em>unsigned</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getSgprClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getSgprClassIdENS0_9OpWidthTyE">getSgprClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col8 decl" id="68Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="68Width" data-ref-filename="68Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td>  <em>unsigned</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" title='llvm::AMDGPUDisassembler::getTtmpClassId' data-ref="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE" id="_ZNK4llvm18AMDGPUDisassembler14getTtmpClassIdENS0_9OpWidthTyE">getTtmpClassId</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col9 decl" id="69Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="69Width" data-ref-filename="69Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" title='llvm::AMDGPUDisassembler::decodeIntImmed' data-ref="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj" id="_ZN4llvm18AMDGPUDisassembler14decodeIntImmedEj">decodeIntImmed</a>(<em>unsigned</em> <dfn class="local col0 decl" id="70Imm" title='Imm' data-type='unsigned int' data-ref="70Imm" data-ref-filename="70Imm">Imm</dfn>);</td></tr>
<tr><th id="145">145</th><td>  <em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeFPImmed' data-ref="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" data-ref-filename="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj" id="_ZN4llvm18AMDGPUDisassembler13decodeFPImmedENS0_9OpWidthTyEj">decodeFPImmed</a>(<a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col1 decl" id="71Width" title='Width' data-type='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="71Width" data-ref-filename="71Width">Width</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72Imm" title='Imm' data-type='unsigned int' data-ref="72Imm" data-ref-filename="72Imm">Imm</dfn>);</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" title='llvm::AMDGPUDisassembler::decodeLiteralConstant' data-ref="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv" id="_ZNK4llvm18AMDGPUDisassembler21decodeLiteralConstantEv">decodeLiteralConstant</a>() <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSrcOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler11decodeSrcOpENS0_9OpWidthTyEj">decodeSrcOp</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col3 decl" id="73Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="73Width" data-ref-filename="73Width">Width</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74Val" title='Val' data-type='unsigned int' data-ref="74Val" data-ref-filename="74Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeDstOp' data-ref="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler11decodeDstOpENS0_9OpWidthTyEj">decodeDstOp</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col5 decl" id="75Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="75Width" data-ref-filename="75Width">Width</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="76Val" title='Val' data-type='unsigned int' data-ref="76Val" data-ref-filename="76Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg32' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg32Ej">decodeSpecialReg32</a>(<em>unsigned</em> <dfn class="local col7 decl" id="77Val" title='Val' data-type='unsigned int' data-ref="77Val" data-ref-filename="77Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" title='llvm::AMDGPUDisassembler::decodeSpecialReg64' data-ref="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej" id="_ZNK4llvm18AMDGPUDisassembler18decodeSpecialReg64Ej">decodeSpecialReg64</a>(<em>unsigned</em> <dfn class="local col8 decl" id="78Val" title='Val' data-type='unsigned int' data-ref="78Val" data-ref-filename="78Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" title='llvm::AMDGPUDisassembler::decodeSDWASrc' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj" id="_ZNK4llvm18AMDGPUDisassembler13decodeSDWASrcENS0_9OpWidthTyEj">decodeSDWASrc</a>(<em>const</em> <a class="type" href="#llvm::AMDGPUDisassembler::OpWidthTy" title='llvm::AMDGPUDisassembler::OpWidthTy' data-ref="llvm::AMDGPUDisassembler::OpWidthTy" data-ref-filename="llvm..AMDGPUDisassembler..OpWidthTy">OpWidthTy</a> <dfn class="local col9 decl" id="79Width" title='Width' data-type='const llvm::AMDGPUDisassembler::OpWidthTy' data-ref="79Width" data-ref-filename="79Width">Width</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80Val" title='Val' data-type='unsigned int' data-ref="80Val" data-ref-filename="80Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc16' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc16Ej">decodeSDWASrc16</a>(<em>unsigned</em> <dfn class="local col1 decl" id="81Val" title='Val' data-type='unsigned int' data-ref="81Val" data-ref-filename="81Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" title='llvm::AMDGPUDisassembler::decodeSDWASrc32' data-ref="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej" id="_ZNK4llvm18AMDGPUDisassembler15decodeSDWASrc32Ej">decodeSDWASrc32</a>(<em>unsigned</em> <dfn class="local col2 decl" id="82Val" title='Val' data-type='unsigned int' data-ref="82Val" data-ref-filename="82Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" title='llvm::AMDGPUDisassembler::decodeSDWAVopcDst' data-ref="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj" id="_ZNK4llvm18AMDGPUDisassembler17decodeSDWAVopcDstEj">decodeSDWAVopcDst</a>(<em>unsigned</em> <dfn class="local col3 decl" id="83Val" title='Val' data-type='unsigned int' data-ref="83Val" data-ref-filename="83Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" title='llvm::AMDGPUDisassembler::decodeBoolReg' data-ref="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj" id="_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj">decodeBoolReg</a>(<em>unsigned</em> <dfn class="local col4 decl" id="84Val" title='Val' data-type='unsigned int' data-ref="84Val" data-ref-filename="84Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <em>int</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" title='llvm::AMDGPUDisassembler::getTTmpIdx' data-ref="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj" id="_ZNK4llvm18AMDGPUDisassembler10getTTmpIdxEj">getTTmpIdx</a>(<em>unsigned</em> <dfn class="local col5 decl" id="85Val" title='Val' data-type='unsigned int' data-ref="85Val" data-ref-filename="85Val">Val</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler4isVIEv" title='llvm::AMDGPUDisassembler::isVI' data-ref="_ZNK4llvm18AMDGPUDisassembler4isVIEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler4isVIEv" id="_ZNK4llvm18AMDGPUDisassembler4isVIEv">isVI</a>() <em>const</em>;</td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" title='llvm::AMDGPUDisassembler::isGFX9' data-ref="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev" id="_ZNK4llvm18AMDGPUDisassembler6isGFX9Ev">isGFX9</a>() <em>const</em>;</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" title='llvm::AMDGPUDisassembler::isGFX9Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv" id="_ZNK4llvm18AMDGPUDisassembler10isGFX9PlusEv">isGFX9Plus</a>() <em>const</em>;</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" title='llvm::AMDGPUDisassembler::isGFX10' data-ref="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev" id="_ZNK4llvm18AMDGPUDisassembler7isGFX10Ev">isGFX10</a>() <em>const</em>;</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUDisassembler.cpp.html#_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" title='llvm::AMDGPUDisassembler::isGFX10Plus' data-ref="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" data-ref-filename="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv" id="_ZNK4llvm18AMDGPUDisassembler11isGFX10PlusEv">isGFX10Plus</a>() <em>const</em>;</td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="170">170</th><td><i>// AMDGPUSymbolizer</i></td></tr>
<tr><th id="171">171</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUSymbolizer" title='llvm::AMDGPUSymbolizer' data-ref="llvm::AMDGPUSymbolizer" data-ref-filename="llvm..AMDGPUSymbolizer">AMDGPUSymbolizer</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer" data-ref-filename="llvm..MCSymbolizer">MCSymbolizer</a> {</td></tr>
<tr><th id="174">174</th><td><b>private</b>:</td></tr>
<tr><th id="175">175</th><td>  <em>void</em> *<dfn class="decl field" id="llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo" data-ref-filename="llvm..AMDGPUSymbolizer..DisInfo">DisInfo</dfn>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><b>public</b>:</td></tr>
<tr><th id="178">178</th><td>  <dfn class="decl def fn" id="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" title='llvm::AMDGPUSymbolizer::AMDGPUSymbolizer' data-ref="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv" data-ref-filename="_ZN4llvm16AMDGPUSymbolizerC1ERNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EEPv">AMDGPUSymbolizer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="86Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="86Ctx" data-ref-filename="86Ctx">Ctx</dfn>, <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCRelocationInfo.h.html#llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo" data-ref-filename="llvm..MCRelocationInfo">MCRelocationInfo</a>&gt; &amp;&amp;<dfn class="local col7 decl" id="87RelInfo" title='RelInfo' data-type='std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;' data-ref="87RelInfo" data-ref-filename="87RelInfo">RelInfo</dfn>,</td></tr>
<tr><th id="179">179</th><td>                   <em>void</em> *<dfn class="local col8 decl" id="88disInfo" title='disInfo' data-type='void *' data-ref="88disInfo" data-ref-filename="88disInfo">disInfo</dfn>)</td></tr>
<tr><th id="180">180</th><td>                   : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#llvm::MCSymbolizer" title='llvm::MCSymbolizer' data-ref="llvm::MCSymbolizer" data-ref-filename="llvm..MCSymbolizer">MCSymbolizer</a><a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCSymbolizer.h.html#_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE" title='llvm::MCSymbolizer::MCSymbolizer' data-ref="_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE" data-ref-filename="_ZN4llvm12MCSymbolizerC1ERNS_9MCContextESt10unique_ptrINS_16MCRelocationInfoESt14default_deleteIS4_EE">(</a><a class="local col6 ref" href="#86Ctx" title='Ctx' data-ref="86Ctx" data-ref-filename="86Ctx">Ctx</a>, <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col7 ref" href="#87RelInfo" title='RelInfo' data-ref="87RelInfo" data-ref-filename="87RelInfo">RelInfo</a></span>)), <a class="member field" href="#llvm::AMDGPUSymbolizer::DisInfo" title='llvm::AMDGPUSymbolizer::DisInfo' data-ref="llvm::AMDGPUSymbolizer::DisInfo" data-ref-filename="llvm..AMDGPUSymbolizer..DisInfo">DisInfo</a>(<a class="local col8 ref" href="#88disInfo" title='disInfo' data-ref="88disInfo" data-ref-filename="88disInfo">disInfo</a>) {}</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <a class="virtual decl fn" href="AMDGPUDisassembler.cpp.html#_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" title='llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand' data-ref="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" data-ref-filename="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm" id="_ZN4llvm16AMDGPUSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm">tryAddingSymbolicOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="89Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="89Inst" data-ref-filename="89Inst">Inst</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="90cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="90cStream" data-ref-filename="90cStream">cStream</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="91Value" title='Value' data-type='int64_t' data-ref="91Value" data-ref-filename="91Value">Value</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="92Address" title='Address' data-type='uint64_t' data-ref="92Address" data-ref-filename="92Address">Address</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                <em>bool</em> <dfn class="local col3 decl" id="93IsBranch" title='IsBranch' data-type='bool' data-ref="93IsBranch" data-ref-filename="93IsBranch">IsBranch</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="94Offset" title='Offset' data-type='uint64_t' data-ref="94Offset" data-ref-filename="94Offset">Offset</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="95InstSize" title='InstSize' data-type='uint64_t' data-ref="95InstSize" data-ref-filename="95InstSize">InstSize</dfn>) override;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>void</em> <a class="virtual decl fn" href="AMDGPUDisassembler.cpp.html#_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" title='llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment' data-ref="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" data-ref-filename="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm" id="_ZN4llvm16AMDGPUSymbolizer31tryAddingPcLoadReferenceCommentERNS_11raw_ostreamElm">tryAddingPcLoadReferenceComment</a>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="96cStream" title='cStream' data-type='llvm::raw_ostream &amp;' data-ref="96cStream" data-ref-filename="96cStream">cStream</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="97Value" title='Value' data-type='int64_t' data-ref="97Value" data-ref-filename="97Value">Value</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="98Address" title='Address' data-type='uint64_t' data-ref="98Address" data-ref-filename="98Address">Address</dfn>) override;</td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUDisassembler.cpp.html'>llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>