This project implements a simple SPI controller with a finite state machine (FSM) in Verilog.

![FSM Diagram](fsm.png)

