0.7
2020.2
Nov  8 2024
22:36:57
D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_0,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/ram_axi4/sim/ram_axi4.v,,blk_mem_gen_1,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/ram_axi4/sim/ram_axi4.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/ram_easy/sim/ram_easy.v,,ram_axi4,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/cqu_mips.gen/sources_1/ip/ram_easy/sim/ram_easy.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/src/cache/cache.v,,ram_easy,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/cqu_mips.sim/sim_1/behav/xsim/glbl.v,1735968958,verilog,,,,glbl,,,,,,,,
D:/Projects/cqu_mips/proj/sim/cpu_sim.v,1735968958,verilog,,,,cpu_sim,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/sim/datapath_sim.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/sim/cpu_sim.v,,datapath_sim,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/cache.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/cache/cpu_axi_interface.v,,cache_module,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/cache_data.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/src/exe/hilo_reg.v,,,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/cache_inst.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/src/cache/cache_data.v,,,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/cpu_axi_interface.v,1735968958,verilog,,D:/Projects/cqu_mips/proj/src/cache/d_cache-write_through.v,,cpu_axi_interface,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/d_cache-write_through.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/src/datapath.v,,d_cache_write_through,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/cache/i_cache-direct_map.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/src/id/id.v,,i_cache_direct_map,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/datapath.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/exe/exe.v,,datapath,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/defines.vh,1735968959,verilog,,,,,,,,,,,,
D:/Projects/cqu_mips/proj/src/exe/exe.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/hazard.v,D:/Projects/cqu_mips/proj/src/defines.vh,execute,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/exe/hilo_reg.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/src/storage/mmu.v,D:/Projects/cqu_mips/proj/src/defines.vh,hilo_reg,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/hazard.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/src/cache/i_cache-direct_map.v,,hazard,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/id/id.v,1736014260,verilog,,D:/Projects/cqu_mips/proj/src/if/if.v,D:/Projects/cqu_mips/proj/src/defines.vh,inst_decode,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/id/id_ex.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/sim/datapath_sim.v,,,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/if/if.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/mem/mem.v,,inst_fetch,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/mem/mem.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/regfile.v,,memory_access,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/mips.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/storage/reg.v,,mips,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/regfile.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/wb/wb.v,,reg_file,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/storage/mmu.v,1735968959,verilog,,D:/Projects/cqu_mips/proj/src/util/extend.v,,mmu,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/storage/reg.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/cache/cache_inst.v,,,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/util/extend.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/id/id_ex.v,,extend,,,../../../../src,,,,,
D:/Projects/cqu_mips/proj/src/wb/wb.v,1736003926,verilog,,D:/Projects/cqu_mips/proj/src/mips.v,,write_back,,,../../../../src,,,,,
