[INF:CM0023] Creating log file ../../build/regression/DollarBitsUnary/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<131> s<130> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<19> s<18> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:19> el<1:24>
n<31> u<6> t<IntConst> p<7> l<1:26> el<1:28>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:26> el<1:28>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:26> el<1:28>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:26> el<1:28>
n<0> u<10> t<IntConst> p<11> l<1:29> el<1:30>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:29> el<1:30>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:29> el<1:30>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:29> el<1:30>
n<> u<14> t<Constant_range> p<15> c<9> l<1:26> el<1:30>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:25> el<1:31>
n<> u<16> t<Data_type> p<17> c<5> l<1:19> el<1:31>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:19> el<1:31>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:19> el<1:31>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:31>
n<o> u<20> t<StringConst> p<21> l<1:32> el<1:33>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:33>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:34>
n<> u<23> t<Module_ansi_header> p<128> c<2> s<52> l<1:1> el<1:35>
n<> u<24> t<Struct_keyword> p<25> l<2:12> el<2:18>
n<> u<25> t<Struct_union> p<44> c<24> s<26> l<2:12> el<2:18>
n<> u<26> t<Packed_keyword> p<44> s<43> l<2:19> el<2:25>
n<> u<27> t<IntVec_TypeLogic> p<38> s<37> l<3:7> el<3:12>
n<31> u<28> t<IntConst> p<29> l<3:14> el<3:16>
n<> u<29> t<Primary_literal> p<30> c<28> l<3:14> el<3:16>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:14> el<3:16>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<3:14> el<3:16>
n<0> u<32> t<IntConst> p<33> l<3:17> el<3:18>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:17> el<3:18>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:17> el<3:18>
n<> u<35> t<Constant_expression> p<36> c<34> l<3:17> el<3:18>
n<> u<36> t<Constant_range> p<37> c<31> l<3:14> el<3:18>
n<> u<37> t<Packed_dimension> p<38> c<36> l<3:13> el<3:19>
n<> u<38> t<Data_type> p<39> c<27> l<3:7> el<3:19>
n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<3:7> el<3:19>
n<data> u<40> t<StringConst> p<41> l<3:20> el<3:24>
n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<3:20> el<3:24>
n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<3:20> el<3:24>
n<> u<43> t<Struct_union_member> p<44> c<39> l<3:7> el<3:25>
n<> u<44> t<Data_type> p<46> c<25> s<45> l<2:12> el<4:5>
n<dmi_t> u<45> t<StringConst> p<46> l<4:6> el<4:11>
n<> u<46> t<Type_declaration> p<47> c<44> l<2:4> el<4:12>
n<> u<47> t<Data_declaration> p<48> c<46> l<2:4> el<4:12>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<2:4> el<4:12>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<2:4> el<4:12>
n<> u<50> t<Module_common_item> p<51> c<49> l<2:4> el<4:12>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<2:4> el<4:12>
n<> u<52> t<Non_port_module_item> p<128> c<51> s<86> l<2:4> el<4:12>
n<> u<53> t<IntVec_TypeLogic> p<76> s<75> l<6:3> el<6:8>
n<> u<54> t<Dollar_keyword> p<61> s<55> l<6:10> el<6:11>
n<bits> u<55> t<StringConst> p<61> s<60> l<6:11> el<6:15>
n<dmi_t> u<56> t<StringConst> p<57> l<6:16> el<6:21>
n<> u<57> t<Primary_literal> p<58> c<56> l<6:16> el<6:21>
n<> u<58> t<Primary> p<59> c<57> l<6:16> el<6:21>
n<> u<59> t<Expression> p<60> c<58> l<6:16> el<6:21>
n<> u<60> t<List_of_arguments> p<61> c<59> l<6:16> el<6:21>
n<> u<61> t<Subroutine_call> p<62> c<54> l<6:10> el<6:22>
n<> u<62> t<Constant_primary> p<63> c<61> l<6:10> el<6:22>
n<> u<63> t<Constant_expression> p<69> c<62> s<68> l<6:10> el<6:22>
n<1> u<64> t<IntConst> p<65> l<6:23> el<6:24>
n<> u<65> t<Primary_literal> p<66> c<64> l<6:23> el<6:24>
n<> u<66> t<Constant_primary> p<67> c<65> l<6:23> el<6:24>
n<> u<67> t<Constant_expression> p<69> c<66> l<6:23> el<6:24>
n<> u<68> t<BinOp_Minus> p<69> s<67> l<6:22> el<6:23>
n<> u<69> t<Constant_expression> p<74> c<63> s<73> l<6:10> el<6:24>
n<0> u<70> t<IntConst> p<71> l<6:25> el<6:26>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:25> el<6:26>
n<> u<72> t<Constant_primary> p<73> c<71> l<6:25> el<6:26>
n<> u<73> t<Constant_expression> p<74> c<72> l<6:25> el<6:26>
n<> u<74> t<Constant_range> p<75> c<69> l<6:10> el<6:26>
n<> u<75> t<Packed_dimension> p<76> c<74> l<6:9> el<6:27>
n<> u<76> t<Data_type> p<80> c<53> s<79> l<6:3> el<6:27>
n<dr_q> u<77> t<StringConst> p<78> l<6:28> el<6:32>
n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<6:28> el<6:32>
n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<6:28> el<6:32>
n<> u<80> t<Variable_declaration> p<81> c<76> l<6:3> el<6:33>
n<> u<81> t<Data_declaration> p<82> c<80> l<6:3> el<6:33>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<6:3> el<6:33>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<6:3> el<6:33>
n<> u<84> t<Module_common_item> p<85> c<83> l<6:3> el<6:33>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<6:3> el<6:33>
n<> u<86> t<Non_port_module_item> p<128> c<85> s<127> l<6:3> el<6:33>
n<o> u<87> t<StringConst> p<88> l<8:11> el<8:12>
n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<8:11> el<8:12>
n<> u<89> t<Constant_bit_select> p<90> l<8:13> el<8:13>
n<> u<90> t<Constant_select> p<91> c<89> l<8:13> el<8:13>
n<> u<91> t<Net_lvalue> p<122> c<88> s<121> l<8:11> el<8:12>
n<dr_x> u<92> t<StringConst> p<119> s<118> l<8:15> el<8:19>
n<> u<93> t<Bit_select> p<118> s<117> l<8:19> el<8:19>
n<> u<94> t<Dollar_keyword> p<103> s<95> l<8:20> el<8:21>
n<bits> u<95> t<StringConst> p<103> s<102> l<8:21> el<8:25>
n<dr_q> u<96> t<StringConst> p<97> l<8:27> el<8:31>
n<> u<97> t<Primary_literal> p<98> c<96> l<8:27> el<8:31>
n<> u<98> t<Primary> p<99> c<97> l<8:27> el<8:31>
n<> u<99> t<Expression> p<101> c<98> l<8:27> el<8:31>
n<> u<100> t<Unary_Tilda> p<101> s<99> l<8:26> el<8:27>
n<> u<101> t<Expression> p<102> c<100> l<8:26> el<8:31>
n<> u<102> t<List_of_arguments> p<103> c<101> l<8:26> el<8:31>
n<> u<103> t<Subroutine_call> p<104> c<94> l<8:20> el<8:32>
n<> u<104> t<Constant_primary> p<105> c<103> l<8:20> el<8:32>
n<> u<105> t<Constant_expression> p<111> c<104> s<110> l<8:20> el<8:32>
n<1> u<106> t<IntConst> p<107> l<8:33> el<8:34>
n<> u<107> t<Primary_literal> p<108> c<106> l<8:33> el<8:34>
n<> u<108> t<Constant_primary> p<109> c<107> l<8:33> el<8:34>
n<> u<109> t<Constant_expression> p<111> c<108> l<8:33> el<8:34>
n<> u<110> t<BinOp_Minus> p<111> s<109> l<8:32> el<8:33>
n<> u<111> t<Constant_expression> p<116> c<105> s<115> l<8:20> el<8:34>
n<0> u<112> t<IntConst> p<113> l<8:35> el<8:36>
n<> u<113> t<Primary_literal> p<114> c<112> l<8:35> el<8:36>
n<> u<114> t<Constant_primary> p<115> c<113> l<8:35> el<8:36>
n<> u<115> t<Constant_expression> p<116> c<114> l<8:35> el<8:36>
n<> u<116> t<Constant_range> p<117> c<111> l<8:20> el<8:36>
n<> u<117> t<Part_select_range> p<118> c<116> l<8:20> el<8:36>
n<> u<118> t<Select> p<119> c<93> l<8:19> el<8:37>
n<> u<119> t<Complex_func_call> p<120> c<92> l<8:15> el<8:37>
n<> u<120> t<Primary> p<121> c<119> l<8:15> el<8:37>
n<> u<121> t<Expression> p<122> c<120> l<8:15> el<8:37>
n<> u<122> t<Net_assignment> p<123> c<91> l<8:11> el<8:37>
n<> u<123> t<List_of_net_assignments> p<124> c<122> l<8:11> el<8:37>
n<> u<124> t<Continuous_assign> p<125> c<123> l<8:4> el<8:38>
n<> u<125> t<Module_common_item> p<126> c<124> l<8:4> el<8:38>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<8:4> el<8:38>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<8:4> el<8:38>
n<> u<128> t<Module_declaration> p<129> c<23> l<1:1> el<9:10>
n<> u<129> t<Description> p<130> c<128> l<1:1> el<9:10>
n<> u<130> t<Source_text> p<131> c<129> l<1:1> el<9:10>
n<> u<131> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DollarBitsUnary/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DollarBitsUnary/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DollarBitsUnary/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (dmi_t), line:2:12, endln:2:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiName:dmi_t
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (data), line:3:20, endln:3:24
      |vpiParent:
      \_struct_typespec: (dmi_t), line:2:12, endln:2:18
      |vpiName:data
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:19
        |vpiParent:
        \_typespec_member: (data), line:3:20, endln:3:24
        |vpiRange:
        \_range: , line:3:13, endln:3:19
          |vpiParent:
          \_struct_typespec: (dmi_t), line:2:12, endln:2:18
          |vpiLeftRange:
          \_constant: , line:3:14, endln:3:16
            |vpiParent:
            \_range: , line:3:13, endln:3:19
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:17, endln:3:18
            |vpiParent:
            \_range: , line:3:13, endln:3:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:19
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.dr_q), line:6:28, endln:6:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiName:dr_q
    |vpiFullName:work@top.dr_q
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_part_select: , line:8:15, endln:8:37
      |vpiParent:
      \_ref_obj: dr_x (work@top.dr_x), line:8:15, endln:8:19
        |vpiParent:
        \_cont_assign: , line:8:11, endln:8:37
        |vpiName:dr_x
        |vpiFullName:work@top.dr_x
        |vpiDefName:dr_x
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:8:20, endln:8:34
        |vpiOpType:11
        |vpiOperand:
        \_sys_func_call: ($bits), line:8:20, endln:8:32
          |vpiParent:
          \_operation: , line:8:20, endln:8:34
          |vpiArgument:
          \_operation: , line:8:26, endln:8:27
            |vpiParent:
            \_sys_func_call: ($bits), line:8:20, endln:8:32
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (dr_q), line:8:27, endln:8:31
              |vpiParent:
              \_operation: , line:8:26, endln:8:27
              |vpiName:dr_q
              |vpiActual:
              \_logic_var: (work@top.dr_q), line:6:28, endln:6:32
                |vpiParent:
                \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
                |vpiTypespec:
                \_logic_typespec: , line:6:3, endln:6:27
                  |vpiRange:
                  \_range: , line:6:9, endln:6:27
                    |vpiLeftRange:
                    \_constant: , line:6:10, endln:6:22
                      |vpiParent:
                      \_range: , line:6:9, endln:6:27
                      |vpiDecompile:31
                      |vpiSize:64
                      |INT:31
                      |vpiConstType:7
                    |vpiRightRange:
                    \_constant: , line:6:25, endln:6:26
                      |vpiParent:
                      \_range: , line:6:9, endln:6:27
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiName:dr_q
                |vpiFullName:work@top.dr_q
                |vpiVisibility:1
                |vpiRange:
                \_range: , line:6:9, endln:6:27
                  |vpiLeftRange:
                  \_constant: , line:6:10, endln:6:22
                    |vpiParent:
                    \_range: , line:6:9, endln:6:27
                    |vpiDecompile:31
                    |vpiSize:64
                    |INT:31
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:6:25, endln:6:26
                    |vpiParent:
                    \_range: , line:6:9, endln:6:27
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
          |vpiName:$bits
        |vpiOperand:
        \_constant: , line:8:33, endln:8:34
          |vpiParent:
          \_operation: , line:8:20, endln:8:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:8:35, endln:8:36
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.o), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:37
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
        |vpiTypespec:
        \_logic_typespec: , line:1:19, endln:1:31
          |vpiRange:
          \_range: , line:1:25, endln:1:31
            |vpiLeftRange:
            \_constant: , line:1:26, endln:1:28
              |vpiParent:
              \_range: , line:1:25, endln:1:31
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:29, endln:1:30
              |vpiParent:
              \_range: , line:1:25, endln:1:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.dr_q), line:6:28, endln:6:32
  |vpiTypedef:
  \_struct_typespec: (dmi_t), line:2:12, endln:2:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:32, endln:1:33
      |vpiParent:
      \_port: (o), line:1:32, endln:1:33
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_port: (o), line:1:32, endln:1:33
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
  |vpiContAssign:
  \_cont_assign: , line:8:11, endln:8:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_part_select: , line:8:15, endln:8:37
      |vpiParent:
      \_ref_obj: dr_x (work@top.dr_x), line:8:15, endln:8:19
        |vpiParent:
        \_cont_assign: , line:8:11, endln:8:37
        |vpiName:dr_x
        |vpiFullName:work@top.dr_x
        |vpiDefName:dr_x
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:8:20, endln:8:34
        |vpiParent:
        \_part_select: , line:8:15, endln:8:37
        |vpiOpType:11
        |vpiOperand:
        \_sys_func_call: ($bits), line:8:20, endln:8:32
          |vpiParent:
          \_operation: , line:8:20, endln:8:34
          |vpiArgument:
          \_operation: , line:8:26, endln:8:27
            |vpiParent:
            \_sys_func_call: ($bits), line:8:20, endln:8:32
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@top.dr_x.dr_q), line:8:27, endln:8:31
              |vpiParent:
              \_operation: , line:8:26, endln:8:27
              |vpiName:dr_q
              |vpiFullName:work@top.dr_x.dr_q
              |vpiActual:
              \_logic_var: (work@top.dr_q), line:6:28, endln:6:32
          |vpiName:$bits
        |vpiOperand:
        \_constant: , line:8:33, endln:8:34
      |vpiRightRange:
      \_constant: , line:8:35, endln:8:36
    |vpiLhs:
    \_ref_obj: (work@top.o), line:8:11, endln:8:12
      |vpiParent:
      \_cont_assign: , line:8:11, endln:8:37
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DollarBitsUnary/dut.sv | ${SURELOG_DIR}/build/regression/DollarBitsUnary/roundtrip/dut_000.sv | 3 | 9 | 

