INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/detect1/detect1.srcs/sources_1/new/detect1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/detect1/detect1.srcs/sim_1/new/tb_dectet1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dectet1
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/it/Desktop/detect1/detect1.srcs/sim_1/new/tb_dectet1.sv:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/it/Desktop/detect1/detect1.srcs/sim_1/new/tb_dectet1.sv:32]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/it/Desktop/detect1/detect1.srcs/sim_1/new/tb_dectet1.sv:33]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/it/Desktop/detect1/detect1.srcs/sim_1/new/tb_dectet1.sv:34]
