ARM GAS  /tmp/ccQN2CXZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_fwdgt.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.fwdgt_write_enable,"ax",%progbits
  18              		.align	1
  19              		.global	fwdgt_write_enable
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	fwdgt_write_enable:
  25              	.LFB116:
  26              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \file    gd32f30x_fwdgt.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief   FWDGT driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  /tmp/ccQN2CXZ.s 			page 2


  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** #include "gd32f30x_fwdgt.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /* write value to FWDGT_CTL_CMD bit field */
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** #define CTL_CMD(regval)             (BITS(0,15) & ((uint32_t)(regval) << 0))
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /* write value to FWDGT_RLD_RLD bit field */
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** #define RLD_RLD(regval)             (BITS(0,11) & ((uint32_t)(regval) << 0))
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      enable write access to FWDGT_PSC and FWDGT_RLD
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  none
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     none
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** void fwdgt_write_enable(void)
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
  27              		.loc 1 52 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
  32              		.loc 1 53 5 view .LVU1
  33              		.loc 1 53 15 is_stmt 0 view .LVU2
  34 0000 024B     		ldr	r3, .L2
  35 0002 45F25552 		movw	r2, #21845
  36 0006 1A60     		str	r2, [r3]
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
  37              		.loc 1 54 1 view .LVU3
  38 0008 7047     		bx	lr
  39              	.L3:
  40 000a 00BF     		.align	2
  41              	.L2:
  42 000c 00300040 		.word	1073754112
  43              		.cfi_endproc
  44              	.LFE116:
  46              		.section	.text.fwdgt_write_disable,"ax",%progbits
  47              		.align	1
  48              		.global	fwdgt_write_disable
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	fwdgt_write_disable:
  54              	.LFB117:
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      disable write access to FWDGT_PSC and FWDGT_RLD
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  none
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     none
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** void fwdgt_write_disable(void)
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
ARM GAS  /tmp/ccQN2CXZ.s 			page 3


  55              		.loc 1 63 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_DISABLE;
  60              		.loc 1 64 5 view .LVU5
  61              		.loc 1 64 15 is_stmt 0 view .LVU6
  62 0000 014B     		ldr	r3, .L5
  63 0002 0022     		movs	r2, #0
  64 0004 1A60     		str	r2, [r3]
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
  65              		.loc 1 65 1 view .LVU7
  66 0006 7047     		bx	lr
  67              	.L6:
  68              		.align	2
  69              	.L5:
  70 0008 00300040 		.word	1073754112
  71              		.cfi_endproc
  72              	.LFE117:
  74              		.section	.text.fwdgt_enable,"ax",%progbits
  75              		.align	1
  76              		.global	fwdgt_enable
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	fwdgt_enable:
  82              	.LFB118:
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      start the free watchdog timer counter
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  none
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     none
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** void fwdgt_enable(void)
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
  83              		.loc 1 74 1 is_stmt 1 view -0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		@ link register save eliminated.
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_ENABLE;
  88              		.loc 1 75 5 view .LVU9
  89              		.loc 1 75 15 is_stmt 0 view .LVU10
  90 0000 024B     		ldr	r3, .L8
  91 0002 4CF6CC42 		movw	r2, #52428
  92 0006 1A60     		str	r2, [r3]
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
  93              		.loc 1 76 1 view .LVU11
  94 0008 7047     		bx	lr
  95              	.L9:
  96 000a 00BF     		.align	2
  97              	.L8:
  98 000c 00300040 		.word	1073754112
  99              		.cfi_endproc
 100              	.LFE118:
ARM GAS  /tmp/ccQN2CXZ.s 			page 4


 102              		.section	.text.fwdgt_counter_reload,"ax",%progbits
 103              		.align	1
 104              		.global	fwdgt_counter_reload
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	fwdgt_counter_reload:
 110              	.LFB119:
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      reload the counter of FWDGT
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  none
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     none
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** void fwdgt_counter_reload(void)
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
 111              		.loc 1 85 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
 116              		.loc 1 86 5 view .LVU13
 117              		.loc 1 86 15 is_stmt 0 view .LVU14
 118 0000 024B     		ldr	r3, .L11
 119 0002 4AF6AA22 		movw	r2, #43690
 120 0006 1A60     		str	r2, [r3]
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
 121              		.loc 1 87 1 view .LVU15
 122 0008 7047     		bx	lr
 123              	.L12:
 124 000a 00BF     		.align	2
 125              	.L11:
 126 000c 00300040 		.word	1073754112
 127              		.cfi_endproc
 128              	.LFE119:
 130              		.section	.text.fwdgt_config,"ax",%progbits
 131              		.align	1
 132              		.global	fwdgt_config
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 137              	fwdgt_config:
 138              	.LVL0:
 139              	.LFB120:
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      configure counter reload value, and prescaler divider value
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  reload_value: specify reload value(0x0000 - 0x0FFF)
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  prescaler_div: FWDGT prescaler value
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****                 only one parameter can be selected which is shown as below:
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV4: FWDGT prescaler set to 4
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV8: FWDGT prescaler set to 8
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV16: FWDGT prescaler set to 16
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV32: FWDGT prescaler set to 32
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV64: FWDGT prescaler set to 64
ARM GAS  /tmp/ccQN2CXZ.s 			page 5


  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV128: FWDGT prescaler set to 128
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_PSC_DIV256: FWDGT prescaler set to 256
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
 140              		.loc 1 105 1 is_stmt 1 view -0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     uint32_t timeout = FWDGT_PSC_TIMEOUT;
 145              		.loc 1 106 5 view .LVU17
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     uint32_t flag_status = RESET;
 146              		.loc 1 107 5 view .LVU18
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****   
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     /* enable write access to FWDGT_PSC,and FWDGT_RLD */
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 147              		.loc 1 110 5 view .LVU19
 148              		.loc 1 110 15 is_stmt 0 view .LVU20
 149 0000 134A     		ldr	r2, .L21
 150 0002 45F25553 		movw	r3, #21845
 151 0006 1360     		str	r3, [r2]
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     uint32_t flag_status = RESET;
 152              		.loc 1 106 14 view .LVU21
 153 0008 124A     		ldr	r2, .L21+4
 154              	.LVL1:
 155              	.L15:
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****   
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     /* wait until the PUD flag to be reset */
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     do{
 156              		.loc 1 113 5 is_stmt 1 discriminator 2 view .LVU22
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        flag_status = FWDGT_STAT & FWDGT_STAT_PUD;
 157              		.loc 1 114 8 discriminator 2 view .LVU23
 158              		.loc 1 114 22 is_stmt 0 discriminator 2 view .LVU24
 159 000a 114B     		ldr	r3, .L21
 160 000c DB68     		ldr	r3, [r3, #12]
 161              		.loc 1 114 20 discriminator 2 view .LVU25
 162 000e 03F00103 		and	r3, r3, #1
 163              	.LVL2:
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 164              		.loc 1 115 11 is_stmt 1 discriminator 2 view .LVU26
 165              		.loc 1 115 5 is_stmt 0 discriminator 2 view .LVU27
 166 0012 013A     		subs	r2, r2, #1
 167              	.LVL3:
 168              		.loc 1 115 5 discriminator 2 view .LVU28
 169 0014 01D0     		beq	.L14
 170              		.loc 1 115 29 discriminator 1 view .LVU29
 171 0016 002B     		cmp	r3, #0
 172 0018 F7D1     		bne	.L15
 173              	.L14:
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 174              		.loc 1 117 5 is_stmt 1 view .LVU30
 175              		.loc 1 117 8 is_stmt 0 view .LVU31
 176 001a A3B9     		cbnz	r3, .L19
ARM GAS  /tmp/ccQN2CXZ.s 			page 6


 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****         return ERROR;
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     /* configure FWDGT */
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_PSC = (uint32_t)prescaler_div;
 177              		.loc 1 122 5 is_stmt 1 view .LVU32
 178              		.loc 1 122 15 is_stmt 0 view .LVU33
 179 001c 0C4B     		ldr	r3, .L21
 180              	.LVL4:
 181              		.loc 1 122 15 view .LVU34
 182 001e 5960     		str	r1, [r3, #4]
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     timeout = FWDGT_RLD_TIMEOUT;
 183              		.loc 1 124 5 is_stmt 1 view .LVU35
 184              	.LVL5:
 185              		.loc 1 124 13 is_stmt 0 view .LVU36
 186 0020 0C4A     		ldr	r2, .L21+4
 187              	.LVL6:
 188              	.L18:
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     /* wait until the RUD flag to be reset */
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     do{
 189              		.loc 1 126 5 is_stmt 1 discriminator 2 view .LVU37
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****        flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
 190              		.loc 1 127 8 discriminator 2 view .LVU38
 191              		.loc 1 127 22 is_stmt 0 discriminator 2 view .LVU39
 192 0022 0B4B     		ldr	r3, .L21
 193 0024 DB68     		ldr	r3, [r3, #12]
 194              		.loc 1 127 20 discriminator 2 view .LVU40
 195 0026 03F00203 		and	r3, r3, #2
 196              	.LVL7:
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 197              		.loc 1 128 11 is_stmt 1 discriminator 2 view .LVU41
 198              		.loc 1 128 5 is_stmt 0 discriminator 2 view .LVU42
 199 002a 013A     		subs	r2, r2, #1
 200              	.LVL8:
 201              		.loc 1 128 5 discriminator 2 view .LVU43
 202 002c 01D0     		beq	.L17
 203              		.loc 1 128 29 discriminator 1 view .LVU44
 204 002e 002B     		cmp	r3, #0
 205 0030 F7D1     		bne	.L18
 206              	.L17:
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****    
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 207              		.loc 1 130 5 is_stmt 1 view .LVU45
 208              		.loc 1 130 8 is_stmt 0 view .LVU46
 209 0032 53B9     		cbnz	r3, .L20
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****         return ERROR;
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_RLD = RLD_RLD(reload_value);
 210              		.loc 1 134 5 is_stmt 1 view .LVU47
 211              		.loc 1 134 17 is_stmt 0 view .LVU48
 212 0034 C0F30B00 		ubfx	r0, r0, #0, #12
 213              	.LVL9:
 214              		.loc 1 134 15 view .LVU49
 215 0038 054A     		ldr	r2, .L21
 216              	.LVL10:
ARM GAS  /tmp/ccQN2CXZ.s 			page 7


 217              		.loc 1 134 15 view .LVU50
 218 003a 9060     		str	r0, [r2, #8]
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     /* reload the counter */
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
 219              		.loc 1 137 5 is_stmt 1 view .LVU51
 220              		.loc 1 137 15 is_stmt 0 view .LVU52
 221 003c 4AF6AA23 		movw	r3, #43690
 222              	.LVL11:
 223              		.loc 1 137 15 view .LVU53
 224 0040 1360     		str	r3, [r2]
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     return SUCCESS;
 225              		.loc 1 139 5 is_stmt 1 view .LVU54
 226              		.loc 1 139 12 is_stmt 0 view .LVU55
 227 0042 0120     		movs	r0, #1
 228 0044 7047     		bx	lr
 229              	.LVL12:
 230              	.L19:
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }
 231              		.loc 1 118 16 view .LVU56
 232 0046 0020     		movs	r0, #0
 233              	.LVL13:
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }
 234              		.loc 1 118 16 view .LVU57
 235 0048 7047     		bx	lr
 236              	.LVL14:
 237              	.L20:
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     }
 238              		.loc 1 131 16 view .LVU58
 239 004a 0020     		movs	r0, #0
 240              	.LVL15:
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
 241              		.loc 1 140 1 view .LVU59
 242 004c 7047     		bx	lr
 243              	.L22:
 244 004e 00BF     		.align	2
 245              	.L21:
 246 0050 00300040 		.word	1073754112
 247 0054 FFFF0F00 		.word	1048575
 248              		.cfi_endproc
 249              	.LFE120:
 251              		.section	.text.fwdgt_flag_get,"ax",%progbits
 252              		.align	1
 253              		.global	fwdgt_flag_get
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	fwdgt_flag_get:
 259              	.LVL16:
 260              	.LFB121:
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** /*!
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \brief      get flag state of FWDGT
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[in]  flag: flag to get
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****                 only one parameter can be selected which is shown as below:
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_FLAG_PUD: a write operation to FWDGT_PSC register is on going
ARM GAS  /tmp/ccQN2CXZ.s 			page 8


 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****       \arg        FWDGT_FLAG_RUD: a write operation to FWDGT_RLD register is on going
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \param[out] none
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     \retval     FlagStatus: SET or RESET
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** */
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** FlagStatus fwdgt_flag_get(uint16_t flag)
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** {
 261              		.loc 1 152 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****   if(RESET != (FWDGT_STAT & flag)){
 266              		.loc 1 153 3 view .LVU61
 267              		.loc 1 153 16 is_stmt 0 view .LVU62
 268 0000 034B     		ldr	r3, .L26
 269 0002 DB68     		ldr	r3, [r3, #12]
 270              		.loc 1 153 5 view .LVU63
 271 0004 1842     		tst	r0, r3
 272 0006 01D1     		bne	.L25
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****         return SET;
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****   }
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** 
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****     return RESET;
 273              		.loc 1 157 12 view .LVU64
 274 0008 0020     		movs	r0, #0
 275              	.LVL17:
 276              		.loc 1 157 12 view .LVU65
 277 000a 7047     		bx	lr
 278              	.LVL18:
 279              	.L25:
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c ****         return SET;
 280              		.loc 1 154 16 view .LVU66
 281 000c 0120     		movs	r0, #1
 282              	.LVL19:
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_fwdgt.c **** }
 283              		.loc 1 158 1 view .LVU67
 284 000e 7047     		bx	lr
 285              	.L27:
 286              		.align	2
 287              	.L26:
 288 0010 00300040 		.word	1073754112
 289              		.cfi_endproc
 290              	.LFE121:
 292              		.text
 293              	.Letext0:
 294              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 295              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 296              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
ARM GAS  /tmp/ccQN2CXZ.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_fwdgt.c
     /tmp/ccQN2CXZ.s:18     .text.fwdgt_write_enable:0000000000000000 $t
     /tmp/ccQN2CXZ.s:24     .text.fwdgt_write_enable:0000000000000000 fwdgt_write_enable
     /tmp/ccQN2CXZ.s:42     .text.fwdgt_write_enable:000000000000000c $d
     /tmp/ccQN2CXZ.s:47     .text.fwdgt_write_disable:0000000000000000 $t
     /tmp/ccQN2CXZ.s:53     .text.fwdgt_write_disable:0000000000000000 fwdgt_write_disable
     /tmp/ccQN2CXZ.s:70     .text.fwdgt_write_disable:0000000000000008 $d
     /tmp/ccQN2CXZ.s:75     .text.fwdgt_enable:0000000000000000 $t
     /tmp/ccQN2CXZ.s:81     .text.fwdgt_enable:0000000000000000 fwdgt_enable
     /tmp/ccQN2CXZ.s:98     .text.fwdgt_enable:000000000000000c $d
     /tmp/ccQN2CXZ.s:103    .text.fwdgt_counter_reload:0000000000000000 $t
     /tmp/ccQN2CXZ.s:109    .text.fwdgt_counter_reload:0000000000000000 fwdgt_counter_reload
     /tmp/ccQN2CXZ.s:126    .text.fwdgt_counter_reload:000000000000000c $d
     /tmp/ccQN2CXZ.s:131    .text.fwdgt_config:0000000000000000 $t
     /tmp/ccQN2CXZ.s:137    .text.fwdgt_config:0000000000000000 fwdgt_config
     /tmp/ccQN2CXZ.s:246    .text.fwdgt_config:0000000000000050 $d
     /tmp/ccQN2CXZ.s:252    .text.fwdgt_flag_get:0000000000000000 $t
     /tmp/ccQN2CXZ.s:258    .text.fwdgt_flag_get:0000000000000000 fwdgt_flag_get
     /tmp/ccQN2CXZ.s:288    .text.fwdgt_flag_get:0000000000000010 $d

NO UNDEFINED SYMBOLS
