

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_4_x_s'
================================================================
* Date:           Fri Apr 28 10:47:35 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver
* Solution:       minver_float_4b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    190|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       5|    190|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |tmp_75_fu_128_p2    |     +    |      0|  0|  64|          64|          64|
    |sel_tmp2_fu_144_p2  |   icmp   |      0|  0|  10|          30|           1|
    |sel_tmp4_fu_150_p2  |   icmp   |      0|  0|  10|          30|           2|
    |sel_tmp_fu_138_p2   |   icmp   |      0|  0|  10|          30|           1|
    |ap_return           |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_156_p3  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_163_p3  |  select  |      0|  0|  32|           1|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 190|         157|         164|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |sel_tmp2_reg_202         |  1|   0|    1|          0|
    |sel_tmp4_reg_207         |  1|   0|    1|          0|
    |sel_tmp_reg_197          |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_start         |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_done          | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_idle          | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_ready         | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_return        | out |   32| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|empty_9_Addr_A   | out |   32|    bram    |        empty_9        |     array    |
|empty_9_EN_A     | out |    1|    bram    |        empty_9        |     array    |
|empty_9_WEN_A    | out |    4|    bram    |        empty_9        |     array    |
|empty_9_Din_A    | out |   32|    bram    |        empty_9        |     array    |
|empty_9_Dout_A   |  in |   32|    bram    |        empty_9        |     array    |
|empty_10_Addr_A  | out |   32|    bram    |        empty_10       |     array    |
|empty_10_EN_A    | out |    1|    bram    |        empty_10       |     array    |
|empty_10_WEN_A   | out |    4|    bram    |        empty_10       |     array    |
|empty_10_Din_A   | out |   32|    bram    |        empty_10       |     array    |
|empty_10_Dout_A  |  in |   32|    bram    |        empty_10       |     array    |
|empty_11_Addr_A  | out |   32|    bram    |        empty_11       |     array    |
|empty_11_EN_A    | out |    1|    bram    |        empty_11       |     array    |
|empty_11_WEN_A   | out |    4|    bram    |        empty_11       |     array    |
|empty_11_Din_A   | out |   32|    bram    |        empty_11       |     array    |
|empty_11_Dout_A  |  in |   32|    bram    |        empty_11       |     array    |
|empty_12_Addr_A  | out |   32|    bram    |        empty_12       |     array    |
|empty_12_EN_A    | out |    1|    bram    |        empty_12       |     array    |
|empty_12_WEN_A   | out |    4|    bram    |        empty_12       |     array    |
|empty_12_Din_A   | out |   32|    bram    |        empty_12       |     array    |
|empty_12_Dout_A  |  in |   32|    bram    |        empty_12       |     array    |
|empty_13         |  in |   30|   ap_none  |        empty_13       |    scalar    |
|empty_14         |  in |    2|   ap_none  |        empty_14       |    scalar    |
|empty            |  in |    7|   ap_none  |         empty         |    scalar    |
+-----------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: tmp_72 (8)  [1/1] 0.00ns
entry_ifconv:0  %tmp_72 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %empty)

ST_1: tmp_73 (9)  [1/1] 0.00ns
entry_ifconv:1  %tmp_73 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %empty_14)

ST_1: tmp_74 (10)  [1/1] 0.00ns
entry_ifconv:2  %tmp_74 = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %empty_13)

ST_1: p_cast2 (11)  [1/1] 0.00ns
entry_ifconv:3  %p_cast2 = sext i7 %tmp_72 to i64

ST_1: tmp (12)  [1/1] 0.00ns
entry_ifconv:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_73, i4 0)

ST_1: tmp_s (13)  [1/1] 0.00ns
entry_ifconv:5  %tmp_s = zext i6 %tmp to i64

ST_1: tmp_75 (14)  [1/1] 1.67ns
entry_ifconv:6  %tmp_75 = add i64 %tmp_s, %p_cast2

ST_1: p_addr_1 (15)  [1/1] 0.00ns
entry_ifconv:7  %p_addr_1 = getelementptr [64 x float]* %empty_9, i64 0, i64 %tmp_75

ST_1: p_addr_2 (16)  [1/1] 0.00ns
entry_ifconv:8  %p_addr_2 = getelementptr [64 x float]* %empty_10, i64 0, i64 %tmp_75

ST_1: p_addr_3 (17)  [1/1] 0.00ns
entry_ifconv:9  %p_addr_3 = getelementptr [64 x float]* %empty_11, i64 0, i64 %tmp_75

ST_1: p_addr (18)  [1/1] 0.00ns
entry_ifconv:10  %p_addr = getelementptr [64 x float]* %empty_12, i64 0, i64 %tmp_75

ST_1: empty_27 (27)  [2/2] 2.71ns
entry_ifconv:19  %empty_27 = load float* %p_addr, align 4

ST_1: empty_28 (28)  [2/2] 2.71ns
entry_ifconv:20  %empty_28 = load float* %p_addr_1, align 4

ST_1: empty_29 (29)  [2/2] 2.71ns
entry_ifconv:21  %empty_29 = load float* %p_addr_2, align 4

ST_1: empty_30 (30)  [2/2] 2.71ns
entry_ifconv:22  %empty_30 = load float* %p_addr_3, align 4

ST_1: sel_tmp (31)  [1/1] 2.91ns
entry_ifconv:23  %sel_tmp = icmp eq i30 %tmp_74, 0

ST_1: sel_tmp2 (33)  [1/1] 2.91ns
entry_ifconv:25  %sel_tmp2 = icmp eq i30 %tmp_74, 1

ST_1: sel_tmp4 (35)  [1/1] 2.91ns
entry_ifconv:27  %sel_tmp4 = icmp eq i30 %tmp_74, 2


 <State 2>: 5.45ns
ST_2: StgValue_21 (19)  [1/1] 0.00ns
entry_ifconv:11  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %empty_12, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_22 (20)  [1/1] 0.00ns
entry_ifconv:12  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %empty_11, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_23 (21)  [1/1] 0.00ns
entry_ifconv:13  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %empty_10, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_24 (22)  [1/1] 0.00ns
entry_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %empty_9, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_25 (23)  [1/1] 0.00ns
entry_ifconv:15  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %empty_12, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_26 (24)  [1/1] 0.00ns
entry_ifconv:16  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %empty_11, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_27 (25)  [1/1] 0.00ns
entry_ifconv:17  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %empty_10, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_28 (26)  [1/1] 0.00ns
entry_ifconv:18  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %empty_9, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: empty_27 (27)  [1/2] 2.71ns
entry_ifconv:19  %empty_27 = load float* %p_addr, align 4

ST_2: empty_28 (28)  [1/2] 2.71ns
entry_ifconv:20  %empty_28 = load float* %p_addr_1, align 4

ST_2: empty_29 (29)  [1/2] 2.71ns
entry_ifconv:21  %empty_29 = load float* %p_addr_2, align 4

ST_2: empty_30 (30)  [1/2] 2.71ns
entry_ifconv:22  %empty_30 = load float* %p_addr_3, align 4

ST_2: sel_tmp1 (32)  [1/1] 0.00ns (grouped into LUT with out node sel_tmp3)
entry_ifconv:24  %sel_tmp1 = select i1 %sel_tmp, float %empty_28, float %empty_27

ST_2: sel_tmp3 (34)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:26  %sel_tmp3 = select i1 %sel_tmp2, float %empty_29, float %sel_tmp1

ST_2: UnifiedRetVal (36)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:28  %UnifiedRetVal = select i1 %sel_tmp4, float %empty_30, float %sel_tmp3

ST_2: StgValue_36 (37)  [1/1] 0.00ns
entry_ifconv:29  ret float %UnifiedRetVal



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_72        (read          ) [ 000]
tmp_73        (read          ) [ 000]
tmp_74        (read          ) [ 000]
p_cast2       (sext          ) [ 000]
tmp           (bitconcatenate) [ 000]
tmp_s         (zext          ) [ 000]
tmp_75        (add           ) [ 000]
p_addr_1      (getelementptr ) [ 011]
p_addr_2      (getelementptr ) [ 011]
p_addr_3      (getelementptr ) [ 011]
p_addr        (getelementptr ) [ 011]
sel_tmp       (icmp          ) [ 011]
sel_tmp2      (icmp          ) [ 011]
sel_tmp4      (icmp          ) [ 011]
StgValue_21   (specmemcore   ) [ 000]
StgValue_22   (specmemcore   ) [ 000]
StgValue_23   (specmemcore   ) [ 000]
StgValue_24   (specmemcore   ) [ 000]
StgValue_25   (specinterface ) [ 000]
StgValue_26   (specinterface ) [ 000]
StgValue_27   (specinterface ) [ 000]
StgValue_28   (specinterface ) [ 000]
empty_27      (load          ) [ 000]
empty_28      (load          ) [ 000]
empty_29      (load          ) [ 000]
empty_30      (load          ) [ 000]
sel_tmp1      (select        ) [ 000]
sel_tmp3      (select        ) [ 000]
UnifiedRetVal (select        ) [ 000]
StgValue_36   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_72_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_73_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_74_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="30" slack="0"/>
<pin id="60" dir="0" index="1" bw="30" slack="0"/>
<pin id="61" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_addr_3_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_3/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_cast2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_75_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sel_tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="30" slack="0"/>
<pin id="140" dir="0" index="1" bw="30" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sel_tmp2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sel_tmp4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sel_tmp1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sel_tmp3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="UnifiedRetVal_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="p_addr_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="1"/>
<pin id="179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_addr_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="1"/>
<pin id="184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="p_addr_3_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="1"/>
<pin id="194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="sel_tmp_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="202" class="1005" name="sel_tmp2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="sel_tmp4_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="64" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="71" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="78" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="46" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="112" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="135"><net_src comp="128" pin="2"/><net_sink comp="71" pin=2"/></net>

<net id="136"><net_src comp="128" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="85" pin=2"/></net>

<net id="142"><net_src comp="58" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="58" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="97" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="92" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="102" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="107" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="163" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="64" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="185"><net_src comp="71" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="190"><net_src comp="78" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="195"><net_src comp="85" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="200"><net_src comp="138" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="205"><net_src comp="144" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="210"><net_src comp="150" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: empty_9 | {}
	Port: empty_10 | {}
	Port: empty_11 | {}
	Port: empty_12 | {}
	Port: empty_13 | {}
	Port: empty_14 | {}
	Port: empty | {}
 - Input state : 
	Port: aesl_mux_load_4_4_x_s : empty_9 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_10 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_11 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_12 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_13 | {1 }
	Port: aesl_mux_load_4_4_x_s : empty_14 | {1 }
	Port: aesl_mux_load_4_4_x_s : empty | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_75 : 2
		p_addr_1 : 3
		p_addr_2 : 3
		p_addr_3 : 3
		p_addr : 3
		empty_27 : 4
		empty_28 : 4
		empty_29 : 4
		empty_30 : 4
	State 2
		sel_tmp1 : 1
		sel_tmp3 : 2
		UnifiedRetVal : 3
		StgValue_36 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sel_tmp1_fu_156   |    0    |    32   |
|  select  |    sel_tmp3_fu_163   |    0    |    32   |
|          | UnifiedRetVal_fu_170 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    sel_tmp_fu_138    |    0    |    10   |
|   icmp   |    sel_tmp2_fu_144   |    0    |    10   |
|          |    sel_tmp4_fu_150   |    0    |    10   |
|----------|----------------------|---------|---------|
|    add   |     tmp_75_fu_128    |    0    |    7    |
|----------|----------------------|---------|---------|
|          |   tmp_72_read_fu_46  |    0    |    0    |
|   read   |   tmp_73_read_fu_52  |    0    |    0    |
|          |   tmp_74_read_fu_58  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |    p_cast2_fu_112    |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_116      |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |     tmp_s_fu_124     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   133   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_addr_1_reg_177|    6   |
|p_addr_2_reg_182|    6   |
|p_addr_3_reg_187|    6   |
| p_addr_reg_192 |    6   |
|sel_tmp2_reg_202|    1   |
|sel_tmp4_reg_207|    1   |
| sel_tmp_reg_197|    1   |
+----------------+--------+
|      Total     |   27   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_107 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  6.284  ||    24   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   133  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   24   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   27   |   157  |
+-----------+--------+--------+--------+
