// Seed: 417670116
module module_0 (
    input supply1 id_0,
    input supply0 id_1
    , id_14, id_15,
    input wand id_2
    , id_16,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output tri id_7,
    output wand id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    input tri id_12
);
  logic ["" : -1] id_17;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    output tri1 id_6,
    output wand id_7,
    input uwire id_8,
    output supply1 id_9
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6,
      id_7,
      id_9,
      id_7,
      id_6,
      id_8,
      id_3,
      id_6,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
