<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>37731</Average-caseLatency>
            <Worst-caseLatency>69223</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.377 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.692 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>69224</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>668</BRAM_18K>
            <DSP>9120</DSP>
            <FF>934976</FF>
            <LUT>830662</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_344</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_382</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>382</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_420</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>420</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_458</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>458</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_496</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>496</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_534</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>534</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_572</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>572</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_610</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>610</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_648</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>648</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_686</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>686</ID>
                    <BindInstances>add_ln1361_fu_342_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_layer_norm3_fu_725</InstName>
                    <ModuleName>float_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>725</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_sum_blocks_fu_336</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_sum_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>336</ID>
                            <BindInstances>add_ln749_fu_1167_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_var_blocks_fu_404</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_var_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U120 fmul_32ns_32ns_32_3_max_dsp_1_U121 fmul_32ns_32ns_32_3_max_dsp_1_U122 fmul_32ns_32ns_32_3_max_dsp_1_U123 fmul_32ns_32ns_32_3_max_dsp_1_U124 fmul_32ns_32ns_32_3_max_dsp_1_U125 fmul_32ns_32ns_32_3_max_dsp_1_U126 fmul_32ns_32ns_32_3_max_dsp_1_U127 fmul_32ns_32ns_32_3_max_dsp_1_U128 fmul_32ns_32ns_32_3_max_dsp_1_U129 fmul_32ns_32ns_32_3_max_dsp_1_U130 fmul_32ns_32ns_32_3_max_dsp_1_U120 fmul_32ns_32ns_32_3_max_dsp_1_U121 fmul_32ns_32ns_32_3_max_dsp_1_U122 fmul_32ns_32ns_32_3_max_dsp_1_U123 fmul_32ns_32ns_32_3_max_dsp_1_U124 fmul_32ns_32ns_32_3_max_dsp_1_U125 fmul_32ns_32ns_32_3_max_dsp_1_U126 fmul_32ns_32ns_32_3_max_dsp_1_U127 fmul_32ns_32ns_32_3_max_dsp_1_U128 fmul_32ns_32ns_32_3_max_dsp_1_U129 fmul_32ns_32ns_32_3_max_dsp_1_U130 fmul_32ns_32ns_32_3_max_dsp_1_U120 fmul_32ns_32ns_32_3_max_dsp_1_U121 fmul_32ns_32ns_32_3_max_dsp_1_U122 fmul_32ns_32ns_32_3_max_dsp_1_U123 fmul_32ns_32ns_32_3_max_dsp_1_U124 fmul_32ns_32ns_32_3_max_dsp_1_U125 fmul_32ns_32ns_32_3_max_dsp_1_U126 fmul_32ns_32ns_32_3_max_dsp_1_U127 fmul_32ns_32ns_32_3_max_dsp_1_U128 fmul_32ns_32ns_32_3_max_dsp_1_U129 add_ln785_fu_1260_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_normalize_blocks_fu_473</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>473</ID>
                            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U214 fdiv_32ns_32ns_32_9_no_dsp_1_U215 fdiv_32ns_32ns_32_9_no_dsp_1_U216 fdiv_32ns_32ns_32_9_no_dsp_1_U217 fdiv_32ns_32ns_32_9_no_dsp_1_U218 fdiv_32ns_32ns_32_9_no_dsp_1_U219 fdiv_32ns_32ns_32_9_no_dsp_1_U220 fsub_32ns_32ns_32_4_full_dsp_1_U189 fdiv_32ns_32ns_32_9_no_dsp_1_U221 fsub_32ns_32ns_32_4_full_dsp_1_U190 fdiv_32ns_32ns_32_9_no_dsp_1_U222 fsub_32ns_32ns_32_4_full_dsp_1_U191 fdiv_32ns_32ns_32_9_no_dsp_1_U223 fsub_32ns_32ns_32_4_full_dsp_1_U192 fdiv_32ns_32ns_32_9_no_dsp_1_U224 fsub_32ns_32ns_32_4_full_dsp_1_U193 fdiv_32ns_32ns_32_9_no_dsp_1_U225 fsub_32ns_32ns_32_4_full_dsp_1_U194 fdiv_32ns_32ns_32_9_no_dsp_1_U226 fsub_32ns_32ns_32_4_full_dsp_1_U195 fdiv_32ns_32ns_32_9_no_dsp_1_U227 fsub_32ns_32ns_32_4_full_dsp_1_U196 fdiv_32ns_32ns_32_9_no_dsp_1_U228 fsub_32ns_32ns_32_4_full_dsp_1_U197 fdiv_32ns_32ns_32_9_no_dsp_1_U229 fsub_32ns_32ns_32_4_full_dsp_1_U198 fdiv_32ns_32ns_32_9_no_dsp_1_U230 fsub_32ns_32ns_32_4_full_dsp_1_U199 fdiv_32ns_32ns_32_9_no_dsp_1_U231 fdiv_32ns_32ns_32_9_no_dsp_1_U232 fdiv_32ns_32ns_32_9_no_dsp_1_U233 fdiv_32ns_32ns_32_9_no_dsp_1_U234 fdiv_32ns_32ns_32_9_no_dsp_1_U235 fdiv_32ns_32ns_32_9_no_dsp_1_U236 fdiv_32ns_32ns_32_9_no_dsp_1_U237 fdiv_32ns_32ns_32_9_no_dsp_1_U238 fdiv_32ns_32ns_32_9_no_dsp_1_U239 fdiv_32ns_32ns_32_9_no_dsp_1_U240 fdiv_32ns_32ns_32_9_no_dsp_1_U241 fdiv_32ns_32ns_32_9_no_dsp_1_U242 fdiv_32ns_32ns_32_9_no_dsp_1_U243 fdiv_32ns_32ns_32_9_no_dsp_1_U244 add_ln811_fu_1250_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 fadd_32ns_32ns_32_4_no_dsp_1_U284 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 fdiv_32ns_32ns_32_9_no_dsp_1_U282 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U291 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U301 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U292 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U302 faddfsub_32ns_32ns_32_4_full_dsp_1_U287 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U293 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U303 faddfsub_32ns_32ns_32_4_full_dsp_1_U288 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U294 faddfsub_32ns_32ns_32_4_full_dsp_1_U289 faddfsub_32ns_32ns_32_4_full_dsp_1_U304 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U290 faddfsub_32ns_32ns_32_4_full_dsp_1_U295 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U291 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U296 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U285 faddfsub_32ns_32ns_32_4_full_dsp_1_U293 faddfsub_32ns_32ns_32_4_full_dsp_1_U281 faddfsub_32ns_32ns_32_4_full_dsp_1_U297 faddfsub_32ns_32ns_32_4_full_dsp_1_U294 faddfsub_32ns_32ns_32_4_full_dsp_1_U286 faddfsub_32ns_32ns_32_4_full_dsp_1_U287</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_rms_norm3_fu_777</InstName>
                    <ModuleName>float_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>777</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_206</InstName>
                            <ModuleName>float_rms_norm3_Pipeline_sum_sq_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>206</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U380 fadd_32ns_32ns_32_4_no_dsp_1_U368 fmul_32ns_32ns_32_3_max_dsp_1_U381 fmul_32ns_32ns_32_3_max_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U370 fmul_32ns_32ns_32_3_max_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U371 fmul_32ns_32ns_32_3_max_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U372 fmul_32ns_32ns_32_3_max_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U373 fmul_32ns_32ns_32_3_max_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U374 fmul_32ns_32ns_32_3_max_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U375 fmul_32ns_32ns_32_3_max_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U376 fmul_32ns_32ns_32_3_max_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U377 fmul_32ns_32ns_32_3_max_dsp_1_U390 fadd_32ns_32ns_32_4_full_dsp_1_U378 fmul_32ns_32ns_32_3_max_dsp_1_U380 fmul_32ns_32ns_32_3_max_dsp_1_U381 fadd_32ns_32ns_32_4_full_dsp_1_U370 fmul_32ns_32ns_32_3_max_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U371 fmul_32ns_32ns_32_3_max_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U372 fmul_32ns_32ns_32_3_max_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U373 fmul_32ns_32ns_32_3_max_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U374 fmul_32ns_32ns_32_3_max_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U375 fmul_32ns_32ns_32_3_max_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U376 fmul_32ns_32ns_32_3_max_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U377 fmul_32ns_32ns_32_3_max_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U378 fmul_32ns_32ns_32_3_max_dsp_1_U390 fadd_32ns_32ns_32_4_full_dsp_1_U379 fmul_32ns_32ns_32_3_max_dsp_1_U380 fmul_32ns_32ns_32_3_max_dsp_1_U381 fadd_32ns_32ns_32_4_full_dsp_1_U370 fmul_32ns_32ns_32_3_max_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U371 fmul_32ns_32ns_32_3_max_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U372 fmul_32ns_32ns_32_3_max_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U373 fmul_32ns_32ns_32_3_max_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U374 fmul_32ns_32ns_32_3_max_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U375 fmul_32ns_32ns_32_3_max_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U376 fmul_32ns_32ns_32_3_max_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U377 fmul_32ns_32ns_32_3_max_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U378 add_ln552_fu_1210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_rms_norm3_Pipeline_normalize_blocks_fu_274</InstName>
                            <ModuleName>float_rms_norm3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>274</ID>
                            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U440 fdiv_32ns_32ns_32_9_no_dsp_1_U441 fdiv_32ns_32ns_32_9_no_dsp_1_U442 fdiv_32ns_32ns_32_9_no_dsp_1_U443 fdiv_32ns_32ns_32_9_no_dsp_1_U444 fdiv_32ns_32ns_32_9_no_dsp_1_U445 fdiv_32ns_32ns_32_9_no_dsp_1_U446 fdiv_32ns_32ns_32_9_no_dsp_1_U447 fdiv_32ns_32ns_32_9_no_dsp_1_U448 fdiv_32ns_32ns_32_9_no_dsp_1_U449 fdiv_32ns_32ns_32_9_no_dsp_1_U450 fdiv_32ns_32ns_32_9_no_dsp_1_U451 fdiv_32ns_32ns_32_9_no_dsp_1_U452 fdiv_32ns_32ns_32_9_no_dsp_1_U453 fdiv_32ns_32ns_32_9_no_dsp_1_U454 fdiv_32ns_32ns_32_9_no_dsp_1_U455 fdiv_32ns_32ns_32_9_no_dsp_1_U456 fdiv_32ns_32ns_32_9_no_dsp_1_U457 fdiv_32ns_32ns_32_9_no_dsp_1_U458 fdiv_32ns_32ns_32_9_no_dsp_1_U459 fdiv_32ns_32ns_32_9_no_dsp_1_U460 fdiv_32ns_32ns_32_9_no_dsp_1_U462 fdiv_32ns_32ns_32_9_no_dsp_1_U463 fdiv_32ns_32ns_32_9_no_dsp_1_U464 fdiv_32ns_32ns_32_9_no_dsp_1_U465 fdiv_32ns_32ns_32_9_no_dsp_1_U466 fdiv_32ns_32ns_32_9_no_dsp_1_U467 fdiv_32ns_32ns_32_9_no_dsp_1_U468 fdiv_32ns_32ns_32_9_no_dsp_1_U469 fdiv_32ns_32ns_32_9_no_dsp_1_U470 fdiv_32ns_32ns_32_9_no_dsp_1_U471 add_ln578_fu_1114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U505 fdiv_32ns_32ns_32_9_no_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U505 fsqrt_32ns_32ns_32_8_no_dsp_1_U507</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_silu2_fu_829</InstName>
                    <ModuleName>float_silu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>829</ID>
                    <BindInstances>fexp_32ns_32ns_32_8_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U558 fdiv_32ns_32ns_32_9_no_dsp_1_U622 fmul_32ns_32ns_32_3_max_dsp_1_U590 fexp_32ns_32ns_32_8_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U559 fdiv_32ns_32ns_32_9_no_dsp_1_U623 fmul_32ns_32ns_32_3_max_dsp_1_U591 fexp_32ns_32ns_32_8_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U560 fdiv_32ns_32ns_32_9_no_dsp_1_U624 fmul_32ns_32ns_32_3_max_dsp_1_U592 fexp_32ns_32ns_32_8_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U561 fdiv_32ns_32ns_32_9_no_dsp_1_U625 fmul_32ns_32ns_32_3_max_dsp_1_U593 fexp_32ns_32ns_32_8_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U562 fdiv_32ns_32ns_32_9_no_dsp_1_U626 fmul_32ns_32ns_32_3_max_dsp_1_U594 fexp_32ns_32ns_32_8_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U563 fdiv_32ns_32ns_32_9_no_dsp_1_U627 fmul_32ns_32ns_32_3_max_dsp_1_U595 fexp_32ns_32ns_32_8_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U564 fdiv_32ns_32ns_32_9_no_dsp_1_U628 fmul_32ns_32ns_32_3_max_dsp_1_U596 fexp_32ns_32ns_32_8_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U565 fdiv_32ns_32ns_32_9_no_dsp_1_U629 fmul_32ns_32ns_32_3_max_dsp_1_U597 fexp_32ns_32ns_32_8_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U566 fdiv_32ns_32ns_32_9_no_dsp_1_U630 fmul_32ns_32ns_32_3_max_dsp_1_U598 fexp_32ns_32ns_32_8_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U567 fdiv_32ns_32ns_32_9_no_dsp_1_U631 fmul_32ns_32ns_32_3_max_dsp_1_U599 fexp_32ns_32ns_32_8_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U568 fdiv_32ns_32ns_32_9_no_dsp_1_U632 fmul_32ns_32ns_32_3_max_dsp_1_U600 fexp_32ns_32ns_32_8_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U569 fdiv_32ns_32ns_32_9_no_dsp_1_U633 fmul_32ns_32ns_32_3_max_dsp_1_U601 fexp_32ns_32ns_32_8_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U570 fdiv_32ns_32ns_32_9_no_dsp_1_U634 fmul_32ns_32ns_32_3_max_dsp_1_U602 fexp_32ns_32ns_32_8_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U571 fdiv_32ns_32ns_32_9_no_dsp_1_U635 fmul_32ns_32ns_32_3_max_dsp_1_U603 fexp_32ns_32ns_32_8_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U572 fdiv_32ns_32ns_32_9_no_dsp_1_U636 fmul_32ns_32ns_32_3_max_dsp_1_U604 fexp_32ns_32ns_32_8_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U573 fdiv_32ns_32ns_32_9_no_dsp_1_U637 fmul_32ns_32ns_32_3_max_dsp_1_U605 fexp_32ns_32ns_32_8_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U574 fdiv_32ns_32ns_32_9_no_dsp_1_U638 fmul_32ns_32ns_32_3_max_dsp_1_U606 fexp_32ns_32ns_32_8_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U575 fdiv_32ns_32ns_32_9_no_dsp_1_U639 fmul_32ns_32ns_32_3_max_dsp_1_U607 fexp_32ns_32ns_32_8_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U576 fdiv_32ns_32ns_32_9_no_dsp_1_U640 fmul_32ns_32ns_32_3_max_dsp_1_U608 fexp_32ns_32ns_32_8_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U577 fdiv_32ns_32ns_32_9_no_dsp_1_U641 fmul_32ns_32ns_32_3_max_dsp_1_U609 fexp_32ns_32ns_32_8_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U578 fdiv_32ns_32ns_32_9_no_dsp_1_U642 fmul_32ns_32ns_32_3_max_dsp_1_U610 fexp_32ns_32ns_32_8_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U579 fdiv_32ns_32ns_32_9_no_dsp_1_U643 fmul_32ns_32ns_32_3_max_dsp_1_U611 fexp_32ns_32ns_32_8_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U580 fdiv_32ns_32ns_32_9_no_dsp_1_U644 fmul_32ns_32ns_32_3_max_dsp_1_U612 fexp_32ns_32ns_32_8_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U581 fdiv_32ns_32ns_32_9_no_dsp_1_U645 fmul_32ns_32ns_32_3_max_dsp_1_U613 fexp_32ns_32ns_32_8_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U582 fdiv_32ns_32ns_32_9_no_dsp_1_U646 fmul_32ns_32ns_32_3_max_dsp_1_U614 fexp_32ns_32ns_32_8_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U583 fdiv_32ns_32ns_32_9_no_dsp_1_U647 fmul_32ns_32ns_32_3_max_dsp_1_U615 fexp_32ns_32ns_32_8_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U584 fdiv_32ns_32ns_32_9_no_dsp_1_U648 fmul_32ns_32ns_32_3_max_dsp_1_U616 fexp_32ns_32ns_32_8_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U585 fdiv_32ns_32ns_32_9_no_dsp_1_U649 fmul_32ns_32ns_32_3_max_dsp_1_U617 fexp_32ns_32ns_32_8_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U586 fdiv_32ns_32ns_32_9_no_dsp_1_U650 fmul_32ns_32ns_32_3_max_dsp_1_U618 fexp_32ns_32ns_32_8_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U587 fdiv_32ns_32ns_32_9_no_dsp_1_U651 fmul_32ns_32ns_32_3_max_dsp_1_U619 fexp_32ns_32ns_32_8_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U588 fdiv_32ns_32ns_32_9_no_dsp_1_U652 fmul_32ns_32ns_32_3_max_dsp_1_U620 fexp_32ns_32ns_32_8_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U589 fdiv_32ns_32ns_32_9_no_dsp_1_U653 fmul_32ns_32ns_32_3_max_dsp_1_U621 add_ln426_fu_1590_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_gelu2_fu_881</InstName>
                    <ModuleName>float_gelu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>881</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_914</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>914</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_919</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>919</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_924</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>924</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_929</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>929</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_934</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>934</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_939</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>939</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_944</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>944</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_949</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>949</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_954</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>954</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_959</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>959</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_964</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>964</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_969</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>969</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_974</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>974</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_979</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>979</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_984</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>984</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_989</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>989</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_994</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>994</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_999</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>999</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1004</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1004</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1009</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1009</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1014</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1014</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1019</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1019</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1024</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1024</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1029</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1029</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1034</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1034</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1039</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1039</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1044</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1044</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1049</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1049</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1054</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1054</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1059</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1059</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1064</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1064</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_generic_erf_float_s_fu_1069</InstName>
                            <ModuleName>generic_erf_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1069</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U778 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fmul_32ns_32ns_32_3_max_dsp_1_U803 fmul_32ns_32ns_32_3_max_dsp_1_U814 fmul_32ns_32ns_32_3_max_dsp_1_U815 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U816 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U774 fmul_32ns_32ns_32_3_max_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U755 fmul_32ns_32ns_32_3_max_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U756 fmul_32ns_32ns_32_3_max_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U757 fmul_32ns_32ns_32_3_max_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U769 fmul_32ns_32ns_32_3_max_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U771 fmul_32ns_32ns_32_3_max_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U768 fmul_32ns_32ns_32_3_max_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U770 fmul_32ns_32ns_32_3_max_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U772 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fexp_32ns_32ns_32_8_full_dsp_1_U832 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fmul_32ns_32ns_32_3_max_dsp_1_U786 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U776 fexp_32ns_32ns_32_8_full_dsp_1_U833 fmul_32ns_32ns_32_3_max_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U831 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U777 faddfsub_32ns_32ns_32_4_full_dsp_1_U736 fmul_32ns_32ns_32_3_max_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U744 fmul_32ns_32ns_32_3_max_dsp_1_U787 fmul_32ns_32ns_32_3_max_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U745 fmul_32ns_32ns_32_3_max_dsp_1_U794 fmul_32ns_32ns_32_3_max_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U746 fmul_32ns_32ns_32_3_max_dsp_1_U796 fmul_32ns_32ns_32_3_max_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U747 fmul_32ns_32ns_32_3_max_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U748 fmul_32ns_32ns_32_3_max_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U749 fmul_32ns_32ns_32_3_max_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U753 fmul_32ns_32ns_32_3_max_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U765 fmul_32ns_32ns_32_3_max_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U767 fmul_32ns_32ns_32_3_max_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U754 fmul_32ns_32ns_32_3_max_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U766 fmul_32ns_32ns_32_3_max_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U768 fdiv_32ns_32ns_32_9_no_dsp_1_U829 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 faddfsub_32ns_32ns_32_4_full_dsp_1_U775 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U739 fmul_32ns_32ns_32_3_max_dsp_1_U781 fmul_32ns_32ns_32_3_max_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U740 fmul_32ns_32ns_32_3_max_dsp_1_U793 fmul_32ns_32ns_32_3_max_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U741 fmul_32ns_32ns_32_3_max_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U742 fmul_32ns_32ns_32_3_max_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U743 fmul_32ns_32ns_32_3_max_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U751 fmul_32ns_32ns_32_3_max_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U763 fmul_32ns_32ns_32_3_max_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U752 fmul_32ns_32ns_32_3_max_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U764 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fmul_32ns_32ns_32_3_max_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U773 fmul_32ns_32ns_32_3_max_dsp_1_U778 fmul_32ns_32ns_32_3_max_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U738 fmul_32ns_32ns_32_3_max_dsp_1_U794 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U750</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U867 fmul_32ns_32ns_32_3_max_dsp_1_U899 fadd_32ns_32ns_32_4_full_dsp_1_U835 fmul_32ns_32ns_32_3_max_dsp_1_U931 fmul_32ns_32ns_32_3_max_dsp_1_U868 fmul_32ns_32ns_32_3_max_dsp_1_U900 fadd_32ns_32ns_32_4_full_dsp_1_U836 fmul_32ns_32ns_32_3_max_dsp_1_U932 fmul_32ns_32ns_32_3_max_dsp_1_U869 fmul_32ns_32ns_32_3_max_dsp_1_U901 fadd_32ns_32ns_32_4_full_dsp_1_U837 fmul_32ns_32ns_32_3_max_dsp_1_U933 fmul_32ns_32ns_32_3_max_dsp_1_U870 fmul_32ns_32ns_32_3_max_dsp_1_U902 fadd_32ns_32ns_32_4_full_dsp_1_U838 fmul_32ns_32ns_32_3_max_dsp_1_U934 fmul_32ns_32ns_32_3_max_dsp_1_U871 fmul_32ns_32ns_32_3_max_dsp_1_U903 fadd_32ns_32ns_32_4_full_dsp_1_U839 fmul_32ns_32ns_32_3_max_dsp_1_U935 fmul_32ns_32ns_32_3_max_dsp_1_U872 fmul_32ns_32ns_32_3_max_dsp_1_U904 fadd_32ns_32ns_32_4_full_dsp_1_U840 fmul_32ns_32ns_32_3_max_dsp_1_U936 fmul_32ns_32ns_32_3_max_dsp_1_U873 fmul_32ns_32ns_32_3_max_dsp_1_U905 fadd_32ns_32ns_32_4_full_dsp_1_U841 fmul_32ns_32ns_32_3_max_dsp_1_U937 fmul_32ns_32ns_32_3_max_dsp_1_U874 fmul_32ns_32ns_32_3_max_dsp_1_U906 fadd_32ns_32ns_32_4_full_dsp_1_U842 fmul_32ns_32ns_32_3_max_dsp_1_U938 fmul_32ns_32ns_32_3_max_dsp_1_U875 fmul_32ns_32ns_32_3_max_dsp_1_U907 fadd_32ns_32ns_32_4_full_dsp_1_U843 fmul_32ns_32ns_32_3_max_dsp_1_U939 fmul_32ns_32ns_32_3_max_dsp_1_U876 fmul_32ns_32ns_32_3_max_dsp_1_U908 fadd_32ns_32ns_32_4_full_dsp_1_U844 fmul_32ns_32ns_32_3_max_dsp_1_U940 fmul_32ns_32ns_32_3_max_dsp_1_U877 fmul_32ns_32ns_32_3_max_dsp_1_U909 fadd_32ns_32ns_32_4_full_dsp_1_U845 fmul_32ns_32ns_32_3_max_dsp_1_U941 fmul_32ns_32ns_32_3_max_dsp_1_U878 fmul_32ns_32ns_32_3_max_dsp_1_U910 fadd_32ns_32ns_32_4_full_dsp_1_U846 fmul_32ns_32ns_32_3_max_dsp_1_U942 fmul_32ns_32ns_32_3_max_dsp_1_U879 fmul_32ns_32ns_32_3_max_dsp_1_U911 fadd_32ns_32ns_32_4_full_dsp_1_U847 fmul_32ns_32ns_32_3_max_dsp_1_U943 fmul_32ns_32ns_32_3_max_dsp_1_U880 fmul_32ns_32ns_32_3_max_dsp_1_U912 fadd_32ns_32ns_32_4_full_dsp_1_U848 fmul_32ns_32ns_32_3_max_dsp_1_U944 fmul_32ns_32ns_32_3_max_dsp_1_U881 fmul_32ns_32ns_32_3_max_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U849 fmul_32ns_32ns_32_3_max_dsp_1_U945 fmul_32ns_32ns_32_3_max_dsp_1_U882 fmul_32ns_32ns_32_3_max_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U850 fmul_32ns_32ns_32_3_max_dsp_1_U946 fmul_32ns_32ns_32_3_max_dsp_1_U883 fmul_32ns_32ns_32_3_max_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U851 fmul_32ns_32ns_32_3_max_dsp_1_U947 fmul_32ns_32ns_32_3_max_dsp_1_U884 fmul_32ns_32ns_32_3_max_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U852 fmul_32ns_32ns_32_3_max_dsp_1_U948 fmul_32ns_32ns_32_3_max_dsp_1_U885 fmul_32ns_32ns_32_3_max_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U853 fmul_32ns_32ns_32_3_max_dsp_1_U949 fmul_32ns_32ns_32_3_max_dsp_1_U886 fmul_32ns_32ns_32_3_max_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U854 fmul_32ns_32ns_32_3_max_dsp_1_U950 fmul_32ns_32ns_32_3_max_dsp_1_U887 fmul_32ns_32ns_32_3_max_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U855 fmul_32ns_32ns_32_3_max_dsp_1_U951 fmul_32ns_32ns_32_3_max_dsp_1_U888 fmul_32ns_32ns_32_3_max_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U856 fmul_32ns_32ns_32_3_max_dsp_1_U952 fmul_32ns_32ns_32_3_max_dsp_1_U889 fmul_32ns_32ns_32_3_max_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U857 fmul_32ns_32ns_32_3_max_dsp_1_U953 fmul_32ns_32ns_32_3_max_dsp_1_U890 fmul_32ns_32ns_32_3_max_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U858 fmul_32ns_32ns_32_3_max_dsp_1_U954 fmul_32ns_32ns_32_3_max_dsp_1_U891 fmul_32ns_32ns_32_3_max_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U859 fmul_32ns_32ns_32_3_max_dsp_1_U955 fmul_32ns_32ns_32_3_max_dsp_1_U892 fmul_32ns_32ns_32_3_max_dsp_1_U924 fadd_32ns_32ns_32_4_full_dsp_1_U860 fmul_32ns_32ns_32_3_max_dsp_1_U956 fmul_32ns_32ns_32_3_max_dsp_1_U893 fmul_32ns_32ns_32_3_max_dsp_1_U925 fadd_32ns_32ns_32_4_full_dsp_1_U861 fmul_32ns_32ns_32_3_max_dsp_1_U957 fmul_32ns_32ns_32_3_max_dsp_1_U894 fmul_32ns_32ns_32_3_max_dsp_1_U926 fadd_32ns_32ns_32_4_full_dsp_1_U862 fmul_32ns_32ns_32_3_max_dsp_1_U958 fmul_32ns_32ns_32_3_max_dsp_1_U895 fmul_32ns_32ns_32_3_max_dsp_1_U927 fadd_32ns_32ns_32_4_full_dsp_1_U863 fmul_32ns_32ns_32_3_max_dsp_1_U959 fmul_32ns_32ns_32_3_max_dsp_1_U896 fmul_32ns_32ns_32_3_max_dsp_1_U928 fadd_32ns_32ns_32_4_full_dsp_1_U864 fmul_32ns_32ns_32_3_max_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U897 fmul_32ns_32ns_32_3_max_dsp_1_U929 fadd_32ns_32ns_32_4_full_dsp_1_U865 fmul_32ns_32ns_32_3_max_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U898 fmul_32ns_32ns_32_3_max_dsp_1_U930 fadd_32ns_32ns_32_4_full_dsp_1_U866 fmul_32ns_32ns_32_3_max_dsp_1_U962 add_ln875_fu_1784_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_Multiply2_fu_933</InstName>
                    <ModuleName>float_Multiply2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>933</ID>
                    <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U1029 fmul_32ns_32ns_32_3_max_dsp_1_U1030 fmul_32ns_32ns_32_3_max_dsp_1_U1031 fmul_32ns_32ns_32_3_max_dsp_1_U1032 fmul_32ns_32ns_32_3_max_dsp_1_U1033 fmul_32ns_32ns_32_3_max_dsp_1_U1034 fmul_32ns_32ns_32_3_max_dsp_1_U1035 fmul_32ns_32ns_32_3_max_dsp_1_U1036 fmul_32ns_32ns_32_3_max_dsp_1_U1037 fmul_32ns_32ns_32_3_max_dsp_1_U1038 fmul_32ns_32ns_32_3_max_dsp_1_U1039 fmul_32ns_32ns_32_3_max_dsp_1_U1040 fmul_32ns_32ns_32_3_max_dsp_1_U1041 fmul_32ns_32ns_32_3_max_dsp_1_U1042 fmul_32ns_32ns_32_3_max_dsp_1_U1043 fmul_32ns_32ns_32_3_max_dsp_1_U1044 fmul_32ns_32ns_32_3_max_dsp_1_U1045 fmul_32ns_32ns_32_3_max_dsp_1_U1046 fmul_32ns_32ns_32_3_max_dsp_1_U1047 fmul_32ns_32ns_32_3_max_dsp_1_U1048 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U1050 fmul_32ns_32ns_32_3_max_dsp_1_U1051 fmul_32ns_32ns_32_3_max_dsp_1_U1052 fmul_32ns_32ns_32_3_max_dsp_1_U1053 fmul_32ns_32ns_32_3_max_dsp_1_U1054 fmul_32ns_32ns_32_3_max_dsp_1_U1055 fmul_32ns_32ns_32_3_max_dsp_1_U1056 fmul_32ns_32ns_32_3_max_dsp_1_U1057 fmul_32ns_32ns_32_3_max_dsp_1_U1058 fmul_32ns_32ns_32_3_max_dsp_1_U1059 fmul_32ns_32ns_32_3_max_dsp_1_U1060 add_ln1251_fu_1568_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_safe_softmax3_fu_1001</InstName>
                    <ModuleName>float_safe_softmax3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1001</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_find_max_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1644</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>local_max_1_fmaxf_fu_872</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>872</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_2_fmaxf_fu_880</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>880</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_3_fmaxf_fu_888</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>888</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_4_fmaxf_fu_894</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>894</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_5_fmaxf_fu_901</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>901</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_6_fmaxf_fu_907</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>907</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_7_fmaxf_fu_914</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>914</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_8_fmaxf_fu_920</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>920</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_9_fmaxf_fu_927</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>927</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_33_fmaxf_fu_933</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>933</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_34_fmaxf_fu_940</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>940</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_35_fmaxf_fu_946</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>946</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_36_fmaxf_fu_953</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>953</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_37_fmaxf_fu_959</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>959</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_38_fmaxf_fu_966</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>966</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_39_fmaxf_fu_972</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>972</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_40_fmaxf_fu_979</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>979</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_41_fmaxf_fu_985</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>985</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_42_fmaxf_fu_992</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>992</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_43_fmaxf_fu_998</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>998</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_44_fmaxf_fu_1005</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1005</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_45_fmaxf_fu_1011</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1011</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_46_fmaxf_fu_1018</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1018</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_47_fmaxf_fu_1024</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1024</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_48_fmaxf_fu_1031</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1031</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_49_fmaxf_fu_1037</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1037</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_50_fmaxf_fu_1044</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1044</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_51_fmaxf_fu_1050</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1050</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_52_fmaxf_fu_1057</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1057</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_53_fmaxf_fu_1063</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1063</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_55_fmaxf_fu_1070</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1070</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1147_fu_1224_p2 add_ln1147_1_fu_1260_p2 add_ln1138_fu_1296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1705</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1705</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1711</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1711</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_exp_and_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1720</ID>
                            <BindInstances>add_ln1190_fu_4569_p2 add_ln1190_1_fu_4615_p2 add_ln1181_fu_4641_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1920</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_94_round_float32_to_bf16_ieee_fu_2436</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2436</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_96_round_float32_to_bf16_ieee_fu_2442</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2442</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_98_round_float32_to_bf16_ieee_fu_2448</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2448</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_100_round_float32_to_bf16_ieee_fu_2454</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2454</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_102_round_float32_to_bf16_ieee_fu_2460</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2460</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_104_round_float32_to_bf16_ieee_fu_2466</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2466</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_106_round_float32_to_bf16_ieee_fu_2472</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2472</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_108_round_float32_to_bf16_ieee_fu_2478</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2478</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_110_round_float32_to_bf16_ieee_fu_2484</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2484</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_112_round_float32_to_bf16_ieee_fu_2490</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2490</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_114_round_float32_to_bf16_ieee_fu_2496</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2496</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_116_round_float32_to_bf16_ieee_fu_2502</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2502</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_118_round_float32_to_bf16_ieee_fu_2508</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2508</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_120_round_float32_to_bf16_ieee_fu_2514</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2514</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_122_round_float32_to_bf16_ieee_fu_2520</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2520</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_124_round_float32_to_bf16_ieee_fu_2526</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2526</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_126_round_float32_to_bf16_ieee_fu_2532</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2532</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_128_round_float32_to_bf16_ieee_fu_2538</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2538</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_130_round_float32_to_bf16_ieee_fu_2544</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2544</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_132_round_float32_to_bf16_ieee_fu_2550</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2550</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_134_round_float32_to_bf16_ieee_fu_2556</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2556</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_136_round_float32_to_bf16_ieee_fu_2562</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2562</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_138_round_float32_to_bf16_ieee_fu_2568</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2568</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_140_round_float32_to_bf16_ieee_fu_2574</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2574</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_142_round_float32_to_bf16_ieee_fu_2580</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2580</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_144_round_float32_to_bf16_ieee_fu_2586</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2586</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_146_round_float32_to_bf16_ieee_fu_2592</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2592</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_148_round_float32_to_bf16_ieee_fu_2598</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2598</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_150_round_float32_to_bf16_ieee_fu_2604</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2604</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_152_round_float32_to_bf16_ieee_fu_2610</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2610</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_154_round_float32_to_bf16_ieee_fu_2616</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2616</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_156_round_float32_to_bf16_ieee_fu_2622</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2622</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1221_fu_3544_p2 add_ln1221_1_fu_3578_p2 add_ln1212_fu_2922_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_find_max_blocks1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2087</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>local_max_1_fmaxf_fu_872</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>872</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_2_fmaxf_fu_880</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>880</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_3_fmaxf_fu_888</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>888</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_4_fmaxf_fu_894</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>894</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_5_fmaxf_fu_901</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>901</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_6_fmaxf_fu_907</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>907</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_7_fmaxf_fu_914</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>914</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_8_fmaxf_fu_920</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>920</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_9_fmaxf_fu_927</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>927</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_10_fmaxf_fu_933</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>933</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_11_fmaxf_fu_940</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>940</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_12_fmaxf_fu_946</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>946</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_13_fmaxf_fu_953</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>953</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_14_fmaxf_fu_959</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>959</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_15_fmaxf_fu_966</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>966</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_16_fmaxf_fu_972</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>972</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_17_fmaxf_fu_979</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>979</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_18_fmaxf_fu_985</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>985</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_19_fmaxf_fu_992</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>992</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_20_fmaxf_fu_998</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>998</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_21_fmaxf_fu_1005</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1005</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_22_fmaxf_fu_1011</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1011</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_23_fmaxf_fu_1018</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1018</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_24_fmaxf_fu_1024</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1024</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_25_fmaxf_fu_1031</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1031</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_26_fmaxf_fu_1037</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1037</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_27_fmaxf_fu_1044</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1044</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_28_fmaxf_fu_1050</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1050</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_29_fmaxf_fu_1057</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1057</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_30_fmaxf_fu_1063</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1063</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_32_fmaxf_fu_1070</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1070</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1147_fu_1224_p2 add_ln1147_1_fu_1260_p2 add_ln1138_fu_1296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_exp_and_bucket2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2148</ID>
                            <BindInstances>add_ln1190_fu_4569_p2 add_ln1190_1_fu_4615_p2 add_ln1181_fu_4641_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_normalize_blocks3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2348</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_31_round_float32_to_bf16_ieee_fu_2436</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2436</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_33_round_float32_to_bf16_ieee_fu_2442</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2442</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_35_round_float32_to_bf16_ieee_fu_2448</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2448</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_37_round_float32_to_bf16_ieee_fu_2454</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2454</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_39_round_float32_to_bf16_ieee_fu_2460</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2460</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_41_round_float32_to_bf16_ieee_fu_2466</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2466</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_43_round_float32_to_bf16_ieee_fu_2472</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2472</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_45_round_float32_to_bf16_ieee_fu_2478</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2478</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_47_round_float32_to_bf16_ieee_fu_2484</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2484</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_49_round_float32_to_bf16_ieee_fu_2490</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2490</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_51_round_float32_to_bf16_ieee_fu_2496</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2496</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_53_round_float32_to_bf16_ieee_fu_2502</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2502</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_55_round_float32_to_bf16_ieee_fu_2508</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2508</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_57_round_float32_to_bf16_ieee_fu_2514</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2514</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_59_round_float32_to_bf16_ieee_fu_2520</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2520</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_61_round_float32_to_bf16_ieee_fu_2526</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2526</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_63_round_float32_to_bf16_ieee_fu_2532</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2532</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_65_round_float32_to_bf16_ieee_fu_2538</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2538</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_67_round_float32_to_bf16_ieee_fu_2544</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2544</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_69_round_float32_to_bf16_ieee_fu_2550</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2550</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_71_round_float32_to_bf16_ieee_fu_2556</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2556</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_73_round_float32_to_bf16_ieee_fu_2562</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2562</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_75_round_float32_to_bf16_ieee_fu_2568</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2568</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_77_round_float32_to_bf16_ieee_fu_2574</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2574</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_79_round_float32_to_bf16_ieee_fu_2580</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2580</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_81_round_float32_to_bf16_ieee_fu_2586</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2586</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_83_round_float32_to_bf16_ieee_fu_2592</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2592</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_85_round_float32_to_bf16_ieee_fu_2598</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2598</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_87_round_float32_to_bf16_ieee_fu_2604</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2604</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_89_round_float32_to_bf16_ieee_fu_2610</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2610</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_91_round_float32_to_bf16_ieee_fu_2616</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2616</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_93_round_float32_to_bf16_ieee_fu_2622</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2622</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1221_fu_3544_p2 add_ln1221_1_fu_3578_p2 add_ln1212_fu_2922_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>exp_x_U exp_x_1_U exp_x_2_U exp_x_3_U exp_x_4_U exp_x_5_U exp_x_6_U exp_x_7_U exp_x_8_U exp_x_9_U exp_x_10_U exp_x_11_U exp_x_12_U exp_x_13_U exp_x_14_U exp_x_15_U exp_x_16_U exp_x_17_U exp_x_18_U exp_x_19_U exp_x_20_U exp_x_21_U exp_x_22_U exp_x_23_U exp_x_24_U exp_x_25_U exp_x_26_U exp_x_27_U exp_x_28_U exp_x_29_U exp_x_30_U exp_x_31_U exp_x_32_U exp_x_33_U exp_x_34_U exp_x_35_U exp_x_36_U exp_x_37_U exp_x_38_U exp_x_39_U exp_x_40_U exp_x_41_U exp_x_42_U exp_x_43_U exp_x_44_U exp_x_45_U exp_x_46_U local_max_3_fmaxf_fu_4375 local_max_4_fmaxf_fu_4430 local_max_5_fmaxf_fu_4460 local_max_6_fmaxf_fu_4465 local_max_7_fmaxf_fu_4470 local_max_8_fmaxf_fu_4475 local_max_9_fmaxf_fu_4480 local_max_33_fmaxf_fu_4340 local_max_34_fmaxf_fu_4345 local_max_35_fmaxf_fu_4350 local_max_36_fmaxf_fu_4355 local_max_37_fmaxf_fu_4360 local_max_38_fmaxf_fu_4365 local_max_39_fmaxf_fu_4370 local_max_40_fmaxf_fu_4380 local_max_41_fmaxf_fu_4385 local_max_42_fmaxf_fu_4390 local_max_43_fmaxf_fu_4395 local_max_44_fmaxf_fu_4400 local_max_45_fmaxf_fu_4405 local_max_46_fmaxf_fu_4410 local_max_47_fmaxf_fu_4415 local_max_48_fmaxf_fu_4420 local_max_49_fmaxf_fu_4425 local_max_50_fmaxf_fu_4435 local_max_51_fmaxf_fu_4440 local_max_52_fmaxf_fu_4445 local_max_53_fmaxf_fu_4450 local_max_55_fmaxf_fu_4455 exp_x_76_U exp_x_77_U exp_x_78_U exp_x_79_U exp_x_80_U exp_x_81_U exp_x_82_U exp_x_83_U exp_x_84_U exp_x_85_U exp_x_86_U exp_x_87_U exp_x_88_U exp_x_89_U exp_x_90_U exp_x_91_U exp_x_92_U exp_x_93_U exp_x_94_U exp_x_95_U exp_x_96_U exp_x_97_U exp_x_98_U exp_x_99_U exp_x_100_U exp_x_101_U exp_x_102_U exp_x_103_U exp_x_104_U exp_x_105_U exp_x_106_U exp_x_107_U exp_x_108_U exp_x_109_U exp_x_110_U exp_x_111_U exp_x_112_U exp_x_113_U exp_x_114_U exp_x_115_U exp_x_116_U exp_x_117_U exp_x_118_U exp_x_119_U exp_x_120_U exp_x_121_U exp_x_122_U exp_x_123_U exp_x_124_U exp_x_125_U exp_x_126_U exp_x_127_U exp_x_128_U exp_x_129_U exp_x_130_U exp_x_131_U exp_x_132_U exp_x_133_U exp_x_134_U exp_x_135_U exp_x_136_U exp_x_137_U exp_x_138_U exp_x_139_U exp_x_140_U exp_x_141_U exp_x_142_U exp_x_143_U exp_x_144_U exp_x_145_U exp_x_146_U exp_x_147_U fdiv_32ns_32ns_32_9_no_dsp_1_U2250 exp_x_149_U exp_x_150_U exp_x_151_U exp_x_152_U exp_x_153_U tmp_94_round_float32_to_bf16_ieee_fu_5065 exp_x_155_U exp_x_156_U exp_x_157_U exp_x_158_U exp_x_159_U exp_x_160_U exp_x_161_U exp_x_162_U exp_x_163_U exp_x_164_U fdiv_32ns_32ns_32_9_no_dsp_1_U2251 exp_x_166_U tmp_96_round_float32_to_bf16_ieee_fu_5069 exp_x_168_U exp_x_169_U exp_x_170_U exp_x_171_U exp_x_172_U exp_x_173_U exp_x_174_U exp_x_175_U exp_x_176_U exp_x_177_U fdiv_32ns_32ns_32_9_no_dsp_1_U2252 exp_x_179_U tmp_98_round_float32_to_bf16_ieee_fu_5073 exp_x_181_U exp_x_182_U exp_x_183_U exp_x_184_U exp_x_185_U exp_x_186_U exp_x_187_U exp_x_188_U exp_x_189_U exp_x_190_U fdiv_32ns_32ns_32_9_no_dsp_1_U2253 exp_x_192_U tmp_100_round_float32_to_bf16_ieee_fu_4949 exp_x_194_U exp_x_195_U exp_x_196_U exp_x_197_U exp_x_198_U exp_x_199_U exp_x_200_U exp_x_201_U exp_x_202_U exp_x_203_U fdiv_32ns_32ns_32_9_no_dsp_1_U2254 exp_x_205_U tmp_102_round_float32_to_bf16_ieee_fu_4953 exp_x_207_U exp_x_208_U exp_x_209_U exp_x_210_U exp_x_211_U exp_x_212_U exp_x_213_U exp_x_214_U exp_x_215_U exp_x_216_U fdiv_32ns_32ns_32_9_no_dsp_1_U2255 exp_x_218_U tmp_104_round_float32_to_bf16_ieee_fu_4957 exp_x_220_U exp_x_221_U exp_x_222_U exp_x_223_U exp_x_224_U exp_x_225_U exp_x_226_U exp_x_227_U exp_x_228_U exp_x_229_U fdiv_32ns_32ns_32_9_no_dsp_1_U2256 exp_x_231_U tmp_106_round_float32_to_bf16_ieee_fu_4961 exp_x_233_U exp_x_234_U exp_x_235_U exp_x_236_U exp_x_237_U exp_x_238_U faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fexp_32ns_32ns_32_8_full_dsp_1_U2218 exp_x_241_U exp_x_242_U fdiv_32ns_32ns_32_9_no_dsp_1_U2257 exp_x_244_U tmp_108_round_float32_to_bf16_ieee_fu_4965 exp_x_246_U exp_x_247_U exp_x_248_U exp_x_249_U exp_x_250_U exp_x_251_U exp_x_252_U exp_x_253_U exp_x_254_U exp_x_255_U fsub_32ns_32ns_32_4_full_dsp_1_U2182 add_ln1106_fu_2621_p2 fsub_32ns_32ns_32_4_full_dsp_1_U2185 add_ln1108_1_fu_2673_p2 fsub_32ns_32ns_32_4_full_dsp_1_U2186 empty_107_fu_2729_p2 fsub_32ns_32ns_32_4_full_dsp_1_U2188 sub_ln1147_fu_2771_p2 fexp_32ns_32ns_32_8_full_dsp_1_U2229 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2177 fexp_32ns_32ns_32_8_full_dsp_1_U2230 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2178 fexp_32ns_32ns_32_8_full_dsp_1_U2231 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2179 fexp_32ns_32ns_32_8_full_dsp_1_U2232 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2180 fexp_32ns_32ns_32_8_full_dsp_1_U2233 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2181 fexp_32ns_32ns_32_8_full_dsp_1_U2234 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2182 fexp_32ns_32ns_32_8_full_dsp_1_U2235 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 sub_ln1147_1_fu_3040_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2172 fexp_32ns_32ns_32_8_full_dsp_1_U2225 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2173 fexp_32ns_32ns_32_8_full_dsp_1_U2226 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2174 fexp_32ns_32ns_32_8_full_dsp_1_U2227 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2175 fexp_32ns_32ns_32_8_full_dsp_1_U2228 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2176 fexp_32ns_32ns_32_8_full_dsp_1_U2229 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 fsub_32ns_32ns_32_4_full_dsp_1_U2177 fexp_32ns_32ns_32_8_full_dsp_1_U2230 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 faddfsub_32ns_32ns_32_4_full_dsp_1_U2165 add_ln1113_fu_3275_p2 add_ln1113_1_fu_3280_p2 add_ln1113_2_fu_3285_p2 fsub_32ns_32ns_32_4_full_dsp_1_U2179</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_add2_fu_1053</InstName>
                    <ModuleName>float_add2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1053</ID>
                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_1_U2349 fadd_32ns_32ns_32_4_full_dsp_1_U2350 fadd_32ns_32ns_32_4_full_dsp_1_U2351 fadd_32ns_32ns_32_4_full_dsp_1_U2352 fadd_32ns_32ns_32_4_full_dsp_1_U2353 fadd_32ns_32ns_32_4_full_dsp_1_U2354 fadd_32ns_32ns_32_4_full_dsp_1_U2355 fadd_32ns_32ns_32_4_full_dsp_1_U2356 fadd_32ns_32ns_32_4_full_dsp_1_U2357 fadd_32ns_32ns_32_4_full_dsp_1_U2358 fadd_32ns_32ns_32_4_full_dsp_1_U2359 fadd_32ns_32ns_32_4_full_dsp_1_U2360 fadd_32ns_32ns_32_4_full_dsp_1_U2361 fadd_32ns_32ns_32_4_full_dsp_1_U2362 fadd_32ns_32ns_32_4_full_dsp_1_U2363 fadd_32ns_32ns_32_4_full_dsp_1_U2364 fadd_32ns_32ns_32_4_full_dsp_1_U2365 fadd_32ns_32ns_32_4_full_dsp_1_U2366 fadd_32ns_32ns_32_4_full_dsp_1_U2367 fadd_32ns_32ns_32_4_full_dsp_1_U2368 fadd_32ns_32ns_32_4_full_dsp_1_U2369 fadd_32ns_32ns_32_4_full_dsp_1_U2370 fadd_32ns_32ns_32_4_full_dsp_1_U2371 fadd_32ns_32ns_32_4_full_dsp_1_U2372 fadd_32ns_32ns_32_4_full_dsp_1_U2373 fadd_32ns_32ns_32_4_full_dsp_1_U2374 fadd_32ns_32ns_32_4_full_dsp_1_U2375 fadd_32ns_32ns_32_4_full_dsp_1_U2376 fadd_32ns_32ns_32_4_full_dsp_1_U2377 fadd_32ns_32ns_32_4_full_dsp_1_U2378 fadd_32ns_32ns_32_4_full_dsp_1_U2379 fadd_32ns_32ns_32_4_full_dsp_1_U2380 add_ln911_fu_1568_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_1121</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1121</ID>
                    <BindInstances>add_ln1305_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load1_fu_1130</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1130</ID>
                    <BindInstances>add_ln1309_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_U x_1_U x_2_U x_3_U x_4_U x_5_U x_6_U x_7_U x_8_U x_9_U x_10_U x_11_U x_12_U x_13_U x_14_U x_15_U y_U y_1_U y_2_U y_3_U y_4_U y_5_U y_6_U y_7_U y_8_U y_9_U y_10_U y_11_U y_12_U y_13_U y_14_U y_15_U buf0_U buf1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1361_fu_342_p2" SOURCE="activation_accelerator.cpp:1361" URAM="0" VARIABLE="add_ln1361"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop11</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_sum_blocks</Name>
            <Loops>
                <sum_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4614</Best-caseLatency>
                    <Average-caseLatency>4614</Average-caseLatency>
                    <Worst-caseLatency>4614</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4614</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_blocks>
                        <Name>sum_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4612</Latency>
                        <AbsoluteTimeLatency>46.120 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2042</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1125</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln749_fu_1167_p2" SOURCE="activation_accelerator.cpp:749" URAM="0" VARIABLE="add_ln749"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_var_blocks</Name>
            <Loops>
                <var_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4623</Best-caseLatency>
                    <Average-caseLatency>4623</Average-caseLatency>
                    <Worst-caseLatency>4623</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4623</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <var_blocks>
                        <Name>var_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4621</Latency>
                        <AbsoluteTimeLatency>46.210 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </var_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5599</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3749</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U120" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U130" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U120" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U130" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U120" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="var_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln785_fu_1260_p2" SOURCE="activation_accelerator.cpp:785" URAM="0" VARIABLE="add_ln785"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1552</Best-caseLatency>
                    <Average-caseLatency>1552</Average-caseLatency>
                    <Worst-caseLatency>1552</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1552</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1550</Latency>
                        <AbsoluteTimeLatency>15.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5255</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2504</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U214" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U215" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U216" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U217" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U218" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U219" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U220" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U189" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U221" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U190" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U222" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U191" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U223" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U192" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U224" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U193" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U225" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U194" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U226" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U195" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U227" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U196" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U228" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U197" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U229" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U198" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U230" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U199" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U231" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U232" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U233" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U234" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U235" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U236" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U237" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U238" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U239" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U240" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U241" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U242" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U243" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U244" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln811_fu_1250_p2" SOURCE="activation_accelerator.cpp:811" URAM="0" VARIABLE="add_ln811"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11078</Best-caseLatency>
                    <Average-caseLatency>11078</Average-caseLatency>
                    <Worst-caseLatency>11078</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11078</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>97</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>18252</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>16976</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U284" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U282" SOURCE="activation_accelerator.cpp:769" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U291" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U301" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U292" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U302" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U287" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U303" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U288" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U289" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U304" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U290" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U295" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U291" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U296" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U285" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U293" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U297" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U294" SOURCE="activation_accelerator.cpp:806" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U286" SOURCE="activation_accelerator.cpp:807" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U287" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="stddev"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop10</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3_Pipeline_sum_sq_blocks</Name>
            <Loops>
                <sum_sq_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4617</Best-caseLatency>
                    <Average-caseLatency>4617</Average-caseLatency>
                    <Worst-caseLatency>4617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4617</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_sq_blocks>
                        <Name>sum_sq_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4615</Latency>
                        <AbsoluteTimeLatency>46.150 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_sq_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>53</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>7009</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5637</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U380" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U368" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U381" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U382" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U383" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U384" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U385" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U386" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U387" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U388" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U389" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U390" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U380" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U381" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U382" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U383" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U384" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U385" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U386" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U387" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U388" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U389" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U390" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U380" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U381" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U382" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U383" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U384" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U385" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U386" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U387" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U388" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U389" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_sq_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln552_fu_1210_p2" SOURCE="activation_accelerator.cpp:552" URAM="0" VARIABLE="add_ln552"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>15.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1726</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U440" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U441" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U442" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U443" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U444" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U445" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U446" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U447" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U448" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U449" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U450" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U451" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U452" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U453" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U454" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U455" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U456" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U457" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U458" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U459" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U460" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U462" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U463" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U464" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U465" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U466" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U467" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U468" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U469" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U470" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U471" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln578_fu_1114_p2" SOURCE="activation_accelerator.cpp:578" URAM="0" VARIABLE="add_ln578"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6316</Best-caseLatency>
                    <Average-caseLatency>6316</Average-caseLatency>
                    <Worst-caseLatency>6316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>63.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>63.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>63.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>9212</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7935</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U506" SOURCE="activation_accelerator.cpp:573" URAM="0" VARIABLE="mean_sq"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="activation_accelerator.cpp:574" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U507" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="rms"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop9</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_silu2</Name>
            <Loops>
                <silu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1562</Best-caseLatency>
                    <Average-caseLatency>1562</Average-caseLatency>
                    <Worst-caseLatency>1562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <silu_blocks>
                        <Name>silu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1560</Latency>
                        <AbsoluteTimeLatency>15.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </silu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>28602</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>42358</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U654" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U622" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U590" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U655" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U623" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U591" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U656" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U624" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U592" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U657" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U625" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U593" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U658" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U626" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U594" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U659" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U627" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U595" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U660" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U628" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U596" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U661" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U629" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U597" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U662" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U630" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U598" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U663" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U631" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U599" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U664" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U632" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U600" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U665" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U633" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U601" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U666" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U634" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U602" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U667" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U635" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U603" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U668" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U636" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U604" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U669" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U637" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U605" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U670" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U638" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U606" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U671" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U639" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U607" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U672" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U640" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U608" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U673" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U641" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U609" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U674" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U642" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U610" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U675" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U643" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U611" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U676" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U644" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U612" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U677" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U645" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U613" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U678" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U646" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U614" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U679" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U647" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U615" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U680" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U648" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U616" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U681" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U649" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U617" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U682" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U650" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U618" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U683" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U651" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U619" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U684" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U652" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U620" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U685" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U653" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U621" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="silu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_1590_p2" SOURCE="activation_accelerator.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop8</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_erf_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>75</Average-caseLatency>
                    <Worst-caseLatency>75</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>76</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>242</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>19</UTIL_DSP>
                    <FF>24430</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>19551</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U778" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U827" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:499" URAM="0" VARIABLE="s_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U803" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="s2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U814" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="s4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U815" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="s6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U804" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="mul26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:508" URAM="0" VARIABLE="R1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U805" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:509" URAM="0" VARIABLE="S1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U806" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:510" URAM="0" VARIABLE="R2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U807" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="mul29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="S2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U816" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:511" URAM="0" VARIABLE="s8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U808" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:512" URAM="0" VARIABLE="R3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U809" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:513" URAM="0" VARIABLE="S3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U810" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514" URAM="0" VARIABLE="mul32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:514" URAM="0" VARIABLE="R4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U811" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:515" URAM="0" VARIABLE="S4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U817" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="add10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U818" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="add11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U821" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="mul36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:516" URAM="0" VARIABLE="R"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U819" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U820" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U822" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="add14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U823" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="mul40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:517" URAM="0" VARIABLE="S"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U804" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527" URAM="0" VARIABLE="mul41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:527" URAM="0" VARIABLE="R1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U805" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528" URAM="0" VARIABLE="mul42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:528" URAM="0" VARIABLE="S1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U806" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529" URAM="0" VARIABLE="mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:529" URAM="0" VARIABLE="R2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U807" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530" URAM="0" VARIABLE="mul44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:530" URAM="0" VARIABLE="S2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U808" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531" URAM="0" VARIABLE="mul45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:531" URAM="0" VARIABLE="R3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U809" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532" URAM="0" VARIABLE="mul46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:532" URAM="0" VARIABLE="S3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U810" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533" URAM="0" VARIABLE="mul47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:533" URAM="0" VARIABLE="S4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U817" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="add15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U818" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="add16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U821" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="mul50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:534" URAM="0" VARIABLE="R_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U819" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="add17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U820" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="add18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U822" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="mul53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:535" URAM="0" VARIABLE="S_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U779" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="mul54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U832" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="sub5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="add19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U786" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="mul55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U830" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="div4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U833" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U825" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545" URAM="0" VARIABLE="r_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U831" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="div5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="sub6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:547" URAM="0" VARIABLE="sub7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:477" URAM="0" VARIABLE="s_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U786" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="P1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U787" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:482" URAM="0" VARIABLE="s2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U788" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="mul14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="Q1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:483" URAM="0" VARIABLE="s4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U789" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="P2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:484" URAM="0" VARIABLE="s6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U790" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485" URAM="0" VARIABLE="mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:485" URAM="0" VARIABLE="Q2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U791" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486" URAM="0" VARIABLE="mul17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:486" URAM="0" VARIABLE="P3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U792" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:487" URAM="0" VARIABLE="Q3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U799" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U800" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U812" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:490" URAM="0" VARIABLE="P"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U801" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U802" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U813" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:491" URAM="0" VARIABLE="Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U829" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="div2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="add9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:493" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U778" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:459" URAM="0" VARIABLE="z"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U780" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="r1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U781" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:464" URAM="0" VARIABLE="z2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U782" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="r2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U793" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:465" URAM="0" VARIABLE="z4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U783" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:466" URAM="0" VARIABLE="s1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U784" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:467" URAM="0" VARIABLE="s2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U785" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:468" URAM="0" VARIABLE="s3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U796" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U795" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:469" URAM="0" VARIABLE="r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U797" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U798" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="mul11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:470" URAM="0" VARIABLE="s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U828" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:472" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U824" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:473" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U778" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U779" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U794" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:456" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U826" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:449" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:447" URAM="0" VARIABLE="add"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_gelu2</Name>
            <Loops>
                <gelu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.207</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1625</Best-caseLatency>
                    <Average-caseLatency>1625</Average-caseLatency>
                    <Worst-caseLatency>1625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <gelu_blocks>
                        <Name>gelu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1623</Latency>
                        <AbsoluteTimeLatency>16.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>89</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_erf_float_s_fu_914</Instance>
                            <Instance>grp_generic_erf_float_s_fu_919</Instance>
                            <Instance>grp_generic_erf_float_s_fu_924</Instance>
                            <Instance>grp_generic_erf_float_s_fu_929</Instance>
                            <Instance>grp_generic_erf_float_s_fu_934</Instance>
                            <Instance>grp_generic_erf_float_s_fu_939</Instance>
                            <Instance>grp_generic_erf_float_s_fu_944</Instance>
                            <Instance>grp_generic_erf_float_s_fu_949</Instance>
                            <Instance>grp_generic_erf_float_s_fu_954</Instance>
                            <Instance>grp_generic_erf_float_s_fu_959</Instance>
                            <Instance>grp_generic_erf_float_s_fu_964</Instance>
                            <Instance>grp_generic_erf_float_s_fu_969</Instance>
                            <Instance>grp_generic_erf_float_s_fu_974</Instance>
                            <Instance>grp_generic_erf_float_s_fu_979</Instance>
                            <Instance>grp_generic_erf_float_s_fu_984</Instance>
                            <Instance>grp_generic_erf_float_s_fu_989</Instance>
                            <Instance>grp_generic_erf_float_s_fu_994</Instance>
                            <Instance>grp_generic_erf_float_s_fu_999</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1004</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1009</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1014</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1019</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1024</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1029</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1034</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1039</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1044</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1049</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1054</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1059</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1064</Instance>
                            <Instance>grp_generic_erf_float_s_fu_1069</Instance>
                        </InstanceList>
                    </gelu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8096</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>648</UTIL_DSP>
                    <FF>808312</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>345</UTIL_FF>
                    <LUT>646614</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>552</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U867" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U899" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U931" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U868" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U900" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U932" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U869" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U901" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U933" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U870" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U902" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U934" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U871" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U903" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U935" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U872" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U904" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U936" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U873" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U905" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U937" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U874" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U906" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U938" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U875" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U907" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U939" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U876" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U908" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U940" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U877" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U909" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U878" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U910" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U879" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U911" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U880" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U912" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U881" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U913" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U882" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U914" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U883" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U915" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U884" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U916" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U885" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U917" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U886" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U918" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U887" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U919" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U888" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U920" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U889" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U921" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U890" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U922" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U891" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U923" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U892" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U924" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U893" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U925" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U894" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U926" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U895" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U927" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U896" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U928" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U897" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U929" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U898" SOURCE="activation_accelerator.cpp:884" URAM="0" VARIABLE="erf_arg_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U930" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="mul7_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="add8_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="activation_accelerator.cpp:886" URAM="0" VARIABLE="xtrue_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="gelu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln875_fu_1784_p2" SOURCE="activation_accelerator.cpp:875" URAM="0" VARIABLE="add_ln875"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop6</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop7</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_Multiply2</Name>
            <Loops>
                <multiply_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1542</Best-caseLatency>
                    <Average-caseLatency>1542</Average-caseLatency>
                    <Worst-caseLatency>1542</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1542</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <multiply_blocks>
                        <Name>multiply_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1540</Latency>
                        <AbsoluteTimeLatency>15.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </multiply_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>6834</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4470</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="activation_accelerator.cpp:1259" URAM="0" VARIABLE="mut_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="multiply_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1251_fu_1568_p2" SOURCE="activation_accelerator.cpp:1251" URAM="0" VARIABLE="add_ln1251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop5</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.974</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_find_max_blocks</Name>
            <Loops>
                <find_max_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41</Best-caseLatency>
                    <Average-caseLatency>41</Average-caseLatency>
                    <Worst-caseLatency>41</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <find_max_blocks>
                        <Name>find_max_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>39</Latency>
                        <AbsoluteTimeLatency>0.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>local_max_1_fmaxf_fu_872</Instance>
                            <Instance>local_max_2_fmaxf_fu_880</Instance>
                            <Instance>local_max_3_fmaxf_fu_888</Instance>
                            <Instance>local_max_4_fmaxf_fu_894</Instance>
                            <Instance>local_max_5_fmaxf_fu_901</Instance>
                            <Instance>local_max_6_fmaxf_fu_907</Instance>
                            <Instance>local_max_7_fmaxf_fu_914</Instance>
                            <Instance>local_max_8_fmaxf_fu_920</Instance>
                            <Instance>local_max_9_fmaxf_fu_927</Instance>
                            <Instance>local_max_33_fmaxf_fu_933</Instance>
                            <Instance>local_max_34_fmaxf_fu_940</Instance>
                            <Instance>local_max_35_fmaxf_fu_946</Instance>
                            <Instance>local_max_36_fmaxf_fu_953</Instance>
                            <Instance>local_max_37_fmaxf_fu_959</Instance>
                            <Instance>local_max_38_fmaxf_fu_966</Instance>
                            <Instance>local_max_39_fmaxf_fu_972</Instance>
                            <Instance>local_max_40_fmaxf_fu_979</Instance>
                            <Instance>local_max_41_fmaxf_fu_985</Instance>
                            <Instance>local_max_42_fmaxf_fu_992</Instance>
                            <Instance>local_max_43_fmaxf_fu_998</Instance>
                            <Instance>local_max_44_fmaxf_fu_1005</Instance>
                            <Instance>local_max_45_fmaxf_fu_1011</Instance>
                            <Instance>local_max_46_fmaxf_fu_1018</Instance>
                            <Instance>local_max_47_fmaxf_fu_1024</Instance>
                            <Instance>local_max_48_fmaxf_fu_1031</Instance>
                            <Instance>local_max_49_fmaxf_fu_1037</Instance>
                            <Instance>local_max_50_fmaxf_fu_1044</Instance>
                            <Instance>local_max_51_fmaxf_fu_1050</Instance>
                            <Instance>local_max_52_fmaxf_fu_1057</Instance>
                            <Instance>local_max_53_fmaxf_fu_1063</Instance>
                            <Instance>local_max_55_fmaxf_fu_1070</Instance>
                        </InstanceList>
                    </find_max_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1607</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1147_fu_1224_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="add_ln1147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1147_1_fu_1260_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="add_ln1147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1138_fu_1296_p2" SOURCE="activation_accelerator.cpp:1138" URAM="0" VARIABLE="add_ln1138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_exp_and_bucket</Name>
            <Loops>
                <exp_and_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket>
                        <Name>exp_and_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7584</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1190_fu_4569_p2" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1190_1_fu_4615_p2" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1181_fu_4641_p2" SOURCE="activation_accelerator.cpp:1181" URAM="0" VARIABLE="add_ln1181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="activation_accelerator.cpp:59" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_226_p2" SOURCE="activation_accelerator.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_94_round_float32_to_bf16_ieee_fu_2436</Instance>
                            <Instance>tmp_96_round_float32_to_bf16_ieee_fu_2442</Instance>
                            <Instance>tmp_98_round_float32_to_bf16_ieee_fu_2448</Instance>
                            <Instance>tmp_100_round_float32_to_bf16_ieee_fu_2454</Instance>
                            <Instance>tmp_102_round_float32_to_bf16_ieee_fu_2460</Instance>
                            <Instance>tmp_104_round_float32_to_bf16_ieee_fu_2466</Instance>
                            <Instance>tmp_106_round_float32_to_bf16_ieee_fu_2472</Instance>
                            <Instance>tmp_108_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_110_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_112_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_114_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_116_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_118_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_120_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_122_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_124_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_126_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_128_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_130_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_132_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_134_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_136_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_138_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_140_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_142_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_144_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_146_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_148_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_150_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_152_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_154_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_156_round_float32_to_bf16_ieee_fu_2622</Instance>
                        </InstanceList>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2151</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1326</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1221_fu_3544_p2" SOURCE="activation_accelerator.cpp:1221" URAM="0" VARIABLE="add_ln1221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1221_1_fu_3578_p2" SOURCE="activation_accelerator.cpp:1221" URAM="0" VARIABLE="add_ln1221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1212_fu_2922_p2" SOURCE="activation_accelerator.cpp:1212" URAM="0" VARIABLE="add_ln1212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_find_max_blocks1</Name>
            <Loops>
                <find_max_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41</Best-caseLatency>
                    <Average-caseLatency>41</Average-caseLatency>
                    <Worst-caseLatency>41</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <find_max_blocks>
                        <Name>find_max_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>39</Latency>
                        <AbsoluteTimeLatency>0.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>local_max_1_fmaxf_fu_872</Instance>
                            <Instance>local_max_2_fmaxf_fu_880</Instance>
                            <Instance>local_max_3_fmaxf_fu_888</Instance>
                            <Instance>local_max_4_fmaxf_fu_894</Instance>
                            <Instance>local_max_5_fmaxf_fu_901</Instance>
                            <Instance>local_max_6_fmaxf_fu_907</Instance>
                            <Instance>local_max_7_fmaxf_fu_914</Instance>
                            <Instance>local_max_8_fmaxf_fu_920</Instance>
                            <Instance>local_max_9_fmaxf_fu_927</Instance>
                            <Instance>local_max_10_fmaxf_fu_933</Instance>
                            <Instance>local_max_11_fmaxf_fu_940</Instance>
                            <Instance>local_max_12_fmaxf_fu_946</Instance>
                            <Instance>local_max_13_fmaxf_fu_953</Instance>
                            <Instance>local_max_14_fmaxf_fu_959</Instance>
                            <Instance>local_max_15_fmaxf_fu_966</Instance>
                            <Instance>local_max_16_fmaxf_fu_972</Instance>
                            <Instance>local_max_17_fmaxf_fu_979</Instance>
                            <Instance>local_max_18_fmaxf_fu_985</Instance>
                            <Instance>local_max_19_fmaxf_fu_992</Instance>
                            <Instance>local_max_20_fmaxf_fu_998</Instance>
                            <Instance>local_max_21_fmaxf_fu_1005</Instance>
                            <Instance>local_max_22_fmaxf_fu_1011</Instance>
                            <Instance>local_max_23_fmaxf_fu_1018</Instance>
                            <Instance>local_max_24_fmaxf_fu_1024</Instance>
                            <Instance>local_max_25_fmaxf_fu_1031</Instance>
                            <Instance>local_max_26_fmaxf_fu_1037</Instance>
                            <Instance>local_max_27_fmaxf_fu_1044</Instance>
                            <Instance>local_max_28_fmaxf_fu_1050</Instance>
                            <Instance>local_max_29_fmaxf_fu_1057</Instance>
                            <Instance>local_max_30_fmaxf_fu_1063</Instance>
                            <Instance>local_max_32_fmaxf_fu_1070</Instance>
                        </InstanceList>
                    </find_max_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1607</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1147_fu_1224_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="add_ln1147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1147_1_fu_1260_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="add_ln1147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1138_fu_1296_p2" SOURCE="activation_accelerator.cpp:1138" URAM="0" VARIABLE="add_ln1138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_exp_and_bucket2</Name>
            <Loops>
                <exp_and_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket>
                        <Name>exp_and_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7584</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1190_fu_4569_p2" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1190_1_fu_4615_p2" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1181_fu_4641_p2" SOURCE="activation_accelerator.cpp:1181" URAM="0" VARIABLE="add_ln1181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_normalize_blocks3</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_2436</Instance>
                            <Instance>tmp_33_round_float32_to_bf16_ieee_fu_2442</Instance>
                            <Instance>tmp_35_round_float32_to_bf16_ieee_fu_2448</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_2454</Instance>
                            <Instance>tmp_39_round_float32_to_bf16_ieee_fu_2460</Instance>
                            <Instance>tmp_41_round_float32_to_bf16_ieee_fu_2466</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_2472</Instance>
                            <Instance>tmp_45_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_47_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_51_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_53_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_57_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_59_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_63_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_65_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_67_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_69_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_71_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_73_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_75_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_77_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_79_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_81_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_83_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_85_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_87_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_89_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_91_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_93_round_float32_to_bf16_ieee_fu_2622</Instance>
                        </InstanceList>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2151</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1326</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1221_fu_3544_p2" SOURCE="activation_accelerator.cpp:1221" URAM="0" VARIABLE="add_ln1221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1221_1_fu_3578_p2" SOURCE="activation_accelerator.cpp:1221" URAM="0" VARIABLE="add_ln1221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1212_fu_2922_p2" SOURCE="activation_accelerator.cpp:1212" URAM="0" VARIABLE="add_ln1212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3</Name>
            <Loops>
                <tile_loop_tile_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>10081</Average-caseLatency>
                    <Worst-caseLatency>20065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.101 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97 ~ 20065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_loop_tile_inner_loop>
                        <Name>tile_loop_tile_inner_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>96 ~ 20064</Latency>
                        <AbsoluteTimeLatency>0.960 us ~ 0.201 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3</min>
                                <max>627</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3 ~ 627</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1644</Instance>
                            <Instance>grp_fmaxf_fu_1705</Instance>
                            <Instance>grp_fmaxf_fu_1711</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1720</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_1920</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2087</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2148</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2348</Instance>
                        </InstanceList>
                    </tile_loop_tile_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>256</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>88</UTIL_BRAM>
                    <DSP>328</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>50446</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>86926</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>74</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_1_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_2_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_3_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_4_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_5_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_6_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_7_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_8_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_9_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_10_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_11_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_12_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_13_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_14_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_15_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_16_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_17_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_18_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_19_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_20_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_21_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_22_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_23_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_24_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_25_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_26_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_27_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_28_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_29_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_30_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_31_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_32_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_33_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_34_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_35_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_36_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_37_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_38_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_39_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_40_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_41_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_42_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_43_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_44_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_45_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_46_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_3_fmaxf_fu_4375" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_4_fmaxf_fu_4430" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_5_fmaxf_fu_4460" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_6_fmaxf_fu_4465" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_7_fmaxf_fu_4470" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_8_fmaxf_fu_4475" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_9_fmaxf_fu_4480" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_33_fmaxf_fu_4340" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_34_fmaxf_fu_4345" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_35_fmaxf_fu_4350" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_36_fmaxf_fu_4355" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_37_fmaxf_fu_4360" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_38_fmaxf_fu_4365" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_39_fmaxf_fu_4370" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_40_fmaxf_fu_4380" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_41_fmaxf_fu_4385" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_42_fmaxf_fu_4390" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_43_fmaxf_fu_4395" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_44_fmaxf_fu_4400" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_45_fmaxf_fu_4405" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_46_fmaxf_fu_4410" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_47_fmaxf_fu_4415" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_48_fmaxf_fu_4420" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_49_fmaxf_fu_4425" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_50_fmaxf_fu_4435" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_71"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_51_fmaxf_fu_4440" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_72"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_52_fmaxf_fu_4445" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_73"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_53_fmaxf_fu_4450" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_74"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_55_fmaxf_fu_4455" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_75"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_76_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_77_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_77"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_78_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_79_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_79"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_80_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_81_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_81"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_82_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_82"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_83_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_83"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_84_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_85_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_85"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_86_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_86"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_87_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_88_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_88"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_89_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_89"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_90_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_90"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_91_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_91"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_92_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_92"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_93_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_93"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_94_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_94"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_95_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_95"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_96_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_96"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_97_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_97"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_98_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_98"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_99_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_99"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_100_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_100"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_101_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_101"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_102_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_102"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_103_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_103"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_104_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_104"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_105_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_105"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_106_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_106"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_107_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_107"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_108_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_108"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_109_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_110_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_110"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_111_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_112_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_112"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_113_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_113"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_114_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_114"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_115_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_115"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_116_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_116"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_117_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_117"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_118_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_118"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_119_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_119"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_120_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_120"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_121_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_121"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_122_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_122"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_123_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_123"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_124_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_124"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_125_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_125"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_126_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_126"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_127_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_127"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_128_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_129_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_129"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_130_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_130"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_131_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_131"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_132_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_132"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_133_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_133"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_134_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_134"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_135_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_135"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_136_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_136"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_137_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_137"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_138_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_138"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_139_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_139"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_140_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_140"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_141_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_141"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_142_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_142"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_143_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_143"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_144_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_144"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_145_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_145"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_146_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_146"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_147_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_147"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2250" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_148"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_149_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_149"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_150_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_150"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_151_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_151"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_152_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_152"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_153_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_153"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_94_round_float32_to_bf16_ieee_fu_5065" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_154"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_155_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_155"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_156_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_156"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_157_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_157"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_158_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_158"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_159_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_159"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_160_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_160"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_161_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_161"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_162_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_162"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_163_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_163"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_164_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_164"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2251" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_165"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_166_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_166"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_96_round_float32_to_bf16_ieee_fu_5069" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_167"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_168_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_168"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_169_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_169"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_170_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_170"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_171_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_171"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_172_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_172"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_173_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_173"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_174_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_174"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_175_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_175"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_176_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_176"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_177_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_177"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2252" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_178"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_179_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_179"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_98_round_float32_to_bf16_ieee_fu_5073" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_180"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_181_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_181"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_182_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_182"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_183_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_183"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_184_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_184"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_185_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_185"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_186_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_186"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_187_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_187"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_188_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_188"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_189_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_189"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_190_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_190"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2253" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_191"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_192_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_192"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_100_round_float32_to_bf16_ieee_fu_4949" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_193"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_194_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_194"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_195_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_195"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_196_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_196"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_197_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_197"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_198_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_198"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_199_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_199"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_200_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_200"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_201_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_201"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_202_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_202"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_203_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_203"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2254" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_204"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_205_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_205"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_102_round_float32_to_bf16_ieee_fu_4953" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_206"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_207_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_207"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_208_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_208"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_209_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_209"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_210_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_210"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_211_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_211"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_212_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_212"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_213_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_213"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_214_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_214"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_215_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_215"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_216_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_216"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2255" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_217"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_218_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_218"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_104_round_float32_to_bf16_ieee_fu_4957" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_219"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_220_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_220"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_221_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_221"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_222_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_222"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_223_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_223"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_224_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_224"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_225_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_225"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_226_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_226"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_227_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_227"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_228_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_228"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_229_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_229"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2256" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_230"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_231_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_231"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_106_round_float32_to_bf16_ieee_fu_4961" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_232"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_233_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_233"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_234_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_234"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_235_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_235"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_236_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_236"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_237_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_237"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_238_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_238"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_239"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2218" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_240"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_241_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_241"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_242_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_242"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2257" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_243"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_244_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_244"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_108_round_float32_to_bf16_ieee_fu_4965" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_245"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_246_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_246"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_247_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_247"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_248_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_248"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_249_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_249"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_250_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_250"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_251_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_251"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_252_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_252"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_253_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_253"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_254_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_254"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_255_U" SOURCE="activation_accelerator.cpp:1098" URAM="0" VARIABLE="exp_x_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2182" SOURCE="activation_accelerator.cpp:1108" URAM="0" VARIABLE="add_ln1108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1106_fu_2621_p2" SOURCE="activation_accelerator.cpp:1106" URAM="0" VARIABLE="add_ln1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2185" SOURCE="activation_accelerator.cpp:1106" URAM="0" VARIABLE="add_ln1106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1108_1_fu_2673_p2" SOURCE="activation_accelerator.cpp:1108" URAM="0" VARIABLE="add_ln1108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2186" SOURCE="activation_accelerator.cpp:1108" URAM="0" VARIABLE="add_ln1108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_2729_p2" SOURCE="activation_accelerator.cpp:1113" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2188" SOURCE="activation_accelerator.cpp:1121" URAM="0" VARIABLE="add_ln1121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1147_fu_2771_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="sub_ln1147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2229" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2177" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2230" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2178" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2231" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2179" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2232" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2180" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2233" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2181" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2234" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2182" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2235" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1147_1_fu_3040_p2" SOURCE="activation_accelerator.cpp:1147" URAM="0" VARIABLE="sub_ln1147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2172" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2225" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2173" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2226" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2174" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2227" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2175" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2228" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2176" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2229" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2177" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2230" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2165" SOURCE="activation_accelerator.cpp:1207" URAM="0" VARIABLE="sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1113_fu_3275_p2" SOURCE="activation_accelerator.cpp:1113" URAM="0" VARIABLE="add_ln1113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1113_1_fu_3280_p2" SOURCE="activation_accelerator.cpp:1113" URAM="0" VARIABLE="add_ln1113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1113_2_fu_3285_p2" SOURCE="activation_accelerator.cpp:1113" URAM="0" VARIABLE="add_ln1113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2179" SOURCE="activation_accelerator.cpp:1113" URAM="0" VARIABLE="add_ln1113_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop4</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_add2</Name>
            <Loops>
                <add_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1543</Best-caseLatency>
                    <Average-caseLatency>1543</Average-caseLatency>
                    <Worst-caseLatency>1543</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1543</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <add_blocks>
                        <Name>add_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1541</Latency>
                        <AbsoluteTimeLatency>15.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </add_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10004</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6998</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2349" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2350" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2351" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2352" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2353" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2354" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2355" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2356" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2357" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2358" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2359" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2360" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2361" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2362" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2363" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2364" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2365" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2366" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2367" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2368" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2369" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2370" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2371" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2372" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2373" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2374" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2375" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2376" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2377" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2378" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2379" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2380" SOURCE="activation_accelerator.cpp:919" URAM="0" VARIABLE="sum_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="add_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln911_fu_1568_p2" SOURCE="activation_accelerator.cpp:911" URAM="0" VARIABLE="add_ln911"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1305_fu_104_p2" SOURCE="activation_accelerator.cpp:1305" URAM="0" VARIABLE="add_ln1305"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load1</Name>
            <Loops>
                <stage_0_load1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load1>
                        <Name>stage_0_load1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1309_fu_104_p2" SOURCE="activation_accelerator.cpp:1309" URAM="0" VARIABLE="add_ln1309"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>37731</Average-caseLatency>
                    <Worst-caseLatency>69223</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.377 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.692 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 69224</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>668</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>231</UTIL_BRAM>
                    <DSP>9120</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>730</UTIL_DSP>
                    <FF>934976</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>399</UTIL_FF>
                    <LUT>830662</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>709</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_1_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_2_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_3_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_4_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_5_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_6_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_7_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_8_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_9_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_10_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_11_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_12_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_13_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_14_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_15_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_1_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_2_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_3_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_4_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_5_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_6_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_7_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_8_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_9_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_10_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_11_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_12_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_13_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_14_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_14"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_15_U" SOURCE="activation_accelerator.cpp:1301" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf0_U" SOURCE="" URAM="0" VARIABLE="buf0"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf1_U" SOURCE="" URAM="0" VARIABLE="buf1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">in, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">stage_0_load0, read, 49152, 16, activation_accelerator.cpp:1305:9</column>
                    <column name="m_axi_gmem1">stage_0_load1, read, 49152, 16, activation_accelerator.cpp:1309:9</column>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:1361:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">in1, stage_0_load1, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1309:9</column>
                    <column name="m_axi_gmem0">in0, stage_0_load0, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1305:9</column>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1361:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="activation_accelerator.cpp:421" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:427" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:430" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:533" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:540" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:541" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:546" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:553" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:556" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:568" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:579" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:582" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:730" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:737" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:738" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:743" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:750" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:753" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:765" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:773" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:774" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:779" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:786" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:789" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:802" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:812" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:815" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:865" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:876" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:879" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:906" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:912" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:915" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:951" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="activation_accelerator.cpp:957" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x type=ram_1p impl=bram"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:958" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:959" status="valid" parentFunction="float_safe_softmax2" variable="exp_x" isDirective="0" options="variable=exp_x cyclic factor=UF dim=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:969" status="valid" parentFunction="float_safe_softmax2" variable="partial_max" isDirective="0" options="variable=partial_max complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:970" status="valid" parentFunction="float_safe_softmax2" variable="partial_max" isDirective="0" options="variable=partial_max inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:974" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:981" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:983" status="valid" parentFunction="float_safe_softmax2" variable="blk" isDirective="0" options="variable=blk complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:987" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:996" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1010" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1024" status="valid" parentFunction="float_safe_softmax2" variable="partial" isDirective="0" options="variable=partial complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1028" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1034" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1036" status="valid" parentFunction="float_safe_softmax2" variable="e" isDirective="0" options="variable=e complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1040" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1048" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1064" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1073" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1076" status="valid" parentFunction="float_safe_softmax2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:1091" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="activation_accelerator.cpp:1099" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x type=ram_1p impl=bram"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1100" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1101" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1102" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x complete dim=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1118" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1128" status="valid" parentFunction="float_safe_softmax3" variable="partial_max" isDirective="0" options="variable=partial_max complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1129" status="warning" parentFunction="float_safe_softmax3" variable="partial_max" isDirective="0" options="variable=partial_max inter false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1117:13) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="unroll" location="activation_accelerator.cpp:1133" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1139" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1141" status="valid" parentFunction="float_safe_softmax3" variable="blk" isDirective="0" options="variable=blk complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1145" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1154" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1167" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1173" status="valid" parentFunction="float_safe_softmax3" variable="partial" isDirective="0" options="variable=partial complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1176" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1182" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1184" status="valid" parentFunction="float_safe_softmax3" variable="e" isDirective="0" options="variable=e complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1188" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1196" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1206" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1213" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1216" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:1246" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1252" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1255" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:1291" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1292" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1293" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1294" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1295" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1296" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="activation_accelerator" options="dim=1 type=cyclic factor=16 variable=x" pragmaLocId="activation_accelerator.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="activation_accelerator.cpp:1139" srcPragmaSource="pragma" srcIsDirective="0" variable="x" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="activation_accelerator" options="dim=1 type=cyclic factor=16 variable=y" pragmaLocId="activation_accelerator.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="activation_accelerator.cpp:1252" srcPragmaSource="pragma" srcIsDirective="0" variable="y" varLoc=""/>
    </AutoPragmaReport>
</profile>

