$date
	Tue Apr 29 02:19:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 32 ! rs2_data [31:0] $end
$var wire 32 " rs1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr [4:0] $end
$var reg 1 % reg_write $end
$var reg 1 & reset $end
$var reg 5 ' rs1_addr [4:0] $end
$var reg 5 ( rs2_addr [4:0] $end
$var reg 32 ) write_data [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * rd_addr [4:0] $end
$var wire 1 % reg_write $end
$var wire 1 & reset $end
$var wire 5 + rs1_addr [4:0] $end
$var wire 5 , rs2_addr [4:0] $end
$var wire 32 - write_data [31:0] $end
$var wire 32 . rs2_data [31:0] $end
$var wire 32 / rs1_data [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
1&
0%
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 0
1#
#10000
0#
#15000
b100000 0
1#
#20000
0#
1%
b10101011110011010001001000110100 )
b10101011110011010001001000110100 -
b1 $
b1 *
0&
#25000
1#
#30000
b10101011110011010001001000110100 "
b10101011110011010001001000110100 /
0#
0%
b1 '
b1 +
#35000
1#
#40000
0#
1%
b10000111011001010100001100100001 )
b10000111011001010100001100100001 -
b10 $
b10 *
#45000
1#
#50000
b10000111011001010100001100100001 !
b10000111011001010100001100100001 .
0#
0%
b10 (
b10 ,
#55000
1#
#60000
0#
1%
b10010001101000101011001111000 )
b10010001101000101011001111000 -
b0 $
b0 *
#65000
1#
#70000
b0 "
b0 /
0#
0%
b0 '
b0 +
#75000
1#
#80000
0#
#85000
1#
#90000
0#
