

================================================================
== Vitis HLS Report for 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_drain_k9_l_S_n_5_n1  |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_15, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_13, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_11, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_9, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_7, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_3, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_8, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln633 = store i4 0, i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 17 'store' 'store_ln633' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln628 = br void %for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 18 'br' 'br_ln628' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i.i42.exit"   --->   Operation 19 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln628 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 21 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln628 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 22 'add' 'add_ln628' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln628 = br i1 %icmp_ln628, void %for.inc139, void %for.end141.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 23 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n1_load = load i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 24 'load' 'n1_load' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_data_drain_k9_l_S_n_5_n1_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln633 = icmp_eq  i4 %n1_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 27 'icmp' 'icmp_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%or_ln628 = or i1 %icmp_ln633, i1 %first_iter_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 28 'or' 'or_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln628 = select i1 %icmp_ln633, i4 0, i4 %n1_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 29 'select' 'select_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %or_ln628, void %for.inc136.split, void %for.first.iter.for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 30 'br' 'br_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln633 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 31 'specpipeline' 'specpipeline_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln633 = trunc i4 %select_ln628" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 32 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%switch_ln634 = switch i3 %trunc_ln633, void %V.i.i42.case.7, i3 0, void %V.i.i42.case.0, i3 1, void %V.i.i42.case.1, i3 2, void %V.i.i42.case.2, i3 3, void %V.i.i42.case.3, i3 4, void %V.i.i42.case.4, i3 5, void %V.i.i42.case.5, i3 6, void %V.i.i42.case.6" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 33 'switch' 'switch_ln634' <Predicate = (!icmp_ln628)> <Delay = 0.67>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln633 = add i4 %select_ln628, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 34 'add' 'add_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln628 = store i7 %add_ln628, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628]   --->   Operation 35 'store' 'store_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln633 = store i4 %add_ln633, i4 %n1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 36 'store' 'store_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln633 = br void %for.inc136" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 37 'br' 'br_ln633' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln628)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 38 [1/1] (1.39ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:630]   --->   Operation 38 'read' 'p_0' <Predicate = (or_ln628)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln633 = br void %for.inc136.split" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633]   --->   Operation 39 'br' 'br_ln633' <Predicate = (or_ln628)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.43ns)   --->   "%p_06 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_13" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 40 'read' 'p_06' <Predicate = (trunc_ln633 == 6)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 41 'br' 'br_ln634' <Predicate = (trunc_ln633 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.43ns)   --->   "%p_07 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_11" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 42 'read' 'p_07' <Predicate = (trunc_ln633 == 5)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 43 'br' 'br_ln634' <Predicate = (trunc_ln633 == 5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.43ns)   --->   "%p_08 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_9" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 44 'read' 'p_08' <Predicate = (trunc_ln633 == 4)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 45 'br' 'br_ln634' <Predicate = (trunc_ln633 == 4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.43ns)   --->   "%p_09 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_7" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 46 'read' 'p_09' <Predicate = (trunc_ln633 == 3)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 47 'br' 'br_ln634' <Predicate = (trunc_ln633 == 3)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.43ns)   --->   "%p_010 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 48 'read' 'p_010' <Predicate = (trunc_ln633 == 2)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 49 'br' 'br_ln634' <Predicate = (trunc_ln633 == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.43ns)   --->   "%p_011 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_3" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 50 'read' 'p_011' <Predicate = (trunc_ln633 == 1)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 51 'br' 'br_ln634' <Predicate = (trunc_ln633 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.43ns)   --->   "%p_012 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 52 'read' 'p_012' <Predicate = (trunc_ln633 == 0)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 53 'br' 'br_ln634' <Predicate = (trunc_ln633 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%p_05 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_15" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 54 'read' 'p_05' <Predicate = (trunc_ln633 == 7)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln634 = br void %V.i.i42.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634]   --->   Operation 55 'br' 'br_ln634' <Predicate = (trunc_ln633 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.541ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln633', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633) of constant 0 on local variable 'n1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633 [22]  (0.387 ns)
	'load' operation 4 bit ('n1_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633) on local variable 'n1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln633', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633) [34]  (0.708 ns)
	'select' operation 4 bit ('select_ln628', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628) [36]  (0.351 ns)
	'add' operation 4 bit ('add_ln633', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633) [70]  (0.708 ns)
	'store' operation 0 bit ('store_ln633', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633) of variable 'add_ln633', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633 on local variable 'n1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633 [72]  (0.387 ns)

 <State 2>: 1.432ns
The critical path consists of the following:
	fifo read operation ('p_09', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634) on port 'B_fifo_7' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:634) [55]  (1.432 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
