$date
	Wed Jul 02 01:25:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux64to1_8bit_tb $end
$var wire 8 ! treasure [7:0] $end
$var reg 6 " sel [5:0] $end
$var reg 512 # vault [511:0] $end
$scope module uut $end
$var wire 6 $ sel [5:0] $end
$var wire 512 % vault [511:0] $end
$var wire 8 & treasure [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11101001 &
b10010000101010011010100100100110000001000100101011110100000011000010010000100110101100000100110110001111100000101011001100011000001101011100101111011000011010100011011011111100110011000110110110010110000101000010001100101100010010011011101010010000100100000000011110011111000110000000100000110110101111100110100001101001110110010001111110001011101100001111010001101110011010011110101110110110101000101011111101101010001100010110111110111100011000111110011111101111010011111100111100011001101110010010011000110 %
b101 $
b10010000101010011010100100100110000001000100101011110100000011000010010000100110101100000100110110001111100000101011001100011000001101011100101111011000011010100011011011111100110011000110110110010110000101000010001100101100010010011011101010010000100100000000011110011111000110000000100000110110101111100110100001101001110110010001111110001011101100001111010001101110011010011110101110110110101000101011111101101010001100010110111110111100011000111110011111101111010011111100111100011001101110010010011000110 #
b101 "
b11101001 !
$end
#20
b11011111 !
b11011111 &
b101010 "
b101010 $
#40
