digraph "CFG for '_Z15BackwardSigmoidPfS_iiS_' function" {
	label="CFG for '_Z15BackwardSigmoidPfS_iiS_' function";

	Node0x54177d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = mul nsw i32 %3, %2\l  %16 = icmp slt i32 %14, %15\l  br i1 %16, label %17, label %44\l|{<s0>T|<s1>F}}"];
	Node0x54177d0:s0 -> Node0x54182c0;
	Node0x54177d0:s1 -> Node0x5419830;
	Node0x54182c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fneg contract float %20\l  %22 = fmul float %20, 0xBFF7154760000000\l  %23 = tail call float @llvm.rint.f32(float %22)\l  %24 = fcmp olt float %20, 0xC0562E4300000000\l  %25 = fcmp ogt float %20, 0x4059D1DA00000000\l  %26 = fneg float %22\l  %27 = tail call float @llvm.fma.f32(float %21, float 0x3FF7154760000000,\l... float %26)\l  %28 = tail call float @llvm.fma.f32(float %21, float 0x3E54AE0BE0000000,\l... float %27)\l  %29 = fsub float %22, %23\l  %30 = fadd float %28, %29\l  %31 = tail call float @llvm.exp2.f32(float %30)\l  %32 = fptosi float %23 to i32\l  %33 = tail call float @llvm.amdgcn.ldexp.f32(float %31, i32 %32)\l  %34 = fadd contract float %33, 1.000000e+00\l  %35 = fdiv contract float 1.000000e+00, %34\l  %36 = select i1 %25, float 1.000000e+00, float %35\l  %37 = select i1 %24, float 0.000000e+00, float %36\l  %38 = fsub contract float 1.000000e+00, %37\l  %39 = fmul contract float %37, %38\l  %40 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %42 = fmul contract float %41, %39\l  %43 = getelementptr inbounds float, float addrspace(1)* %4, i64 %18\l  store float %42, float addrspace(1)* %43, align 4, !tbaa !7\l  br label %44\l}"];
	Node0x54182c0 -> Node0x5419830;
	Node0x5419830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
