/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:1.1-43.10" *)
module tff(tp, tq, tr, clk, p, pbar, q, qbar, r, rbar);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _12_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _13_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _14_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _16_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _17_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _21_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _23_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _24_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _26_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _27_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _29_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _30_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _31_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _32_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:5.15-5.18" *)
  input clk;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:6.23-6.24" *)
  output p;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \p_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \p_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:18.1-25.4" *)
  wire p_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:7.21-7.25" *)
  output pbar;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \pbar_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \pbar_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:18.1-25.4" *)
  wire pbar_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:8.14-8.15" *)
  output q;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \q_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \q_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:26.1-33.4" *)
  wire q_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:9.14-9.18" *)
  output qbar;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \qbar_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \qbar_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:26.1-33.4" *)
  wire qbar_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:10.14-10.15" *)
  output r;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \r_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \r_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:34.1-41.4" *)
  wire r_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:11.15-11.19" *)
  output rbar;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \rbar_LUT1_I0.I0 ;
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \rbar_LUT1_I0.O ;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:34.1-41.4" *)
  wire rbar_dffe_Q_D;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:2.22-2.24" *)
  input tp;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:3.15-3.17" *)
  input tq;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:4.15-4.17" *)
  input tr;
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:171.9-174.8|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(_00_),
    .I_EN(1'h1),
    .\I_PAD_$inp (clk),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (p)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (pbar)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (qbar)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (rbar)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _40_ (
    .I_DAT(_07_),
    .I_EN(1'h1),
    .\I_PAD_$inp (tp),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _41_ (
    .I_DAT(_08_),
    .I_EN(1'h1),
    .\I_PAD_$inp (tq),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _42_ (
    .I_DAT(_09_),
    .I_EN(1'h1),
    .\I_PAD_$inp (tr),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \p_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_01_),
    .FZ(p_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) p_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(p_dffe_Q_D),
    .QEN(_07_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \pbar_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_02_),
    .FZ(pbar_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pbar_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(pbar_dffe_Q_D),
    .QEN(_07_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \q_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_03_),
    .FZ(q_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(q_dffe_Q_D),
    .QEN(_08_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \qbar_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_04_),
    .FZ(qbar_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) qbar_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(qbar_dffe_Q_D),
    .QEN(_08_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \r_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_05_),
    .FZ(r_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) r_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(r_dffe_Q_D),
    .QEN(_09_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \rbar_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(_06_),
    .FZ(rbar_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) rbar_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(rbar_dffe_Q_D),
    .QEN(_09_),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/mohan.v:13.21-13.69|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_10_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_11_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_12_),
    .SDMA_Done(_13_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_14_),
    .SPIm_PSlvErr(_15_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_16_),
    .Sensor_Int(_17_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_18_),
    .Sys_Clk1(_19_),
    .Sys_Clk1_Rst(_20_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_21_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_22_),
    .Sys_Pclk_Rst(_23_),
    .TimeStamp(_24_),
    .WB_CLK(1'h0),
    .WB_RST(_25_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_26_),
    .WBs_BYTE_STB(_27_),
    .WBs_CYC(_28_),
    .WBs_RD(_29_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_30_),
    .WBs_WE(_31_),
    .WBs_WR_DAT(_32_)
  );
  assign \pbar_LUT1_I0.O  = 1'h0;
  assign \rbar_LUT1_I0.I0  = 1'h0;
  assign \p_LUT1_I0.O  = 1'h0;
  assign \r_LUT1_I0.I0  = 1'h0;
  assign \r_LUT1_I0.O  = 1'h0;
  assign \q_LUT1_I0.I0  = 1'h0;
  assign \q_LUT1_I0.O  = 1'h0;
  assign \p_LUT1_I0.I0  = 1'h0;
  assign \rbar_LUT1_I0.O  = 1'h0;
  assign \qbar_LUT1_I0.I0  = 1'h0;
  assign \qbar_LUT1_I0.O  = 1'h0;
  assign \pbar_LUT1_I0.I0  = 1'h0;
endmodule
