INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkaspa46/digital-electronics-1/labs/08-traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
