IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2022-11-10 14:37
Instance: BRAM (D:\DOING\00-GRAD\02-proj\07-FPGA_contest\UniRISCV_final\ipcore\BRAM\BRAM.idf)
Model: Logos DRM Based Dual Port RAM (1.5)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipml_dpram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_dpram_v1_5.v.xml' to 'rtl\ipml_dpram_v1_5_BRAM.v' ...
Copy 'ipml_dpram_wrapper_v1_5.v.xml' ...
Compile file 'ipml_dpram_wrapper_v1_5.v.xml' to 'BRAM.v' ...
Found top module 'BRAM' in file 'BRAM.v'.
Copy 'ipml_dpram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_dpram_wrapper_v1_3_tb.v.xml' to 'BRAM_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'BRAM_tmpl.v' ...
Create template file 'BRAM_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
