// Seed: 1021584863
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4
    , id_8,
    output uwire id_5,
    input supply1 id_6
);
  logic id_9, id_10;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output logic id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    output uwire id_9,
    output wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri id_14,
    input uwire id_15,
    input tri0 id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_4,
      id_13,
      id_13,
      id_4
  );
  initial repeat (id_18) id_2 <= 1;
endmodule
