Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec 16 21:14:55 2020
| Host         : wg-T470p running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.337        0.000                      0                   33        0.252        0.000                      0                   33        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.337        0.000                      0                   33        0.252        0.000                      0                   33        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.337ns  (required time - arrival time)
  Source:                 display_0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/ans_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.642ns (29.555%)  route 1.530ns (70.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.186    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  display_0/count_reg[17]/Q
                         net (fo=9, routed)           0.880     6.584    display_0/p_0_in[2]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     6.708 r  display_0/ans[4]_i_1/O
                         net (fo=1, routed)           0.650     7.359    display_0/ans[4]_i_1_n_0
    SLICE_X3Y87          FDSE                                         r  display_0/ans_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.888    display_0/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_0/ans_reg[4]/C
                         clock pessimism              0.273    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X3Y87          FDSE (Setup_fdse_C_S)       -0.429    24.696    display_0/ans_reg[4]
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 17.337    

Slack (MET) :             17.528ns  (required time - arrival time)
  Source:                 display_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/ans_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.642ns (33.987%)  route 1.247ns (66.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.623     5.186    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.704 f  display_0/count_reg[16]/Q
                         net (fo=10, routed)          0.718     6.423    display_0/p_0_in[1]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     6.547 r  display_0/ans[2]_i_1/O
                         net (fo=1, routed)           0.529     7.075    display_0/ans[2]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  display_0/ans_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    24.890    display_0/clk_IBUF_BUFG
    SLICE_X2Y89          FDSE                                         r  display_0/ans_reg[2]/C
                         clock pessimism              0.273    25.162    
                         clock uncertainty           -0.035    25.127    
    SLICE_X2Y89          FDSE (Setup_fdse_C_S)       -0.524    24.603    display_0/ans_reg[2]
  -------------------------------------------------------------------
                         required time                         24.603    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                 17.528    

Slack (MET) :             17.663ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  display_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    display_0/count_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.572 r  display_0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.572    display_0/count_reg[16]_i_1_n_6
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.889    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[17]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.126    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    25.235    display_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 17.663    

Slack (MET) :             17.687ns  (required time - arrival time)
  Source:                 display_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/ans_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.670ns (33.594%)  route 1.324ns (66.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.185ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.622     5.185    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.703 r  display_0/count_reg[15]/Q
                         net (fo=9, routed)           0.997     6.700    display_0/p_0_in[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.152     6.852 r  display_0/ans[0]_i_1/O
                         net (fo=2, routed)           0.328     7.180    display_0/ans[0]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  display_0/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    24.890    display_0/clk_IBUF_BUFG
    SLICE_X2Y89          FDSE                                         r  display_0/ans_reg[2]/C
                         clock pessimism              0.273    25.162    
                         clock uncertainty           -0.035    25.127    
    SLICE_X2Y89          FDSE (Setup_fdse_C_D)       -0.260    24.867    display_0/ans_reg[2]
  -------------------------------------------------------------------
                         required time                         24.867    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 17.687    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  display_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    display_0/count_reg[12]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.468 r  display_0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.468    display_0/count_reg[16]_i_1_n_7
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.506    24.889    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[16]/C
                         clock pessimism              0.273    25.161    
                         clock uncertainty           -0.035    25.126    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    25.235    display_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.455 r  display_0/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.455    display_0/count_reg[12]_i_1_n_6
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.888    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[13]/C
                         clock pessimism              0.273    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    25.234    display_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.447 r  display_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.447    display_0/count_reg[12]_i_1_n_4
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.888    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[15]/C
                         clock pessimism              0.273    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    25.234    display_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.371 r  display_0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.371    display_0/count_reg[12]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.888    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/C
                         clock pessimism              0.273    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    25.234    display_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.883ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  display_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    display_0/count_reg[8]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.351 r  display_0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.351    display_0/count_reg[12]_i_1_n_7
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.505    24.888    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[12]/C
                         clock pessimism              0.273    25.160    
                         clock uncertainty           -0.035    25.125    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    25.234    display_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 17.883    

Slack (MET) :             17.895ns  (required time - arrival time)
  Source:                 display_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.619     5.182    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.700 r  display_0/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.241    display_0/count_reg_n_0_[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.898 r  display_0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    display_0/count_reg[0]_i_2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  display_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.015    display_0/count_reg[4]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.338 r  display_0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.338    display_0/count_reg[8]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.430    21.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.292    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.383 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.504    24.887    display_0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[9]/C
                         clock pessimism              0.273    25.159    
                         clock uncertainty           -0.035    25.124    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    25.233    display_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         25.233    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                 17.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/ans_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.569%)  route 0.148ns (41.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.516    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  display_0/count_reg[16]/Q
                         net (fo=10, routed)          0.148     1.828    display_0/p_0_in[1]
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  display_0/ans[4]_i_2/O
                         net (fo=1, routed)           0.000     1.873    display_0/ans[4]_i_2_n_0
    SLICE_X3Y87          FDSE                                         r  display_0/ans_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.030    display_0/clk_IBUF_BUFG
    SLICE_X3Y87          FDSE                                         r  display_0/ans_reg[4]/C
                         clock pessimism             -0.499     1.530    
    SLICE_X3Y87          FDSE (Hold_fdse_C_D)         0.091     1.621    display_0/ans_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 display_0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/ans_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.242%)  route 0.158ns (42.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.516    display_0/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  display_0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  display_0/count_reg[17]/Q
                         net (fo=9, routed)           0.158     1.839    display_0/p_0_in[2]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.048     1.887 r  display_0/ans[0]_i_1/O
                         net (fo=2, routed)           0.000     1.887    display_0/ans[0]_i_1_n_0
    SLICE_X1Y89          FDSE                                         r  display_0/ans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.032    display_0/clk_IBUF_BUFG
    SLICE_X1Y89          FDSE                                         r  display_0/ans_reg[0]/C
                         clock pessimism             -0.499     1.532    
    SLICE_X1Y89          FDSE (Hold_fdse_C_D)         0.101     1.633    display_0/ans_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display_0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    display_0/count_reg[8]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     2.029    display_0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display_0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    display_0/count_reg[4]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     2.029    display_0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[6]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[2]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display_0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.903    display_0/count_reg[0]_i_2_n_5
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     2.028    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[2]/C
                         clock pessimism             -0.513     1.514    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.515    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display_0/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.794    display_0/count_reg_n_0_[14]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  display_0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    display_0/count_reg[12]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.030    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.649    display_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[10]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.939 r  display_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    display_0/count_reg[8]_i_1_n_4
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     2.029    display_0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  display_0/count_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[6]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.939 r  display_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    display_0/count_reg[4]_i_1_n_4
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     2.029    display_0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  display_0/count_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.515    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display_0/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.794    display_0/count_reg_n_0_[14]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.940 r  display_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    display_0/count_reg[12]_i_1_n_4
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.030    display_0/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display_0/count_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.649    display_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.514    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display_0/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.793    display_0/count_reg_n_0_[2]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.939 r  display_0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.939    display_0/count_reg[0]_i_2_n_4
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     2.028    display_0/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  display_0/count_reg[3]/C
                         clock pessimism             -0.513     1.514    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.648    display_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X1Y89    display_0/ans_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X1Y87    display_0/ans_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X2Y89    display_0/ans_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X2Y91    display_0/ans_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X3Y87    display_0/ans_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X1Y91    display_0/ans_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84    display_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y86    display_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y86    display_0/count_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y89    display_0/ans_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y89    display_0/ans_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y87    display_0/ans_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X2Y89    display_0/ans_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X2Y89    display_0/ans_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X2Y91    display_0/ans_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87    display_0/ans_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91    display_0/ans_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    display_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y86    display_0/count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y89    display_0/ans_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y87    display_0/ans_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X2Y89    display_0/ans_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X2Y91    display_0/ans_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X3Y87    display_0/ans_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X1Y91    display_0/ans_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84    display_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y86    display_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y86    display_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y87    display_0/count_reg[12]/C



