# RISC-V-Processor
A verilog implementation of  a 5-staged pipelied RISC-V Processor.
