{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483207124744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483207124744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 19:58:44 2016 " "Processing started: Sat Dec 31 19:58:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483207124744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483207124744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Logic -c Logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483207124744 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483207125790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_srss-d_ff_srss " "Found design unit 1: d_ff_srss-d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/flipflop.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127484 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_srss " "Found entity 1: d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/flipflop.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483207127484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Main-Behavioral " "Found design unit 1: PS2Main-Behavioral" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/PS2Main.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127491 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2Main " "Found entity 1: PS2Main" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/PS2Main.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483207127491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Behavioral " "Found design unit 1: Logic-Behavioral" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483207127517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483207127517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logic " "Elaborating entity \"Logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483207127717 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IOH Logic.vhd(122) " "VHDL Signal Declaration warning at Logic.vhd(122): used implicit default value for signal \"IOH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483207127757 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COPINTpre Logic.vhd(169) " "Verilog HDL or VHDL warning at Logic.vhd(169): object \"COPINTpre\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127759 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FRMFREQpre Logic.vhd(171) " "Verilog HDL or VHDL warning at Logic.vhd(171): object \"FRMFREQpre\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127759 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Scan_Err Logic.vhd(176) " "Verilog HDL or VHDL warning at Logic.vhd(176): object \"Scan_Err\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127759 "|Logic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KBOutenable Logic.vhd(176) " "VHDL Signal Declaration warning at Logic.vhd(176): used explicit default value for signal \"KBOutenable\" because signal was never assigned a value" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1483207127759 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Z Logic.vhd(201) " "Verilog HDL or VHDL warning at Logic.vhd(201): object \"A15Z\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127759 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A15Znot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"A15Znot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127760 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MREQnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"MREQnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127760 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"BUSACKnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127760 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RevRAmRomnot Logic.vhd(203) " "Verilog HDL or VHDL warning at Logic.vhd(203): object \"RevRAmRomnot\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127760 "|Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSACKr Logic.vhd(204) " "Verilog HDL or VHDL warning at Logic.vhd(204): object \"BUSACKr\" assigned a value but never read" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483207127760 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ Logic.vhd(433) " "VHDL Process Statement warning at Logic.vhd(433): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127763 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VADDRLow Logic.vhd(433) " "VHDL Process Statement warning at Logic.vhd(433): signal \"VADDRLow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127763 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frmfreqon Logic.vhd(433) " "VHDL Process Statement warning at Logic.vhd(433): signal \"frmfreqon\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127764 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ Logic.vhd(445) " "VHDL Process Statement warning at Logic.vhd(445): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127764 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VADDRLow Logic.vhd(445) " "VHDL Process Statement warning at Logic.vhd(445): signal \"VADDRLow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127764 "|Logic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDin Logic.vhd(445) " "VHDL Process Statement warning at Logic.vhd(445): signal \"RDin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1483207127765 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sLCDRS Logic.vhd(601) " "Inferred latch for \"sLCDRS\" at Logic.vhd(601)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 601 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127780 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sVideo9 Logic.vhd(588) " "Inferred latch for \"sVideo9\" at Logic.vhd(588)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 588 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127780 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[0\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[0\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127780 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[1\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[1\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127780 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[2\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[2\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127780 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[3\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[3\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127781 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[4\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[4\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127781 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[5\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[5\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127781 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[6\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[6\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127781 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL2\[7\] Logic.vhd(558) " "Inferred latch for \"COPCTL2\[7\]\" at Logic.vhd(558)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127782 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[0\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[0\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127782 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[1\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[1\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127782 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[2\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[2\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127782 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[3\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[3\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127782 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[4\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[4\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127783 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[5\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[5\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127783 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[6\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[6\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127783 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COPCTL\[7\] Logic.vhd(543) " "Inferred latch for \"COPCTL\[7\]\" at Logic.vhd(543)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 543 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127783 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[0\] Logic.vhd(528) " "Inferred latch for \"ENABLEREG\[0\]\" at Logic.vhd(528)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127784 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[2\] Logic.vhd(528) " "Inferred latch for \"ENABLEREG\[2\]\" at Logic.vhd(528)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127784 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[4\] Logic.vhd(528) " "Inferred latch for \"ENABLEREG\[4\]\" at Logic.vhd(528)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127784 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENABLEREG\[5\] Logic.vhd(528) " "Inferred latch for \"ENABLEREG\[5\]\" at Logic.vhd(528)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127784 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[0\] Logic.vhd(506) " "Inferred latch for \"VidCTRsig\[0\]\" at Logic.vhd(506)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 506 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127784 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[1\] Logic.vhd(506) " "Inferred latch for \"VidCTRsig\[1\]\" at Logic.vhd(506)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 506 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127785 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[2\] Logic.vhd(506) " "Inferred latch for \"VidCTRsig\[2\]\" at Logic.vhd(506)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 506 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127785 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[3\] Logic.vhd(506) " "Inferred latch for \"VidCTRsig\[3\]\" at Logic.vhd(506)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 506 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127785 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VidCTRsig\[6\] Logic.vhd(506) " "Inferred latch for \"VidCTRsig\[6\]\" at Logic.vhd(506)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 506 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127785 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sT1 Logic.vhd(494) " "Inferred latch for \"sT1\" at Logic.vhd(494)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 494 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127785 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EPRWRsig Logic.vhd(489) " "Inferred latch for \"EPRWRsig\" at Logic.vhd(489)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 489 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127786 "|Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KB_Stop Logic.vhd(471) " "Inferred latch for \"KB_Stop\" at Logic.vhd(471)" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483207127786 "|Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_srss d_ff_srss:Inst_disp_FFmem " "Elaborating entity \"d_ff_srss\" for hierarchy \"d_ff_srss:Inst_disp_FFmem\"" {  } { { "Logic.vhd" "Inst_disp_FFmem" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207127850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Main PS2Main:Inst_PS2Main " "Elaborating entity \"PS2Main\" for hierarchy \"PS2Main:Inst_PS2Main\"" {  } { { "Logic.vhd" "Inst_PS2Main" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207127885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[1\] " "LATCH primitive \"COPCTL2\[1\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1483207128150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[3\] " "LATCH primitive \"COPCTL2\[3\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1483207128150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[6\] " "LATCH primitive \"COPCTL2\[6\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1483207128151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "COPCTL2\[7\] " "LATCH primitive \"COPCTL2\[7\]\" is permanently disabled" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 558 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1483207128151 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PS2Main:Inst_PS2Main\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PS2Main:Inst_PS2Main\|Add0\"" {  } { { "ieee/numeric_std.vhd" "Add0" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483207128650 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483207128650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483207128978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Instantiated megafunction \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207128978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207128978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207128978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207128978 ""}  } { { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483207128978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs PS2Main:Inst_PS2Main\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"PS2Main:Inst_PS2Main\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "ieee/numeric_std.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483207129220 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1483207129537 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1483207129537 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 170 -1 0 } } { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 168 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1483207129587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NMI VCC " "Pin \"NMI\" is stuck at VCC" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483207129710 "|Logic|NMI"} { "Warning" "WMLS_MLS_STUCK_PIN" "IOH GND " "Pin \"IOH\" is stuck at GND" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483207129710 "|Logic|IOH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483207129710 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLOCK " "Promoted clock signal driven by pin \"CLOCK\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1483207129759 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1483207129759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RS232INT " "No output dependent on input pin \"RS232INT\"" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483207130402 "|Logic|RS232INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sWAIT " "No output dependent on input pin \"sWAIT\"" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/NB Laptop/Altera_VHDL/IO_Logic/Logic.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483207130402 "|Logic|sWAIT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483207130402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483207130404 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483207130404 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Implemented 11 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1483207130404 ""} { "Info" "ICUT_CUT_TM_MCELLS" "99 " "Implemented 99 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1483207130404 ""} { "Info" "ICUT_CUT_TM_SEXPS" "15 " "Implemented 15 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1483207130404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483207130404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483207131028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 31 19:58:51 2016 " "Processing ended: Sat Dec 31 19:58:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483207131028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483207131028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483207131028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483207131028 ""}
