<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>S M Rifat Ibn Musa Mitul - ASIC PD Engineer</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <img src="profile.jpg" alt="S M Rifat Ibn Musa Mitul" class="profile-pic">
        <h1>S M Rifat Ibn Musa Mitul</h1>
        <p>Engineer, ASIC Physical Design at PrimeSilicon Technology (BD) Ltd</p>
    </header>
    
    <section>
        <h2>About Me</h2>
        <p>A simple individual with a knack for tackling challenging tasks, navigating the dynamic field of ASIC physical design. Passionate about technology, with a focus on learning and improving constantly.</p>
    </section>
    
    <section>
        <h2>Skills</h2>
        <ul>
            <li><strong>Programming Languages:</strong> C, Python, TCL, PERL</li>
            <li><strong>Markup Languages:</strong> HTML, Markdown (MD)</li>
            <li><strong>ASIC Physical Design Tools:</strong> Cadence Innovus, OpenROAD</li>
            <li><strong>Data Analysis:</strong> Data mining for design optimization</li>
            <li><strong>VLSI Design Flow:</strong> RTL to GDSII, Place & Route (PnR), Static Timing Analysis (STA)</li>
        </ul>
    </section>
    
    <section>
        <h2>Experience</h2>
        <h3>ASIC Physical Design Engineer</h3>
        <p><em>PrimeSilicon Technology (BD) Ltd</em> | Sep 2022 â€“ Present</p>
        <p>
            - Working with Cadence Innovus and OpenROAD to implement PnR for custom designs.<br>
            - Utilizing data mining to analyze and optimize design flow efficiency.<br>
            - Performing full-chip physical implementation from RTL to GDSII, including floorplanning, CTS, routing, and timing closure.
        </p>
    </section>
    
    <section>
        <h2>Education</h2>
        <p><strong>Bachelor's in Electrical Engineering</strong>, Chittagong University of Engineering and Technology (2022)</p>
    </section>
    
    <section>
        <h2>Projects</h2>
        <p><strong>7 nm Technology RISC-V Architecture Custom Chip:</strong> Led the physical design and implementation of a custom RISC-V processor using 7nm technology, optimizing performance and power efficiency.</p>
    </section>
    
    <section>
        <h2>Languages</h2>
        <ul>
            <li>English</li>
            <li>Bengali</li>
            <li>French</li>
        </ul>
    </section>
</body>
</html>