###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:20:56 2022
#  Design:            System_top
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix System_top_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                  20.000
= Required Time                19.630
- Arrival Time                 15.527
= Slack Time                    4.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    4.104 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |    4.104 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |    4.104 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |    4.104 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |    4.104 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |    4.104 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |    4.760 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |    4.762 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |    4.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.875 |    4.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |    5.243 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |    5.243 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |    5.423 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |    5.423 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |    5.668 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |    5.668 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |    5.908 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |    5.908 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |    6.396 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |    6.396 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |    6.659 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |    6.659 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |    6.921 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |    6.921 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |    7.390 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |    7.390 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |    7.712 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |    7.712 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |    7.927 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   3.824 |    7.927 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.055 |    8.158 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.055 |    8.158 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   4.526 |    8.630 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.526 |    8.630 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   4.866 |    8.970 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.866 |    8.970 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   5.193 |    9.296 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   5.193 |    9.296 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   5.420 |    9.524 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   5.420 |    9.524 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   5.645 |    9.749 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   5.645 |    9.749 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.109 |   10.212 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.109 |   10.212 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   6.449 |   10.552 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.449 |   10.552 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   6.790 |   10.893 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.790 |   10.893 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.116 |   11.220 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.116 |   11.220 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   7.357 |   11.460 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   7.357 |   11.461 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   7.570 |   11.674 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   7.570 |   11.674 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.039 |   12.143 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.039 |   12.143 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   8.380 |   12.484 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.380 |   12.484 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   8.727 |   12.831 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.727 |   12.831 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.067 |   13.170 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.067 |   13.170 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |   9.386 |   13.490 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |   9.386 |   13.490 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |   9.656 |   13.760 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |   9.657 |   13.760 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.224 |   9.881 |   13.985 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |   9.881 |   13.985 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.465 |  10.346 |   14.450 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  10.346 |   14.450 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.338 |  10.684 |   14.788 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  10.684 |   14.788 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.343 |  11.027 |   15.131 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.027 |   15.131 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.336 |  11.363 |   15.467 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.363 |   15.467 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.339 |  11.702 |   15.806 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.702 |   15.806 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.319 |  12.022 |   16.125 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  12.022 |   16.125 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.281 |  12.303 |   16.406 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | CLKMX2X2M  | 0.000 |  12.303 |   16.407 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U65/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | CLKMX2X2M  | 0.231 |  12.534 |   16.638 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[1 | ADDFX2M    | 0.000 |  12.534 |   16.638 | 
     | Rem_0_0_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.465 |  12.999 |   17.103 | 
     | Rem_0_0_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  12.999 |   17.103 | 
     | Rem_0_0_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.348 |  13.347 |   17.450 | 
     | Rem_0_0_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  13.347 |   17.450 | 
     | Rem_0_0_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.348 |  13.695 |   17.799 | 
     | Rem_0_0_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  13.695 |   17.799 | 
     | Rem_0_0_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.347 |  14.043 |   18.146 | 
     | Rem_0_0_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.043 |   18.146 | 
     | Rem_0_0_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.346 |  14.388 |   18.492 | 
     | Rem_0_0_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.389 |   18.492 | 
     | Rem_0_0_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.344 |  14.733 |   18.836 | 
     | Rem_0_0_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[0] | ADDFX2M    | 0.000 |  14.733 |   18.836 | 
     | Rem_0_0_7/CI                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | ADDFX2M    | 0.356 |  15.089 |   19.192 | 
     | Rem_0_0_7/CO                                       |      |                                                    |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N50                    | AO2B2X2M   | 0.000 |  15.089 |   19.192 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U82/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | AO2B2X2M   | 0.284 |  15.373 |   19.477 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/A                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n69                    | INVX2M     | 0.000 |  15.373 |   19.477 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U84/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | INVX2M     | 0.086 |  15.459 |   19.563 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n47                    | NAND2X2M   | 0.000 |  15.459 |   19.563 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U80/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | NAND2X2M   | 0.067 |  15.527 |   19.630 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[0]           | SDFFQX1M   | 0.000 |  15.527 |   19.630 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |   -4.104 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |   -4.104 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |   -4.104 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |   -4.104 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                19.626
- Arrival Time                 12.718
= Slack Time                    6.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    6.909 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |    6.909 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |    6.909 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |    6.909 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |    6.909 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |    6.909 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |    7.565 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |    7.567 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |    7.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.874 |    7.783 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |    8.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |    8.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |    8.228 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |    8.228 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |    8.473 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |    8.473 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |    8.713 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |    8.713 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |    9.201 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |    9.201 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |    9.464 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |    9.464 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |    9.726 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |    9.726 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |   10.195 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |   10.195 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |   10.517 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |   10.517 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |   10.732 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   3.824 |   10.732 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.055 |   10.963 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.055 |   10.963 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   4.526 |   11.435 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.526 |   11.435 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   4.866 |   11.775 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.866 |   11.775 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   5.193 |   12.101 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   5.193 |   12.101 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   5.420 |   12.329 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   5.420 |   12.329 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   5.645 |   12.554 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   5.645 |   12.554 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.108 |   13.017 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.108 |   13.017 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   6.449 |   13.357 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.449 |   13.357 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   6.790 |   13.698 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.790 |   13.698 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.116 |   14.025 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.116 |   14.025 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   7.357 |   14.265 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   7.357 |   14.266 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   7.570 |   14.479 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   7.570 |   14.479 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.039 |   14.948 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.039 |   14.948 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   8.380 |   15.289 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.380 |   15.289 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   8.727 |   15.636 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.727 |   15.636 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.066 |   15.975 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.066 |   15.975 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |   9.386 |   16.295 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |   9.386 |   16.295 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |   9.656 |   16.565 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/S0           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | MX2X2M     | 0.000 |   9.657 |   16.565 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U7/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | MX2X2M     | 0.224 |   9.881 |   16.790 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[2 | ADDFX2M    | 0.000 |   9.881 |   16.790 | 
     | Rem_0_1_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.465 |  10.346 |   17.255 | 
     | Rem_0_1_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  10.346 |   17.255 | 
     | Rem_0_1_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.338 |  10.684 |   17.593 | 
     | Rem_0_1_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  10.684 |   17.593 | 
     | Rem_0_1_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.343 |  11.027 |   17.936 | 
     | Rem_0_1_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.027 |   17.936 | 
     | Rem_0_1_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.336 |  11.363 |   18.272 | 
     | Rem_0_1_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.363 |   18.272 | 
     | Rem_0_1_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.339 |  11.702 |   18.611 | 
     | Rem_0_1_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.000 |  11.702 |   18.611 | 
     | Rem_0_1_6/CI                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | ADDFX2M    | 0.319 |  12.021 |   18.930 | 
     | Rem_0_1_6/CO                                       |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[1] | AND2X2M    | 0.000 |  12.021 |   18.930 | 
     |                                                    |      | [7]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U15/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AND2X2M    | 0.281 |  12.303 |   19.211 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N51                    | AOI22XLM   | 0.000 |  12.303 |   19.212 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U58/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | AOI22XLM   | 0.298 |  12.601 |   19.510 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n45                    | NAND2X2M   | 0.000 |  12.601 |   19.510 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U56/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | NAND2X2M   | 0.116 |  12.718 |   19.626 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[1]           | SDFFQX1M   | 0.000 |  12.718 |   19.626 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |   -6.909 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |   -6.909 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |   -6.909 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |   -6.909 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  20.000
= Required Time                19.622
- Arrival Time                 10.129
= Slack Time                    9.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |    9.493 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |    9.493 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |    9.493 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |    9.493 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |    9.493 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |    9.493 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |   10.149 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |   10.151 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |   10.367 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.875 |   10.368 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |   10.632 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |   10.632 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |   10.812 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |   10.812 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |   11.057 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |   11.058 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |   11.298 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |   11.298 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |   11.785 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |   11.785 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |   12.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |   12.048 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |   12.310 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |   12.310 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |   12.779 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |   12.779 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |   13.101 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |   13.101 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |   13.317 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   3.824 |   13.317 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.055 |   13.548 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.055 |   13.548 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   4.526 |   14.019 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.526 |   14.019 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   4.866 |   14.359 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.866 |   14.359 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   5.193 |   14.686 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   5.193 |   14.686 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   5.420 |   14.913 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   5.420 |   14.913 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   5.645 |   15.138 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   5.645 |   15.138 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.109 |   15.602 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.109 |   15.602 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   6.449 |   15.942 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.449 |   15.942 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   6.790 |   16.283 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.790 |   16.283 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.116 |   16.609 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.116 |   16.609 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   7.357 |   16.850 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | MX2X2M     | 0.000 |   7.357 |   16.850 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U40/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | MX2X2M     | 0.213 |   7.570 |   17.063 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[3 | ADDFX2M    | 0.000 |   7.570 |   17.063 | 
     | Rem_0_2_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.469 |   8.039 |   17.532 | 
     | Rem_0_2_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.039 |   17.532 | 
     | Rem_0_2_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.340 |   8.380 |   17.873 | 
     | Rem_0_2_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.380 |   17.873 | 
     | Rem_0_2_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.347 |   8.727 |   18.220 | 
     | Rem_0_2_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   8.727 |   18.220 | 
     | Rem_0_2_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.339 |   9.067 |   18.560 | 
     | Rem_0_2_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.000 |   9.067 |   18.560 | 
     | Rem_0_2_5/CI                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | ADDFX2M    | 0.319 |   9.386 |   18.879 | 
     | Rem_0_2_5/CO                                       |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[2] | AND2X2M    | 0.000 |   9.386 |   18.879 | 
     |                                                    |      | [6]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U14/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AND2X2M    | 0.270 |   9.656 |   19.149 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N52                    | AOI22XLM   | 0.000 |   9.657 |   19.150 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U61/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | AOI22XLM   | 0.337 |   9.994 |   19.487 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n43                    | NAND2X2M   | 0.000 |   9.994 |   19.487 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U59/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | NAND2X2M   | 0.134 |  10.129 |   19.622 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[2]           | SDFFQX1M   | 0.000 |  10.129 |   19.622 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |   -9.493 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |   -9.493 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |   -9.493 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |   -9.493 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  20.000
= Required Time                19.622
- Arrival Time                  7.848
= Slack Time                   11.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   11.774 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   11.774 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |   11.774 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |   11.774 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |   11.774 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |   11.774 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |   12.430 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |   12.432 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |   12.648 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.874 |   12.648 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |   12.913 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |   12.913 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |   13.093 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |   13.093 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |   13.338 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |   13.338 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |   13.578 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |   13.579 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |   14.066 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |   14.066 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |   14.329 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |   14.329 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |   14.591 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |   14.591 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |   15.060 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |   15.060 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |   15.382 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |   15.382 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |   15.597 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   3.824 |   15.597 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.055 |   15.828 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.055 |   15.828 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   4.526 |   16.300 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.526 |   16.300 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   4.866 |   16.640 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.866 |   16.640 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   5.193 |   16.967 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   5.193 |   16.967 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   5.420 |   17.194 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | CLKMX2X2M  | 0.000 |   5.420 |   17.194 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U62/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | CLKMX2X2M  | 0.225 |   5.645 |   17.419 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[4 | ADDFX2M    | 0.000 |   5.645 |   17.419 | 
     | Rem_0_3_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.463 |   6.108 |   17.882 | 
     | Rem_0_3_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.108 |   17.882 | 
     | Rem_0_3_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.340 |   6.449 |   18.223 | 
     | Rem_0_3_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.449 |   18.223 | 
     | Rem_0_3_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.341 |   6.790 |   18.563 | 
     | Rem_0_3_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.000 |   6.790 |   18.564 | 
     | Rem_0_3_4/CI                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | ADDFX2M    | 0.327 |   7.116 |   18.890 | 
     | Rem_0_3_4/CO                                       |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[3] | AND2X2M    | 0.000 |   7.116 |   18.890 | 
     |                                                    |      | [5]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U16/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AND2X2M    | 0.240 |   7.357 |   19.130 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N53                    | AOI22XLM   | 0.000 |   7.357 |   19.131 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U64/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | AOI22XLM   | 0.361 |   7.718 |   19.492 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n41                    | NAND2X2M   | 0.000 |   7.719 |   19.492 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U62/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | NAND2X2M   | 0.129 |   7.848 |   19.622 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[3]           | SDFFQX1M   | 0.000 |   7.848 |   19.622 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -11.774 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -11.774 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -11.774 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -11.774 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  20.000
= Required Time                19.622
- Arrival Time                  7.552
= Slack Time                   12.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.070 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.070 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   12.070 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   12.070 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   12.070 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   12.070 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   12.731 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   12.733 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   13.107 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   13.107 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.308 |   13.378 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.308 |   13.378 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   13.557 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   13.557 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   14.113 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   14.113 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.621 |   14.691 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   14.691 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.190 |   15.260 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.190 |   15.260 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   15.826 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   15.826 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.316 |   16.386 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.316 |   16.386 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   16.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   16.978 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.314 |   5.222 |   17.292 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.222 |   17.292 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   5.296 |   17.365 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   5.296 |   17.365 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   5.695 |   17.765 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   5.695 |   17.765 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   5.975 |   18.045 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   5.975 |   18.045 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   6.399 |   18.469 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   6.399 |   18.469 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.294 |   6.693 |   18.762 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/A1    |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21X1M   | 0.000 |   6.693 |   18.763 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U10/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI21X1M   | 0.151 |   6.844 |   18.914 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/B0     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n11     | OAI2BB1X1M | 0.000 |   6.844 |   18.914 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U9/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | OAI2BB1X1M | 0.092 |   6.936 |   19.006 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/B      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n9      | CLKXOR2X2M | 0.000 |   6.936 |   19.006 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U3/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | CLKXOR2X2M | 0.302 |   7.238 |   19.308 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N49                  | AO21XLM    | 0.000 |   7.238 |   19.308 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U42/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | AO21XLM    | 0.314 |   7.552 |   19.622 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[7]         | SDFFQX1M   | 0.000 |   7.552 |   19.622 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -12.070 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -12.070 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -12.070 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -12.070 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
= Required Time                19.626
- Arrival Time                  7.288
= Slack Time                   12.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.339 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.339 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   12.339 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   12.339 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   12.339 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   12.339 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   12.999 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   13.002 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   13.376 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   13.376 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.309 |   13.647 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.309 |   13.647 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   13.826 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   13.826 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   14.382 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   14.382 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.622 |   14.960 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   14.960 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.191 |   15.529 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.191 |   15.529 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   16.095 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   16.095 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.317 |   16.655 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.317 |   16.655 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   17.247 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   17.247 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.314 |   5.222 |   17.561 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.222 |   17.561 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   5.296 |   17.634 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   5.296 |   17.634 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   5.695 |   18.034 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   5.695 |   18.034 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   5.975 |   18.314 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   5.975 |   18.314 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   6.399 |   18.738 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OAI21BX1M  | 0.000 |   6.399 |   18.738 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U12/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | OAI21BX1M  | 0.294 |   6.693 |   19.031 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/C     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n10     | XOR3XLM    | 0.000 |   6.693 |   19.031 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U11/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | XOR3XLM    | 0.279 |   6.972 |   19.310 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N48                  | AO21XLM    | 0.000 |   6.972 |   19.310 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U41/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | AO21XLM    | 0.316 |   7.288 |   19.626 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[6]         | SDFFQX1M   | 0.000 |   7.288 |   19.626 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -12.339 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -12.339 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -12.339 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -12.339 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                19.624
- Arrival Time                  6.861
= Slack Time                   12.763
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   12.763 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   12.763 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   12.763 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   12.763 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   12.763 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   12.763 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   13.424 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   13.426 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   13.800 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   13.801 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.309 |   14.071 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.309 |   14.071 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   14.250 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   14.250 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   14.807 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   14.807 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.622 |   15.384 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   15.385 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.191 |   15.953 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.191 |   15.953 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   16.519 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   16.519 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.317 |   17.079 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.317 |   17.079 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   17.671 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   17.671 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.314 |   5.222 |   17.985 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.222 |   17.985 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   5.296 |   18.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   5.296 |   18.059 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   5.695 |   18.458 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   5.695 |   18.458 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   5.975 |   18.738 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | OA21X1M    | 0.000 |   5.975 |   18.738 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U17/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | OA21X1M    | 0.424 |   6.399 |   19.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/A     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n13     | XNOR2X1M   | 0.000 |   6.399 |   19.162 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U13/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | XNOR2X1M   | 0.153 |   6.552 |   19.315 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N47                  | AO21XLM    | 0.000 |   6.552 |   19.315 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U43/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | AO21XLM    | 0.309 |   6.861 |   19.624 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[5]         | SDFFQX1M   | 0.000 |   6.861 |   19.624 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -12.763 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -12.763 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -12.763 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -12.763 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                19.623
- Arrival Time                  6.519
= Slack Time                   13.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.105 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.105 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   13.105 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   13.105 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   13.105 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   13.105 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   13.766 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   13.768 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   14.142 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   14.142 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.309 |   14.413 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.309 |   14.413 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   14.592 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   14.592 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   15.148 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   15.148 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.622 |   15.726 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   15.726 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.191 |   16.295 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.191 |   16.295 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   16.861 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   16.861 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.317 |   17.421 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.317 |   17.421 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   18.013 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   18.013 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.314 |   5.222 |   18.327 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.222 |   18.327 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   5.296 |   18.400 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   5.296 |   18.400 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   5.695 |   18.800 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/A0N   |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | AOI2BB1X1M | 0.000 |   5.695 |   18.800 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U19/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | AOI2BB1X1M | 0.280 |   5.975 |   19.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n17     | CLKXOR2X2M | 0.000 |   5.975 |   19.080 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U18/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | CLKXOR2X2M | 0.235 |   6.211 |   19.316 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N46                  | AO21XLM    | 0.000 |   6.211 |   19.316 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U44/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | AO21XLM    | 0.308 |   6.519 |   19.623 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[4]         | SDFFQX1M   | 0.000 |   6.519 |   19.623 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -13.105 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -13.105 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -13.105 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -13.105 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[3]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
= Required Time                19.621
- Arrival Time                  6.168
= Slack Time                   13.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.452 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.452 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   13.452 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   13.452 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   13.452 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   13.452 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   14.113 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   14.115 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   14.489 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   14.490 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.308 |   14.761 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.308 |   14.761 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   14.939 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   14.939 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   15.496 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   15.496 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.621 |   16.074 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   16.074 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.190 |   16.643 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.190 |   16.643 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   17.209 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   17.209 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.316 |   17.769 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.316 |   17.769 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   18.360 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   18.360 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.314 |   5.222 |   18.674 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.222 |   18.674 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.074 |   5.296 |   18.748 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/A1    |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | OA21X1M    | 0.000 |   5.296 |   18.748 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U22/Y     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | OA21X1M    | 0.399 |   5.695 |   19.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/A      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n1      | XNOR2X1M   | 0.000 |   5.695 |   19.147 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U5/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | XNOR2X1M   | 0.149 |   5.844 |   19.296 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N45                  | AO21XLM    | 0.000 |   5.844 |   19.296 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U45/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | AO21XLM    | 0.324 |   6.168 |   19.620 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[3]         | SDFFQX1M   | 0.000 |   6.168 |   19.621 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -13.452 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -13.452 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -13.452 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[3]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -13.452 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[2]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][3]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                19.625
- Arrival Time                  6.014
= Slack Time                   13.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.610 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.610 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   13.610 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   13.610 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   13.610 | 
     | u_REG_FILE/Reg_File_reg[1][3]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   13.610 | 
     | u_REG_FILE/Reg_File_reg[1][3]/Q                    |  ^   | Reg_1[3]                                         | SDFFRQX2M  | 0.661 |   0.661 |   14.271 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/A          |  ^   | Reg_1[3]                                         | CLKINVX2M  | 0.002 |   0.663 |   14.273 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U13/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | CLKINVX2M  | 0.374 |   1.037 |   14.647 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/A          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n21          | NOR2X1M    | 0.000 |   1.038 |   14.648 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U99/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | NOR2X1M    | 0.271 |   1.308 |   14.919 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][3]     | AND2X2M    | 0.000 |   1.308 |   14.919 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U2/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | AND2X2M    | 0.179 |   1.487 |   15.097 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n3           | ADDFX2M    | 0.000 |   1.487 |   15.097 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.556 |   2.044 |   15.654 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.044 |   15.654 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.578 |   2.621 |   16.232 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][3] | ADDFX2M    | 0.000 |   2.622 |   16.232 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.569 |   3.190 |   16.801 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.190 |   16.801 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.566 |   3.756 |   17.367 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][3] | ADDFX2M    | 0.000 |   3.756 |   17.367 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_3/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.560 |   4.317 |   17.927 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.317 |   17.927 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_3/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | ADDFX2M    | 0.592 |   4.908 |   18.518 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   4.908 |   18.518 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U18/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | CLKXOR2X2M | 0.278 |   5.186 |   18.796 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/B     |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[8]        | NOR2X1M    | 0.000 |   5.186 |   18.796 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U24/Y     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NOR2X1M    | 0.157 |   5.343 |   18.953 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/AN     |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n7      | NAND2BX1M  | 0.000 |   5.343 |   18.953 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U8/Y      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | NAND2BX1M  | 0.163 |   5.505 |   19.116 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/n5      | CLKXOR2X2M | 0.000 |   5.505 |   19.116 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U7/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | CLKXOR2X2M | 0.209 |   5.714 |   19.324 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N44                  | AO21XLM    | 0.000 |   5.714 |   19.324 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U46/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | AO21XLM    | 0.300 |   6.014 |   19.625 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[2]         | SDFFQX1M   | 0.000 |   6.014 |   19.625 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -13.610 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -13.610 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -13.610 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[2]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -13.610 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[4]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                  20.000
= Required Time                19.619
- Arrival Time                  5.952
= Slack Time                   13.666
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   13.666 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   13.666 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |   13.666 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |   13.666 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |   13.666 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |   13.666 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |   14.323 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |   14.325 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |   14.541 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.874 |   14.541 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |   14.805 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |   14.805 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |   14.985 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |   14.985 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |   15.231 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |   15.231 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |   15.471 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |   15.471 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |   15.959 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |   15.959 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |   16.221 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |   16.221 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |   16.483 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |   16.483 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |   16.952 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |   16.952 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |   17.275 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |   17.275 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |   17.490 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | CLKMX2X2M  | 0.000 |   3.824 |   17.490 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U59/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | CLKMX2X2M  | 0.231 |   4.055 |   17.721 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[5 | ADDFX2M    | 0.000 |   4.055 |   17.721 | 
     | Rem_0_4_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.471 |   4.526 |   18.192 | 
     | Rem_0_4_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.526 |   18.192 | 
     | Rem_0_4_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.340 |   4.866 |   18.533 | 
     | Rem_0_4_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.000 |   4.866 |   18.533 | 
     | Rem_0_4_3/CI                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | ADDFX2M    | 0.326 |   5.193 |   18.859 | 
     | Rem_0_4_3/CO                                       |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[4] | AND2X2M    | 0.000 |   5.193 |   18.859 | 
     |                                                    |      | [4]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U5/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AND2X2M    | 0.227 |   5.420 |   19.086 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N54                    | AOI22XLM   | 0.000 |   5.420 |   19.087 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U67/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | AOI22XLM   | 0.390 |   5.810 |   19.476 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n39                    | NAND2X2M   | 0.000 |   5.810 |   19.477 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U65/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | NAND2X2M   | 0.142 |   5.952 |   19.619 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[4]           | SDFFQX1M   | 0.000 |   5.952 |   19.619 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -13.666 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -13.666 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -13.666 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[4]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -13.666 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[1]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][2]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                19.623
- Arrival Time                  5.711
= Slack Time                   13.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   13.912 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   13.912 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   13.912 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   13.912 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   13.912 | 
     | u_REG_FILE/Reg_File_reg[1][2]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   13.912 | 
     | u_REG_FILE/Reg_File_reg[1][2]/Q                    |  ^   | Reg_1[2]                                         | SDFFRQX2M  | 0.642 |   0.642 |   14.554 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12/A          |  ^   | Reg_1[2]                                         | CLKINVX2M  | 0.002 |   0.644 |   14.556 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U12/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n22          | CLKINVX2M  | 0.361 |   1.005 |   14.917 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U100/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n22          | NOR2X1M    | 0.000 |   1.006 |   14.918 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U100/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][2]     | NOR2X1M    | 0.266 |   1.272 |   15.184 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][2]     | AND2X2M    | 0.000 |   1.272 |   15.184 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U5/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | AND2X2M    | 0.182 |   1.454 |   15.366 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n6           | ADDFX2M    | 0.000 |   1.454 |   15.366 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.557 |   2.011 |   15.923 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][2] | ADDFX2M    | 0.000 |   2.011 |   15.923 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.570 |   2.581 |   16.492 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][2] | ADDFX2M    | 0.000 |   2.581 |   16.493 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.565 |   3.146 |   17.058 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][2] | ADDFX2M    | 0.000 |   3.146 |   17.058 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.566 |   3.712 |   17.623 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][2] | ADDFX2M    | 0.000 |   3.712 |   17.623 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_2/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.562 |   4.274 |   18.185 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][2] | ADDFX2M    | 0.000 |   4.274 |   18.185 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_2/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | ADDFX2M    | 0.588 |   4.862 |   18.774 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][2]   | CLKXOR2X2M | 0.000 |   4.862 |   18.774 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U17/Y          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.327 |   5.189 |   19.100 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/A      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/A1[7]        | CLKXOR2X2M | 0.000 |   5.189 |   19.100 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/FS_1/U4/Y      |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | CLKXOR2X2M | 0.213 |   5.401 |   19.313 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N43                  | AO21XLM    | 0.000 |   5.401 |   19.313 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U47/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | AO21XLM    | 0.309 |   5.711 |   19.623 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT[1]         | SDFFQX1M   | 0.000 |   5.711 |   19.623 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -13.912 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -13.912 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -13.912 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[1]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -13.912 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_
reg[0]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
= Required Time                19.627
- Arrival Time                  5.589
= Slack Time                   14.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.037 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   14.037 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   14.037 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   14.037 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   14.037 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   14.037 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.649 |   0.649 |   14.686 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   0.651 |   14.688 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.008 |   15.045 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.008 |   15.046 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U101/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | NOR2X1M    | 0.254 |   1.262 |   15.300 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/B           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[1][1]     | AND2X2M    | 0.000 |   1.262 |   15.300 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U4/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | AND2X2M    | 0.174 |   1.437 |   15.474 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n5           | ADDFX2M    | 0.000 |   1.437 |   15.474 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_2_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.552 |   1.989 |   16.026 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][1] | ADDFX2M    | 0.000 |   1.989 |   16.026 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_3_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.563 |   2.552 |   16.590 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][1] | ADDFX2M    | 0.000 |   2.552 |   16.590 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_4_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.570 |   3.122 |   17.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][1] | ADDFX2M    | 0.000 |   3.122 |   17.160 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_5_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.563 |   3.686 |   17.723 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][1] | ADDFX2M    | 0.000 |   3.686 |   17.723 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S2_6_1/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.562 |   4.248 |   18.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][1] | ADDFX2M    | 0.000 |   4.248 |   18.286 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_1/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | ADDFX2M    | 0.591 |   4.839 |   18.877 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/B          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/SUMB[7][1]   | CLKXOR2X2M | 0.000 |   4.839 |   18.877 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U36/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | CLKXOR2X2M | 0.251 |   5.090 |   19.128 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N42                  | AOI221XLM  | 0.000 |   5.090 |   19.128 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U75/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | AOI221XLM  | 0.416 |   5.506 |   19.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n28                  | INVX2M     | 0.000 |   5.506 |   19.544 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U74/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | INVX2M     | 0.083 |   5.589 |   19.627 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/n63                  | SDFFQX1M   | 0.000 |   5.589 |   19.627 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -14.037 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -14.037 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -14.037 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Carry_OUT_reg_reg[0]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -14.037 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[0]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  5.293
= Slack Time                   14.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   14.090 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.000 |   0.000 |   14.090 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.000 |   14.090 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.000 |   0.000 |   14.090 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.000 |   0.000 |   14.090 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.000 |   0.000 |   14.090 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.720 |   0.720 |   14.809 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.001 |   0.720 |   14.810 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   0.954 |   15.044 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   0.955 |   15.044 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.260 |   1.215 |   15.305 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   1.215 |   15.305 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.111 |   1.326 |   15.415 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   1.326 |   15.415 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.426 |   1.752 |   15.841 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   1.752 |   15.841 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.231 |   1.983 |   16.073 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   1.983 |   16.073 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.129 |   2.112 |   16.202 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   2.113 |   16.202 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.114 |   2.227 |   16.317 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   2.227 |   16.317 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.157 |   2.384 |   16.474 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   2.384 |   16.474 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.200 |   2.584 |   16.674 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   2.584 |   16.674 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.121 |   2.705 |   16.794 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   2.705 |   16.794 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.146 |   2.851 |   16.940 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   2.851 |   16.940 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.220 |   3.071 |   17.160 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   3.071 |   17.161 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.303 |   3.374 |   17.464 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   3.374 |   17.464 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.103 |   3.477 |   17.567 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   3.477 |   17.567 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.515 |   3.992 |   18.082 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   3.992 |   18.082 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.150 |   4.142 |   18.232 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   4.142 |   18.232 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.234 |   4.377 |   18.466 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   4.377 |   18.466 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.165 |   4.541 |   18.631 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   4.541 |   18.631 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.122 |   4.664 |   18.753 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   4.664 |   18.753 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.131 |   4.795 |   18.884 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   4.795 |   18.884 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.141 |   4.936 |   19.025 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/A0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | AOI33X2M   | 0.000 |   4.936 |   19.025 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U36/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI33X2M   | 0.233 |   5.168 |   19.258 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/A0                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n25           | AOI21X2M   | 0.000 |   5.168 |   19.258 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U34/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | AOI21X2M   | 0.124 |   5.293 |   19.383 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[0] | SDFFRQX1M  | 0.000 |   5.293 |   19.383 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -14.090 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -14.090 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -14.090 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.090 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.090 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[0]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -14.090 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_
reg[1]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  5.213
= Slack Time                   14.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                   |            |       |   0.000 |   14.168 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                   | CLKINVX40M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                            | CLKINVX40M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                            | CLKINVX32M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                            | CLKINVX32M | 0.000 |   0.000 |   14.168 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.000 |   14.168 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                 | MX2X8M     | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                 | CLKBUFX24M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX24M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                          | CLKBUFX20M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                          | CLKBUFX20M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                          | CLKINVX32M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX32M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                          | CLKINVX40M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                          | CLKINVX40M | 0.000 |   0.000 |   14.168 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK       |  ^   | REF_CLK_M__L4_N0                          | SDFFRQX1M  | 0.000 |   0.000 |   14.168 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q        |  ^   | Rx_valid                                  | SDFFRQX1M  | 0.720 |   0.720 |   14.887 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/B                  |  ^   | Rx_valid                                  | NAND2X2M   | 0.001 |   0.720 |   14.888 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U53/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NAND2X2M   | 0.234 |   0.954 |   15.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n41           | NOR2X2M    | 0.000 |   0.955 |   15.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U34/Y                  |  ^   | ALU_FUNC[2]                               | NOR2X2M    | 0.260 |   1.215 |   15.383 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/A                      |  ^   | ALU_FUNC[2]                               | INVX2M     | 0.000 |   1.215 |   15.383 | 
     | u_ALU_TOP/U_Decoder_Unit/U8/Y                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | INVX2M     | 0.111 |   1.326 |   15.493 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/A                      |  v   | u_ALU_TOP/U_Decoder_Unit/n1               | NOR2X2M    | 0.000 |   1.326 |   15.494 | 
     | u_ALU_TOP/U_Decoder_Unit/U4/Y                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | NOR2X2M    | 0.426 |   1.752 |   15.919 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/A                      |  ^   | u_ALU_TOP/LOGIC_Enable                    | OR2X2M     | 0.000 |   1.752 |   15.920 | 
     | u_ALU_TOP/U_Decoder_Unit/U7/Y                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | OR2X2M     | 0.231 |   1.983 |   16.151 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/B                      |  ^   | u_ALU_TOP/U_Decoder_Unit/n2               | NOR2X2M    | 0.000 |   1.983 |   16.151 | 
     | u_ALU_TOP/U_Decoder_Unit/U5/Y                      |  v   | u_ALU_TOP/Arith_Enable                    | NOR2X2M    | 0.129 |   2.112 |   16.280 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/A                    |  v   | u_ALU_TOP/Arith_Enable                    | INVX2M     | 0.000 |   2.113 |   16.280 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U4/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | INVX2M     | 0.114 |   2.227 |   16.395 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/B1                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n4             | AOI33X2M   | 0.000 |   2.227 |   16.395 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U7/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | AOI33X2M   | 0.157 |   2.384 |   16.552 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/A1                   |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n8             | OAI21X2M   | 0.000 |   2.384 |   16.552 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U5/Y                    |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | OAI21X2M   | 0.200 |   2.584 |   16.752 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/B0                   |  ^   | u_ALU_TOP/u_ALU_vld_MUX4x1/n7             | AOI32X1M   | 0.000 |   2.584 |   16.752 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U9/Y                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | AOI32X1M   | 0.121 |   2.705 |   16.873 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/A                    |  v   | u_ALU_TOP/u_ALU_vld_MUX4x1/n5             | INVX2M     | 0.000 |   2.705 |   16.873 | 
     | u_ALU_TOP/u_ALU_vld_MUX4x1/U8/Y                    |  ^   | ALU_vld_OUT                               | INVX2M     | 0.146 |   2.851 |   17.018 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/B                  |  ^   | ALU_vld_OUT                               | NAND2BX2M  | 0.000 |   2.851 |   17.018 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U31/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | NAND2BX2M  | 0.220 |   3.071 |   17.238 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/A0N                |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n31           | OAI2BB1X2M | 0.001 |   3.071 |   17.239 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U12/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2BB1X2M | 0.303 |   3.374 |   17.542 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/B0                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n21           | OAI2B1X2M  | 0.000 |   3.374 |   17.542 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U32/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | OAI2B1X2M  | 0.103 |   3.477 |   17.645 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/AN                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n19           | NOR2BX2M   | 0.000 |   3.477 |   17.645 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U38/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | NOR2BX2M   | 0.515 |   3.992 |   18.160 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/N102          | INVX2M     | 0.000 |   3.992 |   18.160 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U17/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | INVX2M     | 0.150 |   4.142 |   18.310 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/A1                 |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n59           | AOI21X2M   | 0.000 |   4.142 |   18.310 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U11/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AOI21X2M   | 0.234 |   4.377 |   18.544 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/B                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n18           | AND2X2M    | 0.000 |   4.377 |   18.544 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U16/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.165 |   4.541 |   18.709 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[1]     | AND2X2M    | 0.000 |   4.541 |   18.709 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U15/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.122 |   4.664 |   18.831 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/A                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[2]     | AND2X2M    | 0.000 |   4.664 |   18.831 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U14/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | AND2X2M    | 0.131 |   4.795 |   18.963 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/C                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/finish[3]     | NAND3BX2M  | 0.000 |   4.795 |   18.963 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U13/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NAND3BX2M  | 0.141 |   4.936 |   19.103 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/B                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n24           | NOR2X2M    | 0.000 |   4.936 |   19.104 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U30/Y                  |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | NOR2X2M    | 0.143 |   5.079 |   19.247 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/A2                 |  ^   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/n23           | OAI31X1M   | 0.000 |   5.079 |   19.247 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/U29/Y                  |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | OAI31X1M   | 0.133 |   5.212 |   19.380 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/D |  v   | u_SYS_CTRL/u_FSM_2_SYS_CTRL/next_state[1] | SDFFRQX2M  | 0.000 |   5.213 |   19.380 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |  -14.168 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -14.168 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -14.168 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -14.168 | 
     | u_SYS_CTRL/u_FSM_2_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0 | SDFFRQX2M  | 0.000 |   0.000 |  -14.168 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[7]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
= Required Time                19.625
- Arrival Time                  5.068
= Slack Time                   14.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   14.557 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   14.557 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   14.557 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   14.557 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   14.557 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   14.557 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.649 |   0.649 |   15.206 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   0.651 |   15.207 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.008 |   15.565 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.008 |   15.565 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.229 |   1.237 |   15.793 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   1.237 |   15.793 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.169 |   1.406 |   15.962 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   1.406 |   15.962 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.556 |   1.961 |   16.518 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   1.961 |   16.518 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.569 |   2.531 |   17.087 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.531 |   17.087 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.563 |   3.094 |   17.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.094 |   17.651 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   3.654 |   18.211 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.654 |   18.211 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.563 |   4.218 |   18.774 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/B         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[6][0] | ADDFX2M    | 0.000 |   4.218 |   18.774 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S4_0/S         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | ADDFX2M    | 0.567 |   4.785 |   19.341 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N41                  | AOI22X1M   | 0.000 |   4.785 |   19.341 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U73/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | AOI22X1M   | 0.186 |   4.970 |   19.527 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n31                  | NAND2X2M   | 0.000 |   4.970 |   19.527 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U71/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | NAND2X2M   | 0.098 |   5.068 |   19.625 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[7]         | SDFFQX1M   | 0.000 |   5.068 |   19.625 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -14.557 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -14.557 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -14.557 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[7]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -14.557 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[6]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][1]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                19.624
- Arrival Time                  4.516
= Slack Time                   15.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                          |            |       |   0.000 |   15.108 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                          | CLKINVX40M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                   | CLKINVX32M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                   | CLKINVX32M | 0.000 |   0.000 |   15.108 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                   | MX2X8M     | 0.000 |   0.000 |   15.108 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                        | MX2X8M     | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                        | CLKBUFX24M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX24M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                 | CLKBUFX20M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKBUFX20M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                 | CLKINVX32M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX32M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                 | CLKINVX40M | 0.000 |   0.000 |   15.108 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                 | CLKINVX40M | 0.000 |   0.000 |   15.108 | 
     | u_REG_FILE/Reg_File_reg[1][1]/CK                   |  ^   | REF_CLK_M__L4_N1                                 | SDFFRQX2M  | 0.000 |   0.000 |   15.108 | 
     | u_REG_FILE/Reg_File_reg[1][1]/Q                    |  ^   | Reg_1[1]                                         | SDFFRQX2M  | 0.649 |   0.649 |   15.757 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/A          |  ^   | Reg_1[1]                                         | CLKINVX2M  | 0.002 |   0.651 |   15.759 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U11/Y          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | CLKINVX2M  | 0.357 |   1.008 |   16.116 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/A         |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n23          | NOR2X1M    | 0.000 |   1.008 |   16.116 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U109/Y         |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | NOR2X1M    | 0.229 |   1.237 |   16.345 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/A           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/ab[0][1]     | AND2X2M    | 0.000 |   1.237 |   16.345 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U3/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | AND2X2M    | 0.169 |   1.406 |   16.514 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/n4           | ADDFX2M    | 0.000 |   1.406 |   16.514 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_2_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.556 |   1.961 |   17.069 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[2][0] | ADDFX2M    | 0.000 |   1.961 |   17.069 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_3_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.569 |   2.531 |   17.639 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[3][0] | ADDFX2M    | 0.000 |   2.531 |   17.639 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_4_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.563 |   3.094 |   18.202 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[4][0] | ADDFX2M    | 0.000 |   3.094 |   18.202 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_5_0/CO      |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.560 |   3.654 |   18.762 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/B       |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/CARRYB[5][0] | ADDFX2M    | 0.000 |   3.654 |   18.762 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/S1_6_0/S       |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | ADDFX2M    | 0.576 |   4.231 |   19.339 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N40                  | AOI22X1M   | 0.000 |   4.231 |   19.339 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U78/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | AOI22X1M   | 0.183 |   4.413 |   19.521 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/A                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n34                  | NAND2X2M   | 0.000 |   4.413 |   19.521 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U77/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | NAND2X2M   | 0.103 |   4.516 |   19.624 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[6]         | SDFFQX1M   | 0.000 |   4.516 |   19.624 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -15.108 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -15.108 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -15.108 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[6]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -15.108 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_
reg[5]/CK 
Endpoint:   u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D (v) checked with 
leading edge of 'GATED_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[1][5]/Q                    (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
= Required Time                19.621
- Arrival Time                  4.326
= Slack Time                   15.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.295 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.000 |   0.000 |   15.295 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                                     | MX2X8M     | 0.000 |   0.000 |   15.295 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                          | MX2X8M     | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                          | CLKBUFX24M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX24M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                                   | CLKBUFX20M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKBUFX20M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                                   | CLKINVX32M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX32M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L4_I1/A                                 |  v   | REF_CLK_M__L3_N0                                   | CLKINVX40M | 0.000 |   0.000 |   15.295 | 
     | REF_CLK_M__L4_I1/Y                                 |  ^   | REF_CLK_M__L4_N1                                   | CLKINVX40M | 0.000 |   0.000 |   15.295 | 
     | u_REG_FILE/Reg_File_reg[1][5]/CK                   |  ^   | REF_CLK_M__L4_N1                                   | SDFFRQX2M  | 0.000 |   0.000 |   15.295 | 
     | u_REG_FILE/Reg_File_reg[1][5]/Q                    |  ^   | Reg_1[5]                                           | SDFFRQX2M  | 0.656 |   0.656 |   15.952 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/A            |  ^   | Reg_1[5]                                           | INVX2M     | 0.002 |   0.658 |   15.954 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U9/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | INVX2M     | 0.216 |   0.874 |   16.170 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/C            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n7              | AND3X2M    | 0.000 |   0.875 |   16.170 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U3/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND3X2M    | 0.264 |   1.139 |   16.434 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/A           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n14             | AND2X2M    | 0.000 |   1.139 |   16.434 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U13/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND2X2M    | 0.180 |   1.319 |   16.614 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/B           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/n13             | AND4X2M    | 0.000 |   1.319 |   16.615 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U12/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | AND4X2M    | 0.245 |   1.564 |   16.860 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/S0          |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N57                    | CLKMX2X2M  | 0.000 |   1.565 |   16.860 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U55/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | CLKMX2X2M  | 0.240 |   1.805 |   17.100 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[7 | ADDFX2M    | 0.000 |   1.805 |   17.100 | 
     | Rem_0_6_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | ADDFX2M    | 0.487 |   2.292 |   17.588 | 
     | Rem_0_6_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/C           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[6] | AND3X2M    | 0.000 |   2.292 |   17.588 | 
     |                                                    |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U11/Y           |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | AND3X2M    | 0.263 |   2.555 |   17.850 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/S0          |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/N56                    | CLKMX2X2M  | 0.000 |   2.555 |   17.851 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U57/Y           |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | CLKMX2X2M  | 0.262 |   2.817 |   18.112 | 
     |                                                    |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/PartRem[6 | ADDFX2M    | 0.000 |   2.817 |   18.112 | 
     | Rem_0_5_1/A                                        |      | ][1]                                               |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.469 |   3.286 |   18.581 | 
     | Rem_0_5_1/CO                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.000 |   3.286 |   18.581 | 
     | Rem_0_5_2/CI                                       |      | [2]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/u_fa_Part |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | ADDFX2M    | 0.322 |   3.608 |   18.904 | 
     | Rem_0_5_2/CO                                       |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/A            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/u_div/CryTmp[5] | AND2X2M    | 0.000 |   3.608 |   18.904 | 
     |                                                    |      | [3]                                                |            |       |         |          | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U4/Y            |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AND2X2M    | 0.215 |   3.824 |   19.119 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/A0                 |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/N55                    | AOI22XLM   | 0.000 |   3.824 |   19.119 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U70/Y                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | AOI22XLM   | 0.372 |   4.196 |   19.491 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/B                  |  ^   | u_ALU_TOP/U_ARITHMETIC_UNIT/n37                    | NAND2X2M   | 0.000 |   4.196 |   19.491 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/U68/Y                  |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | NAND2X2M   | 0.130 |   4.326 |   19.621 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/D |  v   | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT[5]           | SDFFQX1M   | 0.000 |   4.326 |   19.621 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | u_CLK_GATE/GATED_CLK                               |  ^   | GATED_CLK        | CLK_GATE   |       |   0.000 |  -15.295 | 
     | GATED_CLK__L1_I0/A                                 |  ^   | GATED_CLK        | CLKBUFX32M | 0.000 |   0.000 |  -15.295 | 
     | GATED_CLK__L1_I0/Y                                 |  ^   | GATED_CLK__L1_N0 | CLKBUFX32M | 0.000 |   0.000 |  -15.295 | 
     | u_ALU_TOP/U_ARITHMETIC_UNIT/Arith_OUT_reg_reg[5]/C |  ^   | GATED_CLK__L1_N0 | SDFFQX1M   | 0.000 |   0.000 |  -15.295 | 
     | K                                                  |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[0]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.358
- Arrival Time                  4.000
= Slack Time                   15.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.358 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.358 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.000 |   15.358 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.358 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.358 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.000 |   0.000 |   15.358 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.582 |   0.582 |   15.941 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   0.584 |   15.942 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   0.962 |   16.320 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   0.962 |   16.320 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.145 |   1.107 |   16.466 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.107 |   16.466 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   1.545 |   16.903 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   1.545 |   16.903 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   1.831 |   17.189 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   1.831 |   17.189 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   2.274 |   17.633 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   2.275 |   17.633 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   2.525 |   17.883 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   2.525 |   17.883 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   2.618 |   17.977 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   2.618 |   17.977 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.485 |   3.103 |   18.462 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.104 |   18.462 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.286 |   3.389 |   18.747 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   3.389 |   18.747 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.074 |   3.463 |   18.821 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   3.463 |   18.821 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.301 |   3.764 |   19.122 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI221X1M  | 0.000 |   3.764 |   19.122 | 
     | u_UART/u_UART_RX_top/u_FSM/U16/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | OAI221X1M  | 0.236 |   4.000 |   19.358 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[0] | SDFFRQX1M  | 0.000 |   4.000 |   19.358 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.358 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.358 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.358 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.358 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.358 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[0]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -15.358 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[1]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D          (v) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  3.926
= Slack Time                   15.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.449 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.449 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.000 |   15.449 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.449 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.449 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.000 |   0.000 |   15.449 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.582 |   0.582 |   16.032 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   0.584 |   16.033 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   0.962 |   16.411 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   0.962 |   16.411 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.145 |   1.107 |   16.556 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.107 |   16.557 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   1.545 |   16.994 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   1.545 |   16.994 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   1.831 |   17.280 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   1.831 |   17.280 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   2.274 |   17.724 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   2.275 |   17.724 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   2.525 |   17.974 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   2.525 |   17.974 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   2.618 |   18.067 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/B1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   2.618 |   18.067 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  ^   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.485 |   3.103 |   18.553 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  ^   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.104 |   18.553 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  ^   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.286 |   3.389 |   18.838 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  ^   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   3.389 |   18.838 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.074 |   3.463 |   18.912 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/A2                  |  v   | u_UART/u_UART_RX_top/u_FSM/n21           | AOI32X1M   | 0.000 |   3.463 |   18.912 | 
     | u_UART/u_UART_RX_top/u_FSM/U29/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | AOI32X1M   | 0.301 |   3.764 |   19.213 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/C0                  |  ^   | u_UART/u_UART_RX_top/u_FSM/n23           | OAI211X2M  | 0.000 |   3.764 |   19.213 | 
     | u_UART/u_UART_RX_top/u_FSM/U30/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | OAI211X2M  | 0.162 |   3.926 |   19.376 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/D   |  v   | u_UART/u_UART_RX_top/u_FSM/next_state[1] | SDFFRQX1M  | 0.000 |   3.926 |   19.376 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.449 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.449 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.449 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.449 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.449 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -15.449 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_UART/u_UART_RX_top/u_FSM/curent_state_
reg[2]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D          (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_reg[0]/Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.326
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.474
- Arrival Time                  3.776
= Slack Time                   15.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                          |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                  |            |       |   0.000 |   15.697 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                  | CLKINVX40M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                           | CLKINVX40M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                           | CLKINVX32M | 0.000 |   0.000 |   15.697 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                           | MX2X8M     | 0.000 |   0.000 |   15.697 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                | MX2X8M     | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                | CLKBUFX24M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX24M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                         | CLKBUFX20M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                         | CLKBUFX20M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                         | CLKINVX32M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX32M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.697 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                         | CLKINVX40M | 0.000 |   0.000 |   15.697 | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | REF_CLK_M__L4_N0                         | SDFFRQX2M  | 0.000 |   0.000 |   15.697 | 
     | eg[0]/CK                                           |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_edge_bit_counter/edge_cnt_r |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | SDFFRQX2M  | 0.582 |   0.582 |   16.280 | 
     | eg[0]/Q                                            |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U43/B                   |  ^   | u_UART/u_UART_RX_top/edge_cnt_top[0]     | CLKXOR2X2M | 0.001 |   0.584 |   16.281 | 
     | u_UART/u_UART_RX_top/u_FSM/U43/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | CLKXOR2X2M | 0.378 |   0.962 |   16.659 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/A                   |  v   | u_UART/u_UART_RX_top/u_FSM/n5            | NOR2X1M    | 0.000 |   0.962 |   16.659 | 
     | u_UART/u_UART_RX_top/u_FSM/U45/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NOR2X1M    | 0.145 |   1.107 |   16.805 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/C                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n10           | NAND4X1M   | 0.000 |   1.107 |   16.805 | 
     | u_UART/u_UART_RX_top/u_FSM/U47/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NAND4X1M   | 0.437 |   1.545 |   17.242 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/B                   |  v   | u_UART/u_UART_RX_top/u_FSM/N33           | NOR3X2M    | 0.000 |   1.545 |   17.242 | 
     | u_UART/u_UART_RX_top/u_FSM/U10/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | NOR3X2M    | 0.286 |   1.831 |   17.528 | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/u_FSM/FE_RN_7       | BUFX2M     | 0.000 |   1.831 |   17.528 | 
     | t/A                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/FE_OFC52_PAR_CHK_New_bi |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | BUFX2M     | 0.444 |   2.274 |   17.972 | 
     | t/Y                                                |      |                                          |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_FSM/U18/BN                  |  ^   | u_UART/u_UART_RX_top/PAR_CHK_New_bit     | NAND4BBX1M | 0.000 |   2.275 |   17.972 | 
     | u_UART/u_UART_RX_top/u_FSM/U18/Y                   |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND4BBX1M | 0.250 |   2.525 |   18.222 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/A          |  ^   | u_UART/u_UART_RX_top/dat_samp_en         | NAND2X2M   | 0.000 |   2.525 |   18.222 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U15/Y          |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | NAND2X2M   | 0.093 |   2.618 |   18.316 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/A1N        |  v   | u_UART/u_UART_RX_top/u_data_sampler/n18  | OAI2BB2X1M | 0.000 |   2.618 |   18.316 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U13/Y          |  v   | u_UART/u_UART_RX_top/sampled_bit         | OAI2BB2X1M | 0.434 |   3.052 |   18.749 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/A                |  v   | u_UART/u_UART_RX_top/sampled_bit         | AND3X2M    | 0.000 |   3.052 |   18.749 | 
     | u_UART/u_UART_RX_top/u_STR_CHK/U2/Y                |  v   | u_UART/u_UART_RX_top/STR_err             | AND3X2M    | 0.285 |   3.337 |   19.034 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/B                   |  v   | u_UART/u_UART_RX_top/STR_err             | NOR2X2M    | 0.000 |   3.337 |   19.034 | 
     | u_UART/u_UART_RX_top/u_FSM/U17/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | NOR2X2M    | 0.170 |   3.507 |   19.204 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/A                   |  ^   | u_UART/u_UART_RX_top/u_FSM/n21           | INVX2M     | 0.000 |   3.507 |   19.204 | 
     | u_UART/u_UART_RX_top/u_FSM/U32/Y                   |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | INVX2M     | 0.063 |   3.570 |   19.268 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/A0                  |  v   | u_UART/u_UART_RX_top/u_FSM/n13           | OAI31X1M   | 0.000 |   3.570 |   19.268 | 
     | u_UART/u_UART_RX_top/u_FSM/U31/Y                   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | OAI31X1M   | 0.206 |   3.776 |   19.474 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/D   |  ^   | u_UART/u_UART_RX_top/u_FSM/next_state[2] | SDFFRQX1M  | 0.000 |   3.776 |   19.474 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.697 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.697 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.697 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.697 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.697 | 
     | u_UART/u_UART_RX_top/u_FSM/curent_state_reg[2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -15.697 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_REG_FILE/RdData_reg[6]/CK 
Endpoint:   u_REG_FILE/RdData_reg[6]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.536
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.264
- Arrival Time                  3.491
= Slack Time                   15.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.773 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.773 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.000 |   15.773 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.000 |   0.000 |   15.773 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.000 |   0.000 |   15.773 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.000 |   0.000 |   15.773 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.720 |   0.720 |   16.492 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.001 |   0.720 |   16.493 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   0.994 |   16.767 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   0.994 |   16.767 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   1.477 |   17.249 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   1.477 |   17.249 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   1.635 |   17.408 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   1.635 |   17.408 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   1.857 |   17.630 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   1.857 |   17.630 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.051 |   17.823 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.051 |   17.823 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.255 |   2.306 |   18.078 | 
     | u_REG_FILE/U414/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   2.306 |   18.079 | 
     | u_REG_FILE/U414/Y                            |  v   | u_REG_FILE/n252                 | OAI22X1M   | 0.168 |   2.474 |   18.247 | 
     | u_REG_FILE/U543/C0                           |  v   | u_REG_FILE/n252                 | AOI221XLM  | 0.000 |   2.474 |   18.247 | 
     | u_REG_FILE/U543/Y                            |  ^   | u_REG_FILE/n249                 | AOI221XLM  | 0.711 |   3.186 |   18.958 | 
     | u_REG_FILE/U141/C                            |  ^   | u_REG_FILE/n249                 | NAND4X2M   | 0.000 |   3.186 |   18.958 | 
     | u_REG_FILE/U141/Y                            |  v   | u_REG_FILE/n202                 | NAND4X2M   | 0.305 |   3.491 |   19.264 | 
     | u_REG_FILE/RdData_reg[6]/D                   |  v   | u_REG_FILE/n202                 | SEDFFX1M   | 0.000 |   3.491 |   19.264 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.773 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.773 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.773 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.773 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.773 | 
     | u_REG_FILE/RdData_reg[6]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.000 |   0.000 |  -15.773 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_REG_FILE/RdData_reg[7]/CK 
Endpoint:   u_REG_FILE/RdData_reg[7]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.537
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.263
- Arrival Time                  3.482
= Slack Time                   15.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.781 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.781 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.000 |   15.781 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.000 |   0.000 |   15.781 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.000 |   0.000 |   15.781 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.000 |   0.000 |   15.781 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.720 |   0.720 |   16.501 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.001 |   0.720 |   16.501 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   0.994 |   16.775 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   0.994 |   16.775 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   1.477 |   17.257 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   1.477 |   17.258 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   1.635 |   17.416 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   1.635 |   17.416 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   1.857 |   17.638 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   1.857 |   17.638 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.051 |   17.831 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.051 |   17.832 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.255 |   2.306 |   18.087 | 
     | u_REG_FILE/U415/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   2.306 |   18.087 | 
     | u_REG_FILE/U415/Y                            |  v   | u_REG_FILE/n233                 | OAI22X1M   | 0.172 |   2.478 |   18.259 | 
     | u_REG_FILE/U545/C0                           |  v   | u_REG_FILE/n233                 | AOI221XLM  | 0.000 |   2.479 |   18.259 | 
     | u_REG_FILE/U545/Y                            |  ^   | u_REG_FILE/n224                 | AOI221XLM  | 0.701 |   3.180 |   18.961 | 
     | u_REG_FILE/U142/C                            |  ^   | u_REG_FILE/n224                 | NAND4X2M   | 0.000 |   3.180 |   18.961 | 
     | u_REG_FILE/U142/Y                            |  v   | u_REG_FILE/n203                 | NAND4X2M   | 0.302 |   3.482 |   19.263 | 
     | u_REG_FILE/RdData_reg[7]/D                   |  v   | u_REG_FILE/n203                 | SEDFFX1M   | 0.000 |   3.482 |   19.263 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.781 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.781 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.781 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.781 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.781 | 
     | u_REG_FILE/RdData_reg[7]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.000 |   0.000 |  -15.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_REG_FILE/RdData_reg[5]/CK 
Endpoint:   u_REG_FILE/RdData_reg[5]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.531
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.269
- Arrival Time                  3.397
= Slack Time                   15.872
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.872 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.872 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.000 |   15.872 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.000 |   0.000 |   15.872 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.000 |   0.000 |   15.872 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.000 |   0.000 |   15.872 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.720 |   0.720 |   16.591 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.001 |   0.720 |   16.592 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   0.994 |   16.866 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   0.994 |   16.866 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   1.477 |   17.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   1.477 |   17.348 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   1.635 |   17.507 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   1.635 |   17.507 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   1.857 |   17.729 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   1.857 |   17.729 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.050 |   17.922 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.051 |   17.922 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.255 |   2.306 |   18.178 | 
     | u_REG_FILE/U413/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   2.306 |   18.178 | 
     | u_REG_FILE/U413/Y                            |  v   | u_REG_FILE/n261                 | OAI22X1M   | 0.212 |   2.518 |   18.390 | 
     | u_REG_FILE/U541/C0                           |  v   | u_REG_FILE/n261                 | AOI221XLM  | 0.000 |   2.518 |   18.390 | 
     | u_REG_FILE/U541/Y                            |  ^   | u_REG_FILE/n258                 | AOI221XLM  | 0.600 |   3.118 |   18.990 | 
     | u_REG_FILE/U148/C                            |  ^   | u_REG_FILE/n258                 | NAND4X2M   | 0.000 |   3.119 |   18.990 | 
     | u_REG_FILE/U148/Y                            |  v   | u_REG_FILE/n209                 | NAND4X2M   | 0.278 |   3.397 |   19.269 | 
     | u_REG_FILE/RdData_reg[5]/D                   |  v   | u_REG_FILE/n209                 | SEDFFX1M   | 0.000 |   3.397 |   19.269 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.872 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.872 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.872 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.872 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.872 | 
     | u_REG_FILE/RdData_reg[5]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.000 |   0.000 |  -15.872 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.324
- Arrival Time                  3.449
= Slack Time                   15.874
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.874 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.874 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.874 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.874 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.874 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.874 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.447 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.447 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.609 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.609 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.215 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.216 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.444 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.444 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.601 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.601 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.787 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.787 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.472 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.476 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.844 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.844 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.132 | 
     | u_REG_FILE/U458/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.133 | 
     | u_REG_FILE/U458/Y                                  |  v   | u_REG_FILE/n413                              | OAI22X1M   | 0.191 |   3.449 |   19.323 | 
     | u_REG_FILE/Reg_File_reg[8][7]/D                    |  v   | u_REG_FILE/n413                              | SDFFRX1M   | 0.000 |   3.449 |   19.324 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.874 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.874 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.874 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.874 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.874 | 
     | u_REG_FILE/Reg_File_reg[8][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.874 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][6]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  3.434
= Slack Time                   15.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.893 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.893 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.893 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.893 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.893 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.893 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.465 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.466 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.627 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.627 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.234 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.234 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.463 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.463 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.619 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.619 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.805 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.805 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.491 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.493 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.868 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.869 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.153 | 
     | u_REG_FILE/U481/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.154 | 
     | u_REG_FILE/U481/Y                                  |  v   | u_REG_FILE/n452                              | OAI22X1M   | 0.174 |   3.434 |   19.327 | 
     | u_REG_FILE/Reg_File_reg[13][6]/D                   |  v   | u_REG_FILE/n452                              | SDFFRX1M   | 0.000 |   3.434 |   19.327 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.893 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.893 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.893 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.893 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.893 | 
     | u_REG_FILE/Reg_File_reg[13][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.893 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][7]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.473
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  3.431
= Slack Time                   15.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.897 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.897 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.897 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.469 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.469 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.631 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.631 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.466 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.466 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.623 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.623 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.809 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.809 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.495 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.498 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.365 |   2.966 |   18.862 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   2.966 |   18.863 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.286 |   3.252 |   19.149 | 
     | u_REG_FILE/U442/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   3.252 |   19.149 | 
     | u_REG_FILE/U442/Y                                  |  v   | u_REG_FILE/n397                              | OAI22X1M   | 0.178 |   3.431 |   19.327 | 
     | u_REG_FILE/Reg_File_reg[6][7]/D                    |  v   | u_REG_FILE/n397                              | SDFFRX1M   | 0.000 |   3.431 |   19.327 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.897 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.897 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | u_REG_FILE/Reg_File_reg[6][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.897 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][6]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  3.429
= Slack Time                   15.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.897 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.897 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.897 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.897 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.470 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.470 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.632 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.632 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.238 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.467 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.623 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.624 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.810 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.810 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.495 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.498 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.365 |   2.966 |   18.863 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   2.966 |   18.863 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.286 |   3.252 |   19.149 | 
     | u_REG_FILE/U441/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   3.252 |   19.149 | 
     | u_REG_FILE/U441/Y                                  |  v   | u_REG_FILE/n396                              | OAI22X1M   | 0.177 |   3.429 |   19.326 | 
     | u_REG_FILE/Reg_File_reg[6][6]/D                    |  v   | u_REG_FILE/n396                              | SDFFRX1M   | 0.000 |   3.429 |   19.326 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.897 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.897 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.897 | 
     | u_REG_FILE/Reg_File_reg[6][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.897 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_FILE/RdData_reg[1]/CK 
Endpoint:   u_REG_FILE/RdData_reg[1]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.538
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.262
- Arrival Time                  3.362
= Slack Time                   15.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.900 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.900 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.000 |   15.900 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.000 |   0.000 |   15.900 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.000 |   0.000 |   15.900 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.000 |   0.000 |   15.900 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.720 |   0.720 |   16.619 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.001 |   0.720 |   16.620 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   0.994 |   16.894 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   0.994 |   16.894 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   1.476 |   17.376 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   1.477 |   17.376 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   1.635 |   17.535 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   1.635 |   17.535 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   1.857 |   17.757 | 
     | u_REG_FILE/U294/B                            |  ^   | Address[0]                      | NOR2X2M    | 0.000 |   1.857 |   17.757 | 
     | u_REG_FILE/U294/Y                            |  v   | u_REG_FILE/n311                 | NOR2X2M    | 0.189 |   2.046 |   17.946 | 
     | u_REG_FILE/U344/A                            |  v   | u_REG_FILE/n311                 | NAND2X2M   | 0.000 |   2.046 |   17.946 | 
     | u_REG_FILE/U344/Y                            |  ^   | u_REG_FILE/n244                 | NAND2X2M   | 0.259 |   2.305 |   18.205 | 
     | u_REG_FILE/U379/A0                           |  ^   | u_REG_FILE/n244                 | OAI22X1M   | 0.001 |   2.306 |   18.206 | 
     | u_REG_FILE/U379/Y                            |  v   | u_REG_FILE/n299                 | OAI22X1M   | 0.206 |   2.512 |   18.411 | 
     | u_REG_FILE/U378/C0                           |  v   | u_REG_FILE/n299                 | AOI221XLM  | 0.000 |   2.512 |   18.412 | 
     | u_REG_FILE/U378/Y                            |  ^   | u_REG_FILE/n292                 | AOI221XLM  | 0.527 |   3.039 |   18.939 | 
     | u_REG_FILE/U144/A                            |  ^   | u_REG_FILE/n292                 | NAND4X2M   | 0.000 |   3.039 |   18.939 | 
     | u_REG_FILE/U144/Y                            |  v   | u_REG_FILE/n205                 | NAND4X2M   | 0.322 |   3.362 |   19.261 | 
     | u_REG_FILE/RdData_reg[1]/D                   |  v   | u_REG_FILE/n205                 | SEDFFX1M   | 0.000 |   3.362 |   19.262 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.900 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.900 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.900 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.900 | 
     | u_REG_FILE/RdData_reg[1]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.000 |   0.000 |  -15.900 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.469
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.331
- Arrival Time                  3.425
= Slack Time                   15.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.905 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.905 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.905 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.905 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.905 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.905 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.478 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.478 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.640 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.640 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.246 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.247 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.475 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.632 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.632 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.818 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.818 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.504 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.507 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.875 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.875 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.164 | 
     | u_REG_FILE/U451/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.164 | 
     | u_REG_FILE/U451/Y                                  |  v   | u_REG_FILE/n406                              | OAI22X1M   | 0.167 |   3.425 |   19.331 | 
     | u_REG_FILE/Reg_File_reg[8][0]/D                    |  v   | u_REG_FILE/n406                              | SDFFRX1M   | 0.000 |   3.425 |   19.331 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.905 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.905 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.905 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.905 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.905 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.905 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][5]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.469
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.331
- Arrival Time                  3.423
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.909 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.909 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.481 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.481 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.643 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.643 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.250 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.250 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.479 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.479 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.635 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.821 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.821 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.507 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.510 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.878 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.878 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.167 | 
     | u_REG_FILE/U456/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.167 | 
     | u_REG_FILE/U456/Y                                  |  v   | u_REG_FILE/n411                              | OAI22X1M   | 0.164 |   3.423 |   19.331 | 
     | u_REG_FILE/Reg_File_reg[8][5]/D                    |  v   | u_REG_FILE/n411                              | SDFFRX1M   | 0.000 |   3.423 |   19.331 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.909 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.909 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[0][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[0][0]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.361
- Arrival Time                  3.451
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.909 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.909 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.482 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.482 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.250 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.251 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.479 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.479 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.636 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.636 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.822 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.822 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.507 | 
     | u_REG_FILE/U335/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.002 |   2.600 |   18.509 | 
     | u_REG_FILE/U335/Y                                  |  v   | u_REG_FILE/n309                              | NAND2X2M   | 0.467 |   3.067 |   18.976 | 
     | u_REG_FILE/U548/A0N                                |  v   | u_REG_FILE/n309                              | OAI2BB2X1M | 0.000 |   3.068 |   18.977 | 
     | u_REG_FILE/U548/Y                                  |  v   | u_REG_FILE/n342                              | OAI2BB2X1M | 0.384 |   3.451 |   19.361 | 
     | u_REG_FILE/Reg_File_reg[0][0]/D                    |  v   | u_REG_FILE/n342                              | SDFFRQX2M  | 0.000 |   3.451 |   19.361 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.909 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.909 | 
     | u_REG_FILE/Reg_File_reg[0][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX2M  | 0.000 |   0.000 |  -15.909 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][3]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.470
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.330
- Arrival Time                  3.420
= Slack Time                   15.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.910 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.910 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.910 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.910 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.910 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.910 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.483 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.483 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.251 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.252 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.480 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.637 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.637 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.823 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.823 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.508 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.511 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.886 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.886 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.171 | 
     | u_REG_FILE/U478/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.171 | 
     | u_REG_FILE/U478/Y                                  |  v   | u_REG_FILE/n449                              | OAI22X1M   | 0.159 |   3.420 |   19.330 | 
     | u_REG_FILE/Reg_File_reg[13][3]/D                   |  v   | u_REG_FILE/n449                              | SDFFRX1M   | 0.000 |   3.420 |   19.330 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.910 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.910 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.910 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.910 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.910 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.910 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[15][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[15][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.363
- Arrival Time                  3.450
= Slack Time                   15.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.912 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.912 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.912 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.912 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.912 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.912 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.485 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.485 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.647 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.647 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.253 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.254 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.482 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.482 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.639 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.639 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.825 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.825 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.511 | 
     | u_REG_FILE/U331/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.002 |   2.600 |   18.513 | 
     | u_REG_FILE/U331/Y                                  |  v   | u_REG_FILE/n333                              | NAND2X2M   | 0.467 |   3.068 |   18.980 | 
     | u_REG_FILE/U518/A0N                                |  v   | u_REG_FILE/n333                              | OAI2BB2X1M | 0.001 |   3.069 |   18.981 | 
     | u_REG_FILE/U518/Y                                  |  v   | u_REG_FILE/n466                              | OAI2BB2X1M | 0.382 |   3.450 |   19.362 | 
     | u_REG_FILE/Reg_File_reg[15][4]/D                   |  v   | u_REG_FILE/n466                              | SDFFRQX1M  | 0.000 |   3.450 |   19.363 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.912 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.912 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.912 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.912 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.912 | 
     | u_REG_FILE/Reg_File_reg[15][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.000 |   0.000 |  -15.912 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][3]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.468
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.332
- Arrival Time                  3.414
= Slack Time                   15.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.918 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.918 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.918 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.918 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.918 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.918 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.490 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.490 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.259 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.259 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.487 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.487 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.644 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.830 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.830 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.516 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.519 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.887 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.887 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.176 | 
     | u_REG_FILE/U454/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.176 | 
     | u_REG_FILE/U454/Y                                  |  v   | u_REG_FILE/n409                              | OAI22X1M   | 0.156 |   3.414 |   19.332 | 
     | u_REG_FILE/Reg_File_reg[8][3]/D                    |  v   | u_REG_FILE/n409                              | SDFFRX1M   | 0.000 |   3.414 |   19.332 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.918 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.918 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.918 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.918 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.918 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.918 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[11][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[11][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.367
- Arrival Time                  3.448
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.919 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.919 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.919 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.919 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.919 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.919 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.260 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.260 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.489 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.489 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.645 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.831 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.831 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.517 | 
     | u_REG_FILE/U329/A                                  |  ^   | u_REG_FILE/n310                              | NAND2X2M   | 0.003 |   2.601 |   18.520 | 
     | u_REG_FILE/U329/Y                                  |  v   | u_REG_FILE/n329                              | NAND2X2M   | 0.475 |   3.076 |   18.995 | 
     | u_REG_FILE/U492/A0N                                |  v   | u_REG_FILE/n329                              | OAI2BB2X1M | 0.000 |   3.077 |   18.995 | 
     | u_REG_FILE/U492/Y                                  |  v   | u_REG_FILE/n431                              | OAI2BB2X1M | 0.372 |   3.448 |   19.367 | 
     | u_REG_FILE/Reg_File_reg[11][1]/D                   |  v   | u_REG_FILE/n431                              | SDFFRQX1M  | 0.000 |   3.448 |   19.367 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.919 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.919 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.919 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | u_REG_FILE/Reg_File_reg[11][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRQX1M  | 0.000 |   0.000 |  -15.919 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_FILE/RdData_reg[2]/CK 
Endpoint:   u_REG_FILE/RdData_reg[2]/D                  (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.530
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.270
- Arrival Time                  3.350
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                                 |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK                         |            |       |   0.000 |   15.920 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK                         | CLKINVX40M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.000 |   0.000 |   15.920 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0                  | MX2X8M     | 0.000 |   0.000 |   15.920 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M                       | MX2X8M     | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M                       | CLKBUFX24M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX24M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0                | CLKBUFX20M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1                | CLKBUFX20M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1                | CLKINVX32M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0                | CLKINVX32M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0                | CLKINVX40M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0                | CLKINVX40M | 0.000 |   0.000 |   15.920 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/CK |  ^   | REF_CLK_M__L4_N0                | SDFFRQX1M  | 0.000 |   0.000 |   15.920 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/enable_pulse_reg/Q  |  ^   | Rx_valid                        | SDFFRQX1M  | 0.720 |   0.720 |   16.640 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/A            |  ^   | Rx_valid                        | INVX2M     | 0.001 |   0.720 |   16.641 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U36/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | INVX2M     | 0.274 |   0.994 |   16.915 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/B            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n60 | NOR2X2M    | 0.000 |   0.994 |   16.915 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U28/Y            |  ^   | ALU_EN                          | NOR2X2M    | 0.482 |   1.477 |   17.397 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/B0           |  ^   | ALU_EN                          | AOI2BB1X2M | 0.000 |   1.477 |   17.397 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U38/Y            |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | AOI2BB1X2M | 0.159 |   1.635 |   17.556 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/C0           |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n47 | OAI211X2M  | 0.000 |   1.635 |   17.556 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U29/Y            |  ^   | Address[0]                      | OAI211X2M  | 0.222 |   1.857 |   17.777 | 
     | u_REG_FILE/U291/B                            |  ^   | Address[0]                      | NOR2BX2M   | 0.000 |   1.857 |   17.778 | 
     | u_REG_FILE/U291/Y                            |  v   | u_REG_FILE/n325                 | NOR2BX2M   | 0.193 |   2.050 |   17.971 | 
     | u_REG_FILE/U345/B                            |  v   | u_REG_FILE/n325                 | NAND2X2M   | 0.000 |   2.051 |   17.971 | 
     | u_REG_FILE/U345/Y                            |  ^   | u_REG_FILE/n234                 | NAND2X2M   | 0.255 |   2.306 |   18.226 | 
     | u_REG_FILE/U410/A0                           |  ^   | u_REG_FILE/n234                 | OAI22X1M   | 0.000 |   2.306 |   18.227 | 
     | u_REG_FILE/U410/Y                            |  v   | u_REG_FILE/n288                 | OAI22X1M   | 0.191 |   2.497 |   18.418 | 
     | u_REG_FILE/U535/C0                           |  v   | u_REG_FILE/n288                 | AOI221X1M  | 0.000 |   2.498 |   18.418 | 
     | u_REG_FILE/U535/Y                            |  ^   | u_REG_FILE/n285                 | AOI221X1M  | 0.562 |   3.059 |   18.980 | 
     | u_REG_FILE/U145/C                            |  ^   | u_REG_FILE/n285                 | NAND4X2M   | 0.001 |   3.060 |   18.980 | 
     | u_REG_FILE/U145/Y                            |  v   | u_REG_FILE/n206                 | NAND4X2M   | 0.290 |   3.349 |   19.270 | 
     | u_REG_FILE/RdData_reg[2]/D                   |  v   | u_REG_FILE/n206                 | SEDFFX1M   | 0.000 |   3.350 |   19.270 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                             |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK          |            |       |   0.000 |  -15.920 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.920 | 
     | u_REF_CLK_MUX2/U1/A         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.920 | 
     | u_REF_CLK_MUX2/U1/Y         |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L1_I0/A          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L1_I0/Y          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L2_I1/A          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L2_I1/Y          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L3_I0/A          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L3_I0/Y          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L4_I1/A          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK_M__L4_I1/Y          |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | u_REG_FILE/RdData_reg[2]/CK |  ^   | REF_CLK_M__L4_N1 | SEDFFX1M   | 0.000 |   0.000 |  -15.920 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][2]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.467
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.333
- Arrival Time                  3.412
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.921 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.921 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.493 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.655 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.656 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.647 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.833 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.833 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.519 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.522 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.890 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.891 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.179 | 
     | u_REG_FILE/U453/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.179 | 
     | u_REG_FILE/U453/Y                                  |  v   | u_REG_FILE/n408                              | OAI22X1M   | 0.154 |   3.412 |   19.333 | 
     | u_REG_FILE/Reg_File_reg[8][2]/D                    |  v   | u_REG_FILE/n408                              | SDFFRX1M   | 0.000 |   3.412 |   19.333 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.921 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.921 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][7]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.465
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.335
- Arrival Time                  3.414
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.921 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.921 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.656 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.656 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.262 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.491 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.834 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.834 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.519 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.522 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.896 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.897 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.182 | 
     | u_REG_FILE/U482/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.182 | 
     | u_REG_FILE/U482/Y                                  |  v   | u_REG_FILE/n453                              | OAI22X1M   | 0.153 |   3.414 |   19.335 | 
     | u_REG_FILE/Reg_File_reg[13][7]/D                   |  v   | u_REG_FILE/n453                              | SDFFRX1M   | 0.000 |   3.414 |   19.335 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.921 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | u_REG_FILE/Reg_File_reg[13][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.921 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.467
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.333
- Arrival Time                  3.411
= Slack Time                   15.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.922 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.922 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.922 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.922 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.922 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.922 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.495 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.656 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.657 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.263 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.263 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.492 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.492 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.648 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.649 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.834 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.834 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.520 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.522 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.897 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.898 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.182 | 
     | u_REG_FILE/U479/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.183 | 
     | u_REG_FILE/U479/Y                                  |  v   | u_REG_FILE/n450                              | OAI22X1M   | 0.150 |   3.411 |   19.333 | 
     | u_REG_FILE/Reg_File_reg[13][4]/D                   |  v   | u_REG_FILE/n450                              | SDFFRX1M   | 0.000 |   3.411 |   19.333 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.922 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.922 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.922 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.922 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.922 | 
     | u_REG_FILE/Reg_File_reg[13][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.922 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][0]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.464
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.336
- Arrival Time                  3.411
= Slack Time                   15.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.925 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.925 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.659 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.659 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.494 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.651 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.651 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.837 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.837 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.523 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.525 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.900 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.900 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.185 | 
     | u_REG_FILE/U475/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.185 | 
     | u_REG_FILE/U475/Y                                  |  v   | u_REG_FILE/n446                              | OAI22X1M   | 0.151 |   3.411 |   19.336 | 
     | u_REG_FILE/Reg_File_reg[13][0]/D                   |  v   | u_REG_FILE/n446                              | SDFFRX1M   | 0.000 |   3.411 |   19.336 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.925 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.925 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.925 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[13][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][1]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.465
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.335
- Arrival Time                  3.410
= Slack Time                   15.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.925 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.925 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.659 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.660 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.266 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.495 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.495 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.651 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.837 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.837 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.523 | 
     | u_REG_FILE/U323/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.525 | 
     | u_REG_FILE/U323/Y                                  |  v   | u_REG_FILE/n331                              | NAND2BX2M  | 0.375 |   2.975 |   18.900 | 
     | u_REG_FILE/U310/A                                  |  v   | u_REG_FILE/n331                              | INVX2M     | 0.000 |   2.976 |   18.901 | 
     | u_REG_FILE/U310/Y                                  |  ^   | u_REG_FILE/n603                              | INVX2M     | 0.285 |   3.260 |   19.185 | 
     | u_REG_FILE/U476/B0                                 |  ^   | u_REG_FILE/n603                              | OAI22X1M   | 0.000 |   3.261 |   19.186 | 
     | u_REG_FILE/U476/Y                                  |  v   | u_REG_FILE/n447                              | OAI22X1M   | 0.149 |   3.410 |   19.335 | 
     | u_REG_FILE/Reg_File_reg[13][1]/D                   |  v   | u_REG_FILE/n447                              | SDFFRX1M   | 0.000 |   3.410 |   19.335 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.925 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.925 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.925 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.925 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[12][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][6]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.469
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.331
- Arrival Time                  3.406
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.926 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.660 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.660 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.267 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.267 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.495 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.496 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.838 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.838 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.524 | 
     | u_REG_FILE/U322/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.526 | 
     | u_REG_FILE/U322/Y                                  |  v   | u_REG_FILE/n330                              | NAND2BX2M  | 0.362 |   2.962 |   18.888 | 
     | u_REG_FILE/U309/A                                  |  v   | u_REG_FILE/n330                              | INVX2M     | 0.000 |   2.963 |   18.889 | 
     | u_REG_FILE/U309/Y                                  |  ^   | u_REG_FILE/n604                              | INVX2M     | 0.282 |   3.244 |   19.170 | 
     | u_REG_FILE/U473/B0                                 |  ^   | u_REG_FILE/n604                              | OAI22X1M   | 0.000 |   3.245 |   19.170 | 
     | u_REG_FILE/U473/Y                                  |  v   | u_REG_FILE/n444                              | OAI22X1M   | 0.161 |   3.406 |   19.331 | 
     | u_REG_FILE/Reg_File_reg[12][6]/D                   |  v   | u_REG_FILE/n444                              | SDFFRX1M   | 0.000 |   3.406 |   19.331 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | u_REG_FILE/Reg_File_reg[12][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.926 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[6][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.467
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.333
- Arrival Time                  3.407
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.926 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.660 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.660 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.267 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.267 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.496 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.496 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.652 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.838 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.838 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.524 | 
     | u_REG_FILE/U318/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.527 | 
     | u_REG_FILE/U318/Y                                  |  v   | u_REG_FILE/n321                              | NAND2BX2M  | 0.365 |   2.966 |   18.892 | 
     | u_REG_FILE/U305/A                                  |  v   | u_REG_FILE/n321                              | INVX2M     | 0.000 |   2.966 |   18.892 | 
     | u_REG_FILE/U305/Y                                  |  ^   | u_REG_FILE/n608                              | INVX2M     | 0.286 |   3.252 |   19.178 | 
     | u_REG_FILE/U436/B0                                 |  ^   | u_REG_FILE/n608                              | OAI22X1M   | 0.000 |   3.252 |   19.178 | 
     | u_REG_FILE/U436/Y                                  |  v   | u_REG_FILE/n391                              | OAI22X1M   | 0.155 |   3.407 |   19.333 | 
     | u_REG_FILE/Reg_File_reg[6][1]/D                    |  v   | u_REG_FILE/n391                              | SDFFRX1M   | 0.000 |   3.407 |   19.333 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | u_REG_FILE/Reg_File_reg[6][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.926 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[12][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][4]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.470
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.330
- Arrival Time                  3.403
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.926 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.661 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.661 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.267 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.496 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.496 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.524 | 
     | u_REG_FILE/U322/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.527 | 
     | u_REG_FILE/U322/Y                                  |  v   | u_REG_FILE/n330                              | NAND2BX2M  | 0.362 |   2.962 |   18.889 | 
     | u_REG_FILE/U309/A                                  |  v   | u_REG_FILE/n330                              | INVX2M     | 0.000 |   2.963 |   18.889 | 
     | u_REG_FILE/U309/Y                                  |  ^   | u_REG_FILE/n604                              | INVX2M     | 0.282 |   3.244 |   19.171 | 
     | u_REG_FILE/U471/B0                                 |  ^   | u_REG_FILE/n604                              | OAI22X1M   | 0.000 |   3.245 |   19.171 | 
     | u_REG_FILE/U471/Y                                  |  v   | u_REG_FILE/n442                              | OAI22X1M   | 0.159 |   3.403 |   19.330 | 
     | u_REG_FILE/Reg_File_reg[12][4]/D                   |  v   | u_REG_FILE/n442                              | SDFFRX1M   | 0.000 |   3.403 |   19.330 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | u_REG_FILE/Reg_File_reg[12][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.926 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[12][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][7]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.467
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.333
- Arrival Time                  3.406
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.927 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.661 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.661 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.525 | 
     | u_REG_FILE/U322/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.527 | 
     | u_REG_FILE/U322/Y                                  |  v   | u_REG_FILE/n330                              | NAND2BX2M  | 0.362 |   2.962 |   18.889 | 
     | u_REG_FILE/U309/A                                  |  v   | u_REG_FILE/n330                              | INVX2M     | 0.000 |   2.963 |   18.890 | 
     | u_REG_FILE/U309/Y                                  |  ^   | u_REG_FILE/n604                              | INVX2M     | 0.282 |   3.244 |   19.171 | 
     | u_REG_FILE/U474/B0                                 |  ^   | u_REG_FILE/n604                              | OAI22X1M   | 0.000 |   3.245 |   19.172 | 
     | u_REG_FILE/U474/Y                                  |  v   | u_REG_FILE/n445                              | OAI22X1M   | 0.161 |   3.406 |   19.333 | 
     | u_REG_FILE/Reg_File_reg[12][7]/D                   |  v   | u_REG_FILE/n445                              | SDFFRX1M   | 0.000 |   3.406 |   19.333 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | u_REG_FILE/Reg_File_reg[12][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.927 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[3][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  3.398
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.927 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.499 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.661 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.735 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.653 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.839 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.525 | 
     | u_REG_FILE/U317/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.527 | 
     | u_REG_FILE/U317/Y                                  |  v   | u_REG_FILE/n317                              | NAND2BX2M  | 0.347 |   2.947 |   18.874 | 
     | u_REG_FILE/U304/A                                  |  v   | u_REG_FILE/n317                              | INVX2M     | 0.000 |   2.947 |   18.874 | 
     | u_REG_FILE/U304/Y                                  |  ^   | u_REG_FILE/n609                              | INVX2M     | 0.273 |   3.220 |   19.147 | 
     | u_REG_FILE/U429/B0                                 |  ^   | u_REG_FILE/n609                              | OAI22X1M   | 0.000 |   3.221 |   19.148 | 
     | u_REG_FILE/U429/Y                                  |  v   | u_REG_FILE/n367                              | OAI22X1M   | 0.177 |   3.398 |   19.325 | 
     | u_REG_FILE/Reg_File_reg[3][1]/D                    |  v   | u_REG_FILE/n367                              | SDFFRX1M   | 0.000 |   3.398 |   19.325 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | u_REG_FILE/Reg_File_reg[3][1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.000 |   0.000 |  -15.927 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[12][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][0]/D                   (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.468
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.332
- Arrival Time                  3.405
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.927 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.268 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.269 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.726 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.526 | 
     | u_REG_FILE/U322/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.002 |   2.600 |   18.528 | 
     | u_REG_FILE/U322/Y                                  |  v   | u_REG_FILE/n330                              | NAND2BX2M  | 0.362 |   2.962 |   18.890 | 
     | u_REG_FILE/U309/A                                  |  v   | u_REG_FILE/n330                              | INVX2M     | 0.000 |   2.963 |   18.890 | 
     | u_REG_FILE/U309/Y                                  |  ^   | u_REG_FILE/n604                              | INVX2M     | 0.282 |   3.244 |   19.172 | 
     | u_REG_FILE/U467/B0                                 |  ^   | u_REG_FILE/n604                              | OAI22X1M   | 0.000 |   3.245 |   19.172 | 
     | u_REG_FILE/U467/Y                                  |  v   | u_REG_FILE/n438                              | OAI22X1M   | 0.160 |   3.405 |   19.332 | 
     | u_REG_FILE/Reg_File_reg[12][0]/D                   |  v   | u_REG_FILE/n438                              | SDFFRX1M   | 0.000 |   3.405 |   19.332 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | u_REG_FILE/Reg_File_reg[12][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.927 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][1]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.465
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.335
- Arrival Time                  3.408
= Slack Time                   15.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.928 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.928 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.269 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.269 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.526 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.529 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.897 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.897 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.186 | 
     | u_REG_FILE/U452/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.186 | 
     | u_REG_FILE/U452/Y                                  |  v   | u_REG_FILE/n407                              | OAI22X1M   | 0.149 |   3.408 |   19.335 | 
     | u_REG_FILE/Reg_File_reg[8][1]/D                    |  v   | u_REG_FILE/n407                              | SDFFRX1M   | 0.000 |   3.408 |   19.335 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.928 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.928 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_FILE/Reg_File_reg[8][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][4]/D                    (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q (^) triggered by 
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: setup_func_analysis_view
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.334
- Arrival Time                  3.406
= Slack Time                   15.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                      |            |       |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                      | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                               | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                               | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                               | MX2X8M     | 0.000 |   0.000 |   15.928 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                                    | MX2X8M     | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                                    | CLKBUFX24M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX24M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                             | CLKBUFX20M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                             | CLKBUFX20M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                             | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX32M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                             | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/C |  ^   | REF_CLK_M__L4_N0                             | SDFFRQX1M  | 0.000 |   0.000 |   15.928 | 
     | K                                                  |      |                                              |            |       |         |          | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state_reg[1]/Q |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | SDFFRQX1M  | 0.572 |   0.572 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/current_state[1] | INVX2M     | 0.000 |   0.573 |   16.500 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U62/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | INVX2M     | 0.162 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/C                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n66              | NOR3X2M    | 0.000 |   0.734 |   16.662 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U64/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NOR3X2M    | 0.607 |   1.341 |   17.269 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/AN                 |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n45              | NAND3BX2M  | 0.000 |   1.341 |   17.269 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U43/Y                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | NAND3BX2M  | 0.229 |   1.570 |   17.497 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/A                  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n44              | INVX2M     | 0.000 |   1.570 |   17.498 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U42/Y                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | INVX2M     | 0.156 |   1.726 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/A                  |  v   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/n63              | NOR2X2M    | 0.000 |   1.727 |   17.654 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U31/Y                  |  ^   | WrEn                                         | NOR2X2M    | 0.186 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/AN                                 |  ^   | WrEn                                         | NOR2BX4M   | 0.000 |   1.912 |   17.840 | 
     | u_REG_FILE/U352/Y                                  |  ^   | u_REG_FILE/n310                              | NOR2BX4M   | 0.686 |   2.598 |   18.526 | 
     | u_REG_FILE/U320/B                                  |  ^   | u_REG_FILE/n310                              | NAND2BX2M  | 0.003 |   2.601 |   18.529 | 
     | u_REG_FILE/U320/Y                                  |  v   | u_REG_FILE/n324                              | NAND2BX2M  | 0.368 |   2.969 |   18.897 | 
     | u_REG_FILE/U307/A                                  |  v   | u_REG_FILE/n324                              | INVX2M     | 0.000 |   2.970 |   18.897 | 
     | u_REG_FILE/U307/Y                                  |  ^   | u_REG_FILE/n606                              | INVX2M     | 0.289 |   3.258 |   19.186 | 
     | u_REG_FILE/U455/B0                                 |  ^   | u_REG_FILE/n606                              | OAI22X1M   | 0.000 |   3.258 |   19.186 | 
     | u_REG_FILE/U455/Y                                  |  v   | u_REG_FILE/n410                              | OAI22X1M   | 0.148 |   3.406 |   19.334 | 
     | u_REG_FILE/Reg_File_reg[8][4]/D                    |  v   | u_REG_FILE/n410                              | SDFFRX1M   | 0.000 |   3.406 |   19.334 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.000 |  -15.928 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.000 |   0.000 |  -15.928 | 
     +------------------------------------------------------------------------------------------------------+ 

