// Seed: 1121579024
module module_0 (
    input uwire id_0
    , id_28,
    input tri0 id_1,
    output supply1 id_2
    , id_29,
    output wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri id_7,
    output tri id_8,
    output supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 module_0,
    input tri1 id_14,
    output wire id_15,
    output wire id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri id_21,
    input tri id_22,
    input wor id_23,
    input tri0 id_24,
    input tri id_25,
    input tri1 id_26
);
  assign id_10 = 1;
  assign module_1.type_16 = 0;
  tri1 id_30 = id_24;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output uwire id_3,
    output wire id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12
);
  assign id_2 = 1 & 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_3,
      id_8,
      id_12,
      id_9,
      id_10,
      id_10,
      id_3,
      id_2,
      id_0,
      id_6,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_9,
      id_6,
      id_1,
      id_0,
      id_1,
      id_9,
      id_1,
      id_12
  );
endmodule
