{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697113243750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697113243750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 20:20:43 2023 " "Processing started: Thu Oct 12 20:20:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697113243750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697113243750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Div16 -c Div16 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Div16 -c Div16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697113243751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_8_1200mv_85c_slow.vo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_8_1200mv_85c_slow.vo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113243990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_8_1200mv_0c_slow.vo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_8_1200mv_0c_slow.vo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_min_1200mv_0c_fast.vo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_min_1200mv_0c_fast.vo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244017 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16.vo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16.vo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_8_1200mv_85c_v_slow.sdo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_8_1200mv_85c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_8_1200mv_0c_v_slow.sdo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_8_1200mv_0c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_min_1200mv_0c_v_fast.sdo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_min_1200mv_0c_v_fast.sdo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Div16_v.sdo U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/ simulation " "Generated file Div16_v.sdo in folder \"U:/Projects/FPGA/Examples/4.Divider/Div16/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1697113244077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697113244113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 20:20:44 2023 " "Processing ended: Thu Oct 12 20:20:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697113244113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697113244113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697113244113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697113244113 ""}
